FIRRTL version 3.3.0
circuit NutShell :%[[
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplate",
    "group":"SRAMTemplate"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|BPU_inorder",
    "group":"BPU_inorder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|IFU_inorder",
    "group":"IFU_inorder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|NaiveRVCAlignBuffer",
    "group":"NaiveRVCAlignBuffer"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Decoder",
    "group":"Decoder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Decoder_1",
    "group":"Decoder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|IDU",
    "group":"IDU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|FlushableQueue",
    "group":"FlushableQueue"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Frontend_inorder",
    "group":"Frontend_inorder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|ISU",
    "group":"ISU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|ALU",
    "group":"ALU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|LSExecUnit",
    "group":"LSExecUnit"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|AtomALU",
    "group":"AtomALU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|UnpipelinedLSU",
    "group":"UnpipelinedLSU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Multiplier",
    "group":"Multiplier"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Divider",
    "group":"Divider"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|MDU",
    "group":"MDU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|CSR",
    "group":"CSR"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|MOU",
    "group":"MOU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|EXU",
    "group":"EXU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|WBU",
    "group":"WBU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Backend_inorder",
    "group":"Backend_inorder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|LockingArbiter",
    "group":"LockingArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SimpleBusCrossbarNto1",
    "group":"SimpleBusCrossbarNto1"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|LockingArbiter_1",
    "group":"LockingArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SimpleBusCrossbarNto1_1",
    "group":"SimpleBusCrossbarNto1"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|EmbeddedTLBExec",
    "group":"EmbeddedTLBExec"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|EmbeddedTLBEmpty",
    "group":"EmbeddedTLBEmpty"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|EmbeddedTLBMD",
    "group":"EmbeddedTLBMD"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|EmbeddedTLB",
    "group":"EmbeddedTLB"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|CacheStage1",
    "group":"CacheStage1"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|CacheStage2",
    "group":"CacheStage2"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter2_SRAMBundleAW",
    "group":"Arbiter2_SRAMBundleAW"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter2_SRAMBundleAW_1",
    "group":"Arbiter2_SRAMBundleAW"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|CacheStage3",
    "group":"CacheStage3"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplate_1",
    "group":"SRAMTemplate"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter1_SRAMBundleA",
    "group":"Arbiter1_SRAMBundleA"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplateWithArbiter",
    "group":"SRAMTemplateWithArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplate_2",
    "group":"SRAMTemplate"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter2_SRAMBundleA",
    "group":"Arbiter2_SRAMBundleA"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplateWithArbiter_1",
    "group":"SRAMTemplateWithArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter1_SimpleBusReqBundle",
    "group":"Arbiter1_SimpleBusReqBundle"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Cache",
    "group":"Cache"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|EmbeddedTLBExec_1",
    "group":"EmbeddedTLBExec"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|EmbeddedTLBEmpty_1",
    "group":"EmbeddedTLBEmpty"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|EmbeddedTLBMD_1",
    "group":"EmbeddedTLBMD"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|EmbeddedTLB_1",
    "group":"EmbeddedTLB"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|CacheStage1_1",
    "group":"CacheStage1"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|CacheStage2_1",
    "group":"CacheStage2"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter2_SRAMBundleAW_2",
    "group":"Arbiter2_SRAMBundleAW"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter2_SRAMBundleAW_3",
    "group":"Arbiter2_SRAMBundleAW"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|CacheStage3_1",
    "group":"CacheStage3"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplate_3",
    "group":"SRAMTemplate"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter1_SRAMBundleA_1",
    "group":"Arbiter1_SRAMBundleA"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplateWithArbiter_2",
    "group":"SRAMTemplateWithArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplate_4",
    "group":"SRAMTemplate"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter2_SRAMBundleA_1",
    "group":"Arbiter2_SRAMBundleA"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplateWithArbiter_3",
    "group":"SRAMTemplateWithArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter2_SimpleBusReqBundle",
    "group":"Arbiter2_SimpleBusReqBundle"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Cache_1",
    "group":"Cache"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|NutCore",
    "group":"NutCore"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|CoherenceManager",
    "group":"CoherenceManager"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|LockingArbiter_2",
    "group":"LockingArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SimpleBusCrossbarNto1_2",
    "group":"SimpleBusCrossbarNto1"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|AXI42SimpleBusConverter",
    "group":"AXI42SimpleBusConverter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SimpleBus2MemPortConverter",
    "group":"SimpleBus2MemPortConverter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Prefetcher",
    "group":"Prefetcher"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|CacheStage1_2",
    "group":"CacheStage1"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|CacheStage2_2",
    "group":"CacheStage2"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter2_SRAMBundleAW_4",
    "group":"Arbiter2_SRAMBundleAW"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter2_SRAMBundleAW_5",
    "group":"Arbiter2_SRAMBundleAW"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|CacheStage3_2",
    "group":"CacheStage3"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplate_5",
    "group":"SRAMTemplate"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter1_SRAMBundleA_2",
    "group":"Arbiter1_SRAMBundleA"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplateWithArbiter_4",
    "group":"SRAMTemplateWithArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplate_6",
    "group":"SRAMTemplate"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter2_SRAMBundleA_2",
    "group":"Arbiter2_SRAMBundleA"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SRAMTemplateWithArbiter_5",
    "group":"SRAMTemplateWithArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Arbiter2_SimpleBusReqBundle_1",
    "group":"Arbiter2_SimpleBusReqBundle"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|Cache_2",
    "group":"Cache"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SimpleBusAddressMapper",
    "group":"SimpleBusAddressMapper"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SimpleBus2AXI4Converter",
    "group":"SimpleBus2AXI4Converter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SimpleBusCrossbar1toN",
    "group":"SimpleBusCrossbar1toN"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SimpleBus2AXI4Converter_1",
    "group":"SimpleBus2AXI4Converter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|AXI4CLINT",
    "group":"AXI4CLINT"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SimpleBus2AXI4Converter_2",
    "group":"SimpleBus2AXI4Converter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|AXI4PLIC",
    "group":"AXI4PLIC"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|SimpleBus2AXI4Converter_3",
    "group":"SimpleBus2AXI4Converter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|NutShellTop",
    "group":"NutShellTop"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~NutShell|NutShell",
    "group":"NutShell"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.BPU_inorder.flushBTB",
    "pin":"MOUFlushICache"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.BPU_inorder.flushTLB",
    "pin":"MOUFlushTLB"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.BPU_inorder.req",
    "pin":"bpuUpdateReq"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.IFU_inorder.r",
    "pin":"perfCntCondMimemStall"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|IFU_inorder>r"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.IFU_inorder._WIRE",
    "pin":"perfCntCondMifuFlush"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|IFU_inorder>_WIRE"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.Decoder.intrVec",
    "pin":"intrVecIDU"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.Decoder.vmEnable",
    "pin":"DTLBENABLE"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.Decoder_1.intrVec",
    "pin":"intrVecIDU"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.Decoder_1.vmEnable",
    "pin":"DTLBENABLE"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.IDU._WIRE",
    "pin":"isWFI"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|IDU>_WIRE"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ISU._WIRE",
    "pin":"perfCntCondMrawStall"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ISU>_WIRE"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ISU._WIRE_1",
    "pin":"perfCntCondMexuBusy"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ISU>_WIRE_1"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ISU._WIRE_2",
    "pin":"perfCntCondISUIssue"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ISU>_WIRE_2"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU.REG",
    "pin":"bpuUpdateReq"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>REG"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_1",
    "pin":"MbpBRight"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_1"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_2",
    "pin":"MbpBWrong"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_2"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_3",
    "pin":"Custom1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_3"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_4",
    "pin":"Custom2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_4"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_5",
    "pin":"Custom3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_5"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_6",
    "pin":"Custom4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_6"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_7",
    "pin":"Custom5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_7"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_8",
    "pin":"Custom6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_8"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_9",
    "pin":"Custom7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_9"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_10",
    "pin":"Custom8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_10"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_11",
    "pin":"MbpJRight"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_11"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_12",
    "pin":"MbpJWrong"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_12"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_13",
    "pin":"MbpIRight"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_13"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_14",
    "pin":"MbpIWrong"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_14"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_15",
    "pin":"MbpRRight"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_15"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.ALU._WIRE_16",
    "pin":"MbpRWrong"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|ALU>_WIRE_16"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.LSExecUnit.dtlbFinish",
    "pin":"DTLBFINISH"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.LSExecUnit.dtlbPF",
    "pin":"DTLBPF"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.LSExecUnit.dtlbEnable",
    "pin":"DTLBENABLE"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.LSExecUnit.isAMO",
    "pin":"ISAMO2"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.LSExecUnit.io.in.bits.src1",
    "pin":"LSUADDR"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|LSExecUnit>io.in.bits.src1"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.LSExecUnit._WIRE",
    "pin":"perfCntCondMloadInstr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|LSExecUnit>_WIRE"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.LSExecUnit.r",
    "pin":"perfCntCondMloadStall"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|LSExecUnit>r"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.LSExecUnit.r_1",
    "pin":"perfCntCondMstoreStall"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|LSExecUnit>r_1"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.LSExecUnit.io.isMMIO",
    "pin":"perfCntCondMmmioInstr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|LSExecUnit>io.isMMIO"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.UnpipelinedLSU._WIRE",
    "pin":"ISAMO"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|UnpipelinedLSU>_WIRE"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.UnpipelinedLSU._WIRE_1",
    "pin":"ISAMO2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|UnpipelinedLSU>_WIRE_1"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.UnpipelinedLSU.setLr",
    "pin":"set_lr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|UnpipelinedLSU>setLr"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.UnpipelinedLSU.setLrVal",
    "pin":"set_lr_val"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|UnpipelinedLSU>setLrVal"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.UnpipelinedLSU.setLrAddr",
    "pin":"set_lr_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|UnpipelinedLSU>setLrAddr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.UnpipelinedLSU.lr",
    "pin":"lr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.UnpipelinedLSU.lrAddr",
    "pin":"lr_addr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.UnpipelinedLSU.dtlbFinish",
    "pin":"DTLBFINISH"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.UnpipelinedLSU.dtlbPF",
    "pin":"DTLBPF"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.UnpipelinedLSU.dtlbEnable",
    "pin":"DTLBENABLE"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.UnpipelinedLSU.lsuMMIO",
    "pin":"lsuMMIO"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.MDU._WIRE",
    "pin":"perfCntCondMmulInstr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|MDU>_WIRE"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.CSR.satp",
    "pin":"CSRSATP"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|CSR>satp"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.setLr",
    "pin":"set_lr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.setLrVal",
    "pin":"set_lr_val"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.setLrAddr",
    "pin":"set_lr_addr"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.CSR.lr",
    "pin":"lr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|CSR>lr"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.CSR.lrAddr",
    "pin":"lr_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|CSR>lrAddr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.lsuAddr",
    "pin":"LSUADDR"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.mtip",
    "pin":"mtip"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.meip",
    "pin":"meip"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.msip",
    "pin":"msip"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.CSR._WIRE",
    "pin":"intrVecIDU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|CSR>_WIRE"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.CSR._WIRE_1",
    "pin":"perfCntCondMcycle"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|CSR>_WIRE_1"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_28",
    "pin":"Custom4"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_17",
    "pin":"MbpBWrong"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_23",
    "pin":"MbpRWrong"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_5",
    "pin":"perfCntCondMaluInstr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_21",
    "pin":"MbpIWrong"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_6",
    "pin":"perfCntCondMbruInstr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_7",
    "pin":"perfCntCondMlsuInstr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_3",
    "pin":"perfCntCondMultiCommit"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_19",
    "pin":"MbpJWrong"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_4",
    "pin":"perfCntCondMimemStall"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_8",
    "pin":"perfCntCondMmduInstr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_52",
    "pin":"perfCntCondMstoreStall"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_20",
    "pin":"MbpIRight"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_27",
    "pin":"Custom3"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_50",
    "pin":"perfCntCondMexuBusy"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_0",
    "pin":"perfCntCondMcycle"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_31",
    "pin":"Custom7"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_14",
    "pin":"perfCntCondMmulInstr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_32",
    "pin":"Custom8"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_22",
    "pin":"MbpRRight"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_18",
    "pin":"MbpJRight"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_26",
    "pin":"Custom2"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_51",
    "pin":"perfCntCondMloadStall"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_29",
    "pin":"Custom5"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_25",
    "pin":"Custom1"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_53",
    "pin":"perfCntCondISUIssue"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_10",
    "pin":"perfCntCondMloadInstr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_16",
    "pin":"MbpBRight"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_15",
    "pin":"perfCntCondMifuFlush"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_49",
    "pin":"perfCntCondMrawStall"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_9",
    "pin":"perfCntCondMcsrInstr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_30",
    "pin":"Custom6"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_11",
    "pin":"perfCntCondMmmioInstr"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.perfCntCond_2",
    "pin":"perfCntCondMinstret"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.CSR.nutcoretrap",
    "pin":"nutcoretrap"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.CSR.perfCnts_0",
    "pin":"simCycleCnt"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|CSR>perfCnts_0"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.CSR.perfCnts_2",
    "pin":"simInstrCnt"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|CSR>perfCnts_2"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.MOU._WIRE",
    "pin":"MOUFlushICache"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|MOU>_WIRE"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.MOU._WIRE_1",
    "pin":"MOUFlushTLB"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|MOU>_WIRE_1"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.EXU._WIRE",
    "pin":"perfCntCondMaluInstr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|EXU>_WIRE"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.EXU._WIRE_1",
    "pin":"perfCntCondMbruInstr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|EXU>_WIRE_1"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.EXU._WIRE_2",
    "pin":"perfCntCondMlsuInstr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|EXU>_WIRE_2"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.EXU._WIRE_3",
    "pin":"perfCntCondMmduInstr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|EXU>_WIRE_3"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.EXU._WIRE_4",
    "pin":"perfCntCondMcsrInstr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|EXU>_WIRE_4"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.EXU.cycleCnt",
    "pin":"simCycleCnt"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.EXU.instrCnt",
    "pin":"simInstrCnt"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.EXU.nutcoretrap",
    "pin":"nutcoretrap"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|EXU>nutcoretrap"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.WBU.io.in.valid",
    "pin":"perfCntCondMinstret"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|WBU>io.in.valid"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.WBU.falseWire",
    "pin":"perfCntCondMultiCommit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|WBU>falseWire"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.EmbeddedTLB.satp",
    "pin":"CSRSATP"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.EmbeddedTLB.flushTLB",
    "pin":"MOUFlushTLB"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.Cache.flushICache",
    "pin":"MOUFlushICache"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.EmbeddedTLB_1.satp",
    "pin":"CSRSATP"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.EmbeddedTLBExec_1.isAMO",
    "pin":"ISAMO"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.EmbeddedTLB_1.flushTLB",
    "pin":"MOUFlushTLB"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.EmbeddedTLB_1._WIRE",
    "pin":"DTLBFINISH"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|EmbeddedTLB_1>_WIRE"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.EmbeddedTLB_1._WIRE_1",
    "pin":"DTLBPF"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|EmbeddedTLB_1>_WIRE_1"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.EmbeddedTLB_1._WIRE_2",
    "pin":"DTLBENABLE"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|EmbeddedTLB_1>_WIRE_2"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.CacheStage3_1._WIRE",
    "pin":"lsuMMIO"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|CacheStage3_1>_WIRE"
  },
  {
    "class":"firrtl.passes.wiring.SinkAnnotation",
    "target":"NutShell.AXI4CLINT.isWFI",
    "pin":"isWFI"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.AXI4CLINT.io.extra.mtip",
    "pin":"mtip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|AXI4CLINT>io.extra.mtip"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.AXI4CLINT.io.extra.msip",
    "pin":"msip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|AXI4CLINT>io.extra.msip"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"NutShell.AXI4PLIC.io.extra.meip[0]",
    "pin":"meip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NutShell|AXI4PLIC>io.extra.meip[0]"
  }
]]
  module SRAMTemplate : @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>}}, flip resp : { data : { tag : UInt<28>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>}[1]}}, flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>, data : { tag : UInt<28>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>}}}}} @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    smem array : UInt<73>[1] [512] @[src/main/scala/utils/SRAMTemplate.scala 76:26]
    wire resetState : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    connect resetState, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    wire resetSet : UInt @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    connect resetSet, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    regreset _resetState : UInt<1>, clock, reset, UInt<1>(0h1) @[src/main/scala/utils/SRAMTemplate.scala 80:30]
    regreset _resetSet : UInt<9>, clock, reset, UInt<9>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire resetFinish : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect resetFinish, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _resetState : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(_resetSet, UInt<9>(0h1ff)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(_resetSet, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect _resetSet, _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect resetFinish, wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    when resetFinish : @[src/main/scala/utils/SRAMTemplate.scala 82:24]
      connect _resetState, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 82:38]
    connect resetState, _resetState @[src/main/scala/utils/SRAMTemplate.scala 84:16]
    connect resetSet, _resetSet @[src/main/scala/utils/SRAMTemplate.scala 85:14]
    node wen = or(io.w.req.valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io.r.req.valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node setIdx = mux(resetState, resetSet, io.w.req.bits.setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    wire _wdataword_WIRE : UInt<73> @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    connect _wdataword_WIRE, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    node wdataword_lo = cat(io.w.req.bits.data.brIdx, io.w.req.bits.data.valid) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node wdataword_hi_hi = cat(io.w.req.bits.data.tag, io.w.req.bits.data._type) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node wdataword_hi = cat(wdataword_hi_hi, io.w.req.bits.data.target) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node _wdataword_T = cat(wdataword_hi, wdataword_lo) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node wdataword = mux(resetState, _wdataword_WIRE, _wdataword_T) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node waymask = mux(resetState, UInt<1>(0h1), UInt<1>(0h1)) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    wire wdata : UInt<73>[1] @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[0], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    when wen : @[src/main/scala/utils/SRAMTemplate.scala 95:14]
      node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_1 = or(setIdx, UInt<9>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      node _T_2 = bits(_T_1, 8, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      write mport MPORT = array[_T_2], clock @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[0], wdata[0] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
    wire _rdata_WIRE : UInt<9> @[src/main/scala/utils/Hold.scala 28:87]
    invalidate _rdata_WIRE @[src/main/scala/utils/Hold.scala 28:87]
    when realRen : @[src/main/scala/utils/Hold.scala 28:87]
      connect _rdata_WIRE, io.r.req.bits.setIdx @[src/main/scala/utils/Hold.scala 28:87]
      read mport rdata_MPORT = array[_rdata_WIRE], clock @[src/main/scala/utils/Hold.scala 28:87]
    reg rdata_REG : UInt<1>, clock @[src/main/scala/utils/Hold.scala 28:106]
    connect rdata_REG, realRen @[src/main/scala/utils/Hold.scala 28:106]
    wire _rdata_WIRE_1 : UInt<73>[1] @[src/main/scala/utils/Hold.scala 23:81]
    connect _rdata_WIRE_1[0], UInt<73>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    regreset rdata_r : UInt<73>[1], clock, reset, _rdata_WIRE_1 @[src/main/scala/utils/Hold.scala 23:65]
    when rdata_REG : @[src/main/scala/utils/Hold.scala 23:65]
      connect rdata_r, rdata_MPORT @[src/main/scala/utils/Hold.scala 23:65]
    node _rdata_T = mux(rdata_REG, rdata_MPORT, rdata_r) @[src/main/scala/utils/Hold.scala 23:48]
    wire rdata_0 : { tag : UInt<28>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_2 : UInt<73> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_2, _rdata_T[0] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_1 = bits(_rdata_WIRE_2, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.valid, _rdata_T_1 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_2 = bits(_rdata_WIRE_2, 3, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.brIdx, _rdata_T_2 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_3 = bits(_rdata_WIRE_2, 42, 4) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.target, _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_4 = bits(_rdata_WIRE_2, 44, 43) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0._type, _rdata_T_4 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_5 = bits(_rdata_WIRE_2, 72, 45) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.tag, _rdata_T_5 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _WIRE : { tag : UInt<28>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>}[1] @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[0], rdata_0 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect io.r.resp.data, _WIRE @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    node _io_r_req_ready_T = eq(resetState, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    connect io.r.req.ready, _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    connect io.w.req.ready, UInt<1>(0h1) @[src/main/scala/utils/SRAMTemplate.scala 102:18]

  module BPU_inorder : @[src/main/scala/nutcore/frontend/BPU.scala 280:7]
    input clock : Clock @[src/main/scala/nutcore/frontend/BPU.scala 280:7]
    input reset : Reset @[src/main/scala/nutcore/frontend/BPU.scala 280:7]
    output io : { in : { flip pc : { valid : UInt<1>, bits : UInt<39>}}, out : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, flip flush : UInt<1>, brIdx : UInt<3>, crosslineJump : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 281:14]

    regreset flush : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when io.in.pc.valid : @[src/main/scala/utils/StopWatch.scala 26:19]
      connect flush, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 26:23]
    when io.flush : @[src/main/scala/utils/StopWatch.scala 27:20]
      connect flush, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 27:24]
    inst btb of SRAMTemplate @[src/main/scala/nutcore/frontend/BPU.scala 302:19]
    connect btb.clock, clock
    connect btb.reset, reset
    wire flushBTB : UInt<1> @[src/main/scala/nutcore/frontend/BPU.scala 304:26]
    connect flushBTB, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 304:26]
    wire flushTLB : UInt<1> @[src/main/scala/nutcore/frontend/BPU.scala 305:26]
    connect flushTLB, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 305:26]
    node _btb_reset_T = asUInt(reset) @[src/main/scala/nutcore/frontend/BPU.scala 308:22]
    node _btb_reset_T_1 = or(flushBTB, flushTLB) @[src/main/scala/nutcore/frontend/BPU.scala 308:42]
    node _btb_reset_T_2 = or(_btb_reset_T, _btb_reset_T_1) @[src/main/scala/nutcore/frontend/BPU.scala 308:29]
    connect btb.reset, _btb_reset_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 308:13]
    node _T = asUInt(reset) @[src/main/scala/nutcore/frontend/BPU.scala 309:15]
    node _T_1 = or(flushBTB, flushTLB) @[src/main/scala/nutcore/frontend/BPU.scala 309:35]
    node _T_2 = or(_T, _T_1) @[src/main/scala/nutcore/frontend/BPU.scala 309:22]
    connect btb.io.r.req.valid, io.in.pc.valid @[src/main/scala/nutcore/frontend/BPU.scala 311:22]
    wire _btb_io_r_req_bits_setIdx_WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    connect _btb_io_r_req_bits_setIdx_WIRE, io.in.pc.bits @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _btb_io_r_req_bits_setIdx_WIRE_1 : { tag : UInt<28>, idx : UInt<9>, pad : UInt<2>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _btb_io_r_req_bits_setIdx_WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btb_io_r_req_bits_setIdx_WIRE_2, _btb_io_r_req_bits_setIdx_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btb_io_r_req_bits_setIdx_T = bits(_btb_io_r_req_bits_setIdx_WIRE_2, 1, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btb_io_r_req_bits_setIdx_WIRE_1.pad, _btb_io_r_req_bits_setIdx_T @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btb_io_r_req_bits_setIdx_T_1 = bits(_btb_io_r_req_bits_setIdx_WIRE_2, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btb_io_r_req_bits_setIdx_WIRE_1.idx, _btb_io_r_req_bits_setIdx_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btb_io_r_req_bits_setIdx_T_2 = bits(_btb_io_r_req_bits_setIdx_WIRE_2, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btb_io_r_req_bits_setIdx_WIRE_1.tag, _btb_io_r_req_bits_setIdx_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect btb.io.r.req.bits.setIdx, _btb_io_r_req_bits_setIdx_WIRE_1.idx @[src/main/scala/nutcore/frontend/BPU.scala 312:28]
    wire btbRead : { tag : UInt<28>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 315:21]
    connect btbRead, btb.io.r.resp.data[0] @[src/main/scala/nutcore/frontend/BPU.scala 316:11]
    reg pcLatch : UInt<39>, clock @[src/main/scala/nutcore/frontend/BPU.scala 319:26]
    when io.in.pc.valid : @[src/main/scala/nutcore/frontend/BPU.scala 319:26]
      connect pcLatch, io.in.pc.bits @[src/main/scala/nutcore/frontend/BPU.scala 319:26]
    wire _btbHit_WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    connect _btbHit_WIRE, pcLatch @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _btbHit_WIRE_1 : { tag : UInt<28>, idx : UInt<9>, pad : UInt<2>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _btbHit_WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btbHit_WIRE_2, _btbHit_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbHit_T = bits(_btbHit_WIRE_2, 1, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btbHit_WIRE_1.pad, _btbHit_T @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbHit_T_1 = bits(_btbHit_WIRE_2, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btbHit_WIRE_1.idx, _btbHit_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbHit_T_2 = bits(_btbHit_WIRE_2, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btbHit_WIRE_1.tag, _btbHit_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbHit_T_3 = eq(btbRead.tag, _btbHit_WIRE_1.tag) @[src/main/scala/nutcore/frontend/BPU.scala 320:45]
    node _btbHit_T_4 = and(btbRead.valid, _btbHit_T_3) @[src/main/scala/nutcore/frontend/BPU.scala 320:30]
    node _btbHit_T_5 = eq(flush, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/BPU.scala 320:76]
    node _btbHit_T_6 = and(_btbHit_T_4, _btbHit_T_5) @[src/main/scala/nutcore/frontend/BPU.scala 320:73]
    regreset btbHit_REG : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 320:93]
    connect btbHit_REG, btb.io.r.req.ready @[src/main/scala/nutcore/frontend/BPU.scala 320:93]
    node _btbHit_T_7 = and(_btbHit_T_6, btbHit_REG) @[src/main/scala/nutcore/frontend/BPU.scala 320:83]
    node _btbHit_T_8 = bits(pcLatch, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 320:142]
    node _btbHit_T_9 = bits(btbRead.brIdx, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 320:162]
    node _btbHit_T_10 = and(_btbHit_T_8, _btbHit_T_9) @[src/main/scala/nutcore/frontend/BPU.scala 320:146]
    node _btbHit_T_11 = eq(_btbHit_T_10, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/BPU.scala 320:133]
    node btbHit = and(_btbHit_T_7, _btbHit_T_11) @[src/main/scala/nutcore/frontend/BPU.scala 320:130]
    node _crosslineJump_T = bits(btbRead.brIdx, 2, 2) @[src/main/scala/nutcore/frontend/BPU.scala 330:36]
    node crosslineJump = and(_crosslineJump_T, btbHit) @[src/main/scala/nutcore/frontend/BPU.scala 330:40]
    connect io.crosslineJump, crosslineJump @[src/main/scala/nutcore/frontend/BPU.scala 331:20]
    regreset c : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>(0h1)) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    connect c, _c_T_1 @[src/main/scala/utils/GTimer.scala 25:7]
    wire _WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    connect _WIRE, pcLatch @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _WIRE_1 : { tag : UInt<28>, idx : UInt<9>, pad : UInt<2>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_2, _WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_3 = bits(_WIRE_2, 1, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_1.pad, _T_3 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_4 = bits(_WIRE_2, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_1.idx, _T_4 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_5 = bits(_WIRE_2, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_1.tag, _T_5 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _WIRE_3 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    connect _WIRE_3, pcLatch @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _WIRE_4 : { tag : UInt<28>, idx : UInt<9>, pad : UInt<2>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _WIRE_5 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_5, _WIRE_3 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_6 = bits(_WIRE_5, 1, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_4.pad, _T_6 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_7 = bits(_WIRE_5, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_4.idx, _T_7 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_8 = bits(_WIRE_5, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_4.tag, _T_8 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_9 = mux(io.out.valid, UInt<2>(0h3), UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/BPU.scala 335:94]
    node _T_10 = cat(crosslineJump, _T_9) @[src/main/scala/nutcore/frontend/BPU.scala 335:74]
    cmem pht : UInt<2> [512] @[src/main/scala/nutcore/frontend/BPU.scala 339:16]
    wire _phtTaken_WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    connect _phtTaken_WIRE, io.in.pc.bits @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _phtTaken_WIRE_1 : { tag : UInt<28>, idx : UInt<9>, pad : UInt<2>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _phtTaken_WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _phtTaken_WIRE_2, _phtTaken_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _phtTaken_T = bits(_phtTaken_WIRE_2, 1, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _phtTaken_WIRE_1.pad, _phtTaken_T @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _phtTaken_T_1 = bits(_phtTaken_WIRE_2, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _phtTaken_WIRE_1.idx, _phtTaken_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _phtTaken_T_2 = bits(_phtTaken_WIRE_2, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _phtTaken_WIRE_1.tag, _phtTaken_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    read mport phtTaken_MPORT = pht[_phtTaken_WIRE_1.idx], clock @[src/main/scala/nutcore/frontend/BPU.scala 340:36]
    node _phtTaken_T_3 = bits(phtTaken_MPORT, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 340:67]
    reg phtTaken : UInt<1>, clock @[src/main/scala/nutcore/frontend/BPU.scala 340:27]
    when io.in.pc.valid : @[src/main/scala/nutcore/frontend/BPU.scala 340:27]
      connect phtTaken, _phtTaken_T_3 @[src/main/scala/nutcore/frontend/BPU.scala 340:27]
    cmem ras : UInt<39> [16] @[src/main/scala/nutcore/frontend/BPU.scala 345:16]
    regreset sp_value : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    read mport rasTarget_MPORT = ras[sp_value], clock @[src/main/scala/nutcore/frontend/BPU.scala 348:37]
    reg rasTarget : UInt<39>, clock @[src/main/scala/nutcore/frontend/BPU.scala 348:28]
    when io.in.pc.valid : @[src/main/scala/nutcore/frontend/BPU.scala 348:28]
      connect rasTarget, rasTarget_MPORT @[src/main/scala/nutcore/frontend/BPU.scala 348:28]
    wire _req_WIRE : { valid : UInt<1>, pc : UInt<39>, isMissPredict : UInt<1>, actualTarget : UInt<39>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 352:34]
    connect _req_WIRE.isRVC, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 352:34]
    connect _req_WIRE.btbType, UInt<2>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 352:34]
    connect _req_WIRE.fuOpType, UInt<7>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 352:34]
    connect _req_WIRE.actualTaken, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 352:34]
    connect _req_WIRE.actualTarget, UInt<39>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 352:34]
    connect _req_WIRE.isMissPredict, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 352:34]
    connect _req_WIRE.pc, UInt<39>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 352:34]
    connect _req_WIRE.valid, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 352:34]
    wire req : { valid : UInt<1>, pc : UInt<39>, isMissPredict : UInt<1>, actualTarget : UInt<39>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 352:21]
    connect req, _req_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 352:21]
    wire _btbWrite_WIRE : { tag : UInt<28>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 353:39]
    connect _btbWrite_WIRE.valid, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 353:39]
    connect _btbWrite_WIRE.brIdx, UInt<3>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 353:39]
    connect _btbWrite_WIRE.target, UInt<39>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 353:39]
    connect _btbWrite_WIRE._type, UInt<2>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 353:39]
    connect _btbWrite_WIRE.tag, UInt<28>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 353:39]
    wire btbWrite : { tag : UInt<28>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 353:26]
    connect btbWrite, _btbWrite_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 353:26]
    wire _WIRE_6 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    connect _WIRE_6, req.pc @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _WIRE_7 : { tag : UInt<28>, idx : UInt<9>, pad : UInt<2>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _WIRE_8 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_8, _WIRE_6 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_11 = bits(_WIRE_8, 1, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_7.pad, _T_11 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_12 = bits(_WIRE_8, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_7.idx, _T_12 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_13 = bits(_WIRE_8, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_7.tag, _T_13 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _WIRE_9 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    connect _WIRE_9, req.pc @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _WIRE_10 : { tag : UInt<28>, idx : UInt<9>, pad : UInt<2>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _WIRE_11 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_11, _WIRE_9 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_14 = bits(_WIRE_11, 1, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_10.pad, _T_14 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_15 = bits(_WIRE_11, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_10.idx, _T_15 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_16 = bits(_WIRE_11, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _WIRE_10.tag, _T_16 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_17 = bits(req.pc, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 356:145]
    node _T_18 = bits(req.pc, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 356:157]
    node _T_19 = not(_T_18) @[src/main/scala/nutcore/frontend/BPU.scala 356:150]
    node _T_20 = cat(_T_17, _T_19) @[src/main/scala/nutcore/frontend/BPU.scala 356:138]
    wire _btbWrite_tag_WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    connect _btbWrite_tag_WIRE, req.pc @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _btbWrite_tag_WIRE_1 : { tag : UInt<28>, idx : UInt<9>, pad : UInt<2>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _btbWrite_tag_WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btbWrite_tag_WIRE_2, _btbWrite_tag_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbWrite_tag_T = bits(_btbWrite_tag_WIRE_2, 1, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btbWrite_tag_WIRE_1.pad, _btbWrite_tag_T @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbWrite_tag_T_1 = bits(_btbWrite_tag_WIRE_2, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btbWrite_tag_WIRE_1.idx, _btbWrite_tag_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbWrite_tag_T_2 = bits(_btbWrite_tag_WIRE_2, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btbWrite_tag_WIRE_1.tag, _btbWrite_tag_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect btbWrite.tag, _btbWrite_tag_WIRE_1.tag @[src/main/scala/nutcore/frontend/BPU.scala 367:16]
    connect btbWrite.target, req.actualTarget @[src/main/scala/nutcore/frontend/BPU.scala 368:19]
    connect btbWrite._type, req.btbType @[src/main/scala/nutcore/frontend/BPU.scala 369:18]
    node _btbWrite_brIdx_T = bits(req.pc, 2, 0) @[src/main/scala/nutcore/frontend/BPU.scala 370:31]
    node _btbWrite_brIdx_T_1 = eq(_btbWrite_brIdx_T, UInt<3>(0h6)) @[src/main/scala/nutcore/frontend/BPU.scala 370:36]
    node _btbWrite_brIdx_T_2 = eq(req.isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/BPU.scala 370:49]
    node _btbWrite_brIdx_T_3 = and(_btbWrite_brIdx_T_1, _btbWrite_brIdx_T_2) @[src/main/scala/nutcore/frontend/BPU.scala 370:46]
    node _btbWrite_brIdx_T_4 = bits(req.pc, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 370:67]
    node _btbWrite_brIdx_T_5 = bits(req.pc, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 370:79]
    node _btbWrite_brIdx_T_6 = not(_btbWrite_brIdx_T_5) @[src/main/scala/nutcore/frontend/BPU.scala 370:72]
    node btbWrite_brIdx_hi = cat(_btbWrite_brIdx_T_3, _btbWrite_brIdx_T_4) @[src/main/scala/nutcore/frontend/BPU.scala 370:24]
    node _btbWrite_brIdx_T_7 = cat(btbWrite_brIdx_hi, _btbWrite_brIdx_T_6) @[src/main/scala/nutcore/frontend/BPU.scala 370:24]
    connect btbWrite.brIdx, _btbWrite_brIdx_T_7 @[src/main/scala/nutcore/frontend/BPU.scala 370:18]
    connect btbWrite.valid, UInt<1>(0h1) @[src/main/scala/nutcore/frontend/BPU.scala 371:18]
    node _btb_io_w_req_valid_T = and(req.isMissPredict, req.valid) @[src/main/scala/nutcore/frontend/BPU.scala 378:43]
    connect btb.io.w.req.valid, _btb_io_w_req_valid_T @[src/main/scala/nutcore/frontend/BPU.scala 378:22]
    wire _btb_io_w_req_bits_setIdx_WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    connect _btb_io_w_req_bits_setIdx_WIRE, req.pc @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _btb_io_w_req_bits_setIdx_WIRE_1 : { tag : UInt<28>, idx : UInt<9>, pad : UInt<2>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _btb_io_w_req_bits_setIdx_WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btb_io_w_req_bits_setIdx_WIRE_2, _btb_io_w_req_bits_setIdx_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btb_io_w_req_bits_setIdx_T = bits(_btb_io_w_req_bits_setIdx_WIRE_2, 1, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btb_io_w_req_bits_setIdx_WIRE_1.pad, _btb_io_w_req_bits_setIdx_T @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btb_io_w_req_bits_setIdx_T_1 = bits(_btb_io_w_req_bits_setIdx_WIRE_2, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btb_io_w_req_bits_setIdx_WIRE_1.idx, _btb_io_w_req_bits_setIdx_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btb_io_w_req_bits_setIdx_T_2 = bits(_btb_io_w_req_bits_setIdx_WIRE_2, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _btb_io_w_req_bits_setIdx_WIRE_1.tag, _btb_io_w_req_bits_setIdx_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect btb.io.w.req.bits.setIdx, _btb_io_w_req_bits_setIdx_WIRE_1.idx @[src/main/scala/nutcore/frontend/BPU.scala 379:28]
    connect btb.io.w.req.bits.data.valid, btbWrite.valid @[src/main/scala/nutcore/frontend/BPU.scala 380:26]
    connect btb.io.w.req.bits.data.brIdx, btbWrite.brIdx @[src/main/scala/nutcore/frontend/BPU.scala 380:26]
    connect btb.io.w.req.bits.data.target, btbWrite.target @[src/main/scala/nutcore/frontend/BPU.scala 380:26]
    connect btb.io.w.req.bits.data._type, btbWrite._type @[src/main/scala/nutcore/frontend/BPU.scala 380:26]
    connect btb.io.w.req.bits.data.tag, btbWrite.tag @[src/main/scala/nutcore/frontend/BPU.scala 380:26]
    wire _cnt_WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    connect _cnt_WIRE, req.pc @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _cnt_WIRE_1 : { tag : UInt<28>, idx : UInt<9>, pad : UInt<2>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _cnt_WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _cnt_WIRE_2, _cnt_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _cnt_T = bits(_cnt_WIRE_2, 1, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _cnt_WIRE_1.pad, _cnt_T @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _cnt_T_1 = bits(_cnt_WIRE_2, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _cnt_WIRE_1.idx, _cnt_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _cnt_T_2 = bits(_cnt_WIRE_2, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    connect _cnt_WIRE_1.tag, _cnt_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    read mport cnt_MPORT = pht[_cnt_WIRE_1.idx], clock @[src/main/scala/nutcore/frontend/BPU.scala 392:29]
    reg cnt : UInt, clock @[src/main/scala/nutcore/frontend/BPU.scala 392:20]
    connect cnt, cnt_MPORT @[src/main/scala/nutcore/frontend/BPU.scala 392:20]
    reg reqLatch : { valid : UInt<1>, pc : UInt<39>, isMissPredict : UInt<1>, actualTarget : UInt<39>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>}, clock @[src/main/scala/nutcore/frontend/BPU.scala 393:25]
    connect reqLatch, req @[src/main/scala/nutcore/frontend/BPU.scala 393:25]
    node _T_21 = bits(reqLatch.fuOpType, 3, 3) @[src/main/scala/nutcore/backend/fu/ALU.scala 63:35]
    node _T_22 = eq(_T_21, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 63:30]
    node _T_23 = and(reqLatch.valid, _T_22) @[src/main/scala/nutcore/frontend/BPU.scala 394:24]
    when _T_23 : @[src/main/scala/nutcore/frontend/BPU.scala 394:66]
      node _newCnt_T = add(cnt, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/BPU.scala 396:33]
      node _newCnt_T_1 = tail(_newCnt_T, 1) @[src/main/scala/nutcore/frontend/BPU.scala 396:33]
      node _newCnt_T_2 = sub(cnt, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/BPU.scala 396:44]
      node _newCnt_T_3 = tail(_newCnt_T_2, 1) @[src/main/scala/nutcore/frontend/BPU.scala 396:44]
      node newCnt = mux(reqLatch.actualTaken, _newCnt_T_1, _newCnt_T_3) @[src/main/scala/nutcore/frontend/BPU.scala 396:21]
      node _wen_T = neq(cnt, UInt<2>(0h3)) @[src/main/scala/nutcore/frontend/BPU.scala 397:30]
      node _wen_T_1 = and(reqLatch.actualTaken, _wen_T) @[src/main/scala/nutcore/frontend/BPU.scala 397:22]
      node _wen_T_2 = eq(reqLatch.actualTaken, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/BPU.scala 397:48]
      node _wen_T_3 = neq(cnt, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/BPU.scala 397:63]
      node _wen_T_4 = and(_wen_T_2, _wen_T_3) @[src/main/scala/nutcore/frontend/BPU.scala 397:55]
      node wen = or(_wen_T_1, _wen_T_4) @[src/main/scala/nutcore/frontend/BPU.scala 397:44]
      when wen : @[src/main/scala/nutcore/frontend/BPU.scala 398:16]
        wire _WIRE_12 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
        connect _WIRE_12, reqLatch.pc @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
        wire _WIRE_13 : { tag : UInt<28>, idx : UInt<9>, pad : UInt<2>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        wire _WIRE_14 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        connect _WIRE_14, _WIRE_12 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        node _T_24 = bits(_WIRE_14, 1, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        connect _WIRE_13.pad, _T_24 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        node _T_25 = bits(_WIRE_14, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        connect _WIRE_13.idx, _T_25 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        node _T_26 = bits(_WIRE_14, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        connect _WIRE_13.tag, _T_26 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        write mport MPORT = pht[_WIRE_13.idx], clock @[src/main/scala/nutcore/frontend/BPU.scala 399:16]
        connect MPORT, newCnt @[src/main/scala/nutcore/frontend/BPU.scala 399:16]
    when req.valid : @[src/main/scala/nutcore/frontend/BPU.scala 405:20]
      node _T_27 = eq(req.fuOpType, UInt<7>(0h5c)) @[src/main/scala/nutcore/frontend/BPU.scala 406:24]
      when _T_27 : @[src/main/scala/nutcore/frontend/BPU.scala 406:45]
        node _T_28 = add(sp_value, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/BPU.scala 407:26]
        node _T_29 = tail(_T_28, 1) @[src/main/scala/nutcore/frontend/BPU.scala 407:26]
        node _T_30 = add(req.pc, UInt<2>(0h2)) @[src/main/scala/nutcore/frontend/BPU.scala 407:55]
        node _T_31 = tail(_T_30, 1) @[src/main/scala/nutcore/frontend/BPU.scala 407:55]
        node _T_32 = add(req.pc, UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/BPU.scala 407:69]
        node _T_33 = tail(_T_32, 1) @[src/main/scala/nutcore/frontend/BPU.scala 407:69]
        node _T_34 = mux(req.isRVC, _T_31, _T_33) @[src/main/scala/nutcore/frontend/BPU.scala 407:36]
        write mport MPORT_1 = ras[_T_29], clock @[src/main/scala/nutcore/frontend/BPU.scala 407:16]
        connect MPORT_1, _T_34 @[src/main/scala/nutcore/frontend/BPU.scala 407:16]
        node _value_T = add(sp_value, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/BPU.scala 409:28]
        node _value_T_1 = tail(_value_T, 1) @[src/main/scala/nutcore/frontend/BPU.scala 409:28]
        connect sp_value, _value_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 409:16]
      else :
        node _T_35 = eq(req.fuOpType, UInt<7>(0h5e)) @[src/main/scala/nutcore/frontend/BPU.scala 411:29]
        when _T_35 : @[src/main/scala/nutcore/frontend/BPU.scala 411:48]
          node _T_36 = eq(sp_value, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/BPU.scala 412:21]
          when _T_36 : @[src/main/scala/nutcore/frontend/BPU.scala 412:30]
            skip
          node _value_T_2 = eq(sp_value, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/BPU.scala 415:31]
          node _value_T_3 = sub(sp_value, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/BPU.scala 415:53]
          node _value_T_4 = tail(_value_T_3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 415:53]
          node _value_T_5 = mux(_value_T_2, UInt<1>(0h0), _value_T_4) @[src/main/scala/nutcore/frontend/BPU.scala 415:22]
          connect sp_value, _value_T_5 @[src/main/scala/nutcore/frontend/BPU.scala 415:16]
    node _io_out_target_T = eq(btbRead._type, UInt<2>(0h3)) @[src/main/scala/nutcore/frontend/BPU.scala 419:38]
    node _io_out_target_T_1 = mux(_io_out_target_T, rasTarget, btbRead.target) @[src/main/scala/nutcore/frontend/BPU.scala 419:23]
    connect io.out.target, _io_out_target_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 419:17]
    node _io_brIdx_T = mux(io.out.valid, UInt<2>(0h3), UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/BPU.scala 422:63]
    node io_brIdx_hi = cat(UInt<1>(0h1), crosslineJump) @[src/main/scala/nutcore/frontend/BPU.scala 422:35]
    node _io_brIdx_T_1 = cat(io_brIdx_hi, _io_brIdx_T) @[src/main/scala/nutcore/frontend/BPU.scala 422:35]
    node _io_brIdx_T_2 = and(btbRead.brIdx, _io_brIdx_T_1) @[src/main/scala/nutcore/frontend/BPU.scala 422:30]
    connect io.brIdx, _io_brIdx_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 422:13]
    node _io_out_valid_T = eq(btbRead._type, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/BPU.scala 423:47]
    node _io_out_valid_T_1 = neq(rasTarget, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/BPU.scala 423:91]
    node _io_out_valid_T_2 = and(UInt<1>(0h1), _io_out_valid_T_1) @[src/main/scala/nutcore/frontend/BPU.scala 423:79]
    node _io_out_valid_T_3 = mux(_io_out_valid_T, phtTaken, _io_out_valid_T_2) @[src/main/scala/nutcore/frontend/BPU.scala 423:32]
    node _io_out_valid_T_4 = and(btbHit, _io_out_valid_T_3) @[src/main/scala/nutcore/frontend/BPU.scala 423:26]
    connect io.out.valid, _io_out_valid_T_4 @[src/main/scala/nutcore/frontend/BPU.scala 423:16]
    connect io.out.rtype, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/BPU.scala 424:16]

  module IFU_inorder : @[src/main/scala/nutcore/frontend/IFU.scala 309:7]
    input clock : Clock @[src/main/scala/nutcore/frontend/IFU.scala 309:7]
    input reset : Reset @[src/main/scala/nutcore/frontend/IFU.scala 309:7]
    output io : { imem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<82>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<82>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}}, flip redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, flushVec : UInt<4>, bpFlush : UInt<1>, flip ipf : UInt<1>} @[src/main/scala/nutcore/frontend/IFU.scala 310:14]

    regreset pc : UInt<39>, clock, reset, UInt<39>(0h80000000) @[src/main/scala/nutcore/frontend/IFU.scala 322:19]
    node _pcUpdate_T = and(io.imem.req.ready, io.imem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node pcUpdate = or(io.redirect.valid, _pcUpdate_T) @[src/main/scala/nutcore/frontend/IFU.scala 323:36]
    node _snpc_T = bits(pc, 1, 1) @[src/main/scala/nutcore/frontend/IFU.scala 324:20]
    node _snpc_T_1 = add(pc, UInt<2>(0h2)) @[src/main/scala/nutcore/frontend/IFU.scala 324:28]
    node _snpc_T_2 = tail(_snpc_T_1, 1) @[src/main/scala/nutcore/frontend/IFU.scala 324:28]
    node _snpc_T_3 = add(pc, UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/IFU.scala 324:38]
    node _snpc_T_4 = tail(_snpc_T_3, 1) @[src/main/scala/nutcore/frontend/IFU.scala 324:38]
    node snpc = mux(_snpc_T, _snpc_T_2, _snpc_T_4) @[src/main/scala/nutcore/frontend/IFU.scala 324:17]
    inst bp1 of BPU_inorder @[src/main/scala/nutcore/frontend/IFU.scala 326:19]
    connect bp1.clock, clock
    connect bp1.reset, reset
    regreset crosslineJumpLatch : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IFU.scala 329:35]
    node _T = or(pcUpdate, bp1.io.flush) @[src/main/scala/nutcore/frontend/IFU.scala 330:17]
    when _T : @[src/main/scala/nutcore/frontend/IFU.scala 330:34]
      node _crosslineJumpLatch_T = eq(crosslineJumpLatch, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IFU.scala 331:71]
      node _crosslineJumpLatch_T_1 = and(bp1.io.crosslineJump, _crosslineJumpLatch_T) @[src/main/scala/nutcore/frontend/IFU.scala 331:68]
      node _crosslineJumpLatch_T_2 = mux(bp1.io.flush, UInt<1>(0h0), _crosslineJumpLatch_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 331:30]
      connect crosslineJumpLatch, _crosslineJumpLatch_T_2 @[src/main/scala/nutcore/frontend/IFU.scala 331:24]
    reg crosslineJumpTarget : UInt<39>, clock @[src/main/scala/nutcore/frontend/IFU.scala 333:38]
    when bp1.io.crosslineJump : @[src/main/scala/nutcore/frontend/IFU.scala 333:38]
      connect crosslineJumpTarget, bp1.io.out.target @[src/main/scala/nutcore/frontend/IFU.scala 333:38]
    node crosslineJumpForceSeq = and(bp1.io.crosslineJump, bp1.io.out.valid) @[src/main/scala/nutcore/frontend/IFU.scala 334:45]
    node _crosslineJumpForceTgt_T = eq(bp1.io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IFU.scala 335:53]
    node crosslineJumpForceTgt = and(crosslineJumpLatch, _crosslineJumpForceTgt_T) @[src/main/scala/nutcore/frontend/IFU.scala 335:50]
    node pnpc = mux(bp1.io.crosslineJump, snpc, bp1.io.out.target) @[src/main/scala/nutcore/frontend/IFU.scala 338:17]
    node _npc_T = mux(bp1.io.out.valid, pnpc, snpc) @[src/main/scala/nutcore/frontend/IFU.scala 340:104]
    node _npc_T_1 = mux(crosslineJumpLatch, crosslineJumpTarget, _npc_T) @[src/main/scala/nutcore/frontend/IFU.scala 340:59]
    node npc = mux(io.redirect.valid, io.redirect.target, _npc_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 340:16]
    node _npcIsSeq_T = mux(bp1.io.out.valid, UInt<1>(0h0), UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/IFU.scala 341:114]
    node _npcIsSeq_T_1 = mux(bp1.io.crosslineJump, UInt<1>(0h1), _npcIsSeq_T) @[src/main/scala/nutcore/frontend/IFU.scala 341:87]
    node _npcIsSeq_T_2 = mux(crosslineJumpLatch, UInt<1>(0h0), _npcIsSeq_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 341:54]
    node npcIsSeq = mux(io.redirect.valid, UInt<1>(0h0), _npcIsSeq_T_2) @[src/main/scala/nutcore/frontend/IFU.scala 341:21]
    wire brIdx : UInt<4> @[src/main/scala/nutcore/frontend/IFU.scala 345:19]
    node _brIdx_T = mux(io.redirect.valid, UInt<1>(0h0), bp1.io.brIdx) @[src/main/scala/nutcore/frontend/IFU.scala 349:29]
    node _brIdx_T_1 = cat(npcIsSeq, _brIdx_T) @[src/main/scala/nutcore/frontend/IFU.scala 349:15]
    connect brIdx, _brIdx_T_1 @[src/main/scala/nutcore/frontend/IFU.scala 349:9]
    node _bp1_io_in_pc_valid_T = and(io.imem.req.ready, io.imem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    connect bp1.io.in.pc.valid, _bp1_io_in_pc_valid_T @[src/main/scala/nutcore/frontend/IFU.scala 352:22]
    connect bp1.io.in.pc.bits, npc @[src/main/scala/nutcore/frontend/IFU.scala 353:21]
    connect bp1.io.flush, io.redirect.valid @[src/main/scala/nutcore/frontend/IFU.scala 358:16]
    when pcUpdate : @[src/main/scala/nutcore/frontend/IFU.scala 360:19]
      connect pc, npc @[src/main/scala/nutcore/frontend/IFU.scala 361:8]
    node _io_flushVec_T = mux(io.redirect.valid, UInt<4>(0hf), UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IFU.scala 367:21]
    connect io.flushVec, _io_flushVec_T @[src/main/scala/nutcore/frontend/IFU.scala 367:15]
    connect io.bpFlush, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IFU.scala 368:14]
    node _x1_T = bits(pc, 38, 1) @[src/main/scala/nutcore/frontend/IFU.scala 370:39]
    node x1 = cat(_x1_T, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IFU.scala 370:36]
    node _x6_T = bits(brIdx, 3, 0) @[src/main/scala/nutcore/frontend/IFU.scala 371:88]
    node _x6_T_1 = bits(npc, 38, 0) @[src/main/scala/nutcore/frontend/IFU.scala 371:98]
    node _x6_T_2 = bits(pc, 38, 0) @[src/main/scala/nutcore/frontend/IFU.scala 371:118]
    node x6_hi = cat(_x6_T, _x6_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 371:82]
    node x6 = cat(x6_hi, _x6_T_2) @[src/main/scala/nutcore/frontend/IFU.scala 371:82]
    connect io.imem.req.bits.addr, x1 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    connect io.imem.req.bits.cmd, UInt<1>(0h0) @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    connect io.imem.req.bits.size, UInt<2>(0h3) @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    connect io.imem.req.bits.wdata, UInt<1>(0h0) @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    connect io.imem.req.bits.wmask, UInt<1>(0h0) @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    connect io.imem.req.bits.user, x6 @[src/main/scala/bus/simplebus/SimpleBus.scala 69:21]
    connect io.imem.req.valid, io.out.ready @[src/main/scala/nutcore/frontend/IFU.scala 372:21]
    node _io_imem_resp_ready_T = bits(io.flushVec, 0, 0) @[src/main/scala/nutcore/frontend/IFU.scala 374:52]
    node _io_imem_resp_ready_T_1 = or(io.out.ready, _io_imem_resp_ready_T) @[src/main/scala/nutcore/frontend/IFU.scala 374:38]
    connect io.imem.resp.ready, _io_imem_resp_ready_T_1 @[src/main/scala/nutcore/frontend/IFU.scala 374:22]
    invalidate io.out.bits.isBranch @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.runahead_checkpoint_id @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.crossPageIPFFix @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.isRVC @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.brIdx @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.intrVec[0] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.intrVec[1] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.intrVec[2] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.intrVec[3] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.intrVec[4] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.intrVec[5] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.intrVec[6] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.intrVec[7] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.intrVec[8] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.intrVec[9] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.intrVec[10] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.intrVec[11] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[0] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[1] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[2] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[3] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[4] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[5] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[6] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[7] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[8] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[9] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[10] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[11] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[12] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[13] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[14] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.exceptionVec[15] @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.redirect.valid @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.redirect.rtype @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.redirect.target @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.pnpc @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.pc @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    invalidate io.out.bits.instr @[src/main/scala/nutcore/frontend/IFU.scala 376:15]
    node _T_1 = and(io.imem.req.ready, io.imem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_2 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    connect io.out.bits.instr, io.imem.resp.bits.rdata @[src/main/scala/nutcore/frontend/IFU.scala 384:21]
    node _io_out_bits_pc_T = bits(io.imem.resp.bits.user, 38, 0) @[src/main/scala/nutcore/frontend/IFU.scala 386:24]
    connect io.out.bits.pc, _io_out_bits_pc_T @[src/main/scala/nutcore/frontend/IFU.scala 386:20]
    node _io_out_bits_pnpc_T = bits(io.imem.resp.bits.user, 77, 39) @[src/main/scala/nutcore/frontend/IFU.scala 387:26]
    connect io.out.bits.pnpc, _io_out_bits_pnpc_T @[src/main/scala/nutcore/frontend/IFU.scala 387:22]
    node _io_out_bits_brIdx_T = bits(io.imem.resp.bits.user, 81, 78) @[src/main/scala/nutcore/frontend/IFU.scala 388:27]
    connect io.out.bits.brIdx, _io_out_bits_brIdx_T @[src/main/scala/nutcore/frontend/IFU.scala 388:23]
    connect io.out.bits.exceptionVec[12], io.ipf @[src/main/scala/nutcore/frontend/IFU.scala 390:44]
    node _io_out_valid_T = bits(io.flushVec, 0, 0) @[src/main/scala/nutcore/frontend/IFU.scala 391:53]
    node _io_out_valid_T_1 = eq(_io_out_valid_T, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IFU.scala 391:41]
    node _io_out_valid_T_2 = and(io.imem.resp.valid, _io_out_valid_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 391:38]
    connect io.out.valid, _io_out_valid_T_2 @[src/main/scala/nutcore/frontend/IFU.scala 391:16]
    node _T_3 = and(io.imem.resp.ready, io.imem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset r : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when io.imem.req.valid : @[src/main/scala/utils/StopWatch.scala 30:20]
      connect r, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 30:24]
    when _T_3 : @[src/main/scala/utils/StopWatch.scala 31:19]
      connect r, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 31:23]
    node _T_4 = orr(io.flushVec) @[src/main/scala/nutcore/frontend/IFU.scala 394:46]
    wire _WIRE : UInt<1> @[src/main/scala/nutcore/frontend/IFU.scala 394:33]
    connect _WIRE, _T_4 @[src/main/scala/nutcore/frontend/IFU.scala 394:33]

  module NaiveRVCAlignBuffer : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 26:7]
    input clock : Clock @[src/main/scala/nutcore/frontend/NaiveIBF.scala 26:7]
    input reset : Reset @[src/main/scala/nutcore/frontend/NaiveIBF.scala 26:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}}, flip flush : UInt<1>} @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]

    wire instr : UInt<32> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 33:19]
    node _isRVC_T = bits(instr, 1, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 34:20]
    node isRVC = neq(_isRVC_T, UInt<2>(0h3)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 34:26]
    regreset state : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 39:22]
    regreset pcOffsetR : UInt<3>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 40:26]
    node _pcOffset_T = eq(state, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 41:28]
    node _pcOffset_T_1 = bits(io.in.bits.pc, 2, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 41:53]
    node pcOffset = mux(_pcOffset_T, _pcOffset_T_1, pcOffsetR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 41:21]
    node instIn = cat(UInt<16>(0h0), io.in.bits.instr) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 42:19]
    wire canGo : UInt<1> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 44:23]
    connect canGo, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 44:23]
    wire canIn : UInt<1> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 45:23]
    connect canIn, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 45:23]
    node _rvcFinish_T = eq(pcOffset, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:28]
    node _rvcFinish_T_1 = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:40]
    node _rvcFinish_T_2 = bits(io.in.bits.brIdx, 0, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:55]
    node _rvcFinish_T_3 = or(_rvcFinish_T_1, _rvcFinish_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:47]
    node _rvcFinish_T_4 = and(_rvcFinish_T, _rvcFinish_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:36]
    node _rvcFinish_T_5 = eq(pcOffset, UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:72]
    node _rvcFinish_T_6 = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:84]
    node _rvcFinish_T_7 = bits(io.in.bits.brIdx, 0, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:99]
    node _rvcFinish_T_8 = or(_rvcFinish_T_6, _rvcFinish_T_7) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:91]
    node _rvcFinish_T_9 = and(_rvcFinish_T_5, _rvcFinish_T_8) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:80]
    node _rvcFinish_T_10 = or(_rvcFinish_T_4, _rvcFinish_T_9) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:60]
    node _rvcFinish_T_11 = eq(pcOffset, UInt<2>(0h2)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:116]
    node _rvcFinish_T_12 = bits(io.in.bits.brIdx, 1, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:142]
    node _rvcFinish_T_13 = or(isRVC, _rvcFinish_T_12) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:134]
    node _rvcFinish_T_14 = and(_rvcFinish_T_11, _rvcFinish_T_13) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:124]
    node _rvcFinish_T_15 = or(_rvcFinish_T_10, _rvcFinish_T_14) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:104]
    node _rvcFinish_T_16 = eq(pcOffset, UInt<3>(0h6)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:159]
    node _rvcFinish_T_17 = and(_rvcFinish_T_16, isRVC) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:167]
    node rvcFinish = or(_rvcFinish_T_15, _rvcFinish_T_17) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:147]
    node _rvcNext_T = eq(pcOffset, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:26]
    node _rvcNext_T_1 = bits(io.in.bits.brIdx, 0, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:53]
    node _rvcNext_T_2 = eq(_rvcNext_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:47]
    node _rvcNext_T_3 = and(isRVC, _rvcNext_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:44]
    node _rvcNext_T_4 = and(_rvcNext_T, _rvcNext_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:34]
    node _rvcNext_T_5 = eq(pcOffset, UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:70]
    node _rvcNext_T_6 = bits(io.in.bits.brIdx, 0, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:97]
    node _rvcNext_T_7 = eq(_rvcNext_T_6, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:91]
    node _rvcNext_T_8 = and(isRVC, _rvcNext_T_7) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:88]
    node _rvcNext_T_9 = and(_rvcNext_T_5, _rvcNext_T_8) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:78]
    node _rvcNext_T_10 = or(_rvcNext_T_4, _rvcNext_T_9) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:58]
    node _rvcNext_T_11 = eq(pcOffset, UInt<2>(0h2)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:114]
    node _rvcNext_T_12 = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:125]
    node _rvcNext_T_13 = and(_rvcNext_T_11, _rvcNext_T_12) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:122]
    node _rvcNext_T_14 = bits(io.in.bits.brIdx, 1, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:141]
    node _rvcNext_T_15 = eq(_rvcNext_T_14, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:135]
    node _rvcNext_T_16 = and(_rvcNext_T_13, _rvcNext_T_15) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:132]
    node rvcNext = or(_rvcNext_T_10, _rvcNext_T_16) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:102]
    node _rvcSpecial_T = eq(pcOffset, UInt<3>(0h6)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 52:29]
    node _rvcSpecial_T_1 = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 52:40]
    node _rvcSpecial_T_2 = and(_rvcSpecial_T, _rvcSpecial_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 52:37]
    node _rvcSpecial_T_3 = bits(io.in.bits.brIdx, 2, 2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 52:56]
    node _rvcSpecial_T_4 = eq(_rvcSpecial_T_3, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 52:50]
    node rvcSpecial = and(_rvcSpecial_T_2, _rvcSpecial_T_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 52:47]
    node _rvcSpecialJump_T = eq(pcOffset, UInt<3>(0h6)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:33]
    node _rvcSpecialJump_T_1 = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:44]
    node _rvcSpecialJump_T_2 = and(_rvcSpecialJump_T, _rvcSpecialJump_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:41]
    node _rvcSpecialJump_T_3 = bits(io.in.bits.brIdx, 2, 2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:59]
    node rvcSpecialJump = and(_rvcSpecialJump_T_2, _rvcSpecialJump_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:51]
    node pnpcIsSeq = bits(io.in.bits.brIdx, 3, 3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 54:24]
    node _flushIFU_T = eq(state, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:25]
    node _flushIFU_T_1 = eq(state, UInt<2>(0h1)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:45]
    node _flushIFU_T_2 = or(_flushIFU_T, _flushIFU_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:36]
    node _flushIFU_T_3 = and(_flushIFU_T_2, rvcSpecial) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:58]
    node _flushIFU_T_4 = and(_flushIFU_T_3, io.in.valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:72]
    node _flushIFU_T_5 = eq(pnpcIsSeq, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:90]
    node flushIFU = and(_flushIFU_T_4, _flushIFU_T_5) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:87]
    node _T = eq(flushIFU, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:10]
    node _T_1 = asUInt(reset) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:9]
    node _T_2 = eq(_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:9]
    when _T_2 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:9]
      node _T_3 = eq(_T, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:9]
      when _T_3 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:9]
        skip
      assert(clock, _T, UInt<1>(0h1), "") : assert @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:9]
    node _loadNextInstline_T = eq(state, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:33]
    node _loadNextInstline_T_1 = eq(state, UInt<2>(0h1)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:53]
    node _loadNextInstline_T_2 = or(_loadNextInstline_T, _loadNextInstline_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:44]
    node _loadNextInstline_T_3 = or(rvcSpecial, rvcSpecialJump) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:81]
    node _loadNextInstline_T_4 = and(_loadNextInstline_T_2, _loadNextInstline_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:66]
    node _loadNextInstline_T_5 = and(_loadNextInstline_T_4, io.in.valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:100]
    node loadNextInstline = and(_loadNextInstline_T_5, pnpcIsSeq) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:115]
    wire pcOut : UInt<39> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 62:23]
    connect pcOut, UInt<39>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 62:23]
    wire pnpcOut : UInt<39> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 63:25]
    connect pnpcOut, UInt<39>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 63:25]
    reg specialPCR : UInt<39>, clock @[src/main/scala/nutcore/frontend/NaiveIBF.scala 64:23]
    reg specialNPCR : UInt<39>, clock @[src/main/scala/nutcore/frontend/NaiveIBF.scala 65:24]
    reg specialInstR : UInt<16>, clock @[src/main/scala/nutcore/frontend/NaiveIBF.scala 66:25]
    regreset specialIPFR : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 67:28]
    node _redirectPC_T = bits(io.in.bits.pc, 38, 3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 68:37]
    node _redirectPC_T_1 = cat(_redirectPC_T, UInt<3>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 68:23]
    node _redirectPC_T_2 = add(_redirectPC_T_1, UInt<4>(0ha)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 68:63]
    node redirectPC = tail(_redirectPC_T_2, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 68:63]
    node _rvcForceLoadNext_T = eq(pcOffset, UInt<2>(0h2)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:36]
    node _rvcForceLoadNext_T_1 = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:47]
    node _rvcForceLoadNext_T_2 = and(_rvcForceLoadNext_T, _rvcForceLoadNext_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:44]
    node _rvcForceLoadNext_T_3 = bits(io.in.bits.pnpc, 2, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:72]
    node _rvcForceLoadNext_T_4 = eq(_rvcForceLoadNext_T_3, UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:78]
    node _rvcForceLoadNext_T_5 = and(_rvcForceLoadNext_T_2, _rvcForceLoadNext_T_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:54]
    node _rvcForceLoadNext_T_6 = bits(io.in.bits.brIdx, 1, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:95]
    node _rvcForceLoadNext_T_7 = eq(_rvcForceLoadNext_T_6, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:89]
    node rvcForceLoadNext = and(_rvcForceLoadNext_T_5, _rvcForceLoadNext_T_7) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:86]
    node _instr_T = eq(state, UInt<2>(0h2)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:23]
    node _instr_T_1 = eq(state, UInt<2>(0h3)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:47]
    node _instr_T_2 = or(_instr_T, _instr_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:38]
    node _instr_T_3 = bits(instIn, 15, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:80]
    node _instr_T_4 = cat(_instr_T_3, specialInstR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:73]
    node _instr_T_5 = bits(instIn, 31, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 91:23]
    node _instr_T_6 = bits(instIn, 47, 16) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 92:23]
    node _instr_T_7 = bits(instIn, 63, 32) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 93:23]
    node _instr_T_8 = bits(instIn, 79, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 94:23]
    node _instr_T_9 = eq(UInt<1>(0h0), pcOffset) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _instr_T_10 = eq(UInt<2>(0h2), pcOffset) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _instr_T_11 = eq(UInt<3>(0h4), pcOffset) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _instr_T_12 = eq(UInt<3>(0h6), pcOffset) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _instr_T_13 = mux(_instr_T_9, _instr_T_5, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_14 = mux(_instr_T_10, _instr_T_6, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_15 = mux(_instr_T_11, _instr_T_7, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_16 = mux(_instr_T_12, _instr_T_8, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_17 = or(_instr_T_13, _instr_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_18 = or(_instr_T_17, _instr_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_19 = or(_instr_T_18, _instr_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _instr_WIRE : UInt<32> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _instr_WIRE, _instr_T_19 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_20 = mux(_instr_T_2, _instr_T_4, _instr_WIRE) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:15]
    connect instr, _instr_T_20 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:9]
    node _T_4 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:8]
    when _T_4 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:18]
      node _T_5 = eq(UInt<2>(0h0), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
      when _T_5 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
        node _canGo_T = or(rvcFinish, rvcNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 100:28]
        connect canGo, _canGo_T @[src/main/scala/nutcore/frontend/NaiveIBF.scala 100:15]
        node _canIn_T = or(rvcFinish, rvcForceLoadNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 101:28]
        connect canIn, _canIn_T @[src/main/scala/nutcore/frontend/NaiveIBF.scala 101:15]
        connect pcOut, io.in.bits.pc @[src/main/scala/nutcore/frontend/NaiveIBF.scala 102:15]
        node _pnpcOut_T = add(io.in.bits.pc, UInt<2>(0h2)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:76]
        node _pnpcOut_T_1 = tail(_pnpcOut_T, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:76]
        node _pnpcOut_T_2 = add(io.in.bits.pc, UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:95]
        node _pnpcOut_T_3 = tail(_pnpcOut_T_2, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:95]
        node _pnpcOut_T_4 = mux(isRVC, _pnpcOut_T_1, _pnpcOut_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:55]
        node _pnpcOut_T_5 = mux(rvcFinish, io.in.bits.pnpc, _pnpcOut_T_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:23]
        connect pnpcOut, _pnpcOut_T_5 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:17]
        node _T_6 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        node _T_7 = and(_T_6, rvcFinish) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 104:26]
        when _T_7 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 104:39]
          connect state, UInt<2>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 104:46]
        node _T_8 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        node _T_9 = and(_T_8, rvcNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 105:26]
        when _T_9 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 105:37]
          connect state, UInt<2>(0h1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 106:17]
          node _pcOffsetR_T = mux(isRVC, UInt<2>(0h2), UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 107:38]
          node _pcOffsetR_T_1 = add(pcOffset, _pcOffsetR_T) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 107:33]
          node _pcOffsetR_T_2 = tail(_pcOffsetR_T_1, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 107:33]
          connect pcOffsetR, _pcOffsetR_T_2 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 107:21]
        node _T_10 = and(rvcSpecial, io.in.valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 109:25]
        when _T_10 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 109:40]
          connect state, UInt<2>(0h2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 110:17]
          connect specialPCR, pcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 111:22]
          node _specialInstR_T = bits(io.in.bits.instr, 63, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 112:43]
          connect specialInstR, _specialInstR_T @[src/main/scala/nutcore/frontend/NaiveIBF.scala 112:24]
          connect specialIPFR, io.in.bits.exceptionVec[12] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 113:23]
        node _T_11 = and(rvcSpecialJump, io.in.valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 115:29]
        when _T_11 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 115:44]
          connect state, UInt<2>(0h3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 116:17]
          connect specialPCR, pcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 117:22]
          connect specialNPCR, io.in.bits.pnpc @[src/main/scala/nutcore/frontend/NaiveIBF.scala 118:23]
          node _specialInstR_T_1 = bits(io.in.bits.instr, 63, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 119:43]
          connect specialInstR, _specialInstR_T_1 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 119:24]
          connect specialIPFR, io.in.bits.exceptionVec[12] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 120:23]
      else :
        node _T_12 = eq(UInt<2>(0h1), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
        when _T_12 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
          node _canGo_T_1 = or(rvcFinish, rvcNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 124:28]
          connect canGo, _canGo_T_1 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 124:15]
          node _canIn_T_1 = or(rvcFinish, rvcForceLoadNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 125:28]
          connect canIn, _canIn_T_1 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 125:15]
          node _pcOut_T = bits(io.in.bits.pc, 38, 3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 126:35]
          node _pcOut_T_1 = bits(pcOffsetR, 2, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 126:61]
          node _pcOut_T_2 = cat(_pcOut_T, _pcOut_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 126:21]
          connect pcOut, _pcOut_T_2 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 126:15]
          node _pnpcOut_T_6 = add(pcOut, UInt<2>(0h2)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:68]
          node _pnpcOut_T_7 = tail(_pnpcOut_T_6, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:68]
          node _pnpcOut_T_8 = add(pcOut, UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:79]
          node _pnpcOut_T_9 = tail(_pnpcOut_T_8, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:79]
          node _pnpcOut_T_10 = mux(isRVC, _pnpcOut_T_7, _pnpcOut_T_9) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:55]
          node _pnpcOut_T_11 = mux(rvcFinish, io.in.bits.pnpc, _pnpcOut_T_10) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:23]
          connect pnpcOut, _pnpcOut_T_11 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:17]
          node _T_13 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          node _T_14 = and(_T_13, rvcFinish) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 128:26]
          when _T_14 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 128:39]
            connect state, UInt<2>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 128:46]
          node _T_15 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          node _T_16 = and(_T_15, rvcNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 129:26]
          when _T_16 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 129:37]
            connect state, UInt<2>(0h1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 130:17]
            node _pcOffsetR_T_3 = mux(isRVC, UInt<2>(0h2), UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 131:38]
            node _pcOffsetR_T_4 = add(pcOffset, _pcOffsetR_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 131:33]
            node _pcOffsetR_T_5 = tail(_pcOffsetR_T_4, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 131:33]
            connect pcOffsetR, _pcOffsetR_T_5 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 131:21]
          node _T_17 = and(rvcSpecial, io.in.valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 133:25]
          when _T_17 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 133:40]
            connect state, UInt<2>(0h2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 134:17]
            connect specialPCR, pcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 135:22]
            node _specialInstR_T_2 = bits(io.in.bits.instr, 63, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 136:43]
            connect specialInstR, _specialInstR_T_2 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 136:24]
            connect specialIPFR, io.in.bits.exceptionVec[12] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 137:23]
          node _T_18 = and(rvcSpecialJump, io.in.valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 139:29]
          when _T_18 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 139:44]
            connect state, UInt<2>(0h3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 140:17]
            connect specialPCR, pcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 141:22]
            connect specialNPCR, io.in.bits.pnpc @[src/main/scala/nutcore/frontend/NaiveIBF.scala 142:23]
            node _specialInstR_T_3 = bits(io.in.bits.instr, 63, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 143:43]
            connect specialInstR, _specialInstR_T_3 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 143:24]
            connect specialIPFR, io.in.bits.exceptionVec[12] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 144:23]
        else :
          node _T_19 = eq(UInt<2>(0h2), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
          when _T_19 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
            connect pcOut, specialPCR @[src/main/scala/nutcore/frontend/NaiveIBF.scala 149:15]
            node _pnpcOut_T_12 = add(specialPCR, UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 150:31]
            node _pnpcOut_T_13 = tail(_pnpcOut_T_12, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 150:31]
            connect pnpcOut, _pnpcOut_T_13 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 150:17]
            connect canGo, io.in.valid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 152:15]
            connect canIn, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 153:15]
            node _T_20 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
            when _T_20 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 154:26]
              connect state, UInt<2>(0h1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 155:17]
              connect pcOffsetR, UInt<2>(0h2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 156:21]
          else :
            node _T_21 = eq(UInt<2>(0h3), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
            when _T_21 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
              connect pcOut, specialPCR @[src/main/scala/nutcore/frontend/NaiveIBF.scala 161:15]
              connect pnpcOut, specialNPCR @[src/main/scala/nutcore/frontend/NaiveIBF.scala 162:17]
              connect canGo, io.in.valid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 164:15]
              connect canIn, UInt<1>(0h1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 165:15]
              node _T_22 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
              when _T_22 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 166:26]
                connect state, UInt<2>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 167:17]
    else :
      connect state, UInt<2>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 172:11]
      invalidate canGo @[src/main/scala/nutcore/frontend/NaiveIBF.scala 173:11]
      invalidate canIn @[src/main/scala/nutcore/frontend/NaiveIBF.scala 174:11]
      invalidate pcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 175:11]
      invalidate pnpcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 176:13]
    invalidate io.out.bits.isBranch @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.runahead_checkpoint_id @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.crossPageIPFFix @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.isRVC @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.brIdx @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.intrVec[0] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.intrVec[1] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.intrVec[2] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.intrVec[3] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.intrVec[4] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.intrVec[5] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.intrVec[6] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.intrVec[7] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.intrVec[8] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.intrVec[9] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.intrVec[10] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.intrVec[11] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[0] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[1] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[2] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[3] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[4] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[5] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[6] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[7] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[8] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[9] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[10] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[11] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[12] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[13] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[14] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.exceptionVec[15] @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.redirect.valid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.redirect.rtype @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.redirect.target @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.pnpc @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.pc @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    invalidate io.out.bits.instr @[src/main/scala/nutcore/frontend/NaiveIBF.scala 180:15]
    connect io.out.bits.redirect.valid, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 181:30]
    connect io.out.bits.pc, pcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 182:18]
    connect io.out.bits.pnpc, pnpcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 183:20]
    connect io.out.bits.instr, instr @[src/main/scala/nutcore/frontend/NaiveIBF.scala 184:21]
    node _io_out_bits_brIdx_T = add(pcOut, UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:46]
    node _io_out_bits_brIdx_T_1 = tail(_io_out_bits_brIdx_T, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:46]
    node _io_out_bits_brIdx_T_2 = eq(pnpcOut, _io_out_bits_brIdx_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:37]
    node _io_out_bits_brIdx_T_3 = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:54]
    node _io_out_bits_brIdx_T_4 = and(_io_out_bits_brIdx_T_2, _io_out_bits_brIdx_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:51]
    node _io_out_bits_brIdx_T_5 = add(pcOut, UInt<2>(0h2)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:83]
    node _io_out_bits_brIdx_T_6 = tail(_io_out_bits_brIdx_T_5, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:83]
    node _io_out_bits_brIdx_T_7 = eq(pnpcOut, _io_out_bits_brIdx_T_6) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:74]
    node _io_out_bits_brIdx_T_8 = and(_io_out_bits_brIdx_T_7, isRVC) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:88]
    node _io_out_bits_brIdx_T_9 = or(_io_out_bits_brIdx_T_4, _io_out_bits_brIdx_T_8) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:62]
    node _io_out_bits_brIdx_T_10 = mux(_io_out_bits_brIdx_T_9, UInt<1>(0h0), UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:27]
    connect io.out.bits.brIdx, _io_out_bits_brIdx_T_10 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:21]
    node _io_out_valid_T = and(io.in.valid, canGo) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 187:31]
    connect io.out.valid, _io_out_valid_T @[src/main/scala/nutcore/frontend/NaiveIBF.scala 187:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:19]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_ready_T_2 = and(_io_in_ready_T_1, canIn) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:48]
    node _io_in_ready_T_3 = or(_io_in_ready_T, _io_in_ready_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:32]
    node _io_in_ready_T_4 = or(_io_in_ready_T_3, loadNextInstline) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:58]
    connect io.in.ready, _io_in_ready_T_4 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    connect io.out.bits.exceptionVec, io.in.bits.exceptionVec @[src/main/scala/nutcore/frontend/NaiveIBF.scala 190:28]
    node _io_out_bits_exceptionVec_12_T = eq(state, UInt<2>(0h3)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:112]
    node _io_out_bits_exceptionVec_12_T_1 = eq(state, UInt<2>(0h2)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:142]
    node _io_out_bits_exceptionVec_12_T_2 = or(_io_out_bits_exceptionVec_12_T, _io_out_bits_exceptionVec_12_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:133]
    node _io_out_bits_exceptionVec_12_T_3 = and(specialIPFR, _io_out_bits_exceptionVec_12_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:102]
    node _io_out_bits_exceptionVec_12_T_4 = or(io.in.bits.exceptionVec[12], _io_out_bits_exceptionVec_12_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:87]
    connect io.out.bits.exceptionVec[12], _io_out_bits_exceptionVec_12_T_4 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:44]
    node _io_out_bits_crossPageIPFFix_T = eq(state, UInt<2>(0h3)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:84]
    node _io_out_bits_crossPageIPFFix_T_1 = eq(state, UInt<2>(0h2)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:114]
    node _io_out_bits_crossPageIPFFix_T_2 = or(_io_out_bits_crossPageIPFFix_T, _io_out_bits_crossPageIPFFix_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:105]
    node _io_out_bits_crossPageIPFFix_T_3 = and(io.in.bits.exceptionVec[12], _io_out_bits_crossPageIPFFix_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:74]
    node _io_out_bits_crossPageIPFFix_T_4 = eq(specialIPFR, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:133]
    node _io_out_bits_crossPageIPFFix_T_5 = and(_io_out_bits_crossPageIPFFix_T_3, _io_out_bits_crossPageIPFFix_T_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:130]
    connect io.out.bits.crossPageIPFFix, _io_out_bits_crossPageIPFFix_T_5 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:31]

  module Decoder : @[src/main/scala/nutcore/frontend/IDU.scala 26:7]
    input clock : Clock @[src/main/scala/nutcore/frontend/IDU.scala 26:7]
    input reset : Reset @[src/main/scala/nutcore/frontend/IDU.scala 26:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}, isWFI : UInt<1>, isBranch : UInt<1>} @[src/main/scala/nutcore/frontend/IDU.scala 27:14]

    wire hasIntr : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 34:21]
    node _decodeList_T = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_1 = eq(UInt<5>(0h13), _decodeList_T) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_2 = and(io.in.bits.instr, UInt<32>(0hfc00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_3 = eq(UInt<13>(0h1013), _decodeList_T_2) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_4 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_5 = eq(UInt<14>(0h2013), _decodeList_T_4) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_6 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_7 = eq(UInt<14>(0h3013), _decodeList_T_6) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_8 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_9 = eq(UInt<15>(0h4013), _decodeList_T_8) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_10 = and(io.in.bits.instr, UInt<32>(0hfc00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_11 = eq(UInt<15>(0h5013), _decodeList_T_10) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_12 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_13 = eq(UInt<15>(0h6013), _decodeList_T_12) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_14 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_15 = eq(UInt<15>(0h7013), _decodeList_T_14) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_16 = and(io.in.bits.instr, UInt<32>(0hfc00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_17 = eq(UInt<31>(0h40005013), _decodeList_T_16) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_18 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_19 = eq(UInt<6>(0h33), _decodeList_T_18) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_20 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_21 = eq(UInt<13>(0h1033), _decodeList_T_20) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_22 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_23 = eq(UInt<14>(0h2033), _decodeList_T_22) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_24 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_25 = eq(UInt<14>(0h3033), _decodeList_T_24) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_26 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_27 = eq(UInt<15>(0h4033), _decodeList_T_26) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_28 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_29 = eq(UInt<15>(0h5033), _decodeList_T_28) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_30 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_31 = eq(UInt<15>(0h6033), _decodeList_T_30) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_32 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_33 = eq(UInt<15>(0h7033), _decodeList_T_32) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_34 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_35 = eq(UInt<31>(0h40000033), _decodeList_T_34) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_36 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_37 = eq(UInt<31>(0h40005033), _decodeList_T_36) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_38 = and(io.in.bits.instr, UInt<7>(0h7f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_39 = eq(UInt<5>(0h17), _decodeList_T_38) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_40 = and(io.in.bits.instr, UInt<7>(0h7f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_41 = eq(UInt<6>(0h37), _decodeList_T_40) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_42 = and(io.in.bits.instr, UInt<7>(0h7f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_43 = eq(UInt<7>(0h6f), _decodeList_T_42) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_44 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_45 = eq(UInt<7>(0h67), _decodeList_T_44) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_46 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_47 = eq(UInt<7>(0h63), _decodeList_T_46) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_48 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_49 = eq(UInt<13>(0h1063), _decodeList_T_48) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_50 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_51 = eq(UInt<15>(0h4063), _decodeList_T_50) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_52 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_53 = eq(UInt<15>(0h5063), _decodeList_T_52) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_54 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_55 = eq(UInt<15>(0h6063), _decodeList_T_54) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_56 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_57 = eq(UInt<15>(0h7063), _decodeList_T_56) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_58 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_59 = eq(UInt<2>(0h3), _decodeList_T_58) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_60 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_61 = eq(UInt<13>(0h1003), _decodeList_T_60) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_62 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_63 = eq(UInt<14>(0h2003), _decodeList_T_62) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_64 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_65 = eq(UInt<15>(0h4003), _decodeList_T_64) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_66 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_67 = eq(UInt<15>(0h5003), _decodeList_T_66) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_68 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_69 = eq(UInt<6>(0h23), _decodeList_T_68) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_70 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_71 = eq(UInt<13>(0h1023), _decodeList_T_70) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_72 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_73 = eq(UInt<14>(0h2023), _decodeList_T_72) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_74 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_75 = eq(UInt<5>(0h1b), _decodeList_T_74) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_76 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_77 = eq(UInt<13>(0h101b), _decodeList_T_76) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_78 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_79 = eq(UInt<15>(0h501b), _decodeList_T_78) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_80 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_81 = eq(UInt<31>(0h4000501b), _decodeList_T_80) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_82 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_83 = eq(UInt<13>(0h103b), _decodeList_T_82) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_84 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_85 = eq(UInt<15>(0h503b), _decodeList_T_84) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_86 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_87 = eq(UInt<31>(0h4000503b), _decodeList_T_86) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_88 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_89 = eq(UInt<6>(0h3b), _decodeList_T_88) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_90 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_91 = eq(UInt<31>(0h4000003b), _decodeList_T_90) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_92 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_93 = eq(UInt<15>(0h6003), _decodeList_T_92) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_94 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_95 = eq(UInt<14>(0h3003), _decodeList_T_94) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_96 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_97 = eq(UInt<14>(0h3023), _decodeList_T_96) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_98 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_99 = eq(UInt<7>(0h6b), _decodeList_T_98) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_100 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_101 = eq(UInt<26>(0h2000033), _decodeList_T_100) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_102 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_103 = eq(UInt<26>(0h2001033), _decodeList_T_102) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_104 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_105 = eq(UInt<26>(0h2002033), _decodeList_T_104) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_106 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_107 = eq(UInt<26>(0h2003033), _decodeList_T_106) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_108 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_109 = eq(UInt<26>(0h2004033), _decodeList_T_108) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_110 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_111 = eq(UInt<26>(0h2005033), _decodeList_T_110) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_112 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_113 = eq(UInt<26>(0h2006033), _decodeList_T_112) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_114 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_115 = eq(UInt<26>(0h2007033), _decodeList_T_114) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_116 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_117 = eq(UInt<26>(0h200003b), _decodeList_T_116) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_118 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_119 = eq(UInt<26>(0h200403b), _decodeList_T_118) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_120 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_121 = eq(UInt<26>(0h200503b), _decodeList_T_120) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_122 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_123 = eq(UInt<26>(0h200603b), _decodeList_T_122) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_124 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_125 = eq(UInt<26>(0h200703b), _decodeList_T_124) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_126 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_127 = eq(UInt<1>(0h0), _decodeList_T_126) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_128 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_129 = eq(UInt<1>(0h0), _decodeList_T_128) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_130 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_131 = eq(UInt<15>(0h4000), _decodeList_T_130) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_132 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_133 = eq(UInt<15>(0h6000), _decodeList_T_132) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_134 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_135 = eq(UInt<16>(0hc000), _decodeList_T_134) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_136 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_137 = eq(UInt<16>(0he000), _decodeList_T_136) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_138 = and(io.in.bits.instr, UInt<16>(0hef83)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_139 = eq(UInt<1>(0h1), _decodeList_T_138) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_140 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_141 = eq(UInt<1>(0h1), _decodeList_T_140) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_142 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_143 = eq(UInt<14>(0h2001), _decodeList_T_142) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_144 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_145 = eq(UInt<15>(0h4001), _decodeList_T_144) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_146 = and(io.in.bits.instr, UInt<16>(0hef83)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_147 = eq(UInt<15>(0h6101), _decodeList_T_146) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_148 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_149 = eq(UInt<15>(0h6001), _decodeList_T_148) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_150 = and(io.in.bits.instr, UInt<16>(0hec03)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_151 = eq(UInt<16>(0h8001), _decodeList_T_150) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_152 = and(io.in.bits.instr, UInt<16>(0hec03)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_153 = eq(UInt<16>(0h8401), _decodeList_T_152) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_154 = and(io.in.bits.instr, UInt<16>(0hec03)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_155 = eq(UInt<16>(0h8801), _decodeList_T_154) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_156 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_157 = eq(UInt<16>(0h8c01), _decodeList_T_156) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_158 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_159 = eq(UInt<16>(0h8c21), _decodeList_T_158) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_160 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_161 = eq(UInt<16>(0h8c41), _decodeList_T_160) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_162 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_163 = eq(UInt<16>(0h8c61), _decodeList_T_162) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_164 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_165 = eq(UInt<16>(0h9c01), _decodeList_T_164) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_166 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_167 = eq(UInt<16>(0h9c21), _decodeList_T_166) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_168 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_169 = eq(UInt<16>(0ha001), _decodeList_T_168) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_170 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_171 = eq(UInt<16>(0hc001), _decodeList_T_170) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_172 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_173 = eq(UInt<16>(0he001), _decodeList_T_172) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_174 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_175 = eq(UInt<2>(0h2), _decodeList_T_174) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_176 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_177 = eq(UInt<15>(0h4002), _decodeList_T_176) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_178 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_179 = eq(UInt<15>(0h6002), _decodeList_T_178) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_180 = and(io.in.bits.instr, UInt<16>(0hf07f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_181 = eq(UInt<16>(0h8002), _decodeList_T_180) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_182 = and(io.in.bits.instr, UInt<16>(0hf003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_183 = eq(UInt<16>(0h8002), _decodeList_T_182) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_184 = and(io.in.bits.instr, UInt<16>(0hffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_185 = eq(UInt<16>(0h9002), _decodeList_T_184) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_186 = and(io.in.bits.instr, UInt<16>(0hf07f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_187 = eq(UInt<16>(0h9002), _decodeList_T_186) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_188 = and(io.in.bits.instr, UInt<16>(0hf003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_189 = eq(UInt<16>(0h9002), _decodeList_T_188) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_190 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_191 = eq(UInt<16>(0hc002), _decodeList_T_190) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_192 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_193 = eq(UInt<16>(0he002), _decodeList_T_192) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_194 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_195 = eq(UInt<7>(0h73), _decodeList_T_194) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_196 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_197 = eq(UInt<21>(0h100073), _decodeList_T_196) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_198 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_199 = eq(UInt<30>(0h30200073), _decodeList_T_198) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_200 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_201 = eq(UInt<4>(0hf), _decodeList_T_200) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_202 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_203 = eq(UInt<29>(0h10500073), _decodeList_T_202) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_204 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_205 = eq(UInt<29>(0h10200073), _decodeList_T_204) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_206 = and(io.in.bits.instr, UInt<32>(0hfe007fff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_207 = eq(UInt<29>(0h12000073), _decodeList_T_206) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_208 = and(io.in.bits.instr, UInt<32>(0hf9f0707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_209 = eq(UInt<29>(0h1000302f), _decodeList_T_208) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_210 = and(io.in.bits.instr, UInt<32>(0hf9f0707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_211 = eq(UInt<29>(0h1000202f), _decodeList_T_210) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_212 = and(io.in.bits.instr, UInt<32>(0hf800707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_213 = eq(UInt<29>(0h1800302f), _decodeList_T_212) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_214 = and(io.in.bits.instr, UInt<32>(0hf800707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_215 = eq(UInt<29>(0h1800202f), _decodeList_T_214) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_216 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_217 = eq(UInt<28>(0h800202f), _decodeList_T_216) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_218 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_219 = eq(UInt<14>(0h202f), _decodeList_T_218) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_220 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_221 = eq(UInt<30>(0h2000202f), _decodeList_T_220) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_222 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_223 = eq(UInt<31>(0h6000202f), _decodeList_T_222) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_224 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_225 = eq(UInt<31>(0h4000202f), _decodeList_T_224) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_226 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_227 = eq(UInt<32>(0h8000202f), _decodeList_T_226) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_228 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_229 = eq(UInt<32>(0ha000202f), _decodeList_T_228) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_230 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_231 = eq(UInt<32>(0hc000202f), _decodeList_T_230) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_232 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_233 = eq(UInt<32>(0he000202f), _decodeList_T_232) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_234 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_235 = eq(UInt<13>(0h1073), _decodeList_T_234) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_236 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_237 = eq(UInt<14>(0h2073), _decodeList_T_236) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_238 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_239 = eq(UInt<14>(0h3073), _decodeList_T_238) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_240 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_241 = eq(UInt<15>(0h5073), _decodeList_T_240) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_242 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_243 = eq(UInt<15>(0h6073), _decodeList_T_242) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_244 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_245 = eq(UInt<15>(0h7073), _decodeList_T_244) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_246 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_247 = eq(UInt<13>(0h100f), _decodeList_T_246) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_248 = mux(_decodeList_T_247, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_249 = mux(_decodeList_T_245, UInt<3>(0h4), _decodeList_T_248) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_250 = mux(_decodeList_T_243, UInt<3>(0h4), _decodeList_T_249) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_251 = mux(_decodeList_T_241, UInt<3>(0h4), _decodeList_T_250) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_252 = mux(_decodeList_T_239, UInt<3>(0h4), _decodeList_T_251) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_253 = mux(_decodeList_T_237, UInt<3>(0h4), _decodeList_T_252) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_254 = mux(_decodeList_T_235, UInt<3>(0h4), _decodeList_T_253) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_255 = mux(_decodeList_T_233, UInt<3>(0h5), _decodeList_T_254) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_256 = mux(_decodeList_T_231, UInt<3>(0h5), _decodeList_T_255) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_257 = mux(_decodeList_T_229, UInt<3>(0h5), _decodeList_T_256) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_258 = mux(_decodeList_T_227, UInt<3>(0h5), _decodeList_T_257) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_259 = mux(_decodeList_T_225, UInt<3>(0h5), _decodeList_T_258) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_260 = mux(_decodeList_T_223, UInt<3>(0h5), _decodeList_T_259) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_261 = mux(_decodeList_T_221, UInt<3>(0h5), _decodeList_T_260) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_262 = mux(_decodeList_T_219, UInt<3>(0h5), _decodeList_T_261) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_263 = mux(_decodeList_T_217, UInt<3>(0h5), _decodeList_T_262) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_264 = mux(_decodeList_T_215, UInt<4>(0hf), _decodeList_T_263) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_265 = mux(_decodeList_T_213, UInt<4>(0hf), _decodeList_T_264) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_266 = mux(_decodeList_T_211, UInt<3>(0h4), _decodeList_T_265) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_267 = mux(_decodeList_T_209, UInt<3>(0h4), _decodeList_T_266) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_268 = mux(_decodeList_T_207, UInt<3>(0h5), _decodeList_T_267) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_269 = mux(_decodeList_T_205, UInt<3>(0h4), _decodeList_T_268) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_270 = mux(_decodeList_T_203, UInt<3>(0h4), _decodeList_T_269) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_271 = mux(_decodeList_T_201, UInt<2>(0h2), _decodeList_T_270) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_272 = mux(_decodeList_T_199, UInt<3>(0h4), _decodeList_T_271) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_273 = mux(_decodeList_T_197, UInt<3>(0h4), _decodeList_T_272) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_274 = mux(_decodeList_T_195, UInt<3>(0h4), _decodeList_T_273) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_275 = mux(_decodeList_T_193, UInt<2>(0h2), _decodeList_T_274) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_276 = mux(_decodeList_T_191, UInt<2>(0h2), _decodeList_T_275) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_277 = mux(_decodeList_T_189, UInt<3>(0h5), _decodeList_T_276) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_278 = mux(_decodeList_T_187, UInt<3>(0h4), _decodeList_T_277) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_279 = mux(_decodeList_T_185, UInt<3>(0h4), _decodeList_T_278) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_280 = mux(_decodeList_T_183, UInt<3>(0h5), _decodeList_T_279) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_281 = mux(_decodeList_T_181, UInt<3>(0h4), _decodeList_T_280) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_282 = mux(_decodeList_T_179, UInt<3>(0h4), _decodeList_T_281) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_283 = mux(_decodeList_T_177, UInt<3>(0h4), _decodeList_T_282) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_284 = mux(_decodeList_T_175, UInt<3>(0h4), _decodeList_T_283) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_285 = mux(_decodeList_T_173, UInt<1>(0h1), _decodeList_T_284) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_286 = mux(_decodeList_T_171, UInt<1>(0h1), _decodeList_T_285) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_287 = mux(_decodeList_T_169, UInt<3>(0h7), _decodeList_T_286) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_288 = mux(_decodeList_T_167, UInt<3>(0h5), _decodeList_T_287) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_289 = mux(_decodeList_T_165, UInt<3>(0h5), _decodeList_T_288) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_290 = mux(_decodeList_T_163, UInt<3>(0h5), _decodeList_T_289) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_291 = mux(_decodeList_T_161, UInt<3>(0h5), _decodeList_T_290) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_292 = mux(_decodeList_T_159, UInt<3>(0h5), _decodeList_T_291) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_293 = mux(_decodeList_T_157, UInt<3>(0h5), _decodeList_T_292) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_294 = mux(_decodeList_T_155, UInt<3>(0h4), _decodeList_T_293) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_295 = mux(_decodeList_T_153, UInt<3>(0h4), _decodeList_T_294) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_296 = mux(_decodeList_T_151, UInt<3>(0h4), _decodeList_T_295) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_297 = mux(_decodeList_T_149, UInt<3>(0h4), _decodeList_T_296) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_298 = mux(_decodeList_T_147, UInt<3>(0h4), _decodeList_T_297) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_299 = mux(_decodeList_T_145, UInt<3>(0h4), _decodeList_T_298) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_300 = mux(_decodeList_T_143, UInt<3>(0h4), _decodeList_T_299) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_301 = mux(_decodeList_T_141, UInt<3>(0h4), _decodeList_T_300) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_302 = mux(_decodeList_T_139, UInt<3>(0h4), _decodeList_T_301) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_303 = mux(_decodeList_T_137, UInt<2>(0h2), _decodeList_T_302) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_304 = mux(_decodeList_T_135, UInt<2>(0h2), _decodeList_T_303) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_305 = mux(_decodeList_T_133, UInt<3>(0h4), _decodeList_T_304) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_306 = mux(_decodeList_T_131, UInt<3>(0h4), _decodeList_T_305) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_307 = mux(_decodeList_T_129, UInt<3>(0h4), _decodeList_T_306) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_308 = mux(_decodeList_T_127, UInt<1>(0h0), _decodeList_T_307) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_309 = mux(_decodeList_T_125, UInt<3>(0h5), _decodeList_T_308) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_310 = mux(_decodeList_T_123, UInt<3>(0h5), _decodeList_T_309) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_311 = mux(_decodeList_T_121, UInt<3>(0h5), _decodeList_T_310) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_312 = mux(_decodeList_T_119, UInt<3>(0h5), _decodeList_T_311) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_313 = mux(_decodeList_T_117, UInt<3>(0h5), _decodeList_T_312) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_314 = mux(_decodeList_T_115, UInt<3>(0h5), _decodeList_T_313) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_315 = mux(_decodeList_T_113, UInt<3>(0h5), _decodeList_T_314) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_316 = mux(_decodeList_T_111, UInt<3>(0h5), _decodeList_T_315) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_317 = mux(_decodeList_T_109, UInt<3>(0h5), _decodeList_T_316) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_318 = mux(_decodeList_T_107, UInt<3>(0h5), _decodeList_T_317) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_319 = mux(_decodeList_T_105, UInt<3>(0h5), _decodeList_T_318) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_320 = mux(_decodeList_T_103, UInt<3>(0h5), _decodeList_T_319) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_321 = mux(_decodeList_T_101, UInt<3>(0h5), _decodeList_T_320) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_322 = mux(_decodeList_T_99, UInt<3>(0h4), _decodeList_T_321) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_323 = mux(_decodeList_T_97, UInt<2>(0h2), _decodeList_T_322) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_324 = mux(_decodeList_T_95, UInt<3>(0h4), _decodeList_T_323) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_325 = mux(_decodeList_T_93, UInt<3>(0h4), _decodeList_T_324) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_326 = mux(_decodeList_T_91, UInt<3>(0h5), _decodeList_T_325) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_327 = mux(_decodeList_T_89, UInt<3>(0h5), _decodeList_T_326) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_328 = mux(_decodeList_T_87, UInt<3>(0h5), _decodeList_T_327) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_329 = mux(_decodeList_T_85, UInt<3>(0h5), _decodeList_T_328) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_330 = mux(_decodeList_T_83, UInt<3>(0h5), _decodeList_T_329) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_331 = mux(_decodeList_T_81, UInt<3>(0h4), _decodeList_T_330) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_332 = mux(_decodeList_T_79, UInt<3>(0h4), _decodeList_T_331) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_333 = mux(_decodeList_T_77, UInt<3>(0h4), _decodeList_T_332) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_334 = mux(_decodeList_T_75, UInt<3>(0h4), _decodeList_T_333) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_335 = mux(_decodeList_T_73, UInt<2>(0h2), _decodeList_T_334) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_336 = mux(_decodeList_T_71, UInt<2>(0h2), _decodeList_T_335) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_337 = mux(_decodeList_T_69, UInt<2>(0h2), _decodeList_T_336) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_338 = mux(_decodeList_T_67, UInt<3>(0h4), _decodeList_T_337) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_339 = mux(_decodeList_T_65, UInt<3>(0h4), _decodeList_T_338) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_340 = mux(_decodeList_T_63, UInt<3>(0h4), _decodeList_T_339) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_341 = mux(_decodeList_T_61, UInt<3>(0h4), _decodeList_T_340) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_342 = mux(_decodeList_T_59, UInt<3>(0h4), _decodeList_T_341) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_343 = mux(_decodeList_T_57, UInt<1>(0h1), _decodeList_T_342) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_344 = mux(_decodeList_T_55, UInt<1>(0h1), _decodeList_T_343) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_345 = mux(_decodeList_T_53, UInt<1>(0h1), _decodeList_T_344) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_346 = mux(_decodeList_T_51, UInt<1>(0h1), _decodeList_T_345) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_347 = mux(_decodeList_T_49, UInt<1>(0h1), _decodeList_T_346) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_348 = mux(_decodeList_T_47, UInt<1>(0h1), _decodeList_T_347) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_349 = mux(_decodeList_T_45, UInt<3>(0h4), _decodeList_T_348) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_350 = mux(_decodeList_T_43, UInt<3>(0h7), _decodeList_T_349) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_351 = mux(_decodeList_T_41, UInt<3>(0h6), _decodeList_T_350) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_352 = mux(_decodeList_T_39, UInt<3>(0h6), _decodeList_T_351) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_353 = mux(_decodeList_T_37, UInt<3>(0h5), _decodeList_T_352) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_354 = mux(_decodeList_T_35, UInt<3>(0h5), _decodeList_T_353) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_355 = mux(_decodeList_T_33, UInt<3>(0h5), _decodeList_T_354) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_356 = mux(_decodeList_T_31, UInt<3>(0h5), _decodeList_T_355) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_357 = mux(_decodeList_T_29, UInt<3>(0h5), _decodeList_T_356) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_358 = mux(_decodeList_T_27, UInt<3>(0h5), _decodeList_T_357) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_359 = mux(_decodeList_T_25, UInt<3>(0h5), _decodeList_T_358) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_360 = mux(_decodeList_T_23, UInt<3>(0h5), _decodeList_T_359) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_361 = mux(_decodeList_T_21, UInt<3>(0h5), _decodeList_T_360) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_362 = mux(_decodeList_T_19, UInt<3>(0h5), _decodeList_T_361) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_363 = mux(_decodeList_T_17, UInt<3>(0h4), _decodeList_T_362) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_364 = mux(_decodeList_T_15, UInt<3>(0h4), _decodeList_T_363) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_365 = mux(_decodeList_T_13, UInt<3>(0h4), _decodeList_T_364) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_366 = mux(_decodeList_T_11, UInt<3>(0h4), _decodeList_T_365) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_367 = mux(_decodeList_T_9, UInt<3>(0h4), _decodeList_T_366) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_368 = mux(_decodeList_T_7, UInt<3>(0h4), _decodeList_T_367) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_369 = mux(_decodeList_T_5, UInt<3>(0h4), _decodeList_T_368) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_370 = mux(_decodeList_T_3, UInt<3>(0h4), _decodeList_T_369) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_0 = mux(_decodeList_T_1, UInt<3>(0h4), _decodeList_T_370) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_371 = mux(_decodeList_T_247, UInt<3>(0h4), UInt<2>(0h3)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_372 = mux(_decodeList_T_245, UInt<2>(0h3), _decodeList_T_371) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_373 = mux(_decodeList_T_243, UInt<2>(0h3), _decodeList_T_372) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_374 = mux(_decodeList_T_241, UInt<2>(0h3), _decodeList_T_373) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_375 = mux(_decodeList_T_239, UInt<2>(0h3), _decodeList_T_374) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_376 = mux(_decodeList_T_237, UInt<2>(0h3), _decodeList_T_375) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_377 = mux(_decodeList_T_235, UInt<2>(0h3), _decodeList_T_376) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_378 = mux(_decodeList_T_233, UInt<1>(0h1), _decodeList_T_377) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_379 = mux(_decodeList_T_231, UInt<1>(0h1), _decodeList_T_378) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_380 = mux(_decodeList_T_229, UInt<1>(0h1), _decodeList_T_379) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_381 = mux(_decodeList_T_227, UInt<1>(0h1), _decodeList_T_380) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_382 = mux(_decodeList_T_225, UInt<1>(0h1), _decodeList_T_381) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_383 = mux(_decodeList_T_223, UInt<1>(0h1), _decodeList_T_382) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_384 = mux(_decodeList_T_221, UInt<1>(0h1), _decodeList_T_383) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_385 = mux(_decodeList_T_219, UInt<1>(0h1), _decodeList_T_384) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_386 = mux(_decodeList_T_217, UInt<1>(0h1), _decodeList_T_385) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_387 = mux(_decodeList_T_215, UInt<1>(0h1), _decodeList_T_386) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_388 = mux(_decodeList_T_213, UInt<1>(0h1), _decodeList_T_387) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_389 = mux(_decodeList_T_211, UInt<1>(0h1), _decodeList_T_388) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_390 = mux(_decodeList_T_209, UInt<1>(0h1), _decodeList_T_389) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_391 = mux(_decodeList_T_207, UInt<3>(0h4), _decodeList_T_390) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_392 = mux(_decodeList_T_205, UInt<2>(0h3), _decodeList_T_391) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_393 = mux(_decodeList_T_203, UInt<1>(0h0), _decodeList_T_392) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_394 = mux(_decodeList_T_201, UInt<3>(0h4), _decodeList_T_393) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_395 = mux(_decodeList_T_199, UInt<2>(0h3), _decodeList_T_394) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_396 = mux(_decodeList_T_197, UInt<2>(0h3), _decodeList_T_395) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_397 = mux(_decodeList_T_195, UInt<2>(0h3), _decodeList_T_396) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_398 = mux(_decodeList_T_193, UInt<1>(0h1), _decodeList_T_397) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_399 = mux(_decodeList_T_191, UInt<1>(0h1), _decodeList_T_398) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_400 = mux(_decodeList_T_189, UInt<1>(0h0), _decodeList_T_399) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_401 = mux(_decodeList_T_187, UInt<1>(0h0), _decodeList_T_400) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_402 = mux(_decodeList_T_185, UInt<2>(0h3), _decodeList_T_401) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_403 = mux(_decodeList_T_183, UInt<1>(0h0), _decodeList_T_402) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_404 = mux(_decodeList_T_181, UInt<1>(0h0), _decodeList_T_403) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_405 = mux(_decodeList_T_179, UInt<1>(0h1), _decodeList_T_404) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_406 = mux(_decodeList_T_177, UInt<1>(0h1), _decodeList_T_405) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_407 = mux(_decodeList_T_175, UInt<1>(0h0), _decodeList_T_406) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_408 = mux(_decodeList_T_173, UInt<1>(0h0), _decodeList_T_407) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_409 = mux(_decodeList_T_171, UInt<1>(0h0), _decodeList_T_408) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_410 = mux(_decodeList_T_169, UInt<1>(0h0), _decodeList_T_409) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_411 = mux(_decodeList_T_167, UInt<1>(0h0), _decodeList_T_410) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_412 = mux(_decodeList_T_165, UInt<1>(0h0), _decodeList_T_411) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_413 = mux(_decodeList_T_163, UInt<1>(0h0), _decodeList_T_412) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_414 = mux(_decodeList_T_161, UInt<1>(0h0), _decodeList_T_413) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_415 = mux(_decodeList_T_159, UInt<1>(0h0), _decodeList_T_414) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_416 = mux(_decodeList_T_157, UInt<1>(0h0), _decodeList_T_415) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_417 = mux(_decodeList_T_155, UInt<1>(0h0), _decodeList_T_416) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_418 = mux(_decodeList_T_153, UInt<1>(0h0), _decodeList_T_417) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_419 = mux(_decodeList_T_151, UInt<1>(0h0), _decodeList_T_418) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_420 = mux(_decodeList_T_149, UInt<1>(0h0), _decodeList_T_419) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_421 = mux(_decodeList_T_147, UInt<1>(0h0), _decodeList_T_420) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_422 = mux(_decodeList_T_145, UInt<1>(0h0), _decodeList_T_421) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_423 = mux(_decodeList_T_143, UInt<1>(0h0), _decodeList_T_422) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_424 = mux(_decodeList_T_141, UInt<1>(0h0), _decodeList_T_423) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_425 = mux(_decodeList_T_139, UInt<1>(0h0), _decodeList_T_424) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_426 = mux(_decodeList_T_137, UInt<1>(0h1), _decodeList_T_425) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_427 = mux(_decodeList_T_135, UInt<1>(0h1), _decodeList_T_426) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_428 = mux(_decodeList_T_133, UInt<1>(0h1), _decodeList_T_427) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_429 = mux(_decodeList_T_131, UInt<1>(0h1), _decodeList_T_428) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_430 = mux(_decodeList_T_129, UInt<1>(0h0), _decodeList_T_429) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_431 = mux(_decodeList_T_127, UInt<2>(0h3), _decodeList_T_430) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_432 = mux(_decodeList_T_125, UInt<2>(0h2), _decodeList_T_431) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_433 = mux(_decodeList_T_123, UInt<2>(0h2), _decodeList_T_432) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_434 = mux(_decodeList_T_121, UInt<2>(0h2), _decodeList_T_433) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_435 = mux(_decodeList_T_119, UInt<2>(0h2), _decodeList_T_434) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_436 = mux(_decodeList_T_117, UInt<2>(0h2), _decodeList_T_435) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_437 = mux(_decodeList_T_115, UInt<2>(0h2), _decodeList_T_436) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_438 = mux(_decodeList_T_113, UInt<2>(0h2), _decodeList_T_437) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_439 = mux(_decodeList_T_111, UInt<2>(0h2), _decodeList_T_438) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_440 = mux(_decodeList_T_109, UInt<2>(0h2), _decodeList_T_439) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_441 = mux(_decodeList_T_107, UInt<2>(0h2), _decodeList_T_440) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_442 = mux(_decodeList_T_105, UInt<2>(0h2), _decodeList_T_441) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_443 = mux(_decodeList_T_103, UInt<2>(0h2), _decodeList_T_442) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_444 = mux(_decodeList_T_101, UInt<2>(0h2), _decodeList_T_443) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_445 = mux(_decodeList_T_99, UInt<1>(0h0), _decodeList_T_444) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_446 = mux(_decodeList_T_97, UInt<1>(0h1), _decodeList_T_445) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_447 = mux(_decodeList_T_95, UInt<1>(0h1), _decodeList_T_446) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_448 = mux(_decodeList_T_93, UInt<1>(0h1), _decodeList_T_447) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_449 = mux(_decodeList_T_91, UInt<1>(0h0), _decodeList_T_448) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_450 = mux(_decodeList_T_89, UInt<1>(0h0), _decodeList_T_449) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_451 = mux(_decodeList_T_87, UInt<1>(0h0), _decodeList_T_450) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_452 = mux(_decodeList_T_85, UInt<1>(0h0), _decodeList_T_451) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_453 = mux(_decodeList_T_83, UInt<1>(0h0), _decodeList_T_452) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_454 = mux(_decodeList_T_81, UInt<1>(0h0), _decodeList_T_453) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_455 = mux(_decodeList_T_79, UInt<1>(0h0), _decodeList_T_454) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_456 = mux(_decodeList_T_77, UInt<1>(0h0), _decodeList_T_455) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_457 = mux(_decodeList_T_75, UInt<1>(0h0), _decodeList_T_456) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_458 = mux(_decodeList_T_73, UInt<1>(0h1), _decodeList_T_457) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_459 = mux(_decodeList_T_71, UInt<1>(0h1), _decodeList_T_458) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_460 = mux(_decodeList_T_69, UInt<1>(0h1), _decodeList_T_459) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_461 = mux(_decodeList_T_67, UInt<1>(0h1), _decodeList_T_460) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_462 = mux(_decodeList_T_65, UInt<1>(0h1), _decodeList_T_461) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_463 = mux(_decodeList_T_63, UInt<1>(0h1), _decodeList_T_462) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_464 = mux(_decodeList_T_61, UInt<1>(0h1), _decodeList_T_463) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_465 = mux(_decodeList_T_59, UInt<1>(0h1), _decodeList_T_464) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_466 = mux(_decodeList_T_57, UInt<1>(0h0), _decodeList_T_465) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_467 = mux(_decodeList_T_55, UInt<1>(0h0), _decodeList_T_466) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_468 = mux(_decodeList_T_53, UInt<1>(0h0), _decodeList_T_467) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_469 = mux(_decodeList_T_51, UInt<1>(0h0), _decodeList_T_468) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_470 = mux(_decodeList_T_49, UInt<1>(0h0), _decodeList_T_469) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_471 = mux(_decodeList_T_47, UInt<1>(0h0), _decodeList_T_470) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_472 = mux(_decodeList_T_45, UInt<1>(0h0), _decodeList_T_471) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_473 = mux(_decodeList_T_43, UInt<1>(0h0), _decodeList_T_472) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_474 = mux(_decodeList_T_41, UInt<1>(0h0), _decodeList_T_473) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_475 = mux(_decodeList_T_39, UInt<1>(0h0), _decodeList_T_474) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_476 = mux(_decodeList_T_37, UInt<1>(0h0), _decodeList_T_475) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_477 = mux(_decodeList_T_35, UInt<1>(0h0), _decodeList_T_476) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_478 = mux(_decodeList_T_33, UInt<1>(0h0), _decodeList_T_477) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_479 = mux(_decodeList_T_31, UInt<1>(0h0), _decodeList_T_478) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_480 = mux(_decodeList_T_29, UInt<1>(0h0), _decodeList_T_479) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_481 = mux(_decodeList_T_27, UInt<1>(0h0), _decodeList_T_480) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_482 = mux(_decodeList_T_25, UInt<1>(0h0), _decodeList_T_481) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_483 = mux(_decodeList_T_23, UInt<1>(0h0), _decodeList_T_482) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_484 = mux(_decodeList_T_21, UInt<1>(0h0), _decodeList_T_483) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_485 = mux(_decodeList_T_19, UInt<1>(0h0), _decodeList_T_484) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_486 = mux(_decodeList_T_17, UInt<1>(0h0), _decodeList_T_485) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_487 = mux(_decodeList_T_15, UInt<1>(0h0), _decodeList_T_486) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_488 = mux(_decodeList_T_13, UInt<1>(0h0), _decodeList_T_487) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_489 = mux(_decodeList_T_11, UInt<1>(0h0), _decodeList_T_488) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_490 = mux(_decodeList_T_9, UInt<1>(0h0), _decodeList_T_489) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_491 = mux(_decodeList_T_7, UInt<1>(0h0), _decodeList_T_490) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_492 = mux(_decodeList_T_5, UInt<1>(0h0), _decodeList_T_491) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_493 = mux(_decodeList_T_3, UInt<1>(0h0), _decodeList_T_492) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_1 = mux(_decodeList_T_1, UInt<1>(0h0), _decodeList_T_493) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_494 = mux(_decodeList_T_247, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_495 = mux(_decodeList_T_245, UInt<3>(0h7), _decodeList_T_494) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_496 = mux(_decodeList_T_243, UInt<3>(0h6), _decodeList_T_495) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_497 = mux(_decodeList_T_241, UInt<3>(0h5), _decodeList_T_496) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_498 = mux(_decodeList_T_239, UInt<2>(0h3), _decodeList_T_497) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_499 = mux(_decodeList_T_237, UInt<2>(0h2), _decodeList_T_498) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_500 = mux(_decodeList_T_235, UInt<1>(0h1), _decodeList_T_499) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_501 = mux(_decodeList_T_233, UInt<6>(0h32), _decodeList_T_500) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_502 = mux(_decodeList_T_231, UInt<6>(0h31), _decodeList_T_501) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_503 = mux(_decodeList_T_229, UInt<6>(0h30), _decodeList_T_502) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_504 = mux(_decodeList_T_227, UInt<6>(0h37), _decodeList_T_503) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_505 = mux(_decodeList_T_225, UInt<6>(0h26), _decodeList_T_504) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_506 = mux(_decodeList_T_223, UInt<6>(0h25), _decodeList_T_505) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_507 = mux(_decodeList_T_221, UInt<6>(0h24), _decodeList_T_506) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_508 = mux(_decodeList_T_219, UInt<7>(0h63), _decodeList_T_507) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_509 = mux(_decodeList_T_217, UInt<6>(0h22), _decodeList_T_508) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_510 = mux(_decodeList_T_215, UInt<6>(0h21), _decodeList_T_509) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_511 = mux(_decodeList_T_213, UInt<6>(0h21), _decodeList_T_510) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_512 = mux(_decodeList_T_211, UInt<6>(0h20), _decodeList_T_511) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_513 = mux(_decodeList_T_209, UInt<6>(0h20), _decodeList_T_512) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_514 = mux(_decodeList_T_207, UInt<2>(0h2), _decodeList_T_513) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_515 = mux(_decodeList_T_205, UInt<1>(0h0), _decodeList_T_514) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_516 = mux(_decodeList_T_203, UInt<7>(0h40), _decodeList_T_515) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_517 = mux(_decodeList_T_201, UInt<1>(0h0), _decodeList_T_516) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_518 = mux(_decodeList_T_199, UInt<1>(0h0), _decodeList_T_517) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_519 = mux(_decodeList_T_197, UInt<1>(0h0), _decodeList_T_518) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_520 = mux(_decodeList_T_195, UInt<1>(0h0), _decodeList_T_519) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_521 = mux(_decodeList_T_193, UInt<4>(0hb), _decodeList_T_520) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_522 = mux(_decodeList_T_191, UInt<4>(0ha), _decodeList_T_521) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_523 = mux(_decodeList_T_189, UInt<7>(0h40), _decodeList_T_522) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_524 = mux(_decodeList_T_187, UInt<7>(0h5a), _decodeList_T_523) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_525 = mux(_decodeList_T_185, UInt<1>(0h0), _decodeList_T_524) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_526 = mux(_decodeList_T_183, UInt<7>(0h40), _decodeList_T_525) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_527 = mux(_decodeList_T_181, UInt<7>(0h5a), _decodeList_T_526) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_528 = mux(_decodeList_T_179, UInt<2>(0h3), _decodeList_T_527) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_529 = mux(_decodeList_T_177, UInt<2>(0h2), _decodeList_T_528) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_530 = mux(_decodeList_T_175, UInt<1>(0h1), _decodeList_T_529) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_531 = mux(_decodeList_T_173, UInt<5>(0h11), _decodeList_T_530) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_532 = mux(_decodeList_T_171, UInt<5>(0h10), _decodeList_T_531) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_533 = mux(_decodeList_T_169, UInt<7>(0h58), _decodeList_T_532) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_534 = mux(_decodeList_T_167, UInt<7>(0h60), _decodeList_T_533) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_535 = mux(_decodeList_T_165, UInt<6>(0h28), _decodeList_T_534) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_536 = mux(_decodeList_T_163, UInt<3>(0h7), _decodeList_T_535) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_537 = mux(_decodeList_T_161, UInt<3>(0h6), _decodeList_T_536) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_538 = mux(_decodeList_T_159, UInt<3>(0h4), _decodeList_T_537) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_539 = mux(_decodeList_T_157, UInt<4>(0h8), _decodeList_T_538) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_540 = mux(_decodeList_T_155, UInt<3>(0h7), _decodeList_T_539) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_541 = mux(_decodeList_T_153, UInt<4>(0hd), _decodeList_T_540) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_542 = mux(_decodeList_T_151, UInt<3>(0h5), _decodeList_T_541) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_543 = mux(_decodeList_T_149, UInt<7>(0h40), _decodeList_T_542) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_544 = mux(_decodeList_T_147, UInt<7>(0h40), _decodeList_T_543) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_545 = mux(_decodeList_T_145, UInt<7>(0h40), _decodeList_T_544) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_546 = mux(_decodeList_T_143, UInt<7>(0h60), _decodeList_T_545) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_547 = mux(_decodeList_T_141, UInt<7>(0h40), _decodeList_T_546) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_548 = mux(_decodeList_T_139, UInt<7>(0h40), _decodeList_T_547) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_549 = mux(_decodeList_T_137, UInt<4>(0hb), _decodeList_T_548) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_550 = mux(_decodeList_T_135, UInt<4>(0ha), _decodeList_T_549) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_551 = mux(_decodeList_T_133, UInt<2>(0h3), _decodeList_T_550) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_552 = mux(_decodeList_T_131, UInt<2>(0h2), _decodeList_T_551) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_553 = mux(_decodeList_T_129, UInt<7>(0h40), _decodeList_T_552) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_554 = mux(_decodeList_T_127, UInt<1>(0h0), _decodeList_T_553) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_555 = mux(_decodeList_T_125, UInt<4>(0hf), _decodeList_T_554) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_556 = mux(_decodeList_T_123, UInt<4>(0he), _decodeList_T_555) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_557 = mux(_decodeList_T_121, UInt<4>(0hd), _decodeList_T_556) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_558 = mux(_decodeList_T_119, UInt<4>(0hc), _decodeList_T_557) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_559 = mux(_decodeList_T_117, UInt<4>(0h8), _decodeList_T_558) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_560 = mux(_decodeList_T_115, UInt<3>(0h7), _decodeList_T_559) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_561 = mux(_decodeList_T_113, UInt<3>(0h6), _decodeList_T_560) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_562 = mux(_decodeList_T_111, UInt<3>(0h5), _decodeList_T_561) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_563 = mux(_decodeList_T_109, UInt<3>(0h4), _decodeList_T_562) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_564 = mux(_decodeList_T_107, UInt<2>(0h3), _decodeList_T_563) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_565 = mux(_decodeList_T_105, UInt<2>(0h2), _decodeList_T_564) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_566 = mux(_decodeList_T_103, UInt<1>(0h1), _decodeList_T_565) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_567 = mux(_decodeList_T_101, UInt<1>(0h0), _decodeList_T_566) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_568 = mux(_decodeList_T_99, UInt<7>(0h40), _decodeList_T_567) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_569 = mux(_decodeList_T_97, UInt<4>(0hb), _decodeList_T_568) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_570 = mux(_decodeList_T_95, UInt<2>(0h3), _decodeList_T_569) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_571 = mux(_decodeList_T_93, UInt<3>(0h6), _decodeList_T_570) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_572 = mux(_decodeList_T_91, UInt<6>(0h28), _decodeList_T_571) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_573 = mux(_decodeList_T_89, UInt<7>(0h60), _decodeList_T_572) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_574 = mux(_decodeList_T_87, UInt<6>(0h2d), _decodeList_T_573) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_575 = mux(_decodeList_T_85, UInt<6>(0h25), _decodeList_T_574) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_576 = mux(_decodeList_T_83, UInt<6>(0h21), _decodeList_T_575) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_577 = mux(_decodeList_T_81, UInt<6>(0h2d), _decodeList_T_576) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_578 = mux(_decodeList_T_79, UInt<6>(0h25), _decodeList_T_577) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_579 = mux(_decodeList_T_77, UInt<6>(0h21), _decodeList_T_578) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_580 = mux(_decodeList_T_75, UInt<7>(0h60), _decodeList_T_579) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_581 = mux(_decodeList_T_73, UInt<4>(0ha), _decodeList_T_580) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_582 = mux(_decodeList_T_71, UInt<4>(0h9), _decodeList_T_581) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_583 = mux(_decodeList_T_69, UInt<4>(0h8), _decodeList_T_582) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_584 = mux(_decodeList_T_67, UInt<3>(0h5), _decodeList_T_583) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_585 = mux(_decodeList_T_65, UInt<3>(0h4), _decodeList_T_584) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_586 = mux(_decodeList_T_63, UInt<2>(0h2), _decodeList_T_585) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_587 = mux(_decodeList_T_61, UInt<1>(0h1), _decodeList_T_586) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_588 = mux(_decodeList_T_59, UInt<1>(0h0), _decodeList_T_587) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_589 = mux(_decodeList_T_57, UInt<5>(0h17), _decodeList_T_588) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_590 = mux(_decodeList_T_55, UInt<5>(0h16), _decodeList_T_589) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_591 = mux(_decodeList_T_53, UInt<5>(0h15), _decodeList_T_590) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_592 = mux(_decodeList_T_51, UInt<5>(0h14), _decodeList_T_591) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_593 = mux(_decodeList_T_49, UInt<5>(0h11), _decodeList_T_592) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_594 = mux(_decodeList_T_47, UInt<5>(0h10), _decodeList_T_593) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_595 = mux(_decodeList_T_45, UInt<7>(0h5a), _decodeList_T_594) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_596 = mux(_decodeList_T_43, UInt<7>(0h58), _decodeList_T_595) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_597 = mux(_decodeList_T_41, UInt<7>(0h40), _decodeList_T_596) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_598 = mux(_decodeList_T_39, UInt<7>(0h40), _decodeList_T_597) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_599 = mux(_decodeList_T_37, UInt<4>(0hd), _decodeList_T_598) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_600 = mux(_decodeList_T_35, UInt<4>(0h8), _decodeList_T_599) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_601 = mux(_decodeList_T_33, UInt<3>(0h7), _decodeList_T_600) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_602 = mux(_decodeList_T_31, UInt<3>(0h6), _decodeList_T_601) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_603 = mux(_decodeList_T_29, UInt<3>(0h5), _decodeList_T_602) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_604 = mux(_decodeList_T_27, UInt<3>(0h4), _decodeList_T_603) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_605 = mux(_decodeList_T_25, UInt<2>(0h3), _decodeList_T_604) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_606 = mux(_decodeList_T_23, UInt<2>(0h2), _decodeList_T_605) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_607 = mux(_decodeList_T_21, UInt<1>(0h1), _decodeList_T_606) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_608 = mux(_decodeList_T_19, UInt<7>(0h40), _decodeList_T_607) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_609 = mux(_decodeList_T_17, UInt<4>(0hd), _decodeList_T_608) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_610 = mux(_decodeList_T_15, UInt<3>(0h7), _decodeList_T_609) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_611 = mux(_decodeList_T_13, UInt<3>(0h6), _decodeList_T_610) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_612 = mux(_decodeList_T_11, UInt<3>(0h5), _decodeList_T_611) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_613 = mux(_decodeList_T_9, UInt<3>(0h4), _decodeList_T_612) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_614 = mux(_decodeList_T_7, UInt<2>(0h3), _decodeList_T_613) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_615 = mux(_decodeList_T_5, UInt<2>(0h2), _decodeList_T_614) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_616 = mux(_decodeList_T_3, UInt<1>(0h1), _decodeList_T_615) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_2 = mux(_decodeList_T_1, UInt<7>(0h40), _decodeList_T_616) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T = or(hasIntr, io.in.bits.exceptionVec[12]) @[src/main/scala/nutcore/frontend/IDU.scala 38:84]
    node _T_1 = or(_T, io.out.bits.cf.exceptionVec[1]) @[src/main/scala/nutcore/frontend/IDU.scala 38:127]
    node instrType = mux(_T_1, UInt<1>(0h0), decodeList_0) @[src/main/scala/nutcore/frontend/IDU.scala 38:75]
    node _T_2 = or(hasIntr, io.in.bits.exceptionVec[12]) @[src/main/scala/nutcore/frontend/IDU.scala 38:84]
    node _T_3 = or(_T_2, io.out.bits.cf.exceptionVec[1]) @[src/main/scala/nutcore/frontend/IDU.scala 38:127]
    node fuType = mux(_T_3, UInt<2>(0h3), decodeList_1) @[src/main/scala/nutcore/frontend/IDU.scala 38:75]
    node _T_4 = or(hasIntr, io.in.bits.exceptionVec[12]) @[src/main/scala/nutcore/frontend/IDU.scala 38:84]
    node _T_5 = or(_T_4, io.out.bits.cf.exceptionVec[1]) @[src/main/scala/nutcore/frontend/IDU.scala 38:127]
    node fuOpType = mux(_T_5, UInt<1>(0h0), decodeList_2) @[src/main/scala/nutcore/frontend/IDU.scala 38:75]
    node _isRVC_T = bits(io.in.bits.instr, 1, 0) @[src/main/scala/nutcore/frontend/IDU.scala 40:39]
    node isRVC = neq(_isRVC_T, UInt<2>(0h3)) @[src/main/scala/nutcore/frontend/IDU.scala 40:45]
    node _T_6 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_7 = eq(UInt<1>(0h0), _T_6) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_8 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_9 = eq(UInt<15>(0h4000), _T_8) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_10 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_11 = eq(UInt<15>(0h6000), _T_10) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_12 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_13 = eq(UInt<16>(0hc000), _T_12) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_14 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_15 = eq(UInt<16>(0he000), _T_14) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_16 = and(io.in.bits.instr, UInt<16>(0hef83)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_17 = eq(UInt<1>(0h1), _T_16) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_18 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_19 = eq(UInt<1>(0h1), _T_18) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_20 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_21 = eq(UInt<14>(0h2001), _T_20) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_22 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_23 = eq(UInt<15>(0h4001), _T_22) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_24 = and(io.in.bits.instr, UInt<16>(0hef83)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_25 = eq(UInt<15>(0h6101), _T_24) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_26 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_27 = eq(UInt<15>(0h6001), _T_26) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_28 = and(io.in.bits.instr, UInt<16>(0hec03)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_29 = eq(UInt<16>(0h8001), _T_28) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_30 = and(io.in.bits.instr, UInt<16>(0hec03)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_31 = eq(UInt<16>(0h8401), _T_30) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_32 = and(io.in.bits.instr, UInt<16>(0hec03)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_33 = eq(UInt<16>(0h8801), _T_32) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_34 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_35 = eq(UInt<16>(0h8c01), _T_34) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_36 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_37 = eq(UInt<16>(0h8c21), _T_36) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_38 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_39 = eq(UInt<16>(0h8c41), _T_38) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_40 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_41 = eq(UInt<16>(0h8c61), _T_40) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_42 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_43 = eq(UInt<16>(0h9c01), _T_42) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_44 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_45 = eq(UInt<16>(0h9c21), _T_44) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_46 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_47 = eq(UInt<16>(0ha001), _T_46) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_48 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_49 = eq(UInt<16>(0hc001), _T_48) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_50 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_51 = eq(UInt<16>(0he001), _T_50) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_52 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_53 = eq(UInt<2>(0h2), _T_52) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_54 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_55 = eq(UInt<15>(0h4002), _T_54) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_56 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_57 = eq(UInt<15>(0h6002), _T_56) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_58 = and(io.in.bits.instr, UInt<16>(0hf07f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_59 = eq(UInt<16>(0h8002), _T_58) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_60 = and(io.in.bits.instr, UInt<16>(0hf003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_61 = eq(UInt<16>(0h8002), _T_60) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_62 = and(io.in.bits.instr, UInt<16>(0hffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_63 = eq(UInt<16>(0h9002), _T_62) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_64 = and(io.in.bits.instr, UInt<16>(0hf07f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_65 = eq(UInt<16>(0h9002), _T_64) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_66 = and(io.in.bits.instr, UInt<16>(0hf003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_67 = eq(UInt<16>(0h9002), _T_66) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_68 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_69 = eq(UInt<16>(0hc002), _T_68) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_70 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_71 = eq(UInt<16>(0he002), _T_70) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_72 = mux(_T_71, UInt<2>(0h3), UInt<5>(0h10)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_73 = mux(_T_69, UInt<2>(0h2), _T_72) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_74 = mux(_T_67, UInt<5>(0h10), _T_73) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_75 = mux(_T_65, UInt<5>(0h10), _T_74) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_76 = mux(_T_63, UInt<4>(0hf), _T_75) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_77 = mux(_T_61, UInt<5>(0h10), _T_76) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_78 = mux(_T_59, UInt<5>(0h10), _T_77) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_79 = mux(_T_57, UInt<1>(0h1), _T_78) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_80 = mux(_T_55, UInt<1>(0h0), _T_79) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_81 = mux(_T_53, UInt<4>(0ha), _T_80) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_82 = mux(_T_51, UInt<4>(0h9), _T_81) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_83 = mux(_T_49, UInt<4>(0h9), _T_82) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_84 = mux(_T_47, UInt<4>(0h8), _T_83) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_85 = mux(_T_45, UInt<5>(0h10), _T_84) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_86 = mux(_T_43, UInt<5>(0h10), _T_85) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_87 = mux(_T_41, UInt<5>(0h10), _T_86) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_88 = mux(_T_39, UInt<5>(0h10), _T_87) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_89 = mux(_T_37, UInt<5>(0h10), _T_88) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_90 = mux(_T_35, UInt<5>(0h10), _T_89) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_91 = mux(_T_33, UInt<4>(0ha), _T_90) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_92 = mux(_T_31, UInt<4>(0ha), _T_91) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_93 = mux(_T_29, UInt<4>(0ha), _T_92) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_94 = mux(_T_27, UInt<4>(0hb), _T_93) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_95 = mux(_T_25, UInt<4>(0hd), _T_94) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_96 = mux(_T_23, UInt<4>(0ha), _T_95) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_97 = mux(_T_21, UInt<4>(0hc), _T_96) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_98 = mux(_T_19, UInt<4>(0hc), _T_97) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_99 = mux(_T_17, UInt<5>(0h10), _T_98) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_100 = mux(_T_15, UInt<3>(0h5), _T_99) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_101 = mux(_T_13, UInt<3>(0h4), _T_100) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_102 = mux(_T_11, UInt<3>(0h7), _T_101) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_103 = mux(_T_9, UInt<3>(0h6), _T_102) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcImmType = mux(_T_7, UInt<4>(0he), _T_103) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_104 = mux(_T_71, UInt<4>(0h9), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_105 = mux(_T_69, UInt<4>(0h9), _T_104) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_106 = mux(_T_67, UInt<2>(0h2), _T_105) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_107 = mux(_T_65, UInt<3>(0h4), _T_106) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_108 = mux(_T_63, UInt<1>(0h0), _T_107) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_109 = mux(_T_61, UInt<3>(0h5), _T_108) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_110 = mux(_T_59, UInt<3>(0h4), _T_109) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_111 = mux(_T_57, UInt<4>(0h9), _T_110) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_112 = mux(_T_55, UInt<4>(0h9), _T_111) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_113 = mux(_T_53, UInt<2>(0h2), _T_112) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_114 = mux(_T_51, UInt<3>(0h6), _T_113) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_115 = mux(_T_49, UInt<3>(0h6), _T_114) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_116 = mux(_T_47, UInt<1>(0h0), _T_115) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_117 = mux(_T_45, UInt<3>(0h6), _T_116) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_118 = mux(_T_43, UInt<3>(0h6), _T_117) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_119 = mux(_T_41, UInt<3>(0h6), _T_118) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_120 = mux(_T_39, UInt<3>(0h6), _T_119) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_121 = mux(_T_37, UInt<3>(0h6), _T_120) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_122 = mux(_T_35, UInt<3>(0h6), _T_121) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_123 = mux(_T_33, UInt<3>(0h6), _T_122) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_124 = mux(_T_31, UInt<3>(0h6), _T_123) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_125 = mux(_T_29, UInt<3>(0h6), _T_124) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_126 = mux(_T_27, UInt<1>(0h0), _T_125) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_127 = mux(_T_25, UInt<4>(0h9), _T_126) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_128 = mux(_T_23, UInt<1>(0h0), _T_127) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_129 = mux(_T_21, UInt<2>(0h2), _T_128) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_130 = mux(_T_19, UInt<2>(0h2), _T_129) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_131 = mux(_T_17, UInt<1>(0h0), _T_130) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_132 = mux(_T_15, UInt<3>(0h6), _T_131) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_133 = mux(_T_13, UInt<3>(0h6), _T_132) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_134 = mux(_T_11, UInt<3>(0h6), _T_133) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_135 = mux(_T_9, UInt<3>(0h6), _T_134) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcSrc1Type = mux(_T_7, UInt<4>(0h9), _T_135) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_136 = mux(_T_71, UInt<3>(0h5), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_137 = mux(_T_69, UInt<3>(0h5), _T_136) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_138 = mux(_T_67, UInt<3>(0h5), _T_137) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_139 = mux(_T_65, UInt<1>(0h0), _T_138) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_140 = mux(_T_63, UInt<1>(0h0), _T_139) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_141 = mux(_T_61, UInt<1>(0h0), _T_140) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_142 = mux(_T_59, UInt<1>(0h0), _T_141) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_143 = mux(_T_57, UInt<1>(0h0), _T_142) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_144 = mux(_T_55, UInt<1>(0h0), _T_143) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_145 = mux(_T_53, UInt<1>(0h0), _T_144) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_146 = mux(_T_51, UInt<1>(0h0), _T_145) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_147 = mux(_T_49, UInt<1>(0h0), _T_146) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_148 = mux(_T_47, UInt<1>(0h0), _T_147) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_149 = mux(_T_45, UInt<3>(0h7), _T_148) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_150 = mux(_T_43, UInt<3>(0h7), _T_149) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_151 = mux(_T_41, UInt<3>(0h7), _T_150) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_152 = mux(_T_39, UInt<3>(0h7), _T_151) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_153 = mux(_T_37, UInt<3>(0h7), _T_152) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_154 = mux(_T_35, UInt<3>(0h7), _T_153) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_155 = mux(_T_33, UInt<1>(0h0), _T_154) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_156 = mux(_T_31, UInt<1>(0h0), _T_155) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_157 = mux(_T_29, UInt<1>(0h0), _T_156) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_158 = mux(_T_27, UInt<1>(0h0), _T_157) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_159 = mux(_T_25, UInt<1>(0h0), _T_158) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_160 = mux(_T_23, UInt<1>(0h0), _T_159) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_161 = mux(_T_21, UInt<1>(0h0), _T_160) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_162 = mux(_T_19, UInt<1>(0h0), _T_161) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_163 = mux(_T_17, UInt<1>(0h0), _T_162) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_164 = mux(_T_15, UInt<3>(0h7), _T_163) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_165 = mux(_T_13, UInt<3>(0h7), _T_164) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_166 = mux(_T_11, UInt<1>(0h0), _T_165) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_167 = mux(_T_9, UInt<1>(0h0), _T_166) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcSrc2Type = mux(_T_7, UInt<1>(0h0), _T_167) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_168 = mux(_T_71, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_169 = mux(_T_69, UInt<1>(0h0), _T_168) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_170 = mux(_T_67, UInt<2>(0h2), _T_169) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_171 = mux(_T_65, UInt<4>(0h8), _T_170) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_172 = mux(_T_63, UInt<1>(0h0), _T_171) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_173 = mux(_T_61, UInt<2>(0h2), _T_172) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_174 = mux(_T_59, UInt<1>(0h0), _T_173) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_175 = mux(_T_57, UInt<2>(0h2), _T_174) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_176 = mux(_T_55, UInt<2>(0h2), _T_175) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_177 = mux(_T_53, UInt<2>(0h2), _T_176) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_178 = mux(_T_51, UInt<1>(0h0), _T_177) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_179 = mux(_T_49, UInt<1>(0h0), _T_178) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_180 = mux(_T_47, UInt<1>(0h0), _T_179) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_181 = mux(_T_45, UInt<3>(0h6), _T_180) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_182 = mux(_T_43, UInt<3>(0h6), _T_181) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_183 = mux(_T_41, UInt<3>(0h6), _T_182) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_184 = mux(_T_39, UInt<3>(0h6), _T_183) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_185 = mux(_T_37, UInt<3>(0h6), _T_184) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_186 = mux(_T_35, UInt<3>(0h6), _T_185) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_187 = mux(_T_33, UInt<3>(0h6), _T_186) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_188 = mux(_T_31, UInt<3>(0h6), _T_187) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_189 = mux(_T_29, UInt<3>(0h6), _T_188) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_190 = mux(_T_27, UInt<2>(0h2), _T_189) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_191 = mux(_T_25, UInt<4>(0h9), _T_190) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_192 = mux(_T_23, UInt<2>(0h2), _T_191) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_193 = mux(_T_21, UInt<2>(0h2), _T_192) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_194 = mux(_T_19, UInt<2>(0h2), _T_193) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_195 = mux(_T_17, UInt<1>(0h0), _T_194) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_196 = mux(_T_15, UInt<1>(0h0), _T_195) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_197 = mux(_T_13, UInt<1>(0h0), _T_196) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_198 = mux(_T_11, UInt<3>(0h7), _T_197) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_199 = mux(_T_9, UInt<3>(0h7), _T_198) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcDestType = mux(_T_7, UInt<3>(0h7), _T_199) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    invalidate io.out.bits.data.imm @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.data.src2 @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.data.src1 @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.isBlocked @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.noSpecExec @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.isSrc2Forward @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.isSrc1Forward @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.isNutCoreTrap @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.rfDest @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.rfWen @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.rfSrc2 @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.rfSrc1 @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.fuOpType @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.fuType @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.src2Type @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.src1Type @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.isBranch @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.runahead_checkpoint_id @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.crossPageIPFFix @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.isRVC @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.brIdx @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[0] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[1] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[2] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[3] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[4] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[5] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[6] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[7] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[8] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[9] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[10] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[11] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[0] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[1] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[2] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[3] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[4] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[5] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[6] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[7] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[8] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[9] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[10] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[11] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[12] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[13] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[14] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[15] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.redirect.valid @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.redirect.rtype @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.redirect.target @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.pnpc @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.pc @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.instr @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    connect io.out.bits.ctrl.fuType, fuType @[src/main/scala/nutcore/frontend/IDU.scala 46:27]
    connect io.out.bits.ctrl.fuOpType, fuOpType @[src/main/scala/nutcore/frontend/IDU.scala 47:29]
    node _src1Type_T = eq(UInt<3>(0h4), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_1 = eq(UInt<3>(0h5), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_2 = eq(UInt<2>(0h2), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_3 = eq(UInt<4>(0hf), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_4 = eq(UInt<1>(0h1), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_5 = eq(UInt<3>(0h6), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_6 = eq(UInt<3>(0h7), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_7 = eq(UInt<1>(0h0), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_8 = mux(_src1Type_T, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_9 = mux(_src1Type_T_1, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_10 = mux(_src1Type_T_2, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_11 = mux(_src1Type_T_3, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_12 = mux(_src1Type_T_4, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_13 = mux(_src1Type_T_5, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_14 = mux(_src1Type_T_6, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_15 = mux(_src1Type_T_7, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_16 = or(_src1Type_T_8, _src1Type_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_17 = or(_src1Type_T_16, _src1Type_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_18 = or(_src1Type_T_17, _src1Type_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_19 = or(_src1Type_T_18, _src1Type_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_20 = or(_src1Type_T_19, _src1Type_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_21 = or(_src1Type_T_20, _src1Type_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_22 = or(_src1Type_T_21, _src1Type_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire src1Type : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect src1Type, _src1Type_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T = eq(UInt<3>(0h4), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_1 = eq(UInt<3>(0h5), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_2 = eq(UInt<2>(0h2), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_3 = eq(UInt<4>(0hf), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_4 = eq(UInt<1>(0h1), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_5 = eq(UInt<3>(0h6), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_6 = eq(UInt<3>(0h7), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_7 = eq(UInt<1>(0h0), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_8 = mux(_src2Type_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_9 = mux(_src2Type_T_1, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_10 = mux(_src2Type_T_2, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_11 = mux(_src2Type_T_3, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_12 = mux(_src2Type_T_4, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_13 = mux(_src2Type_T_5, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_14 = mux(_src2Type_T_6, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_15 = mux(_src2Type_T_7, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_16 = or(_src2Type_T_8, _src2Type_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_17 = or(_src2Type_T_16, _src2Type_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_18 = or(_src2Type_T_17, _src2Type_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_19 = or(_src2Type_T_18, _src2Type_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_20 = or(_src2Type_T_19, _src2Type_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_21 = or(_src2Type_T_20, _src2Type_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_22 = or(_src2Type_T_21, _src2Type_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire src2Type : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect src2Type, _src2Type_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rs = bits(io.in.bits.instr, 19, 15) @[src/main/scala/nutcore/frontend/IDU.scala 62:28]
    node rt = bits(io.in.bits.instr, 24, 20) @[src/main/scala/nutcore/frontend/IDU.scala 62:43]
    node rd = bits(io.in.bits.instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 62:58]
    node rs1 = bits(io.in.bits.instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 64:24]
    node rs2 = bits(io.in.bits.instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 65:24]
    node _rs1p_T = bits(io.in.bits.instr, 9, 7) @[src/main/scala/nutcore/frontend/IDU.scala 66:35]
    node _rs1p_T_1 = eq(UInt<1>(0h0), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_2 = eq(UInt<1>(0h1), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_3 = eq(UInt<2>(0h2), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_4 = eq(UInt<2>(0h3), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_5 = eq(UInt<3>(0h4), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_6 = eq(UInt<3>(0h5), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_7 = eq(UInt<3>(0h6), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_8 = eq(UInt<3>(0h7), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_9 = mux(_rs1p_T_1, UInt<4>(0h8), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_10 = mux(_rs1p_T_2, UInt<4>(0h9), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_11 = mux(_rs1p_T_3, UInt<4>(0ha), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_12 = mux(_rs1p_T_4, UInt<4>(0hb), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_13 = mux(_rs1p_T_5, UInt<4>(0hc), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_14 = mux(_rs1p_T_6, UInt<4>(0hd), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_15 = mux(_rs1p_T_7, UInt<4>(0he), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_16 = mux(_rs1p_T_8, UInt<4>(0hf), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_17 = or(_rs1p_T_9, _rs1p_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_18 = or(_rs1p_T_17, _rs1p_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_19 = or(_rs1p_T_18, _rs1p_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_20 = or(_rs1p_T_19, _rs1p_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_21 = or(_rs1p_T_20, _rs1p_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_22 = or(_rs1p_T_21, _rs1p_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_23 = or(_rs1p_T_22, _rs1p_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rs1p : UInt<4> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rs1p, _rs1p_T_23 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T = bits(io.in.bits.instr, 4, 2) @[src/main/scala/nutcore/frontend/IDU.scala 67:35]
    node _rs2p_T_1 = eq(UInt<1>(0h0), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_2 = eq(UInt<1>(0h1), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_3 = eq(UInt<2>(0h2), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_4 = eq(UInt<2>(0h3), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_5 = eq(UInt<3>(0h4), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_6 = eq(UInt<3>(0h5), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_7 = eq(UInt<3>(0h6), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_8 = eq(UInt<3>(0h7), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_9 = mux(_rs2p_T_1, UInt<4>(0h8), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_10 = mux(_rs2p_T_2, UInt<4>(0h9), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_11 = mux(_rs2p_T_3, UInt<4>(0ha), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_12 = mux(_rs2p_T_4, UInt<4>(0hb), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_13 = mux(_rs2p_T_5, UInt<4>(0hc), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_14 = mux(_rs2p_T_6, UInt<4>(0hd), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_15 = mux(_rs2p_T_7, UInt<4>(0he), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_16 = mux(_rs2p_T_8, UInt<4>(0hf), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_17 = or(_rs2p_T_9, _rs2p_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_18 = or(_rs2p_T_17, _rs2p_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_19 = or(_rs2p_T_18, _rs2p_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_20 = or(_rs2p_T_19, _rs2p_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_21 = or(_rs2p_T_20, _rs2p_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_22 = or(_rs2p_T_21, _rs2p_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_23 = or(_rs2p_T_22, _rs2p_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rs2p : UInt<4> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rs2p, _rs2p_T_23 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_shamt_T = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 68:28]
    node _rvc_shamt_T_1 = bits(io.in.bits.instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 68:38]
    node rvc_shamt = cat(_rvc_shamt_T, _rvc_shamt_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 68:22]
    node _rvc_src1_T = eq(UInt<1>(0h0), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_1 = eq(UInt<2>(0h3), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_2 = eq(UInt<1>(0h1), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_3 = eq(UInt<2>(0h2), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_4 = eq(UInt<3>(0h4), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_5 = eq(UInt<3>(0h5), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_6 = eq(UInt<3>(0h6), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_7 = eq(UInt<3>(0h7), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_8 = eq(UInt<4>(0h8), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_9 = eq(UInt<4>(0h9), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_10 = mux(_rvc_src1_T, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_11 = mux(_rvc_src1_T_1, rs, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_12 = mux(_rvc_src1_T_2, rt, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_13 = mux(_rvc_src1_T_3, rd, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_14 = mux(_rvc_src1_T_4, rs1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_15 = mux(_rvc_src1_T_5, rs2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_16 = mux(_rvc_src1_T_6, rs1p, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_17 = mux(_rvc_src1_T_7, rs2p, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_18 = mux(_rvc_src1_T_8, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_19 = mux(_rvc_src1_T_9, UInt<2>(0h2), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_20 = or(_rvc_src1_T_10, _rvc_src1_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_21 = or(_rvc_src1_T_20, _rvc_src1_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_22 = or(_rvc_src1_T_21, _rvc_src1_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_23 = or(_rvc_src1_T_22, _rvc_src1_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_24 = or(_rvc_src1_T_23, _rvc_src1_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_25 = or(_rvc_src1_T_24, _rvc_src1_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_26 = or(_rvc_src1_T_25, _rvc_src1_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_27 = or(_rvc_src1_T_26, _rvc_src1_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_28 = or(_rvc_src1_T_27, _rvc_src1_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rvc_src1 : UInt<5> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rvc_src1, _rvc_src1_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T = eq(UInt<1>(0h0), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_1 = eq(UInt<2>(0h3), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_2 = eq(UInt<1>(0h1), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_3 = eq(UInt<2>(0h2), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_4 = eq(UInt<3>(0h4), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_5 = eq(UInt<3>(0h5), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_6 = eq(UInt<3>(0h6), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_7 = eq(UInt<3>(0h7), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_8 = eq(UInt<4>(0h8), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_9 = eq(UInt<4>(0h9), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_10 = mux(_rvc_src2_T, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_11 = mux(_rvc_src2_T_1, rs, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_12 = mux(_rvc_src2_T_2, rt, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_13 = mux(_rvc_src2_T_3, rd, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_14 = mux(_rvc_src2_T_4, rs1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_15 = mux(_rvc_src2_T_5, rs2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_16 = mux(_rvc_src2_T_6, rs1p, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_17 = mux(_rvc_src2_T_7, rs2p, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_18 = mux(_rvc_src2_T_8, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_19 = mux(_rvc_src2_T_9, UInt<2>(0h2), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_20 = or(_rvc_src2_T_10, _rvc_src2_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_21 = or(_rvc_src2_T_20, _rvc_src2_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_22 = or(_rvc_src2_T_21, _rvc_src2_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_23 = or(_rvc_src2_T_22, _rvc_src2_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_24 = or(_rvc_src2_T_23, _rvc_src2_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_25 = or(_rvc_src2_T_24, _rvc_src2_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_26 = or(_rvc_src2_T_25, _rvc_src2_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_27 = or(_rvc_src2_T_26, _rvc_src2_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_28 = or(_rvc_src2_T_27, _rvc_src2_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rvc_src2 : UInt<5> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rvc_src2, _rvc_src2_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T = eq(UInt<1>(0h0), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_1 = eq(UInt<2>(0h3), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_2 = eq(UInt<1>(0h1), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_3 = eq(UInt<2>(0h2), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_4 = eq(UInt<3>(0h4), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_5 = eq(UInt<3>(0h5), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_6 = eq(UInt<3>(0h6), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_7 = eq(UInt<3>(0h7), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_8 = eq(UInt<4>(0h8), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_9 = eq(UInt<4>(0h9), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_10 = mux(_rvc_dest_T, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_11 = mux(_rvc_dest_T_1, rs, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_12 = mux(_rvc_dest_T_2, rt, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_13 = mux(_rvc_dest_T_3, rd, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_14 = mux(_rvc_dest_T_4, rs1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_15 = mux(_rvc_dest_T_5, rs2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_16 = mux(_rvc_dest_T_6, rs1p, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_17 = mux(_rvc_dest_T_7, rs2p, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_18 = mux(_rvc_dest_T_8, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_19 = mux(_rvc_dest_T_9, UInt<2>(0h2), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_20 = or(_rvc_dest_T_10, _rvc_dest_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_21 = or(_rvc_dest_T_20, _rvc_dest_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_22 = or(_rvc_dest_T_21, _rvc_dest_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_23 = or(_rvc_dest_T_22, _rvc_dest_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_24 = or(_rvc_dest_T_23, _rvc_dest_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_25 = or(_rvc_dest_T_24, _rvc_dest_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_26 = or(_rvc_dest_T_25, _rvc_dest_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_27 = or(_rvc_dest_T_26, _rvc_dest_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_28 = or(_rvc_dest_T_27, _rvc_dest_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rvc_dest : UInt<5> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rvc_dest, _rvc_dest_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rfSrc1 = mux(isRVC, rvc_src1, rs) @[src/main/scala/nutcore/frontend/IDU.scala 89:19]
    node rfSrc2 = mux(isRVC, rvc_src2, rt) @[src/main/scala/nutcore/frontend/IDU.scala 90:19]
    node rfDest = mux(isRVC, rvc_dest, rd) @[src/main/scala/nutcore/frontend/IDU.scala 91:19]
    node _io_out_bits_ctrl_rfSrc1_T = eq(src1Type, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/IDU.scala 94:43]
    node _io_out_bits_ctrl_rfSrc1_T_1 = mux(_io_out_bits_ctrl_rfSrc1_T, UInt<1>(0h0), rfSrc1) @[src/main/scala/nutcore/frontend/IDU.scala 94:33]
    connect io.out.bits.ctrl.rfSrc1, _io_out_bits_ctrl_rfSrc1_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 94:27]
    node _io_out_bits_ctrl_rfSrc2_T = eq(src2Type, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 95:43]
    node _io_out_bits_ctrl_rfSrc2_T_1 = mux(_io_out_bits_ctrl_rfSrc2_T, rfSrc2, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 95:33]
    connect io.out.bits.ctrl.rfSrc2, _io_out_bits_ctrl_rfSrc2_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 95:27]
    node _io_out_bits_ctrl_rfWen_T = bits(instrType, 2, 2) @[src/main/scala/nutcore/Decode.scala 33:50]
    connect io.out.bits.ctrl.rfWen, _io_out_bits_ctrl_rfWen_T @[src/main/scala/nutcore/frontend/IDU.scala 96:27]
    node _io_out_bits_ctrl_rfDest_T = bits(instrType, 2, 2) @[src/main/scala/nutcore/Decode.scala 33:50]
    node _io_out_bits_ctrl_rfDest_T_1 = mux(_io_out_bits_ctrl_rfDest_T, rfDest, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 97:33]
    connect io.out.bits.ctrl.rfDest, _io_out_bits_ctrl_rfDest_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 97:27]
    invalidate io.out.bits.data.imm @[src/main/scala/nutcore/frontend/IDU.scala 99:20]
    invalidate io.out.bits.data.src2 @[src/main/scala/nutcore/frontend/IDU.scala 99:20]
    invalidate io.out.bits.data.src1 @[src/main/scala/nutcore/frontend/IDU.scala 99:20]
    node _imm_T = bits(io.in.bits.instr, 31, 20) @[src/main/scala/nutcore/frontend/IDU.scala 101:29]
    node imm_signBit = bits(_imm_T, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_1 = mux(imm_signBit, UInt<52>(0hfffffffffffff), UInt<52>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_2 = cat(_imm_T_1, _imm_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_3 = bits(io.in.bits.instr, 31, 25) @[src/main/scala/nutcore/frontend/IDU.scala 102:33]
    node _imm_T_4 = bits(io.in.bits.instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 102:48]
    node _imm_T_5 = cat(_imm_T_3, _imm_T_4) @[src/main/scala/nutcore/frontend/IDU.scala 102:27]
    node imm_signBit_1 = bits(_imm_T_5, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_6 = mux(imm_signBit_1, UInt<52>(0hfffffffffffff), UInt<52>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_7 = cat(_imm_T_6, _imm_T_5) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_8 = bits(io.in.bits.instr, 31, 25) @[src/main/scala/nutcore/frontend/IDU.scala 103:33]
    node _imm_T_9 = bits(io.in.bits.instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 103:48]
    node _imm_T_10 = cat(_imm_T_8, _imm_T_9) @[src/main/scala/nutcore/frontend/IDU.scala 103:27]
    node imm_signBit_2 = bits(_imm_T_10, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_11 = mux(imm_signBit_2, UInt<52>(0hfffffffffffff), UInt<52>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_12 = cat(_imm_T_11, _imm_T_10) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_13 = bits(io.in.bits.instr, 31, 31) @[src/main/scala/nutcore/frontend/IDU.scala 104:33]
    node _imm_T_14 = bits(io.in.bits.instr, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 104:44]
    node _imm_T_15 = bits(io.in.bits.instr, 30, 25) @[src/main/scala/nutcore/frontend/IDU.scala 104:54]
    node _imm_T_16 = bits(io.in.bits.instr, 11, 8) @[src/main/scala/nutcore/frontend/IDU.scala 104:69]
    node imm_lo = cat(_imm_T_16, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node imm_hi_hi = cat(_imm_T_13, _imm_T_14) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node imm_hi = cat(imm_hi_hi, _imm_T_15) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node _imm_T_17 = cat(imm_hi, imm_lo) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node imm_signBit_3 = bits(_imm_T_17, 12, 12) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_18 = mux(imm_signBit_3, UInt<51>(0h7ffffffffffff), UInt<51>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_19 = cat(_imm_T_18, _imm_T_17) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_20 = bits(io.in.bits.instr, 31, 12) @[src/main/scala/nutcore/frontend/IDU.scala 105:33]
    node _imm_T_21 = cat(_imm_T_20, UInt<12>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 105:27]
    node imm_signBit_4 = bits(_imm_T_21, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_22 = mux(imm_signBit_4, UInt<32>(0hffffffff), UInt<32>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_23 = cat(_imm_T_22, _imm_T_21) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_24 = bits(io.in.bits.instr, 31, 31) @[src/main/scala/nutcore/frontend/IDU.scala 106:33]
    node _imm_T_25 = bits(io.in.bits.instr, 19, 12) @[src/main/scala/nutcore/frontend/IDU.scala 106:44]
    node _imm_T_26 = bits(io.in.bits.instr, 20, 20) @[src/main/scala/nutcore/frontend/IDU.scala 106:59]
    node _imm_T_27 = bits(io.in.bits.instr, 30, 21) @[src/main/scala/nutcore/frontend/IDU.scala 106:70]
    node imm_lo_1 = cat(_imm_T_27, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node imm_hi_hi_1 = cat(_imm_T_24, _imm_T_25) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node imm_hi_1 = cat(imm_hi_hi_1, _imm_T_26) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node _imm_T_28 = cat(imm_hi_1, imm_lo_1) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node imm_signBit_5 = bits(_imm_T_28, 20, 20) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_29 = mux(imm_signBit_5, UInt<43>(0h7ffffffffff), UInt<43>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_30 = cat(_imm_T_29, _imm_T_28) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_31 = eq(UInt<3>(0h4), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_32 = eq(UInt<2>(0h2), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_33 = eq(UInt<4>(0hf), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_34 = eq(UInt<1>(0h1), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_35 = eq(UInt<3>(0h6), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_36 = eq(UInt<3>(0h7), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_37 = mux(_imm_T_31, _imm_T_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_38 = mux(_imm_T_32, _imm_T_7, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_39 = mux(_imm_T_33, _imm_T_12, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_40 = mux(_imm_T_34, _imm_T_19, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_41 = mux(_imm_T_35, _imm_T_23, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_42 = mux(_imm_T_36, _imm_T_30, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_43 = or(_imm_T_37, _imm_T_38) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_44 = or(_imm_T_43, _imm_T_39) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_45 = or(_imm_T_44, _imm_T_40) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_46 = or(_imm_T_45, _imm_T_41) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_47 = or(_imm_T_46, _imm_T_42) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire imm : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect imm, _imm_T_47 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T = bits(io.in.bits.instr, 3, 2) @[src/main/scala/nutcore/frontend/IDU.scala 111:43]
    node _immrvc_T_1 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 111:55]
    node _immrvc_T_2 = bits(io.in.bits.instr, 6, 4) @[src/main/scala/nutcore/frontend/IDU.scala 111:66]
    node immrvc_lo = cat(_immrvc_T_2, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 111:37]
    node immrvc_hi = cat(_immrvc_T, _immrvc_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 111:37]
    node _immrvc_T_3 = cat(immrvc_hi, immrvc_lo) @[src/main/scala/nutcore/frontend/IDU.scala 111:37]
    node _immrvc_T_4 = cat(UInt<56>(0h0), _immrvc_T_3) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_5 = bits(io.in.bits.instr, 4, 2) @[src/main/scala/nutcore/frontend/IDU.scala 112:43]
    node _immrvc_T_6 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 112:55]
    node _immrvc_T_7 = bits(io.in.bits.instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 112:66]
    node immrvc_lo_1 = cat(_immrvc_T_7, UInt<3>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 112:37]
    node immrvc_hi_1 = cat(_immrvc_T_5, _immrvc_T_6) @[src/main/scala/nutcore/frontend/IDU.scala 112:37]
    node _immrvc_T_8 = cat(immrvc_hi_1, immrvc_lo_1) @[src/main/scala/nutcore/frontend/IDU.scala 112:37]
    node _immrvc_T_9 = cat(UInt<55>(0h0), _immrvc_T_8) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_10 = bits(io.in.bits.instr, 8, 7) @[src/main/scala/nutcore/frontend/IDU.scala 113:43]
    node _immrvc_T_11 = bits(io.in.bits.instr, 12, 9) @[src/main/scala/nutcore/frontend/IDU.scala 113:55]
    node immrvc_hi_2 = cat(_immrvc_T_10, _immrvc_T_11) @[src/main/scala/nutcore/frontend/IDU.scala 113:37]
    node _immrvc_T_12 = cat(immrvc_hi_2, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 113:37]
    node _immrvc_T_13 = cat(UInt<56>(0h0), _immrvc_T_12) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_14 = bits(io.in.bits.instr, 9, 7) @[src/main/scala/nutcore/frontend/IDU.scala 114:43]
    node _immrvc_T_15 = bits(io.in.bits.instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 114:55]
    node immrvc_hi_3 = cat(_immrvc_T_14, _immrvc_T_15) @[src/main/scala/nutcore/frontend/IDU.scala 114:37]
    node _immrvc_T_16 = cat(immrvc_hi_3, UInt<3>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 114:37]
    node _immrvc_T_17 = cat(UInt<55>(0h0), _immrvc_T_16) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_18 = bits(io.in.bits.instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 115:43]
    node _immrvc_T_19 = bits(io.in.bits.instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 115:53]
    node _immrvc_T_20 = bits(io.in.bits.instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 115:67]
    node immrvc_lo_2 = cat(_immrvc_T_20, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 115:37]
    node immrvc_hi_4 = cat(_immrvc_T_18, _immrvc_T_19) @[src/main/scala/nutcore/frontend/IDU.scala 115:37]
    node _immrvc_T_21 = cat(immrvc_hi_4, immrvc_lo_2) @[src/main/scala/nutcore/frontend/IDU.scala 115:37]
    node _immrvc_T_22 = cat(UInt<57>(0h0), _immrvc_T_21) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_23 = bits(io.in.bits.instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 116:43]
    node _immrvc_T_24 = bits(io.in.bits.instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 116:55]
    node immrvc_hi_5 = cat(_immrvc_T_23, _immrvc_T_24) @[src/main/scala/nutcore/frontend/IDU.scala 116:37]
    node _immrvc_T_25 = cat(immrvc_hi_5, UInt<3>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 116:37]
    node _immrvc_T_26 = cat(UInt<56>(0h0), _immrvc_T_25) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_27 = bits(io.in.bits.instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 117:43]
    node _immrvc_T_28 = bits(io.in.bits.instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 117:53]
    node _immrvc_T_29 = bits(io.in.bits.instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 117:67]
    node immrvc_lo_3 = cat(_immrvc_T_29, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 117:37]
    node immrvc_hi_6 = cat(_immrvc_T_27, _immrvc_T_28) @[src/main/scala/nutcore/frontend/IDU.scala 117:37]
    node _immrvc_T_30 = cat(immrvc_hi_6, immrvc_lo_3) @[src/main/scala/nutcore/frontend/IDU.scala 117:37]
    node _immrvc_T_31 = cat(UInt<57>(0h0), _immrvc_T_30) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_32 = bits(io.in.bits.instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 118:43]
    node _immrvc_T_33 = bits(io.in.bits.instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 118:55]
    node immrvc_hi_7 = cat(_immrvc_T_32, _immrvc_T_33) @[src/main/scala/nutcore/frontend/IDU.scala 118:37]
    node _immrvc_T_34 = cat(immrvc_hi_7, UInt<3>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 118:37]
    node _immrvc_T_35 = cat(UInt<56>(0h0), _immrvc_T_34) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_36 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 119:43]
    node _immrvc_T_37 = bits(io.in.bits.instr, 8, 8) @[src/main/scala/nutcore/frontend/IDU.scala 119:54]
    node _immrvc_T_38 = bits(io.in.bits.instr, 10, 9) @[src/main/scala/nutcore/frontend/IDU.scala 119:64]
    node _immrvc_T_39 = bits(io.in.bits.instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 119:77]
    node _immrvc_T_40 = bits(io.in.bits.instr, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 119:87]
    node _immrvc_T_41 = bits(io.in.bits.instr, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 119:97]
    node _immrvc_T_42 = bits(io.in.bits.instr, 11, 11) @[src/main/scala/nutcore/frontend/IDU.scala 119:107]
    node _immrvc_T_43 = bits(io.in.bits.instr, 5, 3) @[src/main/scala/nutcore/frontend/IDU.scala 119:118]
    node immrvc_lo_lo = cat(_immrvc_T_43, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_lo_hi = cat(_immrvc_T_41, _immrvc_T_42) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_lo_4 = cat(immrvc_lo_hi, immrvc_lo_lo) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_lo = cat(_immrvc_T_39, _immrvc_T_40) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_hi_hi = cat(_immrvc_T_36, _immrvc_T_37) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_hi = cat(immrvc_hi_hi_hi, _immrvc_T_38) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_8 = cat(immrvc_hi_hi, immrvc_hi_lo) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node _immrvc_T_44 = cat(immrvc_hi_8, immrvc_lo_4) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_signBit = bits(_immrvc_T_44, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_45 = mux(immrvc_signBit, UInt<52>(0hfffffffffffff), UInt<52>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_46 = cat(_immrvc_T_45, _immrvc_T_44) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_47 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 120:43]
    node _immrvc_T_48 = bits(io.in.bits.instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 120:54]
    node _immrvc_T_49 = bits(io.in.bits.instr, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 120:66]
    node _immrvc_T_50 = bits(io.in.bits.instr, 11, 10) @[src/main/scala/nutcore/frontend/IDU.scala 120:76]
    node _immrvc_T_51 = bits(io.in.bits.instr, 4, 3) @[src/main/scala/nutcore/frontend/IDU.scala 120:90]
    node immrvc_lo_hi_1 = cat(_immrvc_T_50, _immrvc_T_51) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_lo_5 = cat(immrvc_lo_hi_1, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_hi_hi_1 = cat(_immrvc_T_47, _immrvc_T_48) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_hi_9 = cat(immrvc_hi_hi_1, _immrvc_T_49) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node _immrvc_T_52 = cat(immrvc_hi_9, immrvc_lo_5) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_signBit_1 = bits(_immrvc_T_52, 8, 8) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_53 = mux(immrvc_signBit_1, UInt<55>(0h7fffffffffffff), UInt<55>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_54 = cat(_immrvc_T_53, _immrvc_T_52) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_55 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 121:43]
    node _immrvc_T_56 = bits(io.in.bits.instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 121:54]
    node _immrvc_T_57 = cat(_immrvc_T_55, _immrvc_T_56) @[src/main/scala/nutcore/frontend/IDU.scala 121:37]
    node immrvc_signBit_2 = bits(_immrvc_T_57, 5, 5) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_58 = mux(immrvc_signBit_2, UInt<58>(0h3ffffffffffffff), UInt<58>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_59 = cat(_immrvc_T_58, _immrvc_T_57) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_60 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 122:43]
    node _immrvc_T_61 = bits(io.in.bits.instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 122:54]
    node immrvc_hi_10 = cat(_immrvc_T_60, _immrvc_T_61) @[src/main/scala/nutcore/frontend/IDU.scala 122:37]
    node _immrvc_T_62 = cat(immrvc_hi_10, UInt<12>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 122:37]
    node immrvc_signBit_3 = bits(_immrvc_T_62, 17, 17) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_63 = mux(immrvc_signBit_3, UInt<46>(0h3fffffffffff), UInt<46>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_64 = cat(_immrvc_T_63, _immrvc_T_62) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_65 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 123:43]
    node _immrvc_T_66 = bits(io.in.bits.instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 123:54]
    node _immrvc_T_67 = cat(_immrvc_T_65, _immrvc_T_66) @[src/main/scala/nutcore/frontend/IDU.scala 123:37]
    node immrvc_signBit_4 = bits(_immrvc_T_67, 5, 5) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_68 = mux(immrvc_signBit_4, UInt<58>(0h3ffffffffffffff), UInt<58>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_69 = cat(_immrvc_T_68, _immrvc_T_67) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_70 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 124:45]
    node _immrvc_T_71 = bits(io.in.bits.instr, 4, 3) @[src/main/scala/nutcore/frontend/IDU.scala 124:56]
    node _immrvc_T_72 = bits(io.in.bits.instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 124:68]
    node _immrvc_T_73 = bits(io.in.bits.instr, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 124:78]
    node _immrvc_T_74 = bits(io.in.bits.instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 124:88]
    node immrvc_lo_hi_2 = cat(_immrvc_T_73, _immrvc_T_74) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_lo_6 = cat(immrvc_lo_hi_2, UInt<4>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_hi_hi_2 = cat(_immrvc_T_70, _immrvc_T_71) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_hi_11 = cat(immrvc_hi_hi_2, _immrvc_T_72) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node _immrvc_T_75 = cat(immrvc_hi_11, immrvc_lo_6) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_signBit_5 = bits(_immrvc_T_75, 9, 9) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_76 = mux(immrvc_signBit_5, UInt<54>(0h3fffffffffffff), UInt<54>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_77 = cat(_immrvc_T_76, _immrvc_T_75) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_78 = bits(io.in.bits.instr, 10, 7) @[src/main/scala/nutcore/frontend/IDU.scala 125:44]
    node _immrvc_T_79 = bits(io.in.bits.instr, 12, 11) @[src/main/scala/nutcore/frontend/IDU.scala 125:57]
    node _immrvc_T_80 = bits(io.in.bits.instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 125:71]
    node _immrvc_T_81 = bits(io.in.bits.instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 125:81]
    node immrvc_lo_7 = cat(_immrvc_T_81, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node immrvc_hi_hi_3 = cat(_immrvc_T_78, _immrvc_T_79) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node immrvc_hi_12 = cat(immrvc_hi_hi_3, _immrvc_T_80) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node _immrvc_T_82 = cat(immrvc_hi_12, immrvc_lo_7) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node _immrvc_T_83 = cat(UInt<54>(0h0), _immrvc_T_82) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_84 = eq(UInt<5>(0h10), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_85 = eq(UInt<1>(0h0), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_86 = eq(UInt<1>(0h1), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_87 = eq(UInt<2>(0h2), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_88 = eq(UInt<2>(0h3), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_89 = eq(UInt<3>(0h4), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_90 = eq(UInt<3>(0h5), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_91 = eq(UInt<3>(0h6), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_92 = eq(UInt<3>(0h7), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_93 = eq(UInt<4>(0h8), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_94 = eq(UInt<4>(0h9), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_95 = eq(UInt<4>(0ha), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_96 = eq(UInt<4>(0hb), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_97 = eq(UInt<4>(0hc), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_98 = eq(UInt<4>(0hd), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_99 = eq(UInt<4>(0he), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_100 = eq(UInt<4>(0hf), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_101 = mux(_immrvc_T_84, UInt<64>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_102 = mux(_immrvc_T_85, _immrvc_T_4, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_103 = mux(_immrvc_T_86, _immrvc_T_9, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_104 = mux(_immrvc_T_87, _immrvc_T_13, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_105 = mux(_immrvc_T_88, _immrvc_T_17, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_106 = mux(_immrvc_T_89, _immrvc_T_22, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_107 = mux(_immrvc_T_90, _immrvc_T_26, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_108 = mux(_immrvc_T_91, _immrvc_T_31, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_109 = mux(_immrvc_T_92, _immrvc_T_35, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_110 = mux(_immrvc_T_93, _immrvc_T_46, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_111 = mux(_immrvc_T_94, _immrvc_T_54, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_112 = mux(_immrvc_T_95, _immrvc_T_59, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_113 = mux(_immrvc_T_96, _immrvc_T_64, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_114 = mux(_immrvc_T_97, _immrvc_T_69, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_115 = mux(_immrvc_T_98, _immrvc_T_77, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_116 = mux(_immrvc_T_99, _immrvc_T_83, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_117 = mux(_immrvc_T_100, UInt<64>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_118 = or(_immrvc_T_101, _immrvc_T_102) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_119 = or(_immrvc_T_118, _immrvc_T_103) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_120 = or(_immrvc_T_119, _immrvc_T_104) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_121 = or(_immrvc_T_120, _immrvc_T_105) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_122 = or(_immrvc_T_121, _immrvc_T_106) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_123 = or(_immrvc_T_122, _immrvc_T_107) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_124 = or(_immrvc_T_123, _immrvc_T_108) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_125 = or(_immrvc_T_124, _immrvc_T_109) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_126 = or(_immrvc_T_125, _immrvc_T_110) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_127 = or(_immrvc_T_126, _immrvc_T_111) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_128 = or(_immrvc_T_127, _immrvc_T_112) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_129 = or(_immrvc_T_128, _immrvc_T_113) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_130 = or(_immrvc_T_129, _immrvc_T_114) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_131 = or(_immrvc_T_130, _immrvc_T_115) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_132 = or(_immrvc_T_131, _immrvc_T_116) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_133 = or(_immrvc_T_132, _immrvc_T_117) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire immrvc : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect immrvc, _immrvc_T_133 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_imm_T = mux(isRVC, immrvc, imm) @[src/main/scala/nutcore/frontend/IDU.scala 130:31]
    connect io.out.bits.data.imm, _io_out_bits_data_imm_T @[src/main/scala/nutcore/frontend/IDU.scala 130:25]
    node _T_200 = eq(fuType, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 132:16]
    when _T_200 : @[src/main/scala/nutcore/frontend/IDU.scala 132:32]
      node _T_201 = eq(rfDest, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/IDU.scala 133:34]
      node _T_202 = eq(rfDest, UInt<3>(0h5)) @[src/main/scala/nutcore/frontend/IDU.scala 133:49]
      node _T_203 = or(_T_201, _T_202) @[src/main/scala/nutcore/frontend/IDU.scala 133:42]
      node _T_204 = eq(fuOpType, UInt<7>(0h58)) @[src/main/scala/nutcore/frontend/IDU.scala 134:38]
      node _T_205 = and(_T_203, _T_204) @[src/main/scala/nutcore/frontend/IDU.scala 134:26]
      when _T_205 : @[src/main/scala/nutcore/frontend/IDU.scala 134:57]
        connect io.out.bits.ctrl.fuOpType, UInt<7>(0h5c) @[src/main/scala/nutcore/frontend/IDU.scala 134:85]
      node _T_206 = eq(fuOpType, UInt<7>(0h5a)) @[src/main/scala/nutcore/frontend/IDU.scala 135:20]
      when _T_206 : @[src/main/scala/nutcore/frontend/IDU.scala 135:40]
        node _T_207 = eq(rfSrc1, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/IDU.scala 133:34]
        node _T_208 = eq(rfSrc1, UInt<3>(0h5)) @[src/main/scala/nutcore/frontend/IDU.scala 133:49]
        node _T_209 = or(_T_207, _T_208) @[src/main/scala/nutcore/frontend/IDU.scala 133:42]
        when _T_209 : @[src/main/scala/nutcore/frontend/IDU.scala 136:29]
          connect io.out.bits.ctrl.fuOpType, UInt<7>(0h5e) @[src/main/scala/nutcore/frontend/IDU.scala 136:57]
        node _T_210 = eq(rfDest, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/IDU.scala 133:34]
        node _T_211 = eq(rfDest, UInt<3>(0h5)) @[src/main/scala/nutcore/frontend/IDU.scala 133:49]
        node _T_212 = or(_T_210, _T_211) @[src/main/scala/nutcore/frontend/IDU.scala 133:42]
        when _T_212 : @[src/main/scala/nutcore/frontend/IDU.scala 137:29]
          connect io.out.bits.ctrl.fuOpType, UInt<7>(0h5c) @[src/main/scala/nutcore/frontend/IDU.scala 137:57]
    node _io_out_bits_ctrl_src1Type_T = bits(io.in.bits.instr, 6, 0) @[src/main/scala/nutcore/frontend/IDU.scala 141:41]
    node _io_out_bits_ctrl_src1Type_T_1 = eq(_io_out_bits_ctrl_src1Type_T, UInt<6>(0h37)) @[src/main/scala/nutcore/frontend/IDU.scala 141:47]
    node _io_out_bits_ctrl_src1Type_T_2 = mux(_io_out_bits_ctrl_src1Type_T_1, UInt<1>(0h0), src1Type) @[src/main/scala/nutcore/frontend/IDU.scala 141:35]
    connect io.out.bits.ctrl.src1Type, _io_out_bits_ctrl_src1Type_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 141:29]
    connect io.out.bits.ctrl.src2Type, src2Type @[src/main/scala/nutcore/frontend/IDU.scala 142:29]
    node _io_out_bits_ctrl_isNutCoreTrap_T = bits(io.in.bits.instr, 31, 0) @[src/main/scala/nutcore/frontend/IDU.scala 152:43]
    node _io_out_bits_ctrl_isNutCoreTrap_T_1 = and(_io_out_bits_ctrl_isNutCoreTrap_T, UInt<15>(0h707f)) @[src/main/scala/nutcore/frontend/IDU.scala 152:50]
    node _io_out_bits_ctrl_isNutCoreTrap_T_2 = eq(UInt<7>(0h6b), _io_out_bits_ctrl_isNutCoreTrap_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 152:50]
    node _io_out_bits_ctrl_isNutCoreTrap_T_3 = and(_io_out_bits_ctrl_isNutCoreTrap_T_2, io.in.valid) @[src/main/scala/nutcore/frontend/IDU.scala 152:72]
    connect io.out.bits.ctrl.isNutCoreTrap, _io_out_bits_ctrl_isNutCoreTrap_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 152:34]
    node _io_out_bits_ctrl_noSpecExec_T = eq(io.out.bits.ctrl.fuType, UInt<2>(0h3)) @[src/main/scala/nutcore/frontend/IDU.scala 153:78]
    connect io.out.bits.ctrl.noSpecExec, _io_out_bits_ctrl_noSpecExec_T @[src/main/scala/nutcore/frontend/IDU.scala 153:31]
    node _io_out_bits_ctrl_isBlocked_T = eq(io.out.bits.ctrl.fuType, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/IDU.scala 156:29]
    node _io_out_bits_ctrl_isBlocked_T_1 = bits(io.out.bits.ctrl.fuOpType, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node _io_out_bits_ctrl_isBlocked_T_2 = and(_io_out_bits_ctrl_isBlocked_T, _io_out_bits_ctrl_isBlocked_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 156:44]
    node _io_out_bits_ctrl_isBlocked_T_3 = eq(io.out.bits.ctrl.fuType, UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/IDU.scala 157:48]
    node _io_out_bits_ctrl_isBlocked_T_4 = or(_io_out_bits_ctrl_isBlocked_T_2, _io_out_bits_ctrl_isBlocked_T_3) @[src/main/scala/nutcore/frontend/IDU.scala 156:91]
    connect io.out.bits.ctrl.isBlocked, _io_out_bits_ctrl_isBlocked_T_4 @[src/main/scala/nutcore/frontend/IDU.scala 154:30]
    connect io.out.valid, io.in.valid @[src/main/scala/nutcore/frontend/IDU.scala 161:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 162:18]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_ready_T_2 = eq(hasIntr, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 162:49]
    node _io_in_ready_T_3 = and(_io_in_ready_T_1, _io_in_ready_T_2) @[src/main/scala/nutcore/frontend/IDU.scala 162:46]
    node _io_in_ready_T_4 = or(_io_in_ready_T, _io_in_ready_T_3) @[src/main/scala/nutcore/frontend/IDU.scala 162:31]
    connect io.in.ready, _io_in_ready_T_4 @[src/main/scala/nutcore/frontend/IDU.scala 162:15]
    connect io.out.bits.cf, io.in.bits @[src/main/scala/nutcore/frontend/IDU.scala 163:18]
    node _T_213 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire intrVec : UInt<12> @[src/main/scala/nutcore/frontend/IDU.scala 169:25]
    connect intrVec, UInt<12>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 169:25]
    node _T_214 = bits(intrVec, 0, 0) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_215 = bits(intrVec, 1, 1) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_216 = bits(intrVec, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_217 = bits(intrVec, 3, 3) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_218 = bits(intrVec, 4, 4) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_219 = bits(intrVec, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_220 = bits(intrVec, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_221 = bits(intrVec, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_222 = bits(intrVec, 8, 8) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_223 = bits(intrVec, 9, 9) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_224 = bits(intrVec, 10, 10) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_225 = bits(intrVec, 11, 11) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    connect io.out.bits.cf.intrVec[0], _T_214 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[1], _T_215 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[2], _T_216 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[3], _T_217 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[4], _T_218 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[5], _T_219 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[6], _T_220 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[7], _T_221 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[8], _T_222 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[9], _T_223 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[10], _T_224 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[11], _T_225 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    node _hasIntr_T = orr(intrVec) @[src/main/scala/nutcore/frontend/IDU.scala 172:22]
    connect hasIntr, _hasIntr_T @[src/main/scala/nutcore/frontend/IDU.scala 172:11]
    wire vmEnable : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 174:26]
    connect vmEnable, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 174:26]
    connect io.out.bits.cf.exceptionVec[0], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[1], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[2], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[3], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[4], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[5], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[6], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[7], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[8], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[9], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[10], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[11], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[12], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[13], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[14], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[15], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    node _io_out_bits_cf_exceptionVec_2_T = eq(instrType, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 178:59]
    node _io_out_bits_cf_exceptionVec_2_T_1 = eq(hasIntr, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 178:73]
    node _io_out_bits_cf_exceptionVec_2_T_2 = and(_io_out_bits_cf_exceptionVec_2_T, _io_out_bits_cf_exceptionVec_2_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 178:70]
    node _io_out_bits_cf_exceptionVec_2_T_3 = and(_io_out_bits_cf_exceptionVec_2_T_2, io.in.valid) @[src/main/scala/nutcore/frontend/IDU.scala 178:83]
    connect io.out.bits.cf.exceptionVec[2], _io_out_bits_cf_exceptionVec_2_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 178:45]
    connect io.out.bits.cf.exceptionVec[12], io.in.bits.exceptionVec[12] @[src/main/scala/nutcore/frontend/IDU.scala 179:47]
    node _io_out_bits_cf_exceptionVec_1_T = bits(io.in.bits.pc, 38, 32) @[src/main/scala/nutcore/frontend/IDU.scala 181:67]
    node _io_out_bits_cf_exceptionVec_1_T_1 = orr(_io_out_bits_cf_exceptionVec_1_T) @[src/main/scala/nutcore/frontend/IDU.scala 181:94]
    node _io_out_bits_cf_exceptionVec_1_T_2 = eq(vmEnable, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 181:101]
    node _io_out_bits_cf_exceptionVec_1_T_3 = and(_io_out_bits_cf_exceptionVec_1_T_1, _io_out_bits_cf_exceptionVec_1_T_2) @[src/main/scala/nutcore/frontend/IDU.scala 181:98]
    connect io.out.bits.cf.exceptionVec[1], _io_out_bits_cf_exceptionVec_1_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 181:51]
    node _io_out_bits_ctrl_isNutCoreTrap_T_4 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/nutcore/frontend/IDU.scala 186:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_5 = eq(UInt<7>(0h6b), _io_out_bits_ctrl_isNutCoreTrap_T_4) @[src/main/scala/nutcore/frontend/IDU.scala 186:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_6 = and(_io_out_bits_ctrl_isNutCoreTrap_T_5, io.in.valid) @[src/main/scala/nutcore/frontend/IDU.scala 186:66]
    connect io.out.bits.ctrl.isNutCoreTrap, _io_out_bits_ctrl_isNutCoreTrap_T_6 @[src/main/scala/nutcore/frontend/IDU.scala 186:34]
    node _io_isWFI_T = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/nutcore/frontend/IDU.scala 187:22]
    node _io_isWFI_T_1 = eq(UInt<29>(0h10500073), _io_isWFI_T) @[src/main/scala/nutcore/frontend/IDU.scala 187:22]
    node _io_isWFI_T_2 = and(_io_isWFI_T_1, io.in.valid) @[src/main/scala/nutcore/frontend/IDU.scala 187:42]
    connect io.isWFI, _io_isWFI_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 187:12]
    node _io_isBranch_T = eq(UInt<7>(0h58), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_1 = eq(UInt<7>(0h5a), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_2 = eq(UInt<5>(0h10), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_3 = eq(UInt<5>(0h11), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_4 = eq(UInt<5>(0h14), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_5 = eq(UInt<5>(0h15), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_6 = eq(UInt<5>(0h16), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_7 = eq(UInt<5>(0h17), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    wire _io_isBranch_WIRE : UInt<1>[8] @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[0], _io_isBranch_T @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[1], _io_isBranch_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[2], _io_isBranch_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[3], _io_isBranch_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[4], _io_isBranch_T_4 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[5], _io_isBranch_T_5 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[6], _io_isBranch_T_6 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[7], _io_isBranch_T_7 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    node io_isBranch_lo_lo = cat(_io_isBranch_WIRE[1], _io_isBranch_WIRE[0]) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node io_isBranch_lo_hi = cat(_io_isBranch_WIRE[3], _io_isBranch_WIRE[2]) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node io_isBranch_lo = cat(io_isBranch_lo_hi, io_isBranch_lo_lo) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node io_isBranch_hi_lo = cat(_io_isBranch_WIRE[5], _io_isBranch_WIRE[4]) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node io_isBranch_hi_hi = cat(_io_isBranch_WIRE[7], _io_isBranch_WIRE[6]) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node io_isBranch_hi = cat(io_isBranch_hi_hi, io_isBranch_hi_lo) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node _io_isBranch_T_8 = cat(io_isBranch_hi, io_isBranch_lo) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node _io_isBranch_T_9 = orr(_io_isBranch_T_8) @[src/main/scala/nutcore/frontend/IDU.scala 188:104]
    node _io_isBranch_T_10 = eq(fuType, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 189:12]
    node _io_isBranch_T_11 = and(_io_isBranch_T_9, _io_isBranch_T_10) @[src/main/scala/nutcore/frontend/IDU.scala 188:108]
    connect io.isBranch, _io_isBranch_T_11 @[src/main/scala/nutcore/frontend/IDU.scala 188:15]

  module Decoder_1 : @[src/main/scala/nutcore/frontend/IDU.scala 26:7]
    input clock : Clock @[src/main/scala/nutcore/frontend/IDU.scala 26:7]
    input reset : Reset @[src/main/scala/nutcore/frontend/IDU.scala 26:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}, isWFI : UInt<1>, isBranch : UInt<1>} @[src/main/scala/nutcore/frontend/IDU.scala 27:14]

    wire hasIntr : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 34:21]
    node _decodeList_T = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_1 = eq(UInt<5>(0h13), _decodeList_T) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_2 = and(io.in.bits.instr, UInt<32>(0hfc00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_3 = eq(UInt<13>(0h1013), _decodeList_T_2) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_4 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_5 = eq(UInt<14>(0h2013), _decodeList_T_4) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_6 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_7 = eq(UInt<14>(0h3013), _decodeList_T_6) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_8 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_9 = eq(UInt<15>(0h4013), _decodeList_T_8) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_10 = and(io.in.bits.instr, UInt<32>(0hfc00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_11 = eq(UInt<15>(0h5013), _decodeList_T_10) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_12 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_13 = eq(UInt<15>(0h6013), _decodeList_T_12) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_14 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_15 = eq(UInt<15>(0h7013), _decodeList_T_14) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_16 = and(io.in.bits.instr, UInt<32>(0hfc00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_17 = eq(UInt<31>(0h40005013), _decodeList_T_16) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_18 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_19 = eq(UInt<6>(0h33), _decodeList_T_18) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_20 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_21 = eq(UInt<13>(0h1033), _decodeList_T_20) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_22 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_23 = eq(UInt<14>(0h2033), _decodeList_T_22) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_24 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_25 = eq(UInt<14>(0h3033), _decodeList_T_24) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_26 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_27 = eq(UInt<15>(0h4033), _decodeList_T_26) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_28 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_29 = eq(UInt<15>(0h5033), _decodeList_T_28) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_30 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_31 = eq(UInt<15>(0h6033), _decodeList_T_30) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_32 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_33 = eq(UInt<15>(0h7033), _decodeList_T_32) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_34 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_35 = eq(UInt<31>(0h40000033), _decodeList_T_34) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_36 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_37 = eq(UInt<31>(0h40005033), _decodeList_T_36) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_38 = and(io.in.bits.instr, UInt<7>(0h7f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_39 = eq(UInt<5>(0h17), _decodeList_T_38) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_40 = and(io.in.bits.instr, UInt<7>(0h7f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_41 = eq(UInt<6>(0h37), _decodeList_T_40) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_42 = and(io.in.bits.instr, UInt<7>(0h7f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_43 = eq(UInt<7>(0h6f), _decodeList_T_42) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_44 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_45 = eq(UInt<7>(0h67), _decodeList_T_44) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_46 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_47 = eq(UInt<7>(0h63), _decodeList_T_46) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_48 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_49 = eq(UInt<13>(0h1063), _decodeList_T_48) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_50 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_51 = eq(UInt<15>(0h4063), _decodeList_T_50) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_52 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_53 = eq(UInt<15>(0h5063), _decodeList_T_52) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_54 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_55 = eq(UInt<15>(0h6063), _decodeList_T_54) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_56 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_57 = eq(UInt<15>(0h7063), _decodeList_T_56) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_58 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_59 = eq(UInt<2>(0h3), _decodeList_T_58) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_60 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_61 = eq(UInt<13>(0h1003), _decodeList_T_60) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_62 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_63 = eq(UInt<14>(0h2003), _decodeList_T_62) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_64 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_65 = eq(UInt<15>(0h4003), _decodeList_T_64) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_66 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_67 = eq(UInt<15>(0h5003), _decodeList_T_66) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_68 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_69 = eq(UInt<6>(0h23), _decodeList_T_68) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_70 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_71 = eq(UInt<13>(0h1023), _decodeList_T_70) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_72 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_73 = eq(UInt<14>(0h2023), _decodeList_T_72) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_74 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_75 = eq(UInt<5>(0h1b), _decodeList_T_74) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_76 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_77 = eq(UInt<13>(0h101b), _decodeList_T_76) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_78 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_79 = eq(UInt<15>(0h501b), _decodeList_T_78) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_80 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_81 = eq(UInt<31>(0h4000501b), _decodeList_T_80) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_82 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_83 = eq(UInt<13>(0h103b), _decodeList_T_82) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_84 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_85 = eq(UInt<15>(0h503b), _decodeList_T_84) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_86 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_87 = eq(UInt<31>(0h4000503b), _decodeList_T_86) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_88 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_89 = eq(UInt<6>(0h3b), _decodeList_T_88) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_90 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_91 = eq(UInt<31>(0h4000003b), _decodeList_T_90) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_92 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_93 = eq(UInt<15>(0h6003), _decodeList_T_92) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_94 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_95 = eq(UInt<14>(0h3003), _decodeList_T_94) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_96 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_97 = eq(UInt<14>(0h3023), _decodeList_T_96) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_98 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_99 = eq(UInt<7>(0h6b), _decodeList_T_98) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_100 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_101 = eq(UInt<26>(0h2000033), _decodeList_T_100) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_102 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_103 = eq(UInt<26>(0h2001033), _decodeList_T_102) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_104 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_105 = eq(UInt<26>(0h2002033), _decodeList_T_104) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_106 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_107 = eq(UInt<26>(0h2003033), _decodeList_T_106) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_108 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_109 = eq(UInt<26>(0h2004033), _decodeList_T_108) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_110 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_111 = eq(UInt<26>(0h2005033), _decodeList_T_110) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_112 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_113 = eq(UInt<26>(0h2006033), _decodeList_T_112) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_114 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_115 = eq(UInt<26>(0h2007033), _decodeList_T_114) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_116 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_117 = eq(UInt<26>(0h200003b), _decodeList_T_116) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_118 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_119 = eq(UInt<26>(0h200403b), _decodeList_T_118) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_120 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_121 = eq(UInt<26>(0h200503b), _decodeList_T_120) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_122 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_123 = eq(UInt<26>(0h200603b), _decodeList_T_122) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_124 = and(io.in.bits.instr, UInt<32>(0hfe00707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_125 = eq(UInt<26>(0h200703b), _decodeList_T_124) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_126 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_127 = eq(UInt<1>(0h0), _decodeList_T_126) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_128 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_129 = eq(UInt<1>(0h0), _decodeList_T_128) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_130 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_131 = eq(UInt<15>(0h4000), _decodeList_T_130) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_132 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_133 = eq(UInt<15>(0h6000), _decodeList_T_132) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_134 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_135 = eq(UInt<16>(0hc000), _decodeList_T_134) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_136 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_137 = eq(UInt<16>(0he000), _decodeList_T_136) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_138 = and(io.in.bits.instr, UInt<16>(0hef83)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_139 = eq(UInt<1>(0h1), _decodeList_T_138) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_140 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_141 = eq(UInt<1>(0h1), _decodeList_T_140) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_142 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_143 = eq(UInt<14>(0h2001), _decodeList_T_142) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_144 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_145 = eq(UInt<15>(0h4001), _decodeList_T_144) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_146 = and(io.in.bits.instr, UInt<16>(0hef83)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_147 = eq(UInt<15>(0h6101), _decodeList_T_146) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_148 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_149 = eq(UInt<15>(0h6001), _decodeList_T_148) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_150 = and(io.in.bits.instr, UInt<16>(0hec03)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_151 = eq(UInt<16>(0h8001), _decodeList_T_150) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_152 = and(io.in.bits.instr, UInt<16>(0hec03)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_153 = eq(UInt<16>(0h8401), _decodeList_T_152) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_154 = and(io.in.bits.instr, UInt<16>(0hec03)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_155 = eq(UInt<16>(0h8801), _decodeList_T_154) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_156 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_157 = eq(UInt<16>(0h8c01), _decodeList_T_156) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_158 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_159 = eq(UInt<16>(0h8c21), _decodeList_T_158) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_160 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_161 = eq(UInt<16>(0h8c41), _decodeList_T_160) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_162 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_163 = eq(UInt<16>(0h8c61), _decodeList_T_162) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_164 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_165 = eq(UInt<16>(0h9c01), _decodeList_T_164) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_166 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_167 = eq(UInt<16>(0h9c21), _decodeList_T_166) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_168 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_169 = eq(UInt<16>(0ha001), _decodeList_T_168) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_170 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_171 = eq(UInt<16>(0hc001), _decodeList_T_170) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_172 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_173 = eq(UInt<16>(0he001), _decodeList_T_172) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_174 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_175 = eq(UInt<2>(0h2), _decodeList_T_174) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_176 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_177 = eq(UInt<15>(0h4002), _decodeList_T_176) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_178 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_179 = eq(UInt<15>(0h6002), _decodeList_T_178) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_180 = and(io.in.bits.instr, UInt<16>(0hf07f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_181 = eq(UInt<16>(0h8002), _decodeList_T_180) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_182 = and(io.in.bits.instr, UInt<16>(0hf003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_183 = eq(UInt<16>(0h8002), _decodeList_T_182) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_184 = and(io.in.bits.instr, UInt<16>(0hffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_185 = eq(UInt<16>(0h9002), _decodeList_T_184) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_186 = and(io.in.bits.instr, UInt<16>(0hf07f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_187 = eq(UInt<16>(0h9002), _decodeList_T_186) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_188 = and(io.in.bits.instr, UInt<16>(0hf003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_189 = eq(UInt<16>(0h9002), _decodeList_T_188) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_190 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_191 = eq(UInt<16>(0hc002), _decodeList_T_190) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_192 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_193 = eq(UInt<16>(0he002), _decodeList_T_192) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_194 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_195 = eq(UInt<7>(0h73), _decodeList_T_194) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_196 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_197 = eq(UInt<21>(0h100073), _decodeList_T_196) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_198 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_199 = eq(UInt<30>(0h30200073), _decodeList_T_198) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_200 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_201 = eq(UInt<4>(0hf), _decodeList_T_200) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_202 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_203 = eq(UInt<29>(0h10500073), _decodeList_T_202) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_204 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_205 = eq(UInt<29>(0h10200073), _decodeList_T_204) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_206 = and(io.in.bits.instr, UInt<32>(0hfe007fff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_207 = eq(UInt<29>(0h12000073), _decodeList_T_206) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_208 = and(io.in.bits.instr, UInt<32>(0hf9f0707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_209 = eq(UInt<29>(0h1000302f), _decodeList_T_208) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_210 = and(io.in.bits.instr, UInt<32>(0hf9f0707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_211 = eq(UInt<29>(0h1000202f), _decodeList_T_210) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_212 = and(io.in.bits.instr, UInt<32>(0hf800707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_213 = eq(UInt<29>(0h1800302f), _decodeList_T_212) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_214 = and(io.in.bits.instr, UInt<32>(0hf800707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_215 = eq(UInt<29>(0h1800202f), _decodeList_T_214) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_216 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_217 = eq(UInt<28>(0h800202f), _decodeList_T_216) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_218 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_219 = eq(UInt<14>(0h202f), _decodeList_T_218) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_220 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_221 = eq(UInt<30>(0h2000202f), _decodeList_T_220) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_222 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_223 = eq(UInt<31>(0h6000202f), _decodeList_T_222) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_224 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_225 = eq(UInt<31>(0h4000202f), _decodeList_T_224) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_226 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_227 = eq(UInt<32>(0h8000202f), _decodeList_T_226) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_228 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_229 = eq(UInt<32>(0ha000202f), _decodeList_T_228) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_230 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_231 = eq(UInt<32>(0hc000202f), _decodeList_T_230) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_232 = and(io.in.bits.instr, UInt<32>(0hf800607f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_233 = eq(UInt<32>(0he000202f), _decodeList_T_232) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_234 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_235 = eq(UInt<13>(0h1073), _decodeList_T_234) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_236 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_237 = eq(UInt<14>(0h2073), _decodeList_T_236) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_238 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_239 = eq(UInt<14>(0h3073), _decodeList_T_238) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_240 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_241 = eq(UInt<15>(0h5073), _decodeList_T_240) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_242 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_243 = eq(UInt<15>(0h6073), _decodeList_T_242) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_244 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_245 = eq(UInt<15>(0h7073), _decodeList_T_244) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_246 = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_247 = eq(UInt<13>(0h100f), _decodeList_T_246) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_248 = mux(_decodeList_T_247, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_249 = mux(_decodeList_T_245, UInt<3>(0h4), _decodeList_T_248) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_250 = mux(_decodeList_T_243, UInt<3>(0h4), _decodeList_T_249) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_251 = mux(_decodeList_T_241, UInt<3>(0h4), _decodeList_T_250) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_252 = mux(_decodeList_T_239, UInt<3>(0h4), _decodeList_T_251) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_253 = mux(_decodeList_T_237, UInt<3>(0h4), _decodeList_T_252) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_254 = mux(_decodeList_T_235, UInt<3>(0h4), _decodeList_T_253) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_255 = mux(_decodeList_T_233, UInt<3>(0h5), _decodeList_T_254) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_256 = mux(_decodeList_T_231, UInt<3>(0h5), _decodeList_T_255) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_257 = mux(_decodeList_T_229, UInt<3>(0h5), _decodeList_T_256) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_258 = mux(_decodeList_T_227, UInt<3>(0h5), _decodeList_T_257) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_259 = mux(_decodeList_T_225, UInt<3>(0h5), _decodeList_T_258) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_260 = mux(_decodeList_T_223, UInt<3>(0h5), _decodeList_T_259) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_261 = mux(_decodeList_T_221, UInt<3>(0h5), _decodeList_T_260) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_262 = mux(_decodeList_T_219, UInt<3>(0h5), _decodeList_T_261) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_263 = mux(_decodeList_T_217, UInt<3>(0h5), _decodeList_T_262) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_264 = mux(_decodeList_T_215, UInt<4>(0hf), _decodeList_T_263) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_265 = mux(_decodeList_T_213, UInt<4>(0hf), _decodeList_T_264) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_266 = mux(_decodeList_T_211, UInt<3>(0h4), _decodeList_T_265) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_267 = mux(_decodeList_T_209, UInt<3>(0h4), _decodeList_T_266) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_268 = mux(_decodeList_T_207, UInt<3>(0h5), _decodeList_T_267) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_269 = mux(_decodeList_T_205, UInt<3>(0h4), _decodeList_T_268) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_270 = mux(_decodeList_T_203, UInt<3>(0h4), _decodeList_T_269) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_271 = mux(_decodeList_T_201, UInt<2>(0h2), _decodeList_T_270) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_272 = mux(_decodeList_T_199, UInt<3>(0h4), _decodeList_T_271) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_273 = mux(_decodeList_T_197, UInt<3>(0h4), _decodeList_T_272) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_274 = mux(_decodeList_T_195, UInt<3>(0h4), _decodeList_T_273) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_275 = mux(_decodeList_T_193, UInt<2>(0h2), _decodeList_T_274) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_276 = mux(_decodeList_T_191, UInt<2>(0h2), _decodeList_T_275) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_277 = mux(_decodeList_T_189, UInt<3>(0h5), _decodeList_T_276) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_278 = mux(_decodeList_T_187, UInt<3>(0h4), _decodeList_T_277) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_279 = mux(_decodeList_T_185, UInt<3>(0h4), _decodeList_T_278) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_280 = mux(_decodeList_T_183, UInt<3>(0h5), _decodeList_T_279) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_281 = mux(_decodeList_T_181, UInt<3>(0h4), _decodeList_T_280) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_282 = mux(_decodeList_T_179, UInt<3>(0h4), _decodeList_T_281) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_283 = mux(_decodeList_T_177, UInt<3>(0h4), _decodeList_T_282) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_284 = mux(_decodeList_T_175, UInt<3>(0h4), _decodeList_T_283) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_285 = mux(_decodeList_T_173, UInt<1>(0h1), _decodeList_T_284) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_286 = mux(_decodeList_T_171, UInt<1>(0h1), _decodeList_T_285) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_287 = mux(_decodeList_T_169, UInt<3>(0h7), _decodeList_T_286) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_288 = mux(_decodeList_T_167, UInt<3>(0h5), _decodeList_T_287) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_289 = mux(_decodeList_T_165, UInt<3>(0h5), _decodeList_T_288) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_290 = mux(_decodeList_T_163, UInt<3>(0h5), _decodeList_T_289) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_291 = mux(_decodeList_T_161, UInt<3>(0h5), _decodeList_T_290) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_292 = mux(_decodeList_T_159, UInt<3>(0h5), _decodeList_T_291) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_293 = mux(_decodeList_T_157, UInt<3>(0h5), _decodeList_T_292) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_294 = mux(_decodeList_T_155, UInt<3>(0h4), _decodeList_T_293) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_295 = mux(_decodeList_T_153, UInt<3>(0h4), _decodeList_T_294) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_296 = mux(_decodeList_T_151, UInt<3>(0h4), _decodeList_T_295) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_297 = mux(_decodeList_T_149, UInt<3>(0h4), _decodeList_T_296) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_298 = mux(_decodeList_T_147, UInt<3>(0h4), _decodeList_T_297) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_299 = mux(_decodeList_T_145, UInt<3>(0h4), _decodeList_T_298) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_300 = mux(_decodeList_T_143, UInt<3>(0h4), _decodeList_T_299) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_301 = mux(_decodeList_T_141, UInt<3>(0h4), _decodeList_T_300) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_302 = mux(_decodeList_T_139, UInt<3>(0h4), _decodeList_T_301) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_303 = mux(_decodeList_T_137, UInt<2>(0h2), _decodeList_T_302) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_304 = mux(_decodeList_T_135, UInt<2>(0h2), _decodeList_T_303) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_305 = mux(_decodeList_T_133, UInt<3>(0h4), _decodeList_T_304) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_306 = mux(_decodeList_T_131, UInt<3>(0h4), _decodeList_T_305) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_307 = mux(_decodeList_T_129, UInt<3>(0h4), _decodeList_T_306) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_308 = mux(_decodeList_T_127, UInt<1>(0h0), _decodeList_T_307) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_309 = mux(_decodeList_T_125, UInt<3>(0h5), _decodeList_T_308) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_310 = mux(_decodeList_T_123, UInt<3>(0h5), _decodeList_T_309) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_311 = mux(_decodeList_T_121, UInt<3>(0h5), _decodeList_T_310) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_312 = mux(_decodeList_T_119, UInt<3>(0h5), _decodeList_T_311) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_313 = mux(_decodeList_T_117, UInt<3>(0h5), _decodeList_T_312) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_314 = mux(_decodeList_T_115, UInt<3>(0h5), _decodeList_T_313) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_315 = mux(_decodeList_T_113, UInt<3>(0h5), _decodeList_T_314) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_316 = mux(_decodeList_T_111, UInt<3>(0h5), _decodeList_T_315) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_317 = mux(_decodeList_T_109, UInt<3>(0h5), _decodeList_T_316) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_318 = mux(_decodeList_T_107, UInt<3>(0h5), _decodeList_T_317) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_319 = mux(_decodeList_T_105, UInt<3>(0h5), _decodeList_T_318) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_320 = mux(_decodeList_T_103, UInt<3>(0h5), _decodeList_T_319) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_321 = mux(_decodeList_T_101, UInt<3>(0h5), _decodeList_T_320) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_322 = mux(_decodeList_T_99, UInt<3>(0h4), _decodeList_T_321) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_323 = mux(_decodeList_T_97, UInt<2>(0h2), _decodeList_T_322) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_324 = mux(_decodeList_T_95, UInt<3>(0h4), _decodeList_T_323) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_325 = mux(_decodeList_T_93, UInt<3>(0h4), _decodeList_T_324) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_326 = mux(_decodeList_T_91, UInt<3>(0h5), _decodeList_T_325) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_327 = mux(_decodeList_T_89, UInt<3>(0h5), _decodeList_T_326) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_328 = mux(_decodeList_T_87, UInt<3>(0h5), _decodeList_T_327) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_329 = mux(_decodeList_T_85, UInt<3>(0h5), _decodeList_T_328) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_330 = mux(_decodeList_T_83, UInt<3>(0h5), _decodeList_T_329) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_331 = mux(_decodeList_T_81, UInt<3>(0h4), _decodeList_T_330) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_332 = mux(_decodeList_T_79, UInt<3>(0h4), _decodeList_T_331) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_333 = mux(_decodeList_T_77, UInt<3>(0h4), _decodeList_T_332) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_334 = mux(_decodeList_T_75, UInt<3>(0h4), _decodeList_T_333) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_335 = mux(_decodeList_T_73, UInt<2>(0h2), _decodeList_T_334) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_336 = mux(_decodeList_T_71, UInt<2>(0h2), _decodeList_T_335) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_337 = mux(_decodeList_T_69, UInt<2>(0h2), _decodeList_T_336) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_338 = mux(_decodeList_T_67, UInt<3>(0h4), _decodeList_T_337) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_339 = mux(_decodeList_T_65, UInt<3>(0h4), _decodeList_T_338) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_340 = mux(_decodeList_T_63, UInt<3>(0h4), _decodeList_T_339) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_341 = mux(_decodeList_T_61, UInt<3>(0h4), _decodeList_T_340) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_342 = mux(_decodeList_T_59, UInt<3>(0h4), _decodeList_T_341) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_343 = mux(_decodeList_T_57, UInt<1>(0h1), _decodeList_T_342) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_344 = mux(_decodeList_T_55, UInt<1>(0h1), _decodeList_T_343) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_345 = mux(_decodeList_T_53, UInt<1>(0h1), _decodeList_T_344) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_346 = mux(_decodeList_T_51, UInt<1>(0h1), _decodeList_T_345) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_347 = mux(_decodeList_T_49, UInt<1>(0h1), _decodeList_T_346) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_348 = mux(_decodeList_T_47, UInt<1>(0h1), _decodeList_T_347) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_349 = mux(_decodeList_T_45, UInt<3>(0h4), _decodeList_T_348) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_350 = mux(_decodeList_T_43, UInt<3>(0h7), _decodeList_T_349) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_351 = mux(_decodeList_T_41, UInt<3>(0h6), _decodeList_T_350) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_352 = mux(_decodeList_T_39, UInt<3>(0h6), _decodeList_T_351) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_353 = mux(_decodeList_T_37, UInt<3>(0h5), _decodeList_T_352) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_354 = mux(_decodeList_T_35, UInt<3>(0h5), _decodeList_T_353) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_355 = mux(_decodeList_T_33, UInt<3>(0h5), _decodeList_T_354) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_356 = mux(_decodeList_T_31, UInt<3>(0h5), _decodeList_T_355) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_357 = mux(_decodeList_T_29, UInt<3>(0h5), _decodeList_T_356) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_358 = mux(_decodeList_T_27, UInt<3>(0h5), _decodeList_T_357) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_359 = mux(_decodeList_T_25, UInt<3>(0h5), _decodeList_T_358) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_360 = mux(_decodeList_T_23, UInt<3>(0h5), _decodeList_T_359) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_361 = mux(_decodeList_T_21, UInt<3>(0h5), _decodeList_T_360) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_362 = mux(_decodeList_T_19, UInt<3>(0h5), _decodeList_T_361) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_363 = mux(_decodeList_T_17, UInt<3>(0h4), _decodeList_T_362) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_364 = mux(_decodeList_T_15, UInt<3>(0h4), _decodeList_T_363) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_365 = mux(_decodeList_T_13, UInt<3>(0h4), _decodeList_T_364) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_366 = mux(_decodeList_T_11, UInt<3>(0h4), _decodeList_T_365) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_367 = mux(_decodeList_T_9, UInt<3>(0h4), _decodeList_T_366) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_368 = mux(_decodeList_T_7, UInt<3>(0h4), _decodeList_T_367) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_369 = mux(_decodeList_T_5, UInt<3>(0h4), _decodeList_T_368) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_370 = mux(_decodeList_T_3, UInt<3>(0h4), _decodeList_T_369) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_0 = mux(_decodeList_T_1, UInt<3>(0h4), _decodeList_T_370) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_371 = mux(_decodeList_T_247, UInt<3>(0h4), UInt<2>(0h3)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_372 = mux(_decodeList_T_245, UInt<2>(0h3), _decodeList_T_371) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_373 = mux(_decodeList_T_243, UInt<2>(0h3), _decodeList_T_372) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_374 = mux(_decodeList_T_241, UInt<2>(0h3), _decodeList_T_373) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_375 = mux(_decodeList_T_239, UInt<2>(0h3), _decodeList_T_374) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_376 = mux(_decodeList_T_237, UInt<2>(0h3), _decodeList_T_375) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_377 = mux(_decodeList_T_235, UInt<2>(0h3), _decodeList_T_376) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_378 = mux(_decodeList_T_233, UInt<1>(0h1), _decodeList_T_377) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_379 = mux(_decodeList_T_231, UInt<1>(0h1), _decodeList_T_378) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_380 = mux(_decodeList_T_229, UInt<1>(0h1), _decodeList_T_379) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_381 = mux(_decodeList_T_227, UInt<1>(0h1), _decodeList_T_380) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_382 = mux(_decodeList_T_225, UInt<1>(0h1), _decodeList_T_381) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_383 = mux(_decodeList_T_223, UInt<1>(0h1), _decodeList_T_382) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_384 = mux(_decodeList_T_221, UInt<1>(0h1), _decodeList_T_383) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_385 = mux(_decodeList_T_219, UInt<1>(0h1), _decodeList_T_384) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_386 = mux(_decodeList_T_217, UInt<1>(0h1), _decodeList_T_385) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_387 = mux(_decodeList_T_215, UInt<1>(0h1), _decodeList_T_386) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_388 = mux(_decodeList_T_213, UInt<1>(0h1), _decodeList_T_387) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_389 = mux(_decodeList_T_211, UInt<1>(0h1), _decodeList_T_388) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_390 = mux(_decodeList_T_209, UInt<1>(0h1), _decodeList_T_389) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_391 = mux(_decodeList_T_207, UInt<3>(0h4), _decodeList_T_390) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_392 = mux(_decodeList_T_205, UInt<2>(0h3), _decodeList_T_391) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_393 = mux(_decodeList_T_203, UInt<1>(0h0), _decodeList_T_392) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_394 = mux(_decodeList_T_201, UInt<3>(0h4), _decodeList_T_393) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_395 = mux(_decodeList_T_199, UInt<2>(0h3), _decodeList_T_394) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_396 = mux(_decodeList_T_197, UInt<2>(0h3), _decodeList_T_395) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_397 = mux(_decodeList_T_195, UInt<2>(0h3), _decodeList_T_396) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_398 = mux(_decodeList_T_193, UInt<1>(0h1), _decodeList_T_397) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_399 = mux(_decodeList_T_191, UInt<1>(0h1), _decodeList_T_398) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_400 = mux(_decodeList_T_189, UInt<1>(0h0), _decodeList_T_399) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_401 = mux(_decodeList_T_187, UInt<1>(0h0), _decodeList_T_400) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_402 = mux(_decodeList_T_185, UInt<2>(0h3), _decodeList_T_401) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_403 = mux(_decodeList_T_183, UInt<1>(0h0), _decodeList_T_402) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_404 = mux(_decodeList_T_181, UInt<1>(0h0), _decodeList_T_403) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_405 = mux(_decodeList_T_179, UInt<1>(0h1), _decodeList_T_404) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_406 = mux(_decodeList_T_177, UInt<1>(0h1), _decodeList_T_405) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_407 = mux(_decodeList_T_175, UInt<1>(0h0), _decodeList_T_406) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_408 = mux(_decodeList_T_173, UInt<1>(0h0), _decodeList_T_407) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_409 = mux(_decodeList_T_171, UInt<1>(0h0), _decodeList_T_408) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_410 = mux(_decodeList_T_169, UInt<1>(0h0), _decodeList_T_409) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_411 = mux(_decodeList_T_167, UInt<1>(0h0), _decodeList_T_410) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_412 = mux(_decodeList_T_165, UInt<1>(0h0), _decodeList_T_411) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_413 = mux(_decodeList_T_163, UInt<1>(0h0), _decodeList_T_412) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_414 = mux(_decodeList_T_161, UInt<1>(0h0), _decodeList_T_413) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_415 = mux(_decodeList_T_159, UInt<1>(0h0), _decodeList_T_414) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_416 = mux(_decodeList_T_157, UInt<1>(0h0), _decodeList_T_415) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_417 = mux(_decodeList_T_155, UInt<1>(0h0), _decodeList_T_416) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_418 = mux(_decodeList_T_153, UInt<1>(0h0), _decodeList_T_417) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_419 = mux(_decodeList_T_151, UInt<1>(0h0), _decodeList_T_418) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_420 = mux(_decodeList_T_149, UInt<1>(0h0), _decodeList_T_419) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_421 = mux(_decodeList_T_147, UInt<1>(0h0), _decodeList_T_420) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_422 = mux(_decodeList_T_145, UInt<1>(0h0), _decodeList_T_421) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_423 = mux(_decodeList_T_143, UInt<1>(0h0), _decodeList_T_422) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_424 = mux(_decodeList_T_141, UInt<1>(0h0), _decodeList_T_423) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_425 = mux(_decodeList_T_139, UInt<1>(0h0), _decodeList_T_424) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_426 = mux(_decodeList_T_137, UInt<1>(0h1), _decodeList_T_425) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_427 = mux(_decodeList_T_135, UInt<1>(0h1), _decodeList_T_426) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_428 = mux(_decodeList_T_133, UInt<1>(0h1), _decodeList_T_427) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_429 = mux(_decodeList_T_131, UInt<1>(0h1), _decodeList_T_428) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_430 = mux(_decodeList_T_129, UInt<1>(0h0), _decodeList_T_429) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_431 = mux(_decodeList_T_127, UInt<2>(0h3), _decodeList_T_430) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_432 = mux(_decodeList_T_125, UInt<2>(0h2), _decodeList_T_431) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_433 = mux(_decodeList_T_123, UInt<2>(0h2), _decodeList_T_432) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_434 = mux(_decodeList_T_121, UInt<2>(0h2), _decodeList_T_433) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_435 = mux(_decodeList_T_119, UInt<2>(0h2), _decodeList_T_434) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_436 = mux(_decodeList_T_117, UInt<2>(0h2), _decodeList_T_435) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_437 = mux(_decodeList_T_115, UInt<2>(0h2), _decodeList_T_436) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_438 = mux(_decodeList_T_113, UInt<2>(0h2), _decodeList_T_437) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_439 = mux(_decodeList_T_111, UInt<2>(0h2), _decodeList_T_438) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_440 = mux(_decodeList_T_109, UInt<2>(0h2), _decodeList_T_439) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_441 = mux(_decodeList_T_107, UInt<2>(0h2), _decodeList_T_440) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_442 = mux(_decodeList_T_105, UInt<2>(0h2), _decodeList_T_441) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_443 = mux(_decodeList_T_103, UInt<2>(0h2), _decodeList_T_442) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_444 = mux(_decodeList_T_101, UInt<2>(0h2), _decodeList_T_443) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_445 = mux(_decodeList_T_99, UInt<1>(0h0), _decodeList_T_444) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_446 = mux(_decodeList_T_97, UInt<1>(0h1), _decodeList_T_445) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_447 = mux(_decodeList_T_95, UInt<1>(0h1), _decodeList_T_446) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_448 = mux(_decodeList_T_93, UInt<1>(0h1), _decodeList_T_447) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_449 = mux(_decodeList_T_91, UInt<1>(0h0), _decodeList_T_448) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_450 = mux(_decodeList_T_89, UInt<1>(0h0), _decodeList_T_449) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_451 = mux(_decodeList_T_87, UInt<1>(0h0), _decodeList_T_450) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_452 = mux(_decodeList_T_85, UInt<1>(0h0), _decodeList_T_451) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_453 = mux(_decodeList_T_83, UInt<1>(0h0), _decodeList_T_452) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_454 = mux(_decodeList_T_81, UInt<1>(0h0), _decodeList_T_453) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_455 = mux(_decodeList_T_79, UInt<1>(0h0), _decodeList_T_454) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_456 = mux(_decodeList_T_77, UInt<1>(0h0), _decodeList_T_455) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_457 = mux(_decodeList_T_75, UInt<1>(0h0), _decodeList_T_456) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_458 = mux(_decodeList_T_73, UInt<1>(0h1), _decodeList_T_457) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_459 = mux(_decodeList_T_71, UInt<1>(0h1), _decodeList_T_458) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_460 = mux(_decodeList_T_69, UInt<1>(0h1), _decodeList_T_459) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_461 = mux(_decodeList_T_67, UInt<1>(0h1), _decodeList_T_460) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_462 = mux(_decodeList_T_65, UInt<1>(0h1), _decodeList_T_461) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_463 = mux(_decodeList_T_63, UInt<1>(0h1), _decodeList_T_462) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_464 = mux(_decodeList_T_61, UInt<1>(0h1), _decodeList_T_463) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_465 = mux(_decodeList_T_59, UInt<1>(0h1), _decodeList_T_464) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_466 = mux(_decodeList_T_57, UInt<1>(0h0), _decodeList_T_465) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_467 = mux(_decodeList_T_55, UInt<1>(0h0), _decodeList_T_466) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_468 = mux(_decodeList_T_53, UInt<1>(0h0), _decodeList_T_467) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_469 = mux(_decodeList_T_51, UInt<1>(0h0), _decodeList_T_468) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_470 = mux(_decodeList_T_49, UInt<1>(0h0), _decodeList_T_469) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_471 = mux(_decodeList_T_47, UInt<1>(0h0), _decodeList_T_470) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_472 = mux(_decodeList_T_45, UInt<1>(0h0), _decodeList_T_471) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_473 = mux(_decodeList_T_43, UInt<1>(0h0), _decodeList_T_472) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_474 = mux(_decodeList_T_41, UInt<1>(0h0), _decodeList_T_473) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_475 = mux(_decodeList_T_39, UInt<1>(0h0), _decodeList_T_474) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_476 = mux(_decodeList_T_37, UInt<1>(0h0), _decodeList_T_475) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_477 = mux(_decodeList_T_35, UInt<1>(0h0), _decodeList_T_476) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_478 = mux(_decodeList_T_33, UInt<1>(0h0), _decodeList_T_477) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_479 = mux(_decodeList_T_31, UInt<1>(0h0), _decodeList_T_478) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_480 = mux(_decodeList_T_29, UInt<1>(0h0), _decodeList_T_479) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_481 = mux(_decodeList_T_27, UInt<1>(0h0), _decodeList_T_480) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_482 = mux(_decodeList_T_25, UInt<1>(0h0), _decodeList_T_481) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_483 = mux(_decodeList_T_23, UInt<1>(0h0), _decodeList_T_482) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_484 = mux(_decodeList_T_21, UInt<1>(0h0), _decodeList_T_483) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_485 = mux(_decodeList_T_19, UInt<1>(0h0), _decodeList_T_484) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_486 = mux(_decodeList_T_17, UInt<1>(0h0), _decodeList_T_485) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_487 = mux(_decodeList_T_15, UInt<1>(0h0), _decodeList_T_486) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_488 = mux(_decodeList_T_13, UInt<1>(0h0), _decodeList_T_487) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_489 = mux(_decodeList_T_11, UInt<1>(0h0), _decodeList_T_488) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_490 = mux(_decodeList_T_9, UInt<1>(0h0), _decodeList_T_489) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_491 = mux(_decodeList_T_7, UInt<1>(0h0), _decodeList_T_490) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_492 = mux(_decodeList_T_5, UInt<1>(0h0), _decodeList_T_491) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_493 = mux(_decodeList_T_3, UInt<1>(0h0), _decodeList_T_492) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_1 = mux(_decodeList_T_1, UInt<1>(0h0), _decodeList_T_493) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_494 = mux(_decodeList_T_247, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_495 = mux(_decodeList_T_245, UInt<3>(0h7), _decodeList_T_494) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_496 = mux(_decodeList_T_243, UInt<3>(0h6), _decodeList_T_495) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_497 = mux(_decodeList_T_241, UInt<3>(0h5), _decodeList_T_496) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_498 = mux(_decodeList_T_239, UInt<2>(0h3), _decodeList_T_497) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_499 = mux(_decodeList_T_237, UInt<2>(0h2), _decodeList_T_498) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_500 = mux(_decodeList_T_235, UInt<1>(0h1), _decodeList_T_499) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_501 = mux(_decodeList_T_233, UInt<6>(0h32), _decodeList_T_500) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_502 = mux(_decodeList_T_231, UInt<6>(0h31), _decodeList_T_501) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_503 = mux(_decodeList_T_229, UInt<6>(0h30), _decodeList_T_502) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_504 = mux(_decodeList_T_227, UInt<6>(0h37), _decodeList_T_503) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_505 = mux(_decodeList_T_225, UInt<6>(0h26), _decodeList_T_504) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_506 = mux(_decodeList_T_223, UInt<6>(0h25), _decodeList_T_505) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_507 = mux(_decodeList_T_221, UInt<6>(0h24), _decodeList_T_506) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_508 = mux(_decodeList_T_219, UInt<7>(0h63), _decodeList_T_507) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_509 = mux(_decodeList_T_217, UInt<6>(0h22), _decodeList_T_508) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_510 = mux(_decodeList_T_215, UInt<6>(0h21), _decodeList_T_509) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_511 = mux(_decodeList_T_213, UInt<6>(0h21), _decodeList_T_510) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_512 = mux(_decodeList_T_211, UInt<6>(0h20), _decodeList_T_511) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_513 = mux(_decodeList_T_209, UInt<6>(0h20), _decodeList_T_512) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_514 = mux(_decodeList_T_207, UInt<2>(0h2), _decodeList_T_513) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_515 = mux(_decodeList_T_205, UInt<1>(0h0), _decodeList_T_514) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_516 = mux(_decodeList_T_203, UInt<7>(0h40), _decodeList_T_515) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_517 = mux(_decodeList_T_201, UInt<1>(0h0), _decodeList_T_516) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_518 = mux(_decodeList_T_199, UInt<1>(0h0), _decodeList_T_517) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_519 = mux(_decodeList_T_197, UInt<1>(0h0), _decodeList_T_518) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_520 = mux(_decodeList_T_195, UInt<1>(0h0), _decodeList_T_519) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_521 = mux(_decodeList_T_193, UInt<4>(0hb), _decodeList_T_520) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_522 = mux(_decodeList_T_191, UInt<4>(0ha), _decodeList_T_521) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_523 = mux(_decodeList_T_189, UInt<7>(0h40), _decodeList_T_522) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_524 = mux(_decodeList_T_187, UInt<7>(0h5a), _decodeList_T_523) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_525 = mux(_decodeList_T_185, UInt<1>(0h0), _decodeList_T_524) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_526 = mux(_decodeList_T_183, UInt<7>(0h40), _decodeList_T_525) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_527 = mux(_decodeList_T_181, UInt<7>(0h5a), _decodeList_T_526) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_528 = mux(_decodeList_T_179, UInt<2>(0h3), _decodeList_T_527) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_529 = mux(_decodeList_T_177, UInt<2>(0h2), _decodeList_T_528) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_530 = mux(_decodeList_T_175, UInt<1>(0h1), _decodeList_T_529) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_531 = mux(_decodeList_T_173, UInt<5>(0h11), _decodeList_T_530) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_532 = mux(_decodeList_T_171, UInt<5>(0h10), _decodeList_T_531) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_533 = mux(_decodeList_T_169, UInt<7>(0h58), _decodeList_T_532) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_534 = mux(_decodeList_T_167, UInt<7>(0h60), _decodeList_T_533) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_535 = mux(_decodeList_T_165, UInt<6>(0h28), _decodeList_T_534) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_536 = mux(_decodeList_T_163, UInt<3>(0h7), _decodeList_T_535) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_537 = mux(_decodeList_T_161, UInt<3>(0h6), _decodeList_T_536) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_538 = mux(_decodeList_T_159, UInt<3>(0h4), _decodeList_T_537) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_539 = mux(_decodeList_T_157, UInt<4>(0h8), _decodeList_T_538) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_540 = mux(_decodeList_T_155, UInt<3>(0h7), _decodeList_T_539) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_541 = mux(_decodeList_T_153, UInt<4>(0hd), _decodeList_T_540) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_542 = mux(_decodeList_T_151, UInt<3>(0h5), _decodeList_T_541) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_543 = mux(_decodeList_T_149, UInt<7>(0h40), _decodeList_T_542) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_544 = mux(_decodeList_T_147, UInt<7>(0h40), _decodeList_T_543) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_545 = mux(_decodeList_T_145, UInt<7>(0h40), _decodeList_T_544) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_546 = mux(_decodeList_T_143, UInt<7>(0h60), _decodeList_T_545) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_547 = mux(_decodeList_T_141, UInt<7>(0h40), _decodeList_T_546) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_548 = mux(_decodeList_T_139, UInt<7>(0h40), _decodeList_T_547) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_549 = mux(_decodeList_T_137, UInt<4>(0hb), _decodeList_T_548) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_550 = mux(_decodeList_T_135, UInt<4>(0ha), _decodeList_T_549) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_551 = mux(_decodeList_T_133, UInt<2>(0h3), _decodeList_T_550) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_552 = mux(_decodeList_T_131, UInt<2>(0h2), _decodeList_T_551) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_553 = mux(_decodeList_T_129, UInt<7>(0h40), _decodeList_T_552) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_554 = mux(_decodeList_T_127, UInt<1>(0h0), _decodeList_T_553) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_555 = mux(_decodeList_T_125, UInt<4>(0hf), _decodeList_T_554) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_556 = mux(_decodeList_T_123, UInt<4>(0he), _decodeList_T_555) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_557 = mux(_decodeList_T_121, UInt<4>(0hd), _decodeList_T_556) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_558 = mux(_decodeList_T_119, UInt<4>(0hc), _decodeList_T_557) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_559 = mux(_decodeList_T_117, UInt<4>(0h8), _decodeList_T_558) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_560 = mux(_decodeList_T_115, UInt<3>(0h7), _decodeList_T_559) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_561 = mux(_decodeList_T_113, UInt<3>(0h6), _decodeList_T_560) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_562 = mux(_decodeList_T_111, UInt<3>(0h5), _decodeList_T_561) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_563 = mux(_decodeList_T_109, UInt<3>(0h4), _decodeList_T_562) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_564 = mux(_decodeList_T_107, UInt<2>(0h3), _decodeList_T_563) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_565 = mux(_decodeList_T_105, UInt<2>(0h2), _decodeList_T_564) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_566 = mux(_decodeList_T_103, UInt<1>(0h1), _decodeList_T_565) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_567 = mux(_decodeList_T_101, UInt<1>(0h0), _decodeList_T_566) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_568 = mux(_decodeList_T_99, UInt<7>(0h40), _decodeList_T_567) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_569 = mux(_decodeList_T_97, UInt<4>(0hb), _decodeList_T_568) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_570 = mux(_decodeList_T_95, UInt<2>(0h3), _decodeList_T_569) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_571 = mux(_decodeList_T_93, UInt<3>(0h6), _decodeList_T_570) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_572 = mux(_decodeList_T_91, UInt<6>(0h28), _decodeList_T_571) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_573 = mux(_decodeList_T_89, UInt<7>(0h60), _decodeList_T_572) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_574 = mux(_decodeList_T_87, UInt<6>(0h2d), _decodeList_T_573) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_575 = mux(_decodeList_T_85, UInt<6>(0h25), _decodeList_T_574) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_576 = mux(_decodeList_T_83, UInt<6>(0h21), _decodeList_T_575) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_577 = mux(_decodeList_T_81, UInt<6>(0h2d), _decodeList_T_576) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_578 = mux(_decodeList_T_79, UInt<6>(0h25), _decodeList_T_577) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_579 = mux(_decodeList_T_77, UInt<6>(0h21), _decodeList_T_578) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_580 = mux(_decodeList_T_75, UInt<7>(0h60), _decodeList_T_579) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_581 = mux(_decodeList_T_73, UInt<4>(0ha), _decodeList_T_580) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_582 = mux(_decodeList_T_71, UInt<4>(0h9), _decodeList_T_581) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_583 = mux(_decodeList_T_69, UInt<4>(0h8), _decodeList_T_582) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_584 = mux(_decodeList_T_67, UInt<3>(0h5), _decodeList_T_583) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_585 = mux(_decodeList_T_65, UInt<3>(0h4), _decodeList_T_584) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_586 = mux(_decodeList_T_63, UInt<2>(0h2), _decodeList_T_585) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_587 = mux(_decodeList_T_61, UInt<1>(0h1), _decodeList_T_586) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_588 = mux(_decodeList_T_59, UInt<1>(0h0), _decodeList_T_587) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_589 = mux(_decodeList_T_57, UInt<5>(0h17), _decodeList_T_588) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_590 = mux(_decodeList_T_55, UInt<5>(0h16), _decodeList_T_589) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_591 = mux(_decodeList_T_53, UInt<5>(0h15), _decodeList_T_590) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_592 = mux(_decodeList_T_51, UInt<5>(0h14), _decodeList_T_591) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_593 = mux(_decodeList_T_49, UInt<5>(0h11), _decodeList_T_592) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_594 = mux(_decodeList_T_47, UInt<5>(0h10), _decodeList_T_593) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_595 = mux(_decodeList_T_45, UInt<7>(0h5a), _decodeList_T_594) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_596 = mux(_decodeList_T_43, UInt<7>(0h58), _decodeList_T_595) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_597 = mux(_decodeList_T_41, UInt<7>(0h40), _decodeList_T_596) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_598 = mux(_decodeList_T_39, UInt<7>(0h40), _decodeList_T_597) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_599 = mux(_decodeList_T_37, UInt<4>(0hd), _decodeList_T_598) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_600 = mux(_decodeList_T_35, UInt<4>(0h8), _decodeList_T_599) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_601 = mux(_decodeList_T_33, UInt<3>(0h7), _decodeList_T_600) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_602 = mux(_decodeList_T_31, UInt<3>(0h6), _decodeList_T_601) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_603 = mux(_decodeList_T_29, UInt<3>(0h5), _decodeList_T_602) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_604 = mux(_decodeList_T_27, UInt<3>(0h4), _decodeList_T_603) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_605 = mux(_decodeList_T_25, UInt<2>(0h3), _decodeList_T_604) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_606 = mux(_decodeList_T_23, UInt<2>(0h2), _decodeList_T_605) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_607 = mux(_decodeList_T_21, UInt<1>(0h1), _decodeList_T_606) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_608 = mux(_decodeList_T_19, UInt<7>(0h40), _decodeList_T_607) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_609 = mux(_decodeList_T_17, UInt<4>(0hd), _decodeList_T_608) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_610 = mux(_decodeList_T_15, UInt<3>(0h7), _decodeList_T_609) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_611 = mux(_decodeList_T_13, UInt<3>(0h6), _decodeList_T_610) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_612 = mux(_decodeList_T_11, UInt<3>(0h5), _decodeList_T_611) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_613 = mux(_decodeList_T_9, UInt<3>(0h4), _decodeList_T_612) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_614 = mux(_decodeList_T_7, UInt<2>(0h3), _decodeList_T_613) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_615 = mux(_decodeList_T_5, UInt<2>(0h2), _decodeList_T_614) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_616 = mux(_decodeList_T_3, UInt<1>(0h1), _decodeList_T_615) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_2 = mux(_decodeList_T_1, UInt<7>(0h40), _decodeList_T_616) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T = or(hasIntr, io.in.bits.exceptionVec[12]) @[src/main/scala/nutcore/frontend/IDU.scala 38:84]
    node _T_1 = or(_T, io.out.bits.cf.exceptionVec[1]) @[src/main/scala/nutcore/frontend/IDU.scala 38:127]
    node instrType = mux(_T_1, UInt<1>(0h0), decodeList_0) @[src/main/scala/nutcore/frontend/IDU.scala 38:75]
    node _T_2 = or(hasIntr, io.in.bits.exceptionVec[12]) @[src/main/scala/nutcore/frontend/IDU.scala 38:84]
    node _T_3 = or(_T_2, io.out.bits.cf.exceptionVec[1]) @[src/main/scala/nutcore/frontend/IDU.scala 38:127]
    node fuType = mux(_T_3, UInt<2>(0h3), decodeList_1) @[src/main/scala/nutcore/frontend/IDU.scala 38:75]
    node _T_4 = or(hasIntr, io.in.bits.exceptionVec[12]) @[src/main/scala/nutcore/frontend/IDU.scala 38:84]
    node _T_5 = or(_T_4, io.out.bits.cf.exceptionVec[1]) @[src/main/scala/nutcore/frontend/IDU.scala 38:127]
    node fuOpType = mux(_T_5, UInt<1>(0h0), decodeList_2) @[src/main/scala/nutcore/frontend/IDU.scala 38:75]
    node _isRVC_T = bits(io.in.bits.instr, 1, 0) @[src/main/scala/nutcore/frontend/IDU.scala 40:39]
    node isRVC = neq(_isRVC_T, UInt<2>(0h3)) @[src/main/scala/nutcore/frontend/IDU.scala 40:45]
    node _T_6 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_7 = eq(UInt<1>(0h0), _T_6) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_8 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_9 = eq(UInt<15>(0h4000), _T_8) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_10 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_11 = eq(UInt<15>(0h6000), _T_10) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_12 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_13 = eq(UInt<16>(0hc000), _T_12) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_14 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_15 = eq(UInt<16>(0he000), _T_14) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_16 = and(io.in.bits.instr, UInt<16>(0hef83)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_17 = eq(UInt<1>(0h1), _T_16) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_18 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_19 = eq(UInt<1>(0h1), _T_18) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_20 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_21 = eq(UInt<14>(0h2001), _T_20) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_22 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_23 = eq(UInt<15>(0h4001), _T_22) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_24 = and(io.in.bits.instr, UInt<16>(0hef83)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_25 = eq(UInt<15>(0h6101), _T_24) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_26 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_27 = eq(UInt<15>(0h6001), _T_26) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_28 = and(io.in.bits.instr, UInt<16>(0hec03)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_29 = eq(UInt<16>(0h8001), _T_28) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_30 = and(io.in.bits.instr, UInt<16>(0hec03)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_31 = eq(UInt<16>(0h8401), _T_30) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_32 = and(io.in.bits.instr, UInt<16>(0hec03)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_33 = eq(UInt<16>(0h8801), _T_32) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_34 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_35 = eq(UInt<16>(0h8c01), _T_34) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_36 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_37 = eq(UInt<16>(0h8c21), _T_36) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_38 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_39 = eq(UInt<16>(0h8c41), _T_38) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_40 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_41 = eq(UInt<16>(0h8c61), _T_40) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_42 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_43 = eq(UInt<16>(0h9c01), _T_42) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_44 = and(io.in.bits.instr, UInt<16>(0hfc63)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_45 = eq(UInt<16>(0h9c21), _T_44) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_46 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_47 = eq(UInt<16>(0ha001), _T_46) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_48 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_49 = eq(UInt<16>(0hc001), _T_48) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_50 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_51 = eq(UInt<16>(0he001), _T_50) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_52 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_53 = eq(UInt<2>(0h2), _T_52) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_54 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_55 = eq(UInt<15>(0h4002), _T_54) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_56 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_57 = eq(UInt<15>(0h6002), _T_56) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_58 = and(io.in.bits.instr, UInt<16>(0hf07f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_59 = eq(UInt<16>(0h8002), _T_58) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_60 = and(io.in.bits.instr, UInt<16>(0hf003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_61 = eq(UInt<16>(0h8002), _T_60) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_62 = and(io.in.bits.instr, UInt<16>(0hffff)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_63 = eq(UInt<16>(0h9002), _T_62) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_64 = and(io.in.bits.instr, UInt<16>(0hf07f)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_65 = eq(UInt<16>(0h9002), _T_64) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_66 = and(io.in.bits.instr, UInt<16>(0hf003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_67 = eq(UInt<16>(0h9002), _T_66) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_68 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_69 = eq(UInt<16>(0hc002), _T_68) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_70 = and(io.in.bits.instr, UInt<16>(0he003)) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_71 = eq(UInt<16>(0he002), _T_70) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_72 = mux(_T_71, UInt<2>(0h3), UInt<5>(0h10)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_73 = mux(_T_69, UInt<2>(0h2), _T_72) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_74 = mux(_T_67, UInt<5>(0h10), _T_73) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_75 = mux(_T_65, UInt<5>(0h10), _T_74) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_76 = mux(_T_63, UInt<4>(0hf), _T_75) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_77 = mux(_T_61, UInt<5>(0h10), _T_76) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_78 = mux(_T_59, UInt<5>(0h10), _T_77) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_79 = mux(_T_57, UInt<1>(0h1), _T_78) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_80 = mux(_T_55, UInt<1>(0h0), _T_79) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_81 = mux(_T_53, UInt<4>(0ha), _T_80) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_82 = mux(_T_51, UInt<4>(0h9), _T_81) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_83 = mux(_T_49, UInt<4>(0h9), _T_82) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_84 = mux(_T_47, UInt<4>(0h8), _T_83) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_85 = mux(_T_45, UInt<5>(0h10), _T_84) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_86 = mux(_T_43, UInt<5>(0h10), _T_85) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_87 = mux(_T_41, UInt<5>(0h10), _T_86) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_88 = mux(_T_39, UInt<5>(0h10), _T_87) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_89 = mux(_T_37, UInt<5>(0h10), _T_88) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_90 = mux(_T_35, UInt<5>(0h10), _T_89) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_91 = mux(_T_33, UInt<4>(0ha), _T_90) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_92 = mux(_T_31, UInt<4>(0ha), _T_91) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_93 = mux(_T_29, UInt<4>(0ha), _T_92) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_94 = mux(_T_27, UInt<4>(0hb), _T_93) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_95 = mux(_T_25, UInt<4>(0hd), _T_94) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_96 = mux(_T_23, UInt<4>(0ha), _T_95) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_97 = mux(_T_21, UInt<4>(0hc), _T_96) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_98 = mux(_T_19, UInt<4>(0hc), _T_97) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_99 = mux(_T_17, UInt<5>(0h10), _T_98) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_100 = mux(_T_15, UInt<3>(0h5), _T_99) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_101 = mux(_T_13, UInt<3>(0h4), _T_100) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_102 = mux(_T_11, UInt<3>(0h7), _T_101) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_103 = mux(_T_9, UInt<3>(0h6), _T_102) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcImmType = mux(_T_7, UInt<4>(0he), _T_103) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_104 = mux(_T_71, UInt<4>(0h9), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_105 = mux(_T_69, UInt<4>(0h9), _T_104) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_106 = mux(_T_67, UInt<2>(0h2), _T_105) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_107 = mux(_T_65, UInt<3>(0h4), _T_106) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_108 = mux(_T_63, UInt<1>(0h0), _T_107) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_109 = mux(_T_61, UInt<3>(0h5), _T_108) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_110 = mux(_T_59, UInt<3>(0h4), _T_109) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_111 = mux(_T_57, UInt<4>(0h9), _T_110) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_112 = mux(_T_55, UInt<4>(0h9), _T_111) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_113 = mux(_T_53, UInt<2>(0h2), _T_112) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_114 = mux(_T_51, UInt<3>(0h6), _T_113) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_115 = mux(_T_49, UInt<3>(0h6), _T_114) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_116 = mux(_T_47, UInt<1>(0h0), _T_115) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_117 = mux(_T_45, UInt<3>(0h6), _T_116) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_118 = mux(_T_43, UInt<3>(0h6), _T_117) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_119 = mux(_T_41, UInt<3>(0h6), _T_118) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_120 = mux(_T_39, UInt<3>(0h6), _T_119) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_121 = mux(_T_37, UInt<3>(0h6), _T_120) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_122 = mux(_T_35, UInt<3>(0h6), _T_121) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_123 = mux(_T_33, UInt<3>(0h6), _T_122) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_124 = mux(_T_31, UInt<3>(0h6), _T_123) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_125 = mux(_T_29, UInt<3>(0h6), _T_124) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_126 = mux(_T_27, UInt<1>(0h0), _T_125) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_127 = mux(_T_25, UInt<4>(0h9), _T_126) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_128 = mux(_T_23, UInt<1>(0h0), _T_127) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_129 = mux(_T_21, UInt<2>(0h2), _T_128) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_130 = mux(_T_19, UInt<2>(0h2), _T_129) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_131 = mux(_T_17, UInt<1>(0h0), _T_130) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_132 = mux(_T_15, UInt<3>(0h6), _T_131) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_133 = mux(_T_13, UInt<3>(0h6), _T_132) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_134 = mux(_T_11, UInt<3>(0h6), _T_133) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_135 = mux(_T_9, UInt<3>(0h6), _T_134) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcSrc1Type = mux(_T_7, UInt<4>(0h9), _T_135) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_136 = mux(_T_71, UInt<3>(0h5), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_137 = mux(_T_69, UInt<3>(0h5), _T_136) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_138 = mux(_T_67, UInt<3>(0h5), _T_137) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_139 = mux(_T_65, UInt<1>(0h0), _T_138) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_140 = mux(_T_63, UInt<1>(0h0), _T_139) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_141 = mux(_T_61, UInt<1>(0h0), _T_140) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_142 = mux(_T_59, UInt<1>(0h0), _T_141) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_143 = mux(_T_57, UInt<1>(0h0), _T_142) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_144 = mux(_T_55, UInt<1>(0h0), _T_143) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_145 = mux(_T_53, UInt<1>(0h0), _T_144) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_146 = mux(_T_51, UInt<1>(0h0), _T_145) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_147 = mux(_T_49, UInt<1>(0h0), _T_146) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_148 = mux(_T_47, UInt<1>(0h0), _T_147) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_149 = mux(_T_45, UInt<3>(0h7), _T_148) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_150 = mux(_T_43, UInt<3>(0h7), _T_149) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_151 = mux(_T_41, UInt<3>(0h7), _T_150) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_152 = mux(_T_39, UInt<3>(0h7), _T_151) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_153 = mux(_T_37, UInt<3>(0h7), _T_152) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_154 = mux(_T_35, UInt<3>(0h7), _T_153) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_155 = mux(_T_33, UInt<1>(0h0), _T_154) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_156 = mux(_T_31, UInt<1>(0h0), _T_155) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_157 = mux(_T_29, UInt<1>(0h0), _T_156) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_158 = mux(_T_27, UInt<1>(0h0), _T_157) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_159 = mux(_T_25, UInt<1>(0h0), _T_158) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_160 = mux(_T_23, UInt<1>(0h0), _T_159) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_161 = mux(_T_21, UInt<1>(0h0), _T_160) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_162 = mux(_T_19, UInt<1>(0h0), _T_161) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_163 = mux(_T_17, UInt<1>(0h0), _T_162) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_164 = mux(_T_15, UInt<3>(0h7), _T_163) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_165 = mux(_T_13, UInt<3>(0h7), _T_164) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_166 = mux(_T_11, UInt<1>(0h0), _T_165) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_167 = mux(_T_9, UInt<1>(0h0), _T_166) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcSrc2Type = mux(_T_7, UInt<1>(0h0), _T_167) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_168 = mux(_T_71, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_169 = mux(_T_69, UInt<1>(0h0), _T_168) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_170 = mux(_T_67, UInt<2>(0h2), _T_169) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_171 = mux(_T_65, UInt<4>(0h8), _T_170) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_172 = mux(_T_63, UInt<1>(0h0), _T_171) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_173 = mux(_T_61, UInt<2>(0h2), _T_172) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_174 = mux(_T_59, UInt<1>(0h0), _T_173) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_175 = mux(_T_57, UInt<2>(0h2), _T_174) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_176 = mux(_T_55, UInt<2>(0h2), _T_175) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_177 = mux(_T_53, UInt<2>(0h2), _T_176) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_178 = mux(_T_51, UInt<1>(0h0), _T_177) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_179 = mux(_T_49, UInt<1>(0h0), _T_178) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_180 = mux(_T_47, UInt<1>(0h0), _T_179) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_181 = mux(_T_45, UInt<3>(0h6), _T_180) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_182 = mux(_T_43, UInt<3>(0h6), _T_181) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_183 = mux(_T_41, UInt<3>(0h6), _T_182) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_184 = mux(_T_39, UInt<3>(0h6), _T_183) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_185 = mux(_T_37, UInt<3>(0h6), _T_184) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_186 = mux(_T_35, UInt<3>(0h6), _T_185) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_187 = mux(_T_33, UInt<3>(0h6), _T_186) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_188 = mux(_T_31, UInt<3>(0h6), _T_187) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_189 = mux(_T_29, UInt<3>(0h6), _T_188) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_190 = mux(_T_27, UInt<2>(0h2), _T_189) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_191 = mux(_T_25, UInt<4>(0h9), _T_190) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_192 = mux(_T_23, UInt<2>(0h2), _T_191) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_193 = mux(_T_21, UInt<2>(0h2), _T_192) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_194 = mux(_T_19, UInt<2>(0h2), _T_193) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_195 = mux(_T_17, UInt<1>(0h0), _T_194) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_196 = mux(_T_15, UInt<1>(0h0), _T_195) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_197 = mux(_T_13, UInt<1>(0h0), _T_196) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_198 = mux(_T_11, UInt<3>(0h7), _T_197) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_199 = mux(_T_9, UInt<3>(0h7), _T_198) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcDestType = mux(_T_7, UInt<3>(0h7), _T_199) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    invalidate io.out.bits.data.imm @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.data.src2 @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.data.src1 @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.isBlocked @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.noSpecExec @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.isSrc2Forward @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.isSrc1Forward @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.isNutCoreTrap @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.rfDest @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.rfWen @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.rfSrc2 @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.rfSrc1 @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.fuOpType @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.fuType @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.src2Type @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.ctrl.src1Type @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.isBranch @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.runahead_checkpoint_id @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.crossPageIPFFix @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.isRVC @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.brIdx @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[0] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[1] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[2] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[3] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[4] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[5] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[6] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[7] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[8] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[9] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[10] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.intrVec[11] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[0] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[1] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[2] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[3] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[4] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[5] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[6] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[7] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[8] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[9] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[10] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[11] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[12] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[13] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[14] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.exceptionVec[15] @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.redirect.valid @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.redirect.rtype @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.redirect.target @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.pnpc @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.pc @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    invalidate io.out.bits.cf.instr @[src/main/scala/nutcore/frontend/IDU.scala 44:15]
    connect io.out.bits.ctrl.fuType, fuType @[src/main/scala/nutcore/frontend/IDU.scala 46:27]
    connect io.out.bits.ctrl.fuOpType, fuOpType @[src/main/scala/nutcore/frontend/IDU.scala 47:29]
    node _src1Type_T = eq(UInt<3>(0h4), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_1 = eq(UInt<3>(0h5), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_2 = eq(UInt<2>(0h2), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_3 = eq(UInt<4>(0hf), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_4 = eq(UInt<1>(0h1), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_5 = eq(UInt<3>(0h6), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_6 = eq(UInt<3>(0h7), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_7 = eq(UInt<1>(0h0), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_8 = mux(_src1Type_T, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_9 = mux(_src1Type_T_1, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_10 = mux(_src1Type_T_2, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_11 = mux(_src1Type_T_3, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_12 = mux(_src1Type_T_4, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_13 = mux(_src1Type_T_5, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_14 = mux(_src1Type_T_6, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_15 = mux(_src1Type_T_7, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_16 = or(_src1Type_T_8, _src1Type_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_17 = or(_src1Type_T_16, _src1Type_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_18 = or(_src1Type_T_17, _src1Type_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_19 = or(_src1Type_T_18, _src1Type_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_20 = or(_src1Type_T_19, _src1Type_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_21 = or(_src1Type_T_20, _src1Type_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_22 = or(_src1Type_T_21, _src1Type_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire src1Type : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect src1Type, _src1Type_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T = eq(UInt<3>(0h4), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_1 = eq(UInt<3>(0h5), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_2 = eq(UInt<2>(0h2), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_3 = eq(UInt<4>(0hf), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_4 = eq(UInt<1>(0h1), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_5 = eq(UInt<3>(0h6), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_6 = eq(UInt<3>(0h7), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_7 = eq(UInt<1>(0h0), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_8 = mux(_src2Type_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_9 = mux(_src2Type_T_1, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_10 = mux(_src2Type_T_2, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_11 = mux(_src2Type_T_3, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_12 = mux(_src2Type_T_4, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_13 = mux(_src2Type_T_5, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_14 = mux(_src2Type_T_6, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_15 = mux(_src2Type_T_7, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_16 = or(_src2Type_T_8, _src2Type_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_17 = or(_src2Type_T_16, _src2Type_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_18 = or(_src2Type_T_17, _src2Type_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_19 = or(_src2Type_T_18, _src2Type_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_20 = or(_src2Type_T_19, _src2Type_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_21 = or(_src2Type_T_20, _src2Type_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_22 = or(_src2Type_T_21, _src2Type_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire src2Type : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect src2Type, _src2Type_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rs = bits(io.in.bits.instr, 19, 15) @[src/main/scala/nutcore/frontend/IDU.scala 62:28]
    node rt = bits(io.in.bits.instr, 24, 20) @[src/main/scala/nutcore/frontend/IDU.scala 62:43]
    node rd = bits(io.in.bits.instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 62:58]
    node rs1 = bits(io.in.bits.instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 64:24]
    node rs2 = bits(io.in.bits.instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 65:24]
    node _rs1p_T = bits(io.in.bits.instr, 9, 7) @[src/main/scala/nutcore/frontend/IDU.scala 66:35]
    node _rs1p_T_1 = eq(UInt<1>(0h0), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_2 = eq(UInt<1>(0h1), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_3 = eq(UInt<2>(0h2), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_4 = eq(UInt<2>(0h3), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_5 = eq(UInt<3>(0h4), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_6 = eq(UInt<3>(0h5), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_7 = eq(UInt<3>(0h6), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_8 = eq(UInt<3>(0h7), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_9 = mux(_rs1p_T_1, UInt<4>(0h8), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_10 = mux(_rs1p_T_2, UInt<4>(0h9), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_11 = mux(_rs1p_T_3, UInt<4>(0ha), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_12 = mux(_rs1p_T_4, UInt<4>(0hb), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_13 = mux(_rs1p_T_5, UInt<4>(0hc), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_14 = mux(_rs1p_T_6, UInt<4>(0hd), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_15 = mux(_rs1p_T_7, UInt<4>(0he), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_16 = mux(_rs1p_T_8, UInt<4>(0hf), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_17 = or(_rs1p_T_9, _rs1p_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_18 = or(_rs1p_T_17, _rs1p_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_19 = or(_rs1p_T_18, _rs1p_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_20 = or(_rs1p_T_19, _rs1p_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_21 = or(_rs1p_T_20, _rs1p_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_22 = or(_rs1p_T_21, _rs1p_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_23 = or(_rs1p_T_22, _rs1p_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rs1p : UInt<4> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rs1p, _rs1p_T_23 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T = bits(io.in.bits.instr, 4, 2) @[src/main/scala/nutcore/frontend/IDU.scala 67:35]
    node _rs2p_T_1 = eq(UInt<1>(0h0), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_2 = eq(UInt<1>(0h1), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_3 = eq(UInt<2>(0h2), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_4 = eq(UInt<2>(0h3), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_5 = eq(UInt<3>(0h4), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_6 = eq(UInt<3>(0h5), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_7 = eq(UInt<3>(0h6), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_8 = eq(UInt<3>(0h7), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_9 = mux(_rs2p_T_1, UInt<4>(0h8), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_10 = mux(_rs2p_T_2, UInt<4>(0h9), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_11 = mux(_rs2p_T_3, UInt<4>(0ha), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_12 = mux(_rs2p_T_4, UInt<4>(0hb), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_13 = mux(_rs2p_T_5, UInt<4>(0hc), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_14 = mux(_rs2p_T_6, UInt<4>(0hd), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_15 = mux(_rs2p_T_7, UInt<4>(0he), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_16 = mux(_rs2p_T_8, UInt<4>(0hf), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_17 = or(_rs2p_T_9, _rs2p_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_18 = or(_rs2p_T_17, _rs2p_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_19 = or(_rs2p_T_18, _rs2p_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_20 = or(_rs2p_T_19, _rs2p_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_21 = or(_rs2p_T_20, _rs2p_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_22 = or(_rs2p_T_21, _rs2p_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_23 = or(_rs2p_T_22, _rs2p_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rs2p : UInt<4> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rs2p, _rs2p_T_23 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_shamt_T = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 68:28]
    node _rvc_shamt_T_1 = bits(io.in.bits.instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 68:38]
    node rvc_shamt = cat(_rvc_shamt_T, _rvc_shamt_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 68:22]
    node _rvc_src1_T = eq(UInt<1>(0h0), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_1 = eq(UInt<2>(0h3), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_2 = eq(UInt<1>(0h1), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_3 = eq(UInt<2>(0h2), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_4 = eq(UInt<3>(0h4), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_5 = eq(UInt<3>(0h5), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_6 = eq(UInt<3>(0h6), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_7 = eq(UInt<3>(0h7), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_8 = eq(UInt<4>(0h8), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_9 = eq(UInt<4>(0h9), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_10 = mux(_rvc_src1_T, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_11 = mux(_rvc_src1_T_1, rs, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_12 = mux(_rvc_src1_T_2, rt, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_13 = mux(_rvc_src1_T_3, rd, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_14 = mux(_rvc_src1_T_4, rs1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_15 = mux(_rvc_src1_T_5, rs2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_16 = mux(_rvc_src1_T_6, rs1p, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_17 = mux(_rvc_src1_T_7, rs2p, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_18 = mux(_rvc_src1_T_8, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_19 = mux(_rvc_src1_T_9, UInt<2>(0h2), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_20 = or(_rvc_src1_T_10, _rvc_src1_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_21 = or(_rvc_src1_T_20, _rvc_src1_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_22 = or(_rvc_src1_T_21, _rvc_src1_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_23 = or(_rvc_src1_T_22, _rvc_src1_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_24 = or(_rvc_src1_T_23, _rvc_src1_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_25 = or(_rvc_src1_T_24, _rvc_src1_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_26 = or(_rvc_src1_T_25, _rvc_src1_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_27 = or(_rvc_src1_T_26, _rvc_src1_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_28 = or(_rvc_src1_T_27, _rvc_src1_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rvc_src1 : UInt<5> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rvc_src1, _rvc_src1_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T = eq(UInt<1>(0h0), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_1 = eq(UInt<2>(0h3), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_2 = eq(UInt<1>(0h1), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_3 = eq(UInt<2>(0h2), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_4 = eq(UInt<3>(0h4), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_5 = eq(UInt<3>(0h5), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_6 = eq(UInt<3>(0h6), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_7 = eq(UInt<3>(0h7), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_8 = eq(UInt<4>(0h8), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_9 = eq(UInt<4>(0h9), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_10 = mux(_rvc_src2_T, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_11 = mux(_rvc_src2_T_1, rs, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_12 = mux(_rvc_src2_T_2, rt, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_13 = mux(_rvc_src2_T_3, rd, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_14 = mux(_rvc_src2_T_4, rs1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_15 = mux(_rvc_src2_T_5, rs2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_16 = mux(_rvc_src2_T_6, rs1p, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_17 = mux(_rvc_src2_T_7, rs2p, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_18 = mux(_rvc_src2_T_8, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_19 = mux(_rvc_src2_T_9, UInt<2>(0h2), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_20 = or(_rvc_src2_T_10, _rvc_src2_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_21 = or(_rvc_src2_T_20, _rvc_src2_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_22 = or(_rvc_src2_T_21, _rvc_src2_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_23 = or(_rvc_src2_T_22, _rvc_src2_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_24 = or(_rvc_src2_T_23, _rvc_src2_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_25 = or(_rvc_src2_T_24, _rvc_src2_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_26 = or(_rvc_src2_T_25, _rvc_src2_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_27 = or(_rvc_src2_T_26, _rvc_src2_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_28 = or(_rvc_src2_T_27, _rvc_src2_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rvc_src2 : UInt<5> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rvc_src2, _rvc_src2_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T = eq(UInt<1>(0h0), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_1 = eq(UInt<2>(0h3), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_2 = eq(UInt<1>(0h1), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_3 = eq(UInt<2>(0h2), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_4 = eq(UInt<3>(0h4), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_5 = eq(UInt<3>(0h5), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_6 = eq(UInt<3>(0h6), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_7 = eq(UInt<3>(0h7), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_8 = eq(UInt<4>(0h8), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_9 = eq(UInt<4>(0h9), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_10 = mux(_rvc_dest_T, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_11 = mux(_rvc_dest_T_1, rs, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_12 = mux(_rvc_dest_T_2, rt, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_13 = mux(_rvc_dest_T_3, rd, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_14 = mux(_rvc_dest_T_4, rs1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_15 = mux(_rvc_dest_T_5, rs2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_16 = mux(_rvc_dest_T_6, rs1p, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_17 = mux(_rvc_dest_T_7, rs2p, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_18 = mux(_rvc_dest_T_8, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_19 = mux(_rvc_dest_T_9, UInt<2>(0h2), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_20 = or(_rvc_dest_T_10, _rvc_dest_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_21 = or(_rvc_dest_T_20, _rvc_dest_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_22 = or(_rvc_dest_T_21, _rvc_dest_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_23 = or(_rvc_dest_T_22, _rvc_dest_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_24 = or(_rvc_dest_T_23, _rvc_dest_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_25 = or(_rvc_dest_T_24, _rvc_dest_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_26 = or(_rvc_dest_T_25, _rvc_dest_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_27 = or(_rvc_dest_T_26, _rvc_dest_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_28 = or(_rvc_dest_T_27, _rvc_dest_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rvc_dest : UInt<5> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rvc_dest, _rvc_dest_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rfSrc1 = mux(isRVC, rvc_src1, rs) @[src/main/scala/nutcore/frontend/IDU.scala 89:19]
    node rfSrc2 = mux(isRVC, rvc_src2, rt) @[src/main/scala/nutcore/frontend/IDU.scala 90:19]
    node rfDest = mux(isRVC, rvc_dest, rd) @[src/main/scala/nutcore/frontend/IDU.scala 91:19]
    node _io_out_bits_ctrl_rfSrc1_T = eq(src1Type, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/IDU.scala 94:43]
    node _io_out_bits_ctrl_rfSrc1_T_1 = mux(_io_out_bits_ctrl_rfSrc1_T, UInt<1>(0h0), rfSrc1) @[src/main/scala/nutcore/frontend/IDU.scala 94:33]
    connect io.out.bits.ctrl.rfSrc1, _io_out_bits_ctrl_rfSrc1_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 94:27]
    node _io_out_bits_ctrl_rfSrc2_T = eq(src2Type, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 95:43]
    node _io_out_bits_ctrl_rfSrc2_T_1 = mux(_io_out_bits_ctrl_rfSrc2_T, rfSrc2, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 95:33]
    connect io.out.bits.ctrl.rfSrc2, _io_out_bits_ctrl_rfSrc2_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 95:27]
    node _io_out_bits_ctrl_rfWen_T = bits(instrType, 2, 2) @[src/main/scala/nutcore/Decode.scala 33:50]
    connect io.out.bits.ctrl.rfWen, _io_out_bits_ctrl_rfWen_T @[src/main/scala/nutcore/frontend/IDU.scala 96:27]
    node _io_out_bits_ctrl_rfDest_T = bits(instrType, 2, 2) @[src/main/scala/nutcore/Decode.scala 33:50]
    node _io_out_bits_ctrl_rfDest_T_1 = mux(_io_out_bits_ctrl_rfDest_T, rfDest, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 97:33]
    connect io.out.bits.ctrl.rfDest, _io_out_bits_ctrl_rfDest_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 97:27]
    invalidate io.out.bits.data.imm @[src/main/scala/nutcore/frontend/IDU.scala 99:20]
    invalidate io.out.bits.data.src2 @[src/main/scala/nutcore/frontend/IDU.scala 99:20]
    invalidate io.out.bits.data.src1 @[src/main/scala/nutcore/frontend/IDU.scala 99:20]
    node _imm_T = bits(io.in.bits.instr, 31, 20) @[src/main/scala/nutcore/frontend/IDU.scala 101:29]
    node imm_signBit = bits(_imm_T, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_1 = mux(imm_signBit, UInt<52>(0hfffffffffffff), UInt<52>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_2 = cat(_imm_T_1, _imm_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_3 = bits(io.in.bits.instr, 31, 25) @[src/main/scala/nutcore/frontend/IDU.scala 102:33]
    node _imm_T_4 = bits(io.in.bits.instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 102:48]
    node _imm_T_5 = cat(_imm_T_3, _imm_T_4) @[src/main/scala/nutcore/frontend/IDU.scala 102:27]
    node imm_signBit_1 = bits(_imm_T_5, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_6 = mux(imm_signBit_1, UInt<52>(0hfffffffffffff), UInt<52>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_7 = cat(_imm_T_6, _imm_T_5) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_8 = bits(io.in.bits.instr, 31, 25) @[src/main/scala/nutcore/frontend/IDU.scala 103:33]
    node _imm_T_9 = bits(io.in.bits.instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 103:48]
    node _imm_T_10 = cat(_imm_T_8, _imm_T_9) @[src/main/scala/nutcore/frontend/IDU.scala 103:27]
    node imm_signBit_2 = bits(_imm_T_10, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_11 = mux(imm_signBit_2, UInt<52>(0hfffffffffffff), UInt<52>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_12 = cat(_imm_T_11, _imm_T_10) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_13 = bits(io.in.bits.instr, 31, 31) @[src/main/scala/nutcore/frontend/IDU.scala 104:33]
    node _imm_T_14 = bits(io.in.bits.instr, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 104:44]
    node _imm_T_15 = bits(io.in.bits.instr, 30, 25) @[src/main/scala/nutcore/frontend/IDU.scala 104:54]
    node _imm_T_16 = bits(io.in.bits.instr, 11, 8) @[src/main/scala/nutcore/frontend/IDU.scala 104:69]
    node imm_lo = cat(_imm_T_16, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node imm_hi_hi = cat(_imm_T_13, _imm_T_14) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node imm_hi = cat(imm_hi_hi, _imm_T_15) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node _imm_T_17 = cat(imm_hi, imm_lo) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node imm_signBit_3 = bits(_imm_T_17, 12, 12) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_18 = mux(imm_signBit_3, UInt<51>(0h7ffffffffffff), UInt<51>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_19 = cat(_imm_T_18, _imm_T_17) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_20 = bits(io.in.bits.instr, 31, 12) @[src/main/scala/nutcore/frontend/IDU.scala 105:33]
    node _imm_T_21 = cat(_imm_T_20, UInt<12>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 105:27]
    node imm_signBit_4 = bits(_imm_T_21, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_22 = mux(imm_signBit_4, UInt<32>(0hffffffff), UInt<32>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_23 = cat(_imm_T_22, _imm_T_21) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_24 = bits(io.in.bits.instr, 31, 31) @[src/main/scala/nutcore/frontend/IDU.scala 106:33]
    node _imm_T_25 = bits(io.in.bits.instr, 19, 12) @[src/main/scala/nutcore/frontend/IDU.scala 106:44]
    node _imm_T_26 = bits(io.in.bits.instr, 20, 20) @[src/main/scala/nutcore/frontend/IDU.scala 106:59]
    node _imm_T_27 = bits(io.in.bits.instr, 30, 21) @[src/main/scala/nutcore/frontend/IDU.scala 106:70]
    node imm_lo_1 = cat(_imm_T_27, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node imm_hi_hi_1 = cat(_imm_T_24, _imm_T_25) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node imm_hi_1 = cat(imm_hi_hi_1, _imm_T_26) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node _imm_T_28 = cat(imm_hi_1, imm_lo_1) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node imm_signBit_5 = bits(_imm_T_28, 20, 20) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_29 = mux(imm_signBit_5, UInt<43>(0h7ffffffffff), UInt<43>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_30 = cat(_imm_T_29, _imm_T_28) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_31 = eq(UInt<3>(0h4), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_32 = eq(UInt<2>(0h2), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_33 = eq(UInt<4>(0hf), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_34 = eq(UInt<1>(0h1), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_35 = eq(UInt<3>(0h6), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_36 = eq(UInt<3>(0h7), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_37 = mux(_imm_T_31, _imm_T_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_38 = mux(_imm_T_32, _imm_T_7, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_39 = mux(_imm_T_33, _imm_T_12, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_40 = mux(_imm_T_34, _imm_T_19, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_41 = mux(_imm_T_35, _imm_T_23, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_42 = mux(_imm_T_36, _imm_T_30, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_43 = or(_imm_T_37, _imm_T_38) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_44 = or(_imm_T_43, _imm_T_39) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_45 = or(_imm_T_44, _imm_T_40) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_46 = or(_imm_T_45, _imm_T_41) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_47 = or(_imm_T_46, _imm_T_42) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire imm : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect imm, _imm_T_47 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T = bits(io.in.bits.instr, 3, 2) @[src/main/scala/nutcore/frontend/IDU.scala 111:43]
    node _immrvc_T_1 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 111:55]
    node _immrvc_T_2 = bits(io.in.bits.instr, 6, 4) @[src/main/scala/nutcore/frontend/IDU.scala 111:66]
    node immrvc_lo = cat(_immrvc_T_2, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 111:37]
    node immrvc_hi = cat(_immrvc_T, _immrvc_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 111:37]
    node _immrvc_T_3 = cat(immrvc_hi, immrvc_lo) @[src/main/scala/nutcore/frontend/IDU.scala 111:37]
    node _immrvc_T_4 = cat(UInt<56>(0h0), _immrvc_T_3) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_5 = bits(io.in.bits.instr, 4, 2) @[src/main/scala/nutcore/frontend/IDU.scala 112:43]
    node _immrvc_T_6 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 112:55]
    node _immrvc_T_7 = bits(io.in.bits.instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 112:66]
    node immrvc_lo_1 = cat(_immrvc_T_7, UInt<3>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 112:37]
    node immrvc_hi_1 = cat(_immrvc_T_5, _immrvc_T_6) @[src/main/scala/nutcore/frontend/IDU.scala 112:37]
    node _immrvc_T_8 = cat(immrvc_hi_1, immrvc_lo_1) @[src/main/scala/nutcore/frontend/IDU.scala 112:37]
    node _immrvc_T_9 = cat(UInt<55>(0h0), _immrvc_T_8) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_10 = bits(io.in.bits.instr, 8, 7) @[src/main/scala/nutcore/frontend/IDU.scala 113:43]
    node _immrvc_T_11 = bits(io.in.bits.instr, 12, 9) @[src/main/scala/nutcore/frontend/IDU.scala 113:55]
    node immrvc_hi_2 = cat(_immrvc_T_10, _immrvc_T_11) @[src/main/scala/nutcore/frontend/IDU.scala 113:37]
    node _immrvc_T_12 = cat(immrvc_hi_2, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 113:37]
    node _immrvc_T_13 = cat(UInt<56>(0h0), _immrvc_T_12) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_14 = bits(io.in.bits.instr, 9, 7) @[src/main/scala/nutcore/frontend/IDU.scala 114:43]
    node _immrvc_T_15 = bits(io.in.bits.instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 114:55]
    node immrvc_hi_3 = cat(_immrvc_T_14, _immrvc_T_15) @[src/main/scala/nutcore/frontend/IDU.scala 114:37]
    node _immrvc_T_16 = cat(immrvc_hi_3, UInt<3>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 114:37]
    node _immrvc_T_17 = cat(UInt<55>(0h0), _immrvc_T_16) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_18 = bits(io.in.bits.instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 115:43]
    node _immrvc_T_19 = bits(io.in.bits.instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 115:53]
    node _immrvc_T_20 = bits(io.in.bits.instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 115:67]
    node immrvc_lo_2 = cat(_immrvc_T_20, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 115:37]
    node immrvc_hi_4 = cat(_immrvc_T_18, _immrvc_T_19) @[src/main/scala/nutcore/frontend/IDU.scala 115:37]
    node _immrvc_T_21 = cat(immrvc_hi_4, immrvc_lo_2) @[src/main/scala/nutcore/frontend/IDU.scala 115:37]
    node _immrvc_T_22 = cat(UInt<57>(0h0), _immrvc_T_21) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_23 = bits(io.in.bits.instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 116:43]
    node _immrvc_T_24 = bits(io.in.bits.instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 116:55]
    node immrvc_hi_5 = cat(_immrvc_T_23, _immrvc_T_24) @[src/main/scala/nutcore/frontend/IDU.scala 116:37]
    node _immrvc_T_25 = cat(immrvc_hi_5, UInt<3>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 116:37]
    node _immrvc_T_26 = cat(UInt<56>(0h0), _immrvc_T_25) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_27 = bits(io.in.bits.instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 117:43]
    node _immrvc_T_28 = bits(io.in.bits.instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 117:53]
    node _immrvc_T_29 = bits(io.in.bits.instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 117:67]
    node immrvc_lo_3 = cat(_immrvc_T_29, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 117:37]
    node immrvc_hi_6 = cat(_immrvc_T_27, _immrvc_T_28) @[src/main/scala/nutcore/frontend/IDU.scala 117:37]
    node _immrvc_T_30 = cat(immrvc_hi_6, immrvc_lo_3) @[src/main/scala/nutcore/frontend/IDU.scala 117:37]
    node _immrvc_T_31 = cat(UInt<57>(0h0), _immrvc_T_30) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_32 = bits(io.in.bits.instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 118:43]
    node _immrvc_T_33 = bits(io.in.bits.instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 118:55]
    node immrvc_hi_7 = cat(_immrvc_T_32, _immrvc_T_33) @[src/main/scala/nutcore/frontend/IDU.scala 118:37]
    node _immrvc_T_34 = cat(immrvc_hi_7, UInt<3>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 118:37]
    node _immrvc_T_35 = cat(UInt<56>(0h0), _immrvc_T_34) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_36 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 119:43]
    node _immrvc_T_37 = bits(io.in.bits.instr, 8, 8) @[src/main/scala/nutcore/frontend/IDU.scala 119:54]
    node _immrvc_T_38 = bits(io.in.bits.instr, 10, 9) @[src/main/scala/nutcore/frontend/IDU.scala 119:64]
    node _immrvc_T_39 = bits(io.in.bits.instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 119:77]
    node _immrvc_T_40 = bits(io.in.bits.instr, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 119:87]
    node _immrvc_T_41 = bits(io.in.bits.instr, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 119:97]
    node _immrvc_T_42 = bits(io.in.bits.instr, 11, 11) @[src/main/scala/nutcore/frontend/IDU.scala 119:107]
    node _immrvc_T_43 = bits(io.in.bits.instr, 5, 3) @[src/main/scala/nutcore/frontend/IDU.scala 119:118]
    node immrvc_lo_lo = cat(_immrvc_T_43, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_lo_hi = cat(_immrvc_T_41, _immrvc_T_42) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_lo_4 = cat(immrvc_lo_hi, immrvc_lo_lo) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_lo = cat(_immrvc_T_39, _immrvc_T_40) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_hi_hi = cat(_immrvc_T_36, _immrvc_T_37) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_hi = cat(immrvc_hi_hi_hi, _immrvc_T_38) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_8 = cat(immrvc_hi_hi, immrvc_hi_lo) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node _immrvc_T_44 = cat(immrvc_hi_8, immrvc_lo_4) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_signBit = bits(_immrvc_T_44, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_45 = mux(immrvc_signBit, UInt<52>(0hfffffffffffff), UInt<52>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_46 = cat(_immrvc_T_45, _immrvc_T_44) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_47 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 120:43]
    node _immrvc_T_48 = bits(io.in.bits.instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 120:54]
    node _immrvc_T_49 = bits(io.in.bits.instr, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 120:66]
    node _immrvc_T_50 = bits(io.in.bits.instr, 11, 10) @[src/main/scala/nutcore/frontend/IDU.scala 120:76]
    node _immrvc_T_51 = bits(io.in.bits.instr, 4, 3) @[src/main/scala/nutcore/frontend/IDU.scala 120:90]
    node immrvc_lo_hi_1 = cat(_immrvc_T_50, _immrvc_T_51) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_lo_5 = cat(immrvc_lo_hi_1, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_hi_hi_1 = cat(_immrvc_T_47, _immrvc_T_48) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_hi_9 = cat(immrvc_hi_hi_1, _immrvc_T_49) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node _immrvc_T_52 = cat(immrvc_hi_9, immrvc_lo_5) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_signBit_1 = bits(_immrvc_T_52, 8, 8) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_53 = mux(immrvc_signBit_1, UInt<55>(0h7fffffffffffff), UInt<55>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_54 = cat(_immrvc_T_53, _immrvc_T_52) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_55 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 121:43]
    node _immrvc_T_56 = bits(io.in.bits.instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 121:54]
    node _immrvc_T_57 = cat(_immrvc_T_55, _immrvc_T_56) @[src/main/scala/nutcore/frontend/IDU.scala 121:37]
    node immrvc_signBit_2 = bits(_immrvc_T_57, 5, 5) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_58 = mux(immrvc_signBit_2, UInt<58>(0h3ffffffffffffff), UInt<58>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_59 = cat(_immrvc_T_58, _immrvc_T_57) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_60 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 122:43]
    node _immrvc_T_61 = bits(io.in.bits.instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 122:54]
    node immrvc_hi_10 = cat(_immrvc_T_60, _immrvc_T_61) @[src/main/scala/nutcore/frontend/IDU.scala 122:37]
    node _immrvc_T_62 = cat(immrvc_hi_10, UInt<12>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 122:37]
    node immrvc_signBit_3 = bits(_immrvc_T_62, 17, 17) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_63 = mux(immrvc_signBit_3, UInt<46>(0h3fffffffffff), UInt<46>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_64 = cat(_immrvc_T_63, _immrvc_T_62) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_65 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 123:43]
    node _immrvc_T_66 = bits(io.in.bits.instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 123:54]
    node _immrvc_T_67 = cat(_immrvc_T_65, _immrvc_T_66) @[src/main/scala/nutcore/frontend/IDU.scala 123:37]
    node immrvc_signBit_4 = bits(_immrvc_T_67, 5, 5) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_68 = mux(immrvc_signBit_4, UInt<58>(0h3ffffffffffffff), UInt<58>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_69 = cat(_immrvc_T_68, _immrvc_T_67) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_70 = bits(io.in.bits.instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 124:45]
    node _immrvc_T_71 = bits(io.in.bits.instr, 4, 3) @[src/main/scala/nutcore/frontend/IDU.scala 124:56]
    node _immrvc_T_72 = bits(io.in.bits.instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 124:68]
    node _immrvc_T_73 = bits(io.in.bits.instr, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 124:78]
    node _immrvc_T_74 = bits(io.in.bits.instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 124:88]
    node immrvc_lo_hi_2 = cat(_immrvc_T_73, _immrvc_T_74) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_lo_6 = cat(immrvc_lo_hi_2, UInt<4>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_hi_hi_2 = cat(_immrvc_T_70, _immrvc_T_71) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_hi_11 = cat(immrvc_hi_hi_2, _immrvc_T_72) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node _immrvc_T_75 = cat(immrvc_hi_11, immrvc_lo_6) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_signBit_5 = bits(_immrvc_T_75, 9, 9) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_76 = mux(immrvc_signBit_5, UInt<54>(0h3fffffffffffff), UInt<54>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_77 = cat(_immrvc_T_76, _immrvc_T_75) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_78 = bits(io.in.bits.instr, 10, 7) @[src/main/scala/nutcore/frontend/IDU.scala 125:44]
    node _immrvc_T_79 = bits(io.in.bits.instr, 12, 11) @[src/main/scala/nutcore/frontend/IDU.scala 125:57]
    node _immrvc_T_80 = bits(io.in.bits.instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 125:71]
    node _immrvc_T_81 = bits(io.in.bits.instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 125:81]
    node immrvc_lo_7 = cat(_immrvc_T_81, UInt<2>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node immrvc_hi_hi_3 = cat(_immrvc_T_78, _immrvc_T_79) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node immrvc_hi_12 = cat(immrvc_hi_hi_3, _immrvc_T_80) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node _immrvc_T_82 = cat(immrvc_hi_12, immrvc_lo_7) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node _immrvc_T_83 = cat(UInt<54>(0h0), _immrvc_T_82) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_84 = eq(UInt<5>(0h10), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_85 = eq(UInt<1>(0h0), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_86 = eq(UInt<1>(0h1), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_87 = eq(UInt<2>(0h2), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_88 = eq(UInt<2>(0h3), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_89 = eq(UInt<3>(0h4), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_90 = eq(UInt<3>(0h5), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_91 = eq(UInt<3>(0h6), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_92 = eq(UInt<3>(0h7), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_93 = eq(UInt<4>(0h8), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_94 = eq(UInt<4>(0h9), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_95 = eq(UInt<4>(0ha), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_96 = eq(UInt<4>(0hb), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_97 = eq(UInt<4>(0hc), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_98 = eq(UInt<4>(0hd), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_99 = eq(UInt<4>(0he), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_100 = eq(UInt<4>(0hf), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_101 = mux(_immrvc_T_84, UInt<64>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_102 = mux(_immrvc_T_85, _immrvc_T_4, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_103 = mux(_immrvc_T_86, _immrvc_T_9, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_104 = mux(_immrvc_T_87, _immrvc_T_13, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_105 = mux(_immrvc_T_88, _immrvc_T_17, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_106 = mux(_immrvc_T_89, _immrvc_T_22, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_107 = mux(_immrvc_T_90, _immrvc_T_26, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_108 = mux(_immrvc_T_91, _immrvc_T_31, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_109 = mux(_immrvc_T_92, _immrvc_T_35, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_110 = mux(_immrvc_T_93, _immrvc_T_46, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_111 = mux(_immrvc_T_94, _immrvc_T_54, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_112 = mux(_immrvc_T_95, _immrvc_T_59, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_113 = mux(_immrvc_T_96, _immrvc_T_64, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_114 = mux(_immrvc_T_97, _immrvc_T_69, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_115 = mux(_immrvc_T_98, _immrvc_T_77, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_116 = mux(_immrvc_T_99, _immrvc_T_83, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_117 = mux(_immrvc_T_100, UInt<64>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_118 = or(_immrvc_T_101, _immrvc_T_102) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_119 = or(_immrvc_T_118, _immrvc_T_103) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_120 = or(_immrvc_T_119, _immrvc_T_104) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_121 = or(_immrvc_T_120, _immrvc_T_105) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_122 = or(_immrvc_T_121, _immrvc_T_106) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_123 = or(_immrvc_T_122, _immrvc_T_107) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_124 = or(_immrvc_T_123, _immrvc_T_108) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_125 = or(_immrvc_T_124, _immrvc_T_109) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_126 = or(_immrvc_T_125, _immrvc_T_110) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_127 = or(_immrvc_T_126, _immrvc_T_111) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_128 = or(_immrvc_T_127, _immrvc_T_112) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_129 = or(_immrvc_T_128, _immrvc_T_113) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_130 = or(_immrvc_T_129, _immrvc_T_114) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_131 = or(_immrvc_T_130, _immrvc_T_115) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_132 = or(_immrvc_T_131, _immrvc_T_116) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_133 = or(_immrvc_T_132, _immrvc_T_117) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire immrvc : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect immrvc, _immrvc_T_133 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_imm_T = mux(isRVC, immrvc, imm) @[src/main/scala/nutcore/frontend/IDU.scala 130:31]
    connect io.out.bits.data.imm, _io_out_bits_data_imm_T @[src/main/scala/nutcore/frontend/IDU.scala 130:25]
    node _T_200 = eq(fuType, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 132:16]
    when _T_200 : @[src/main/scala/nutcore/frontend/IDU.scala 132:32]
      node _T_201 = eq(rfDest, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/IDU.scala 133:34]
      node _T_202 = eq(rfDest, UInt<3>(0h5)) @[src/main/scala/nutcore/frontend/IDU.scala 133:49]
      node _T_203 = or(_T_201, _T_202) @[src/main/scala/nutcore/frontend/IDU.scala 133:42]
      node _T_204 = eq(fuOpType, UInt<7>(0h58)) @[src/main/scala/nutcore/frontend/IDU.scala 134:38]
      node _T_205 = and(_T_203, _T_204) @[src/main/scala/nutcore/frontend/IDU.scala 134:26]
      when _T_205 : @[src/main/scala/nutcore/frontend/IDU.scala 134:57]
        connect io.out.bits.ctrl.fuOpType, UInt<7>(0h5c) @[src/main/scala/nutcore/frontend/IDU.scala 134:85]
      node _T_206 = eq(fuOpType, UInt<7>(0h5a)) @[src/main/scala/nutcore/frontend/IDU.scala 135:20]
      when _T_206 : @[src/main/scala/nutcore/frontend/IDU.scala 135:40]
        node _T_207 = eq(rfSrc1, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/IDU.scala 133:34]
        node _T_208 = eq(rfSrc1, UInt<3>(0h5)) @[src/main/scala/nutcore/frontend/IDU.scala 133:49]
        node _T_209 = or(_T_207, _T_208) @[src/main/scala/nutcore/frontend/IDU.scala 133:42]
        when _T_209 : @[src/main/scala/nutcore/frontend/IDU.scala 136:29]
          connect io.out.bits.ctrl.fuOpType, UInt<7>(0h5e) @[src/main/scala/nutcore/frontend/IDU.scala 136:57]
        node _T_210 = eq(rfDest, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/IDU.scala 133:34]
        node _T_211 = eq(rfDest, UInt<3>(0h5)) @[src/main/scala/nutcore/frontend/IDU.scala 133:49]
        node _T_212 = or(_T_210, _T_211) @[src/main/scala/nutcore/frontend/IDU.scala 133:42]
        when _T_212 : @[src/main/scala/nutcore/frontend/IDU.scala 137:29]
          connect io.out.bits.ctrl.fuOpType, UInt<7>(0h5c) @[src/main/scala/nutcore/frontend/IDU.scala 137:57]
    node _io_out_bits_ctrl_src1Type_T = bits(io.in.bits.instr, 6, 0) @[src/main/scala/nutcore/frontend/IDU.scala 141:41]
    node _io_out_bits_ctrl_src1Type_T_1 = eq(_io_out_bits_ctrl_src1Type_T, UInt<6>(0h37)) @[src/main/scala/nutcore/frontend/IDU.scala 141:47]
    node _io_out_bits_ctrl_src1Type_T_2 = mux(_io_out_bits_ctrl_src1Type_T_1, UInt<1>(0h0), src1Type) @[src/main/scala/nutcore/frontend/IDU.scala 141:35]
    connect io.out.bits.ctrl.src1Type, _io_out_bits_ctrl_src1Type_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 141:29]
    connect io.out.bits.ctrl.src2Type, src2Type @[src/main/scala/nutcore/frontend/IDU.scala 142:29]
    node _io_out_bits_ctrl_isNutCoreTrap_T = bits(io.in.bits.instr, 31, 0) @[src/main/scala/nutcore/frontend/IDU.scala 152:43]
    node _io_out_bits_ctrl_isNutCoreTrap_T_1 = and(_io_out_bits_ctrl_isNutCoreTrap_T, UInt<15>(0h707f)) @[src/main/scala/nutcore/frontend/IDU.scala 152:50]
    node _io_out_bits_ctrl_isNutCoreTrap_T_2 = eq(UInt<7>(0h6b), _io_out_bits_ctrl_isNutCoreTrap_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 152:50]
    node _io_out_bits_ctrl_isNutCoreTrap_T_3 = and(_io_out_bits_ctrl_isNutCoreTrap_T_2, io.in.valid) @[src/main/scala/nutcore/frontend/IDU.scala 152:72]
    connect io.out.bits.ctrl.isNutCoreTrap, _io_out_bits_ctrl_isNutCoreTrap_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 152:34]
    node _io_out_bits_ctrl_noSpecExec_T = eq(io.out.bits.ctrl.fuType, UInt<2>(0h3)) @[src/main/scala/nutcore/frontend/IDU.scala 153:78]
    connect io.out.bits.ctrl.noSpecExec, _io_out_bits_ctrl_noSpecExec_T @[src/main/scala/nutcore/frontend/IDU.scala 153:31]
    node _io_out_bits_ctrl_isBlocked_T = eq(io.out.bits.ctrl.fuType, UInt<1>(0h1)) @[src/main/scala/nutcore/frontend/IDU.scala 156:29]
    node _io_out_bits_ctrl_isBlocked_T_1 = bits(io.out.bits.ctrl.fuOpType, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node _io_out_bits_ctrl_isBlocked_T_2 = and(_io_out_bits_ctrl_isBlocked_T, _io_out_bits_ctrl_isBlocked_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 156:44]
    node _io_out_bits_ctrl_isBlocked_T_3 = eq(io.out.bits.ctrl.fuType, UInt<3>(0h4)) @[src/main/scala/nutcore/frontend/IDU.scala 157:48]
    node _io_out_bits_ctrl_isBlocked_T_4 = or(_io_out_bits_ctrl_isBlocked_T_2, _io_out_bits_ctrl_isBlocked_T_3) @[src/main/scala/nutcore/frontend/IDU.scala 156:91]
    connect io.out.bits.ctrl.isBlocked, _io_out_bits_ctrl_isBlocked_T_4 @[src/main/scala/nutcore/frontend/IDU.scala 154:30]
    connect io.out.valid, io.in.valid @[src/main/scala/nutcore/frontend/IDU.scala 161:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 162:18]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_ready_T_2 = eq(hasIntr, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 162:49]
    node _io_in_ready_T_3 = and(_io_in_ready_T_1, _io_in_ready_T_2) @[src/main/scala/nutcore/frontend/IDU.scala 162:46]
    node _io_in_ready_T_4 = or(_io_in_ready_T, _io_in_ready_T_3) @[src/main/scala/nutcore/frontend/IDU.scala 162:31]
    connect io.in.ready, _io_in_ready_T_4 @[src/main/scala/nutcore/frontend/IDU.scala 162:15]
    connect io.out.bits.cf, io.in.bits @[src/main/scala/nutcore/frontend/IDU.scala 163:18]
    node _T_213 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire intrVec : UInt<12> @[src/main/scala/nutcore/frontend/IDU.scala 169:25]
    connect intrVec, UInt<12>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 169:25]
    node _T_214 = bits(intrVec, 0, 0) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_215 = bits(intrVec, 1, 1) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_216 = bits(intrVec, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_217 = bits(intrVec, 3, 3) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_218 = bits(intrVec, 4, 4) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_219 = bits(intrVec, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_220 = bits(intrVec, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_221 = bits(intrVec, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_222 = bits(intrVec, 8, 8) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_223 = bits(intrVec, 9, 9) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_224 = bits(intrVec, 10, 10) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_225 = bits(intrVec, 11, 11) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    connect io.out.bits.cf.intrVec[0], _T_214 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[1], _T_215 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[2], _T_216 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[3], _T_217 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[4], _T_218 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[5], _T_219 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[6], _T_220 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[7], _T_221 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[8], _T_222 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[9], _T_223 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[10], _T_224 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    connect io.out.bits.cf.intrVec[11], _T_225 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    node _hasIntr_T = orr(intrVec) @[src/main/scala/nutcore/frontend/IDU.scala 172:22]
    connect hasIntr, _hasIntr_T @[src/main/scala/nutcore/frontend/IDU.scala 172:11]
    wire vmEnable : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 174:26]
    connect vmEnable, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 174:26]
    connect io.out.bits.cf.exceptionVec[0], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[1], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[2], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[3], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[4], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[5], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[6], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[7], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[8], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[9], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[10], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[11], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[12], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[13], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[14], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    connect io.out.bits.cf.exceptionVec[15], UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    node _io_out_bits_cf_exceptionVec_2_T = eq(instrType, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 178:59]
    node _io_out_bits_cf_exceptionVec_2_T_1 = eq(hasIntr, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 178:73]
    node _io_out_bits_cf_exceptionVec_2_T_2 = and(_io_out_bits_cf_exceptionVec_2_T, _io_out_bits_cf_exceptionVec_2_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 178:70]
    node _io_out_bits_cf_exceptionVec_2_T_3 = and(_io_out_bits_cf_exceptionVec_2_T_2, io.in.valid) @[src/main/scala/nutcore/frontend/IDU.scala 178:83]
    connect io.out.bits.cf.exceptionVec[2], _io_out_bits_cf_exceptionVec_2_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 178:45]
    connect io.out.bits.cf.exceptionVec[12], io.in.bits.exceptionVec[12] @[src/main/scala/nutcore/frontend/IDU.scala 179:47]
    node _io_out_bits_cf_exceptionVec_1_T = bits(io.in.bits.pc, 38, 32) @[src/main/scala/nutcore/frontend/IDU.scala 181:67]
    node _io_out_bits_cf_exceptionVec_1_T_1 = orr(_io_out_bits_cf_exceptionVec_1_T) @[src/main/scala/nutcore/frontend/IDU.scala 181:94]
    node _io_out_bits_cf_exceptionVec_1_T_2 = eq(vmEnable, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 181:101]
    node _io_out_bits_cf_exceptionVec_1_T_3 = and(_io_out_bits_cf_exceptionVec_1_T_1, _io_out_bits_cf_exceptionVec_1_T_2) @[src/main/scala/nutcore/frontend/IDU.scala 181:98]
    connect io.out.bits.cf.exceptionVec[1], _io_out_bits_cf_exceptionVec_1_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 181:51]
    node _io_out_bits_ctrl_isNutCoreTrap_T_4 = and(io.in.bits.instr, UInt<15>(0h707f)) @[src/main/scala/nutcore/frontend/IDU.scala 186:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_5 = eq(UInt<7>(0h6b), _io_out_bits_ctrl_isNutCoreTrap_T_4) @[src/main/scala/nutcore/frontend/IDU.scala 186:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_6 = and(_io_out_bits_ctrl_isNutCoreTrap_T_5, io.in.valid) @[src/main/scala/nutcore/frontend/IDU.scala 186:66]
    connect io.out.bits.ctrl.isNutCoreTrap, _io_out_bits_ctrl_isNutCoreTrap_T_6 @[src/main/scala/nutcore/frontend/IDU.scala 186:34]
    node _io_isWFI_T = and(io.in.bits.instr, UInt<32>(0hffffffff)) @[src/main/scala/nutcore/frontend/IDU.scala 187:22]
    node _io_isWFI_T_1 = eq(UInt<29>(0h10500073), _io_isWFI_T) @[src/main/scala/nutcore/frontend/IDU.scala 187:22]
    node _io_isWFI_T_2 = and(_io_isWFI_T_1, io.in.valid) @[src/main/scala/nutcore/frontend/IDU.scala 187:42]
    connect io.isWFI, _io_isWFI_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 187:12]
    node _io_isBranch_T = eq(UInt<7>(0h58), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_1 = eq(UInt<7>(0h5a), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_2 = eq(UInt<5>(0h10), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_3 = eq(UInt<5>(0h11), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_4 = eq(UInt<5>(0h14), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_5 = eq(UInt<5>(0h15), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_6 = eq(UInt<5>(0h16), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    node _io_isBranch_T_7 = eq(UInt<5>(0h17), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 188:69]
    wire _io_isBranch_WIRE : UInt<1>[8] @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[0], _io_isBranch_T @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[1], _io_isBranch_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[2], _io_isBranch_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[3], _io_isBranch_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[4], _io_isBranch_T_4 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[5], _io_isBranch_T_5 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[6], _io_isBranch_T_6 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    connect _io_isBranch_WIRE[7], _io_isBranch_T_7 @[src/main/scala/nutcore/frontend/IDU.scala 188:25]
    node io_isBranch_lo_lo = cat(_io_isBranch_WIRE[1], _io_isBranch_WIRE[0]) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node io_isBranch_lo_hi = cat(_io_isBranch_WIRE[3], _io_isBranch_WIRE[2]) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node io_isBranch_lo = cat(io_isBranch_lo_hi, io_isBranch_lo_lo) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node io_isBranch_hi_lo = cat(_io_isBranch_WIRE[5], _io_isBranch_WIRE[4]) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node io_isBranch_hi_hi = cat(_io_isBranch_WIRE[7], _io_isBranch_WIRE[6]) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node io_isBranch_hi = cat(io_isBranch_hi_hi, io_isBranch_hi_lo) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node _io_isBranch_T_8 = cat(io_isBranch_hi, io_isBranch_lo) @[src/main/scala/nutcore/frontend/IDU.scala 188:97]
    node _io_isBranch_T_9 = orr(_io_isBranch_T_8) @[src/main/scala/nutcore/frontend/IDU.scala 188:104]
    node _io_isBranch_T_10 = eq(fuType, UInt<1>(0h0)) @[src/main/scala/nutcore/frontend/IDU.scala 189:12]
    node _io_isBranch_T_11 = and(_io_isBranch_T_9, _io_isBranch_T_10) @[src/main/scala/nutcore/frontend/IDU.scala 188:108]
    connect io.isBranch, _io_isBranch_T_11 @[src/main/scala/nutcore/frontend/IDU.scala 188:15]

  module IDU : @[src/main/scala/nutcore/frontend/IDU.scala 193:7]
    input clock : Clock @[src/main/scala/nutcore/frontend/IDU.scala 193:7]
    input reset : Reset @[src/main/scala/nutcore/frontend/IDU.scala 193:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}[2]} @[src/main/scala/nutcore/frontend/IDU.scala 194:14]

    inst decoder1 of Decoder @[src/main/scala/nutcore/frontend/IDU.scala 198:25]
    connect decoder1.clock, clock
    connect decoder1.reset, reset
    inst decoder2 of Decoder_1 @[src/main/scala/nutcore/frontend/IDU.scala 199:25]
    connect decoder2.clock, clock
    connect decoder2.reset, reset
    connect decoder1.io.in, io.in[0] @[src/main/scala/nutcore/frontend/IDU.scala 200:12]
    connect decoder2.io.in, io.in[1] @[src/main/scala/nutcore/frontend/IDU.scala 201:12]
    connect io.out[0].bits, decoder1.io.out.bits @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    connect io.out[0].valid, decoder1.io.out.valid @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    connect decoder1.io.out.ready, io.out[0].ready @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    connect io.out[1].bits, decoder2.io.out.bits @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    connect io.out[1].valid, decoder2.io.out.valid @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    connect decoder2.io.out.ready, io.out[1].ready @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    connect io.in[1].ready, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 205:20]
    connect decoder2.io.in.valid, UInt<1>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 206:26]
    regreset checkpoint_id : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/frontend/IDU.scala 209:30]
    connect io.out[0].bits.cf.isBranch, decoder1.io.isBranch @[src/main/scala/nutcore/frontend/IDU.scala 212:30]
    connect io.out[0].bits.cf.runahead_checkpoint_id, checkpoint_id @[src/main/scala/nutcore/frontend/IDU.scala 213:44]
    node _T = or(decoder1.io.isWFI, decoder2.io.isWFI) @[src/main/scala/nutcore/frontend/IDU.scala 219:54]
    wire _WIRE : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 219:35]
    connect _WIRE, _T @[src/main/scala/nutcore/frontend/IDU.scala 219:35]

  module FlushableQueue : @[src/main/scala/utils/FlushableQueue.scala 17:7]
    input clock : Clock @[src/main/scala/utils/FlushableQueue.scala 17:7]
    input reset : Reset @[src/main/scala/utils/FlushableQueue.scala 17:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}}, count : UInt<3>, flip flush : UInt<1>} @[src/main/scala/utils/FlushableQueue.scala 21:14]

    cmem ram : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>} [4] @[src/main/scala/utils/FlushableQueue.scala 23:24]
    regreset enq_ptr_value : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/FlushableQueue.scala 26:35]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/utils/FlushableQueue.scala 28:41]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/utils/FlushableQueue.scala 29:36]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/utils/FlushableQueue.scala 29:33]
    node full = and(ptr_match, maybe_full) @[src/main/scala/utils/FlushableQueue.scala 30:32]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/utils/FlushableQueue.scala 31:32]
    connect do_enq, _do_enq_T @[src/main/scala/utils/FlushableQueue.scala 31:32]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/utils/FlushableQueue.scala 32:32]
    connect do_deq, _do_deq_T @[src/main/scala/utils/FlushableQueue.scala 32:32]
    when do_enq : @[src/main/scala/utils/FlushableQueue.scala 34:17]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/utils/FlushableQueue.scala 35:8]
      connect MPORT, io.enq.bits @[src/main/scala/utils/FlushableQueue.scala 35:24]
      node wrap = eq(enq_ptr_value, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/utils/FlushableQueue.scala 38:17]
      node wrap_1 = eq(deq_ptr_value, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/utils/FlushableQueue.scala 41:16]
    when _T : @[src/main/scala/utils/FlushableQueue.scala 41:28]
      connect maybe_full, do_enq @[src/main/scala/utils/FlushableQueue.scala 42:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/utils/FlushableQueue.scala 45:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/utils/FlushableQueue.scala 45:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/utils/FlushableQueue.scala 46:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/utils/FlushableQueue.scala 46:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/utils/FlushableQueue.scala 47:21]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/utils/FlushableQueue.scala 47:15]
    when io.flush : @[src/main/scala/utils/FlushableQueue.scala 62:19]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/utils/FlushableQueue.scala 64:21]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/utils/FlushableQueue.scala 65:21]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/utils/FlushableQueue.scala 67:16]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/utils/FlushableQueue.scala 70:40]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/utils/FlushableQueue.scala 70:40]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/utils/FlushableQueue.scala 72:32]
    node _io_count_T_1 = cat(_io_count_T, ptr_diff) @[src/main/scala/utils/FlushableQueue.scala 72:20]
    connect io.count, _io_count_T_1 @[src/main/scala/utils/FlushableQueue.scala 72:14]

  module Frontend_inorder : @[src/main/scala/nutcore/frontend/Frontend.scala 93:7]
    input clock : Clock @[src/main/scala/nutcore/frontend/Frontend.scala 93:7]
    input reset : Reset @[src/main/scala/nutcore/frontend/Frontend.scala 93:7]
    output io : { imem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<87>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}[2], flushVec : UInt<4>, flip redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, bpFlush : UInt<1>, flip ipf : UInt<1>} @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]

    inst ifu of IFU_inorder @[src/main/scala/nutcore/frontend/Frontend.scala 94:20]
    connect ifu.clock, clock
    connect ifu.reset, reset
    inst ibf of NaiveRVCAlignBuffer @[src/main/scala/nutcore/frontend/Frontend.scala 95:19]
    connect ibf.clock, clock
    connect ibf.reset, reset
    inst idu of IDU @[src/main/scala/nutcore/frontend/Frontend.scala 96:20]
    connect idu.clock, clock
    connect idu.reset, reset
    node _T = bits(ifu.io.flushVec, 0, 0) @[src/main/scala/nutcore/frontend/Frontend.scala 105:58]
    inst ibf_io_in_q of FlushableQueue @[src/main/scala/utils/FlushableQueue.scala 94:21]
    connect ibf_io_in_q.clock, clock
    connect ibf_io_in_q.reset, reset
    connect ibf_io_in_q.io.enq.valid, ifu.io.out.valid @[src/main/scala/utils/FlushableQueue.scala 95:22]
    connect ibf_io_in_q.io.enq.bits.isBranch, ifu.io.out.bits.isBranch @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.runahead_checkpoint_id, ifu.io.out.bits.runahead_checkpoint_id @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.crossPageIPFFix, ifu.io.out.bits.crossPageIPFFix @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.isRVC, ifu.io.out.bits.isRVC @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.brIdx, ifu.io.out.bits.brIdx @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.intrVec[0], ifu.io.out.bits.intrVec[0] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.intrVec[1], ifu.io.out.bits.intrVec[1] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.intrVec[2], ifu.io.out.bits.intrVec[2] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.intrVec[3], ifu.io.out.bits.intrVec[3] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.intrVec[4], ifu.io.out.bits.intrVec[4] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.intrVec[5], ifu.io.out.bits.intrVec[5] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.intrVec[6], ifu.io.out.bits.intrVec[6] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.intrVec[7], ifu.io.out.bits.intrVec[7] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.intrVec[8], ifu.io.out.bits.intrVec[8] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.intrVec[9], ifu.io.out.bits.intrVec[9] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.intrVec[10], ifu.io.out.bits.intrVec[10] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.intrVec[11], ifu.io.out.bits.intrVec[11] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[0], ifu.io.out.bits.exceptionVec[0] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[1], ifu.io.out.bits.exceptionVec[1] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[2], ifu.io.out.bits.exceptionVec[2] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[3], ifu.io.out.bits.exceptionVec[3] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[4], ifu.io.out.bits.exceptionVec[4] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[5], ifu.io.out.bits.exceptionVec[5] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[6], ifu.io.out.bits.exceptionVec[6] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[7], ifu.io.out.bits.exceptionVec[7] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[8], ifu.io.out.bits.exceptionVec[8] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[9], ifu.io.out.bits.exceptionVec[9] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[10], ifu.io.out.bits.exceptionVec[10] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[11], ifu.io.out.bits.exceptionVec[11] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[12], ifu.io.out.bits.exceptionVec[12] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[13], ifu.io.out.bits.exceptionVec[13] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[14], ifu.io.out.bits.exceptionVec[14] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.exceptionVec[15], ifu.io.out.bits.exceptionVec[15] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.redirect.valid, ifu.io.out.bits.redirect.valid @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.redirect.rtype, ifu.io.out.bits.redirect.rtype @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.redirect.target, ifu.io.out.bits.redirect.target @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.pnpc, ifu.io.out.bits.pnpc @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.pc, ifu.io.out.bits.pc @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.enq.bits.instr, ifu.io.out.bits.instr @[src/main/scala/utils/FlushableQueue.scala 96:21]
    connect ibf_io_in_q.io.flush, _T @[src/main/scala/utils/FlushableQueue.scala 97:18]
    connect ifu.io.out.ready, ibf_io_in_q.io.enq.ready @[src/main/scala/utils/FlushableQueue.scala 98:17]
    connect ibf.io.in, ibf_io_in_q.io.deq @[src/main/scala/nutcore/frontend/Frontend.scala 102:11]
    node _T_1 = and(idu.io.out[0].ready, idu.io.out[0].valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_2 = bits(ifu.io.flushVec, 1, 1) @[src/main/scala/nutcore/frontend/Frontend.scala 106:80]
    regreset valid : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 24:24]
    when _T_1 : @[src/main/scala/utils/Pipeline.scala 25:25]
      connect valid, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_3 = and(ibf.io.out.valid, idu.io.in[0].ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_3 : @[src/main/scala/utils/Pipeline.scala 26:38]
      connect valid, UInt<1>(0h1) @[src/main/scala/utils/Pipeline.scala 26:46]
    when _T_2 : @[src/main/scala/utils/Pipeline.scala 27:20]
      connect valid, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 27:28]
    connect ibf.io.out.ready, idu.io.in[0].ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _idu_io_in_0_bits_T = and(ibf.io.out.valid, idu.io.in[0].ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg idu_io_in_0_bits_r : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, clock @[src/main/scala/utils/Pipeline.scala 30:28]
    when _idu_io_in_0_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      connect idu_io_in_0_bits_r, ibf.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    connect idu.io.in[0].bits.isBranch, idu_io_in_0_bits_r.isBranch @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.runahead_checkpoint_id, idu_io_in_0_bits_r.runahead_checkpoint_id @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.crossPageIPFFix, idu_io_in_0_bits_r.crossPageIPFFix @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.isRVC, idu_io_in_0_bits_r.isRVC @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.brIdx, idu_io_in_0_bits_r.brIdx @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.intrVec[0], idu_io_in_0_bits_r.intrVec[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.intrVec[1], idu_io_in_0_bits_r.intrVec[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.intrVec[2], idu_io_in_0_bits_r.intrVec[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.intrVec[3], idu_io_in_0_bits_r.intrVec[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.intrVec[4], idu_io_in_0_bits_r.intrVec[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.intrVec[5], idu_io_in_0_bits_r.intrVec[5] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.intrVec[6], idu_io_in_0_bits_r.intrVec[6] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.intrVec[7], idu_io_in_0_bits_r.intrVec[7] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.intrVec[8], idu_io_in_0_bits_r.intrVec[8] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.intrVec[9], idu_io_in_0_bits_r.intrVec[9] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.intrVec[10], idu_io_in_0_bits_r.intrVec[10] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.intrVec[11], idu_io_in_0_bits_r.intrVec[11] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[0], idu_io_in_0_bits_r.exceptionVec[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[1], idu_io_in_0_bits_r.exceptionVec[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[2], idu_io_in_0_bits_r.exceptionVec[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[3], idu_io_in_0_bits_r.exceptionVec[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[4], idu_io_in_0_bits_r.exceptionVec[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[5], idu_io_in_0_bits_r.exceptionVec[5] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[6], idu_io_in_0_bits_r.exceptionVec[6] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[7], idu_io_in_0_bits_r.exceptionVec[7] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[8], idu_io_in_0_bits_r.exceptionVec[8] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[9], idu_io_in_0_bits_r.exceptionVec[9] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[10], idu_io_in_0_bits_r.exceptionVec[10] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[11], idu_io_in_0_bits_r.exceptionVec[11] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[12], idu_io_in_0_bits_r.exceptionVec[12] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[13], idu_io_in_0_bits_r.exceptionVec[13] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[14], idu_io_in_0_bits_r.exceptionVec[14] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.exceptionVec[15], idu_io_in_0_bits_r.exceptionVec[15] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.redirect.valid, idu_io_in_0_bits_r.redirect.valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.redirect.rtype, idu_io_in_0_bits_r.redirect.rtype @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.redirect.target, idu_io_in_0_bits_r.redirect.target @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.pnpc, idu_io_in_0_bits_r.pnpc @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.pc, idu_io_in_0_bits_r.pc @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].bits.instr, idu_io_in_0_bits_r.instr @[src/main/scala/utils/Pipeline.scala 30:16]
    connect idu.io.in[0].valid, valid @[src/main/scala/utils/Pipeline.scala 31:17]
    invalidate idu.io.in[1].bits.isBranch @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.runahead_checkpoint_id @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.crossPageIPFFix @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.isRVC @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.brIdx @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.intrVec[0] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.intrVec[1] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.intrVec[2] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.intrVec[3] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.intrVec[4] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.intrVec[5] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.intrVec[6] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.intrVec[7] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.intrVec[8] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.intrVec[9] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.intrVec[10] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.intrVec[11] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[0] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[1] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[2] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[3] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[4] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[5] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[6] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[7] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[8] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[9] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[10] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[11] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[12] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[13] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[14] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.exceptionVec[15] @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.redirect.valid @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.redirect.rtype @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.redirect.target @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.pnpc @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.pc @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].bits.instr @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].valid @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    invalidate idu.io.in[1].ready @[src/main/scala/nutcore/frontend/Frontend.scala 107:16]
    node _ibf_io_flush_T = bits(ifu.io.flushVec, 1, 1) @[src/main/scala/nutcore/frontend/Frontend.scala 109:34]
    connect ibf.io.flush, _ibf_io_flush_T @[src/main/scala/nutcore/frontend/Frontend.scala 109:16]
    connect io.out[0].bits, idu.io.out[0].bits @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    connect io.out[0].valid, idu.io.out[0].valid @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    connect idu.io.out[0].ready, io.out[0].ready @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    connect io.out[1].bits, idu.io.out[1].bits @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    connect io.out[1].valid, idu.io.out[1].valid @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    connect idu.io.out[1].ready, io.out[1].ready @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    connect ifu.io.redirect, io.redirect @[src/main/scala/nutcore/frontend/Frontend.scala 111:15]
    connect io.flushVec, ifu.io.flushVec @[src/main/scala/nutcore/frontend/Frontend.scala 112:15]
    connect io.bpFlush, ifu.io.bpFlush @[src/main/scala/nutcore/frontend/Frontend.scala 113:14]
    connect ifu.io.ipf, io.ipf @[src/main/scala/nutcore/frontend/Frontend.scala 114:10]
    connect ifu.io.imem.resp, io.imem.resp @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    connect io.imem.req.bits, ifu.io.imem.req.bits @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    connect io.imem.req.valid, ifu.io.imem.req.valid @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    connect ifu.io.imem.req.ready, io.imem.req.ready @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]

  module ISU : @[src/main/scala/nutcore/backend/seq/ISU.scala 27:7]
    input clock : Clock @[src/main/scala/nutcore/backend/seq/ISU.scala 27:7]
    input reset : Reset @[src/main/scala/nutcore/backend/seq/ISU.scala 27:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}, flip wb : { rfWen : UInt<1>, rfDest : UInt<5>, rfData : UInt<64>}, flip forward : { valid : UInt<1>, wb : { rfWen : UInt<1>, rfDest : UInt<5>, rfData : UInt<64>}, fuType : UInt<3>}, flip flush : UInt<1>} @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]

    invalidate io.out.bits.data.imm @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.data.src2 @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.data.src1 @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.isBlocked @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.noSpecExec @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.isSrc2Forward @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.isSrc1Forward @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.isNutCoreTrap @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.rfDest @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.rfWen @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.rfSrc2 @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.rfSrc1 @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.fuOpType @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.fuType @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.src2Type @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.ctrl.src1Type @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.isBranch @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.runahead_checkpoint_id @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.crossPageIPFFix @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.isRVC @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.brIdx @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.intrVec[0] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.intrVec[1] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.intrVec[2] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.intrVec[3] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.intrVec[4] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.intrVec[5] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.intrVec[6] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.intrVec[7] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.intrVec[8] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.intrVec[9] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.intrVec[10] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.intrVec[11] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[0] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[1] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[2] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[3] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[4] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[5] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[6] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[7] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[8] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[9] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[10] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[11] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[12] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[13] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[14] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.exceptionVec[15] @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.redirect.valid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.redirect.rtype @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.redirect.target @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.pnpc @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.pc @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    invalidate io.out.bits.cf.instr @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    node forwardRfWen = and(io.forward.wb.rfWen, io.forward.valid) @[src/main/scala/nutcore/backend/seq/ISU.scala 43:42]
    node _dontForward1_T = neq(io.forward.fuType, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 44:41]
    node _dontForward1_T_1 = neq(io.forward.fuType, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/seq/ISU.scala 44:79]
    node dontForward1 = and(_dontForward1_T, _dontForward1_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 44:57]
    node _src1DependEX_T = neq(io.in[0].bits.ctrl.rfSrc1, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _src1DependEX_T_1 = eq(io.in[0].bits.ctrl.rfSrc1, io.forward.wb.rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _src1DependEX_T_2 = and(_src1DependEX_T, _src1DependEX_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node src1DependEX = and(_src1DependEX_T_2, forwardRfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _src2DependEX_T = neq(io.in[0].bits.ctrl.rfSrc2, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _src2DependEX_T_1 = eq(io.in[0].bits.ctrl.rfSrc2, io.forward.wb.rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _src2DependEX_T_2 = and(_src2DependEX_T, _src2DependEX_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node src2DependEX = and(_src2DependEX_T_2, forwardRfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _src1DependWB_T = neq(io.in[0].bits.ctrl.rfSrc1, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _src1DependWB_T_1 = eq(io.in[0].bits.ctrl.rfSrc1, io.wb.rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _src1DependWB_T_2 = and(_src1DependWB_T, _src1DependWB_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node src1DependWB = and(_src1DependWB_T_2, io.wb.rfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _src2DependWB_T = neq(io.in[0].bits.ctrl.rfSrc2, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _src2DependWB_T_1 = eq(io.in[0].bits.ctrl.rfSrc2, io.wb.rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _src2DependWB_T_2 = and(_src2DependWB_T, _src2DependWB_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node src2DependWB = and(_src2DependWB_T_2, io.wb.rfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _src1ForwardNextCycle_T = eq(dontForward1, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 50:46]
    node src1ForwardNextCycle = and(src1DependEX, _src1ForwardNextCycle_T) @[src/main/scala/nutcore/backend/seq/ISU.scala 50:43]
    node _src2ForwardNextCycle_T = eq(dontForward1, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 51:46]
    node src2ForwardNextCycle = and(src2DependEX, _src2ForwardNextCycle_T) @[src/main/scala/nutcore/backend/seq/ISU.scala 51:43]
    node _src1Forward_T = eq(src1DependEX, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 52:55]
    node _src1Forward_T_1 = mux(dontForward1, _src1Forward_T, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/seq/ISU.scala 52:40]
    node src1Forward = and(src1DependWB, _src1Forward_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 52:34]
    node _src2Forward_T = eq(src2DependEX, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 53:55]
    node _src2Forward_T_1 = mux(dontForward1, _src2Forward_T, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/seq/ISU.scala 53:40]
    node src2Forward = and(src2DependWB, _src2Forward_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 53:34]
    regreset busy : UInt<32>, clock, reset, UInt<32>(0h0) @[src/main/scala/nutcore/RF.scala 36:21]
    node _src1Ready_T = dshr(busy, io.in[0].bits.ctrl.rfSrc1) @[src/main/scala/nutcore/RF.scala 37:37]
    node _src1Ready_T_1 = bits(_src1Ready_T, 0, 0) @[src/main/scala/nutcore/RF.scala 37:37]
    node _src1Ready_T_2 = eq(_src1Ready_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 56:19]
    node _src1Ready_T_3 = or(_src1Ready_T_2, src1ForwardNextCycle) @[src/main/scala/nutcore/backend/seq/ISU.scala 56:38]
    node src1Ready = or(_src1Ready_T_3, src1Forward) @[src/main/scala/nutcore/backend/seq/ISU.scala 56:62]
    node _src2Ready_T = dshr(busy, io.in[0].bits.ctrl.rfSrc2) @[src/main/scala/nutcore/RF.scala 37:37]
    node _src2Ready_T_1 = bits(_src2Ready_T, 0, 0) @[src/main/scala/nutcore/RF.scala 37:37]
    node _src2Ready_T_2 = eq(_src2Ready_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 57:19]
    node _src2Ready_T_3 = or(_src2Ready_T_2, src2ForwardNextCycle) @[src/main/scala/nutcore/backend/seq/ISU.scala 57:38]
    node src2Ready = or(_src2Ready_T_3, src2Forward) @[src/main/scala/nutcore/backend/seq/ISU.scala 57:62]
    node _io_out_valid_T = and(io.in[0].valid, src1Ready) @[src/main/scala/nutcore/backend/seq/ISU.scala 58:34]
    node _io_out_valid_T_1 = and(_io_out_valid_T, src2Ready) @[src/main/scala/nutcore/backend/seq/ISU.scala 58:47]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/nutcore/backend/seq/ISU.scala 58:16]
    cmem rf : UInt<64> [32] @[src/main/scala/nutcore/RF.scala 30:15]
    node _io_out_bits_data_src1_T = eq(io.in[0].bits.ctrl.src1Type, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/seq/ISU.scala 64:34]
    node io_out_bits_data_src1_signBit = bits(io.in[0].bits.cf.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_out_bits_data_src1_T_1 = mux(io_out_bits_data_src1_signBit, UInt<25>(0h1ffffff), UInt<25>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_data_src1_T_2 = cat(_io_out_bits_data_src1_T_1, io.in[0].bits.cf.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_out_bits_data_src1_T_3 = eq(src1ForwardNextCycle, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 66:21]
    node _io_out_bits_data_src1_T_4 = and(src1Forward, _io_out_bits_data_src1_T_3) @[src/main/scala/nutcore/backend/seq/ISU.scala 66:18]
    node _io_out_bits_data_src1_T_5 = neq(io.in[0].bits.ctrl.src1Type, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:35]
    node _io_out_bits_data_src1_T_6 = eq(src1ForwardNextCycle, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:54]
    node _io_out_bits_data_src1_T_7 = and(_io_out_bits_data_src1_T_5, _io_out_bits_data_src1_T_6) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:51]
    node _io_out_bits_data_src1_T_8 = eq(src1Forward, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:79]
    node _io_out_bits_data_src1_T_9 = and(_io_out_bits_data_src1_T_7, _io_out_bits_data_src1_T_8) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:76]
    node _io_out_bits_data_src1_T_10 = eq(io.in[0].bits.ctrl.rfSrc1, UInt<1>(0h0)) @[src/main/scala/nutcore/RF.scala 31:42]
    infer mport io_out_bits_data_src1_MPORT = rf[io.in[0].bits.ctrl.rfSrc1], clock @[src/main/scala/nutcore/RF.scala 31:58]
    node _io_out_bits_data_src1_T_11 = mux(_io_out_bits_data_src1_T_10, UInt<1>(0h0), io_out_bits_data_src1_MPORT) @[src/main/scala/nutcore/RF.scala 31:36]
    node _io_out_bits_data_src1_T_12 = mux(_io_out_bits_data_src1_T, _io_out_bits_data_src1_T_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_13 = mux(src1ForwardNextCycle, io.forward.wb.rfData, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_14 = mux(_io_out_bits_data_src1_T_4, io.wb.rfData, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_15 = mux(_io_out_bits_data_src1_T_9, _io_out_bits_data_src1_T_11, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_16 = or(_io_out_bits_data_src1_T_12, _io_out_bits_data_src1_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_17 = or(_io_out_bits_data_src1_T_16, _io_out_bits_data_src1_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_18 = or(_io_out_bits_data_src1_T_17, _io_out_bits_data_src1_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_out_bits_data_src1_WIRE : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _io_out_bits_data_src1_WIRE, _io_out_bits_data_src1_T_18 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect io.out.bits.data.src1, _io_out_bits_data_src1_WIRE @[src/main/scala/nutcore/backend/seq/ISU.scala 63:25]
    node _io_out_bits_data_src2_T = neq(io.in[0].bits.ctrl.src2Type, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 70:34]
    node _io_out_bits_data_src2_T_1 = eq(src2ForwardNextCycle, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 72:21]
    node _io_out_bits_data_src2_T_2 = and(src2Forward, _io_out_bits_data_src2_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 72:18]
    node _io_out_bits_data_src2_T_3 = eq(io.in[0].bits.ctrl.src2Type, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:35]
    node _io_out_bits_data_src2_T_4 = eq(src2ForwardNextCycle, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:55]
    node _io_out_bits_data_src2_T_5 = and(_io_out_bits_data_src2_T_3, _io_out_bits_data_src2_T_4) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:52]
    node _io_out_bits_data_src2_T_6 = eq(src2Forward, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:80]
    node _io_out_bits_data_src2_T_7 = and(_io_out_bits_data_src2_T_5, _io_out_bits_data_src2_T_6) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:77]
    node _io_out_bits_data_src2_T_8 = eq(io.in[0].bits.ctrl.rfSrc2, UInt<1>(0h0)) @[src/main/scala/nutcore/RF.scala 31:42]
    infer mport io_out_bits_data_src2_MPORT = rf[io.in[0].bits.ctrl.rfSrc2], clock @[src/main/scala/nutcore/RF.scala 31:58]
    node _io_out_bits_data_src2_T_9 = mux(_io_out_bits_data_src2_T_8, UInt<1>(0h0), io_out_bits_data_src2_MPORT) @[src/main/scala/nutcore/RF.scala 31:36]
    node _io_out_bits_data_src2_T_10 = mux(_io_out_bits_data_src2_T, io.in[0].bits.data.imm, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_11 = mux(src2ForwardNextCycle, io.forward.wb.rfData, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_12 = mux(_io_out_bits_data_src2_T_2, io.wb.rfData, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_13 = mux(_io_out_bits_data_src2_T_7, _io_out_bits_data_src2_T_9, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_14 = or(_io_out_bits_data_src2_T_10, _io_out_bits_data_src2_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_15 = or(_io_out_bits_data_src2_T_14, _io_out_bits_data_src2_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_16 = or(_io_out_bits_data_src2_T_15, _io_out_bits_data_src2_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_out_bits_data_src2_WIRE : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _io_out_bits_data_src2_WIRE, _io_out_bits_data_src2_T_16 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect io.out.bits.data.src2, _io_out_bits_data_src2_WIRE @[src/main/scala/nutcore/backend/seq/ISU.scala 69:25]
    connect io.out.bits.data.imm, io.in[0].bits.data.imm @[src/main/scala/nutcore/backend/seq/ISU.scala 75:25]
    connect io.out.bits.cf, io.in[0].bits.cf @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    connect io.out.bits.ctrl, io.in[0].bits.ctrl @[src/main/scala/nutcore/backend/seq/ISU.scala 78:20]
    connect io.out.bits.ctrl.isSrc1Forward, src1ForwardNextCycle @[src/main/scala/nutcore/backend/seq/ISU.scala 79:34]
    connect io.out.bits.ctrl.isSrc2Forward, src2ForwardNextCycle @[src/main/scala/nutcore/backend/seq/ISU.scala 80:34]
    when io.wb.rfWen : @[src/main/scala/nutcore/backend/seq/ISU.scala 83:22]
      infer mport MPORT = rf[io.wb.rfDest], clock @[src/main/scala/nutcore/RF.scala 32:43]
      node _T = bits(io.wb.rfData, 63, 0) @[src/main/scala/nutcore/RF.scala 32:57]
      connect MPORT, _T @[src/main/scala/nutcore/RF.scala 32:50]
    node _wbClearMask_T = neq(io.wb.rfDest, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _wbClearMask_T_1 = eq(io.wb.rfDest, io.forward.wb.rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _wbClearMask_T_2 = and(_wbClearMask_T, _wbClearMask_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node _wbClearMask_T_3 = and(_wbClearMask_T_2, forwardRfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _wbClearMask_T_4 = eq(_wbClearMask_T_3, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 85:40]
    node _wbClearMask_T_5 = and(io.wb.rfWen, _wbClearMask_T_4) @[src/main/scala/nutcore/backend/seq/ISU.scala 85:37]
    node _wbClearMask_T_6 = dshl(UInt<32>(0h1), io.wb.rfDest) @[src/main/scala/nutcore/RF.scala 38:39]
    node _wbClearMask_T_7 = bits(_wbClearMask_T_6, 31, 0) @[src/main/scala/nutcore/RF.scala 38:46]
    node wbClearMask = mux(_wbClearMask_T_5, _wbClearMask_T_7, UInt<32>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 85:24]
    node _isuFireSetMask_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _isuFireSetMask_T_1 = dshl(UInt<32>(0h1), io.in[0].bits.ctrl.rfDest) @[src/main/scala/nutcore/RF.scala 38:39]
    node _isuFireSetMask_T_2 = bits(_isuFireSetMask_T_1, 31, 0) @[src/main/scala/nutcore/RF.scala 38:46]
    node isuFireSetMask = mux(_isuFireSetMask_T, _isuFireSetMask_T_2, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 87:27]
    when io.flush : @[src/main/scala/nutcore/backend/seq/ISU.scala 88:19]
      node _T_1 = mux(UInt<1>(0h1), UInt<32>(0hffffffff), UInt<32>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 88:40]
      node _busy_T = not(_T_1) @[src/main/scala/nutcore/RF.scala 44:26]
      node _busy_T_1 = and(busy, _busy_T) @[src/main/scala/nutcore/RF.scala 44:24]
      node _busy_T_2 = or(_busy_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/RF.scala 44:38]
      node _busy_T_3 = bits(_busy_T_2, 31, 1) @[src/main/scala/nutcore/RF.scala 44:48]
      node _busy_T_4 = cat(_busy_T_3, UInt<1>(0h0)) @[src/main/scala/nutcore/RF.scala 44:16]
      connect busy, _busy_T_4 @[src/main/scala/nutcore/RF.scala 44:10]
    else :
      node _busy_T_5 = not(wbClearMask) @[src/main/scala/nutcore/RF.scala 44:26]
      node _busy_T_6 = and(busy, _busy_T_5) @[src/main/scala/nutcore/RF.scala 44:24]
      node _busy_T_7 = or(_busy_T_6, isuFireSetMask) @[src/main/scala/nutcore/RF.scala 44:38]
      node _busy_T_8 = bits(_busy_T_7, 31, 1) @[src/main/scala/nutcore/RF.scala 44:48]
      node _busy_T_9 = cat(_busy_T_8, UInt<1>(0h0)) @[src/main/scala/nutcore/RF.scala 44:16]
      connect busy, _busy_T_9 @[src/main/scala/nutcore/RF.scala 44:10]
    node _io_in_0_ready_T = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 91:21]
    node _io_in_0_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_0_ready_T_2 = or(_io_in_0_ready_T, _io_in_0_ready_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 91:37]
    connect io.in[0].ready, _io_in_0_ready_T_2 @[src/main/scala/nutcore/backend/seq/ISU.scala 91:18]
    connect io.in[1].ready, UInt<1>(0h0) @[src/main/scala/nutcore/backend/seq/ISU.scala 92:18]
    node _T_2 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_3 = eq(io.out.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 97:52]
    node _T_4 = and(io.in[0].valid, _T_3) @[src/main/scala/nutcore/backend/seq/ISU.scala 97:49]
    wire _WIRE : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 97:33]
    connect _WIRE, _T_4 @[src/main/scala/nutcore/backend/seq/ISU.scala 97:33]
    node _T_5 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_6 = eq(_T_5, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/ISU.scala 98:50]
    node _T_7 = and(io.out.valid, _T_6) @[src/main/scala/nutcore/backend/seq/ISU.scala 98:47]
    wire _WIRE_1 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 98:33]
    connect _WIRE_1, _T_7 @[src/main/scala/nutcore/backend/seq/ISU.scala 98:33]
    node _T_8 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire _WIRE_2 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 99:33]
    connect _WIRE_2, _T_8 @[src/main/scala/nutcore/backend/seq/ISU.scala 99:33]

  module ALU : @[src/main/scala/nutcore/backend/fu/ALU.scala 75:7]
    input clock : Clock @[src/main/scala/nutcore/backend/fu/ALU.scala 75:7]
    input reset : Reset @[src/main/scala/nutcore/backend/fu/ALU.scala 75:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { src1 : UInt<64>, src2 : UInt<64>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip cfIn : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, flip offset : UInt<64>} @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]

    node _isAdderSub_T = bits(io.in.bits.func, 6, 6) @[src/main/scala/nutcore/backend/fu/ALU.scala 60:31]
    node isAdderSub = eq(_isAdderSub_T, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 87:20]
    node _adderRes_T = mux(isAdderSub, UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 88:39]
    node _adderRes_T_1 = xor(io.in.bits.src2, _adderRes_T) @[src/main/scala/nutcore/backend/fu/ALU.scala 88:33]
    node _adderRes_T_2 = add(io.in.bits.src1, _adderRes_T_1) @[src/main/scala/nutcore/backend/fu/ALU.scala 88:24]
    node _adderRes_T_3 = add(_adderRes_T_2, isAdderSub) @[src/main/scala/nutcore/backend/fu/ALU.scala 88:60]
    node adderRes = tail(_adderRes_T_3, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 88:60]
    node xorRes = xor(io.in.bits.src1, io.in.bits.src2) @[src/main/scala/nutcore/backend/fu/ALU.scala 89:21]
    node _sltu_T = bits(adderRes, 64, 64) @[src/main/scala/nutcore/backend/fu/ALU.scala 90:23]
    node sltu = eq(_sltu_T, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 90:14]
    node _slt_T = bits(xorRes, 63, 63) @[src/main/scala/nutcore/backend/fu/ALU.scala 91:19]
    node slt = xor(_slt_T, sltu) @[src/main/scala/nutcore/backend/fu/ALU.scala 91:28]
    node _shsrc1_T = bits(io.in.bits.src1, 63, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 93:44]
    node _shsrc1_T_1 = bits(io.in.bits.src1, 31, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 94:35]
    node _shsrc1_T_2 = cat(UInt<32>(0h0), _shsrc1_T_1) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _shsrc1_T_3 = bits(io.in.bits.src1, 31, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 95:35]
    node shsrc1_signBit = bits(_shsrc1_T_3, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _shsrc1_T_4 = mux(shsrc1_signBit, UInt<32>(0hffffffff), UInt<32>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _shsrc1_T_5 = cat(_shsrc1_T_4, _shsrc1_T_3) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _shsrc1_T_6 = eq(UInt<6>(0h25), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _shsrc1_T_7 = mux(_shsrc1_T_6, _shsrc1_T_2, _shsrc1_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _shsrc1_T_8 = eq(UInt<6>(0h2d), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 29:28]
    node shsrc1 = mux(_shsrc1_T_8, _shsrc1_T_5, _shsrc1_T_7) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _shamt_T = bits(io.in.bits.func, 5, 5) @[src/main/scala/nutcore/backend/fu/ALU.scala 45:34]
    node _shamt_T_1 = bits(io.in.bits.src2, 4, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 97:49]
    node _shamt_T_2 = bits(io.in.bits.src2, 5, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 97:77]
    node shamt = mux(_shamt_T, _shamt_T_1, _shamt_T_2) @[src/main/scala/nutcore/backend/fu/ALU.scala 97:18]
    node _res_T = bits(io.in.bits.func, 3, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 98:35]
    node _res_T_1 = dshl(shsrc1, shamt) @[src/main/scala/nutcore/backend/fu/ALU.scala 99:33]
    node _res_T_2 = bits(_res_T_1, 63, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 99:42]
    node _res_T_3 = cat(UInt<63>(0h0), slt) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _res_T_4 = cat(UInt<63>(0h0), sltu) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _res_T_5 = dshr(shsrc1, shamt) @[src/main/scala/nutcore/backend/fu/ALU.scala 103:32]
    node _res_T_6 = or(io.in.bits.src1, io.in.bits.src2) @[src/main/scala/nutcore/backend/fu/ALU.scala 104:30]
    node _res_T_7 = and(io.in.bits.src1, io.in.bits.src2) @[src/main/scala/nutcore/backend/fu/ALU.scala 105:30]
    node _res_T_8 = asSInt(shsrc1) @[src/main/scala/nutcore/backend/fu/ALU.scala 106:32]
    node _res_T_9 = dshr(_res_T_8, shamt) @[src/main/scala/nutcore/backend/fu/ALU.scala 106:39]
    node _res_T_10 = asUInt(_res_T_9) @[src/main/scala/nutcore/backend/fu/ALU.scala 106:49]
    node _res_T_11 = eq(UInt<1>(0h1), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_12 = mux(_res_T_11, _res_T_2, adderRes) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_13 = eq(UInt<2>(0h2), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_14 = mux(_res_T_13, _res_T_3, _res_T_12) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_15 = eq(UInt<2>(0h3), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_16 = mux(_res_T_15, _res_T_4, _res_T_14) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_17 = eq(UInt<3>(0h4), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_18 = mux(_res_T_17, xorRes, _res_T_16) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_19 = eq(UInt<3>(0h5), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_20 = mux(_res_T_19, _res_T_5, _res_T_18) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_21 = eq(UInt<3>(0h6), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_22 = mux(_res_T_21, _res_T_6, _res_T_20) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_23 = eq(UInt<3>(0h7), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_24 = mux(_res_T_23, _res_T_7, _res_T_22) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_25 = eq(UInt<4>(0hd), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node res = mux(_res_T_25, _res_T_10, _res_T_24) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _aluRes_T = bits(io.in.bits.func, 5, 5) @[src/main/scala/nutcore/backend/fu/ALU.scala 45:34]
    node _aluRes_T_1 = bits(res, 31, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 108:57]
    node aluRes_signBit = bits(_aluRes_T_1, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _aluRes_T_2 = mux(aluRes_signBit, UInt<32>(0hffffffff), UInt<32>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _aluRes_T_3 = cat(_aluRes_T_2, _aluRes_T_1) @[src/main/scala/utils/BitUtils.scala 42:41]
    node aluRes = mux(_aluRes_T, _aluRes_T_3, res) @[src/main/scala/nutcore/backend/fu/ALU.scala 108:19]
    node _branchOpTable_T = orr(xorRes) @[src/main/scala/nutcore/backend/fu/ALU.scala 111:56]
    node branchOpTable_0_2 = eq(_branchOpTable_T, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 111:48]
    node _isBranch_T = bits(io.in.bits.func, 3, 3) @[src/main/scala/nutcore/backend/fu/ALU.scala 63:35]
    node isBranch = eq(_isBranch_T, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 63:30]
    node isBru = bits(io.in.bits.func, 4, 4) @[src/main/scala/nutcore/backend/fu/ALU.scala 62:31]
    node _taken_T = bits(io.in.bits.func, 2, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 65:39]
    node _taken_T_1 = eq(UInt<2>(0h0), _taken_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _taken_T_2 = eq(UInt<2>(0h2), _taken_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _taken_T_3 = eq(UInt<2>(0h3), _taken_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _taken_T_4 = mux(_taken_T_1, branchOpTable_0_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_5 = mux(_taken_T_2, slt, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_6 = mux(_taken_T_3, sltu, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_7 = or(_taken_T_4, _taken_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_8 = or(_taken_T_7, _taken_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _taken_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _taken_WIRE, _taken_T_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_9 = bits(io.in.bits.func, 0, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 66:40]
    node taken = xor(_taken_WIRE, _taken_T_9) @[src/main/scala/nutcore/backend/fu/ALU.scala 118:72]
    node _target_T = add(io.cfIn.pc, io.offset) @[src/main/scala/nutcore/backend/fu/ALU.scala 119:41]
    node _target_T_1 = tail(_target_T, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 119:41]
    node _target_T_2 = bits(adderRes, 63, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 119:66]
    node _target_T_3 = cat(_target_T_2, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 119:57]
    node _target_T_4 = mux(isBranch, _target_T_1, _target_T_3) @[src/main/scala/nutcore/backend/fu/ALU.scala 119:19]
    node target = bits(_target_T_4, 38, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 119:84]
    node _predictWrong_T = eq(taken, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:26]
    node _predictWrong_T_1 = and(_predictWrong_T, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:33]
    node _predictWrong_T_2 = bits(io.cfIn.brIdx, 0, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:59]
    node _predictWrong_T_3 = bits(io.cfIn.brIdx, 0, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:78]
    node _predictWrong_T_4 = eq(_predictWrong_T_3, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:64]
    node _predictWrong_T_5 = neq(io.redirect.target, io.cfIn.pnpc) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:105]
    node _predictWrong_T_6 = or(_predictWrong_T_4, _predictWrong_T_5) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:82]
    node predictWrong = mux(_predictWrong_T_1, _predictWrong_T_2, _predictWrong_T_6) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:25]
    node _isRVC_T = bits(io.cfIn.instr, 1, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 121:29]
    node isRVC = neq(_isRVC_T, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/ALU.scala 121:35]
    node _T = bits(io.cfIn.instr, 1, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:23]
    node _T_1 = eq(_T, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:29]
    node _T_2 = or(_T_1, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:41]
    node _T_3 = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:53]
    node _T_4 = or(_T_2, _T_3) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:50]
    node _T_5 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:9]
    node _T_6 = eq(_T_5, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:9]
    when _T_6 : @[src/main/scala/nutcore/backend/fu/ALU.scala 122:9]
      node _T_7 = eq(_T_4, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:9]
      when _T_7 : @[src/main/scala/nutcore/backend/fu/ALU.scala 122:9]
        skip
      assert(clock, _T_4, UInt<1>(0h1), "") : assert @[src/main/scala/nutcore/backend/fu/ALU.scala 122:9]
    node _T_8 = bits(io.cfIn.instr, 1, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 123:32]
    node _T_9 = eq(_T_8, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/ALU.scala 123:38]
    node _T_10 = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 123:55]
    node _T_11 = neq(_T_9, _T_10) @[src/main/scala/nutcore/backend/fu/ALU.scala 123:51]
    node _T_12 = and(io.in.valid, _T_11) @[src/main/scala/nutcore/backend/fu/ALU.scala 123:15]
    node _io_redirect_target_T = eq(taken, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:29]
    node _io_redirect_target_T_1 = and(_io_redirect_target_T, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:36]
    node _io_redirect_target_T_2 = add(io.cfIn.pc, UInt<2>(0h2)) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:71]
    node _io_redirect_target_T_3 = tail(_io_redirect_target_T_2, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:71]
    node _io_redirect_target_T_4 = add(io.cfIn.pc, UInt<3>(0h4)) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:89]
    node _io_redirect_target_T_5 = tail(_io_redirect_target_T_4, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:89]
    node _io_redirect_target_T_6 = mux(isRVC, _io_redirect_target_T_3, _io_redirect_target_T_5) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:52]
    node _io_redirect_target_T_7 = mux(_io_redirect_target_T_1, _io_redirect_target_T_6, target) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:28]
    connect io.redirect.target, _io_redirect_target_T_7 @[src/main/scala/nutcore/backend/fu/ALU.scala 124:22]
    node _io_redirect_valid_T = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 126:30]
    node _io_redirect_valid_T_1 = and(_io_redirect_valid_T, predictWrong) @[src/main/scala/nutcore/backend/fu/ALU.scala 126:39]
    connect io.redirect.valid, _io_redirect_valid_T_1 @[src/main/scala/nutcore/backend/fu/ALU.scala 126:21]
    connect io.redirect.rtype, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/ALU.scala 128:21]
    node _io_out_bits_T = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:33]
    node io_out_bits_signBit = bits(io.cfIn.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_out_bits_T_1 = mux(io_out_bits_signBit, UInt<25>(0h1ffffff), UInt<25>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_T_2 = cat(_io_out_bits_T_1, io.cfIn.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_out_bits_T_3 = add(_io_out_bits_T_2, UInt<3>(0h4)) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:71]
    node _io_out_bits_T_4 = tail(_io_out_bits_T_3, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:71]
    node io_out_bits_signBit_1 = bits(io.cfIn.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_out_bits_T_5 = mux(io_out_bits_signBit_1, UInt<25>(0h1ffffff), UInt<25>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_T_6 = cat(_io_out_bits_T_5, io.cfIn.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_out_bits_T_7 = add(_io_out_bits_T_6, UInt<2>(0h2)) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:108]
    node _io_out_bits_T_8 = tail(_io_out_bits_T_7, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:108]
    node _io_out_bits_T_9 = mux(_io_out_bits_T, _io_out_bits_T_4, _io_out_bits_T_8) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:32]
    node _io_out_bits_T_10 = mux(isBru, _io_out_bits_T_9, aluRes) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:21]
    connect io.out.bits, _io_out_bits_T_10 @[src/main/scala/nutcore/backend/fu/ALU.scala 132:15]
    node _T_13 = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 134:15]
    node _T_14 = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 135:15]
    node _T_15 = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 136:15]
    node _T_16 = eq(io.in.bits.func, UInt<7>(0h58)) @[src/main/scala/nutcore/backend/fu/ALU.scala 136:162]
    node _T_17 = eq(io.in.bits.func, UInt<7>(0h5c)) @[src/main/scala/nutcore/backend/fu/ALU.scala 136:188]
    node _T_18 = or(_T_16, _T_17) @[src/main/scala/nutcore/backend/fu/ALU.scala 136:180]
    node _T_19 = eq(io.in.bits.func, UInt<7>(0h5a)) @[src/main/scala/nutcore/backend/fu/ALU.scala 136:214]
    node _T_20 = eq(io.in.bits.func, UInt<7>(0h5e)) @[src/main/scala/nutcore/backend/fu/ALU.scala 136:239]
    node _T_21 = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 143:15]
    node _T_22 = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 143:147]
    node _T_23 = eq(UInt<5>(0h10), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_24 = eq(UInt<5>(0h11), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_25 = eq(UInt<5>(0h14), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_26 = eq(UInt<5>(0h15), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_27 = eq(UInt<5>(0h16), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_28 = eq(UInt<5>(0h17), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_29 = eq(UInt<7>(0h5c), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_30 = eq(UInt<7>(0h5e), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_31 = eq(UInt<7>(0h58), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_32 = eq(UInt<7>(0h5a), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_33 = mux(_T_23, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_34 = mux(_T_24, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_35 = mux(_T_25, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_36 = mux(_T_26, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_37 = mux(_T_27, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_38 = mux(_T_28, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_39 = mux(_T_29, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_40 = mux(_T_30, UInt<2>(0h3), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_41 = mux(_T_31, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_42 = mux(_T_32, UInt<2>(0h2), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_43 = or(_T_33, _T_34) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_44 = or(_T_43, _T_35) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_45 = or(_T_44, _T_36) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_46 = or(_T_45, _T_37) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_47 = or(_T_46, _T_38) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_48 = or(_T_47, _T_39) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_49 = or(_T_48, _T_40) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_50 = or(_T_49, _T_41) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_51 = or(_T_50, _T_42) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _WIRE : UInt<2> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _WIRE, _T_51 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect io.in.ready, io.out.ready @[src/main/scala/nutcore/backend/fu/ALU.scala 145:15]
    connect io.out.valid, io.in.valid @[src/main/scala/nutcore/backend/fu/ALU.scala 146:16]
    wire _bpuUpdateReq_WIRE : { valid : UInt<1>, pc : UInt<39>, isMissPredict : UInt<1>, actualTarget : UInt<39>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>} @[src/main/scala/nutcore/backend/fu/ALU.scala 148:43]
    connect _bpuUpdateReq_WIRE.isRVC, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/ALU.scala 148:43]
    connect _bpuUpdateReq_WIRE.btbType, UInt<2>(0h0) @[src/main/scala/nutcore/backend/fu/ALU.scala 148:43]
    connect _bpuUpdateReq_WIRE.fuOpType, UInt<7>(0h0) @[src/main/scala/nutcore/backend/fu/ALU.scala 148:43]
    connect _bpuUpdateReq_WIRE.actualTaken, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/ALU.scala 148:43]
    connect _bpuUpdateReq_WIRE.actualTarget, UInt<39>(0h0) @[src/main/scala/nutcore/backend/fu/ALU.scala 148:43]
    connect _bpuUpdateReq_WIRE.isMissPredict, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/ALU.scala 148:43]
    connect _bpuUpdateReq_WIRE.pc, UInt<39>(0h0) @[src/main/scala/nutcore/backend/fu/ALU.scala 148:43]
    connect _bpuUpdateReq_WIRE.valid, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/ALU.scala 148:43]
    wire bpuUpdateReq : { valid : UInt<1>, pc : UInt<39>, isMissPredict : UInt<1>, actualTarget : UInt<39>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>} @[src/main/scala/nutcore/backend/fu/ALU.scala 148:30]
    connect bpuUpdateReq, _bpuUpdateReq_WIRE @[src/main/scala/nutcore/backend/fu/ALU.scala 148:30]
    node _bpuUpdateReq_valid_T = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 149:31]
    connect bpuUpdateReq.valid, _bpuUpdateReq_valid_T @[src/main/scala/nutcore/backend/fu/ALU.scala 149:22]
    connect bpuUpdateReq.pc, io.cfIn.pc @[src/main/scala/nutcore/backend/fu/ALU.scala 150:19]
    connect bpuUpdateReq.isMissPredict, predictWrong @[src/main/scala/nutcore/backend/fu/ALU.scala 151:30]
    connect bpuUpdateReq.actualTarget, target @[src/main/scala/nutcore/backend/fu/ALU.scala 152:29]
    connect bpuUpdateReq.actualTaken, taken @[src/main/scala/nutcore/backend/fu/ALU.scala 153:28]
    connect bpuUpdateReq.fuOpType, io.in.bits.func @[src/main/scala/nutcore/backend/fu/ALU.scala 154:25]
    node _bpuUpdateReq_btbType_T = eq(UInt<5>(0h10), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_1 = eq(UInt<5>(0h11), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_2 = eq(UInt<5>(0h14), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_3 = eq(UInt<5>(0h15), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_4 = eq(UInt<5>(0h16), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_5 = eq(UInt<5>(0h17), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_6 = eq(UInt<7>(0h5c), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_7 = eq(UInt<7>(0h5e), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_8 = eq(UInt<7>(0h58), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_9 = eq(UInt<7>(0h5a), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_10 = mux(_bpuUpdateReq_btbType_T, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_11 = mux(_bpuUpdateReq_btbType_T_1, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_12 = mux(_bpuUpdateReq_btbType_T_2, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_13 = mux(_bpuUpdateReq_btbType_T_3, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_14 = mux(_bpuUpdateReq_btbType_T_4, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_15 = mux(_bpuUpdateReq_btbType_T_5, UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_16 = mux(_bpuUpdateReq_btbType_T_6, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_17 = mux(_bpuUpdateReq_btbType_T_7, UInt<2>(0h3), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_18 = mux(_bpuUpdateReq_btbType_T_8, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_19 = mux(_bpuUpdateReq_btbType_T_9, UInt<2>(0h2), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_20 = or(_bpuUpdateReq_btbType_T_10, _bpuUpdateReq_btbType_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_21 = or(_bpuUpdateReq_btbType_T_20, _bpuUpdateReq_btbType_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_22 = or(_bpuUpdateReq_btbType_T_21, _bpuUpdateReq_btbType_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_23 = or(_bpuUpdateReq_btbType_T_22, _bpuUpdateReq_btbType_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_24 = or(_bpuUpdateReq_btbType_T_23, _bpuUpdateReq_btbType_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_25 = or(_bpuUpdateReq_btbType_T_24, _bpuUpdateReq_btbType_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_26 = or(_bpuUpdateReq_btbType_T_25, _bpuUpdateReq_btbType_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_27 = or(_bpuUpdateReq_btbType_T_26, _bpuUpdateReq_btbType_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_28 = or(_bpuUpdateReq_btbType_T_27, _bpuUpdateReq_btbType_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _bpuUpdateReq_btbType_WIRE : UInt<2> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _bpuUpdateReq_btbType_WIRE, _bpuUpdateReq_btbType_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect bpuUpdateReq.btbType, _bpuUpdateReq_btbType_WIRE @[src/main/scala/nutcore/backend/fu/ALU.scala 155:24]
    connect bpuUpdateReq.isRVC, isRVC @[src/main/scala/nutcore/backend/fu/ALU.scala 156:22]
    reg REG : { valid : UInt<1>, pc : UInt<39>, isMissPredict : UInt<1>, actualTarget : UInt<39>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>}, clock @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    connect REG, bpuUpdateReq @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    node _right_T = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 161:23]
    node _right_T_1 = eq(predictWrong, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 161:35]
    node right = and(_right_T, _right_T_1) @[src/main/scala/nutcore/backend/fu/ALU.scala 161:32]
    node _wrong_T = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 162:23]
    node wrong = and(_wrong_T, predictWrong) @[src/main/scala/nutcore/backend/fu/ALU.scala 162:32]
    node _T_52 = and(right, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 163:42]
    wire _WIRE_1 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 163:35]
    connect _WIRE_1, _T_52 @[src/main/scala/nutcore/backend/fu/ALU.scala 163:35]
    node _T_53 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 164:42]
    wire _WIRE_2 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 164:35]
    connect _WIRE_2, _T_53 @[src/main/scala/nutcore/backend/fu/ALU.scala 164:35]
    node _T_54 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 165:42]
    node _T_55 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 165:67]
    node _T_56 = eq(_T_55, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 165:72]
    node _T_57 = and(_T_54, _T_56) @[src/main/scala/nutcore/backend/fu/ALU.scala 165:54]
    node _T_58 = and(_T_57, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 165:82]
    wire _WIRE_3 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 165:35]
    connect _WIRE_3, _T_58 @[src/main/scala/nutcore/backend/fu/ALU.scala 165:35]
    node _T_59 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 166:42]
    node _T_60 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 166:67]
    node _T_61 = eq(_T_60, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 166:72]
    node _T_62 = and(_T_59, _T_61) @[src/main/scala/nutcore/backend/fu/ALU.scala 166:54]
    node _T_63 = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 166:85]
    node _T_64 = and(_T_62, _T_63) @[src/main/scala/nutcore/backend/fu/ALU.scala 166:82]
    wire _WIRE_4 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 166:35]
    connect _WIRE_4, _T_64 @[src/main/scala/nutcore/backend/fu/ALU.scala 166:35]
    node _T_65 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 167:42]
    node _T_66 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 167:67]
    node _T_67 = eq(_T_66, UInt<2>(0h2)) @[src/main/scala/nutcore/backend/fu/ALU.scala 167:72]
    node _T_68 = and(_T_65, _T_67) @[src/main/scala/nutcore/backend/fu/ALU.scala 167:54]
    node _T_69 = and(_T_68, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 167:82]
    wire _WIRE_5 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 167:35]
    connect _WIRE_5, _T_69 @[src/main/scala/nutcore/backend/fu/ALU.scala 167:35]
    node _T_70 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 168:42]
    node _T_71 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 168:67]
    node _T_72 = eq(_T_71, UInt<2>(0h2)) @[src/main/scala/nutcore/backend/fu/ALU.scala 168:72]
    node _T_73 = and(_T_70, _T_72) @[src/main/scala/nutcore/backend/fu/ALU.scala 168:54]
    node _T_74 = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 168:85]
    node _T_75 = and(_T_73, _T_74) @[src/main/scala/nutcore/backend/fu/ALU.scala 168:82]
    wire _WIRE_6 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 168:35]
    connect _WIRE_6, _T_75 @[src/main/scala/nutcore/backend/fu/ALU.scala 168:35]
    node _T_76 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 169:42]
    node _T_77 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 169:67]
    node _T_78 = eq(_T_77, UInt<3>(0h4)) @[src/main/scala/nutcore/backend/fu/ALU.scala 169:72]
    node _T_79 = and(_T_76, _T_78) @[src/main/scala/nutcore/backend/fu/ALU.scala 169:54]
    node _T_80 = and(_T_79, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 169:82]
    wire _WIRE_7 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 169:35]
    connect _WIRE_7, _T_80 @[src/main/scala/nutcore/backend/fu/ALU.scala 169:35]
    node _T_81 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 170:42]
    node _T_82 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 170:67]
    node _T_83 = eq(_T_82, UInt<3>(0h4)) @[src/main/scala/nutcore/backend/fu/ALU.scala 170:72]
    node _T_84 = and(_T_81, _T_83) @[src/main/scala/nutcore/backend/fu/ALU.scala 170:54]
    node _T_85 = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 170:85]
    node _T_86 = and(_T_84, _T_85) @[src/main/scala/nutcore/backend/fu/ALU.scala 170:82]
    wire _WIRE_8 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 170:35]
    connect _WIRE_8, _T_86 @[src/main/scala/nutcore/backend/fu/ALU.scala 170:35]
    node _T_87 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 171:42]
    node _T_88 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 171:67]
    node _T_89 = eq(_T_88, UInt<3>(0h6)) @[src/main/scala/nutcore/backend/fu/ALU.scala 171:72]
    node _T_90 = and(_T_87, _T_89) @[src/main/scala/nutcore/backend/fu/ALU.scala 171:54]
    node _T_91 = and(_T_90, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 171:82]
    wire _WIRE_9 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 171:35]
    connect _WIRE_9, _T_91 @[src/main/scala/nutcore/backend/fu/ALU.scala 171:35]
    node _T_92 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 172:42]
    node _T_93 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 172:67]
    node _T_94 = eq(_T_93, UInt<3>(0h6)) @[src/main/scala/nutcore/backend/fu/ALU.scala 172:72]
    node _T_95 = and(_T_92, _T_94) @[src/main/scala/nutcore/backend/fu/ALU.scala 172:54]
    node _T_96 = eq(isRVC, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/ALU.scala 172:85]
    node _T_97 = and(_T_95, _T_96) @[src/main/scala/nutcore/backend/fu/ALU.scala 172:82]
    wire _WIRE_10 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 172:35]
    connect _WIRE_10, _T_97 @[src/main/scala/nutcore/backend/fu/ALU.scala 172:35]
    node _T_98 = eq(io.in.bits.func, UInt<7>(0h58)) @[src/main/scala/nutcore/backend/fu/ALU.scala 173:51]
    node _T_99 = eq(io.in.bits.func, UInt<7>(0h5c)) @[src/main/scala/nutcore/backend/fu/ALU.scala 173:77]
    node _T_100 = or(_T_98, _T_99) @[src/main/scala/nutcore/backend/fu/ALU.scala 173:69]
    node _T_101 = and(right, _T_100) @[src/main/scala/nutcore/backend/fu/ALU.scala 173:42]
    wire _WIRE_11 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 173:35]
    connect _WIRE_11, _T_101 @[src/main/scala/nutcore/backend/fu/ALU.scala 173:35]
    node _T_102 = eq(io.in.bits.func, UInt<7>(0h58)) @[src/main/scala/nutcore/backend/fu/ALU.scala 174:51]
    node _T_103 = eq(io.in.bits.func, UInt<7>(0h5c)) @[src/main/scala/nutcore/backend/fu/ALU.scala 174:77]
    node _T_104 = or(_T_102, _T_103) @[src/main/scala/nutcore/backend/fu/ALU.scala 174:69]
    node _T_105 = and(wrong, _T_104) @[src/main/scala/nutcore/backend/fu/ALU.scala 174:42]
    wire _WIRE_12 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 174:35]
    connect _WIRE_12, _T_105 @[src/main/scala/nutcore/backend/fu/ALU.scala 174:35]
    node _T_106 = eq(io.in.bits.func, UInt<7>(0h5a)) @[src/main/scala/nutcore/backend/fu/ALU.scala 175:50]
    node _T_107 = and(right, _T_106) @[src/main/scala/nutcore/backend/fu/ALU.scala 175:42]
    wire _WIRE_13 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 175:35]
    connect _WIRE_13, _T_107 @[src/main/scala/nutcore/backend/fu/ALU.scala 175:35]
    node _T_108 = eq(io.in.bits.func, UInt<7>(0h5a)) @[src/main/scala/nutcore/backend/fu/ALU.scala 176:50]
    node _T_109 = and(wrong, _T_108) @[src/main/scala/nutcore/backend/fu/ALU.scala 176:42]
    wire _WIRE_14 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 176:35]
    connect _WIRE_14, _T_109 @[src/main/scala/nutcore/backend/fu/ALU.scala 176:35]
    node _T_110 = eq(io.in.bits.func, UInt<7>(0h5e)) @[src/main/scala/nutcore/backend/fu/ALU.scala 177:50]
    node _T_111 = and(right, _T_110) @[src/main/scala/nutcore/backend/fu/ALU.scala 177:42]
    wire _WIRE_15 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 177:35]
    connect _WIRE_15, _T_111 @[src/main/scala/nutcore/backend/fu/ALU.scala 177:35]
    node _T_112 = eq(io.in.bits.func, UInt<7>(0h5e)) @[src/main/scala/nutcore/backend/fu/ALU.scala 178:50]
    node _T_113 = and(wrong, _T_112) @[src/main/scala/nutcore/backend/fu/ALU.scala 178:42]
    wire _WIRE_16 : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 178:35]
    connect _WIRE_16, _T_113 @[src/main/scala/nutcore/backend/fu/ALU.scala 178:35]

  module LSExecUnit : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 289:7]
    input clock : Clock @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 289:7]
    input reset : Reset @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 289:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { src1 : UInt<64>, src2 : UInt<64>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip wdata : UInt<64>, flip instr : UInt<32>, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, isMMIO : UInt<1>, dtlbPF : UInt<1>, loadAddrMisaligned : UInt<1>, storeAddrMisaligned : UInt<1>} @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]

    reg addrLatch : UInt, clock @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 333:26]
    connect addrLatch, io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 333:26]
    node _isStore_T = bits(io.in.bits.func, 3, 3) @[src/main/scala/nutcore/backend/fu/LSU.scala 55:39]
    node isStore = and(io.in.valid, _isStore_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 334:23]
    node _partialLoad_T = eq(isStore, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 335:21]
    node _partialLoad_T_1 = neq(io.in.bits.func, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 335:39]
    node partialLoad = and(_partialLoad_T, _partialLoad_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 335:30]
    regreset state : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 338:22]
    wire dtlbFinish : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 340:28]
    connect dtlbFinish, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 340:28]
    wire dtlbPF : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 341:24]
    connect dtlbPF, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 341:24]
    wire dtlbEnable : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 342:28]
    connect dtlbEnable, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 342:28]
    connect io.dtlbPF, dtlbPF @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 349:13]
    node _T = eq(UInt<2>(0h0), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
    when _T : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
      node _T_1 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _T_2 = and(_T_1, dtlbEnable) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 353:27]
      when _T_2 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 353:43]
        connect state, UInt<2>(0h1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 353:51]
      node _T_3 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _T_4 = eq(dtlbEnable, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 354:30]
      node _T_5 = and(_T_3, _T_4) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 354:27]
      when _T_5 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 354:43]
        connect state, UInt<2>(0h2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 354:51]
    else :
      node _T_6 = eq(UInt<2>(0h1), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
      when _T_6 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
        node _T_7 = and(dtlbFinish, dtlbPF) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 358:24]
        when _T_7 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 358:36]
          connect state, UInt<2>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 358:44]
        node _T_8 = eq(dtlbPF, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 359:27]
        node _T_9 = and(dtlbFinish, _T_8) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 359:24]
        when _T_9 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 359:36]
          connect state, UInt<2>(0h2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 359:44]
      else :
        node _T_10 = eq(UInt<2>(0h2), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
        when _T_10 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
          node _T_11 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_11 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 361:46]
            node _state_T = mux(partialLoad, UInt<2>(0h3), UInt<2>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 361:60]
            connect state, _state_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 361:54]
        else :
          node _T_12 = eq(UInt<2>(0h3), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
          when _T_12 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
            connect state, UInt<2>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 362:32]
    node _T_13 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_14 = bits(io.in.bits.func, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 365:83]
    node _T_15 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_16 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_17 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_18 = and(dtlbFinish, dtlbEnable) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 367:20]
    node _T_19 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_20 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node size = bits(io.in.bits.func, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 369:18]
    node reqAddr = bits(io.in.bits.src1, 38, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 370:68]
    node _reqWdata_T = bits(io.wdata, 7, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 310:30]
    node _reqWdata_T_1 = cat(_reqWdata_T, _reqWdata_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 310:22]
    node _reqWdata_T_2 = cat(_reqWdata_T_1, _reqWdata_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 310:22]
    node _reqWdata_T_3 = cat(_reqWdata_T_2, _reqWdata_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 310:22]
    node _reqWdata_T_4 = bits(io.wdata, 15, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 311:30]
    node _reqWdata_T_5 = cat(_reqWdata_T_4, _reqWdata_T_4) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 311:22]
    node _reqWdata_T_6 = cat(_reqWdata_T_5, _reqWdata_T_5) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 311:22]
    node _reqWdata_T_7 = bits(io.wdata, 31, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 312:30]
    node _reqWdata_T_8 = cat(_reqWdata_T_7, _reqWdata_T_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 312:22]
    node _reqWdata_T_9 = eq(UInt<1>(0h0), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWdata_T_10 = eq(UInt<1>(0h1), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWdata_T_11 = eq(UInt<2>(0h2), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWdata_T_12 = eq(UInt<2>(0h3), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWdata_T_13 = mux(_reqWdata_T_9, _reqWdata_T_3, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_14 = mux(_reqWdata_T_10, _reqWdata_T_6, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_15 = mux(_reqWdata_T_11, _reqWdata_T_8, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_16 = mux(_reqWdata_T_12, io.wdata, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_17 = or(_reqWdata_T_13, _reqWdata_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_18 = or(_reqWdata_T_17, _reqWdata_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_19 = or(_reqWdata_T_18, _reqWdata_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire reqWdata : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect reqWdata, _reqWdata_T_19 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T = eq(UInt<1>(0h0), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWmask_T_1 = eq(UInt<1>(0h1), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWmask_T_2 = eq(UInt<2>(0h2), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWmask_T_3 = eq(UInt<2>(0h3), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWmask_T_4 = mux(_reqWmask_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_5 = mux(_reqWmask_T_1, UInt<2>(0h3), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_6 = mux(_reqWmask_T_2, UInt<4>(0hf), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_7 = mux(_reqWmask_T_3, UInt<8>(0hff), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_8 = or(_reqWmask_T_4, _reqWmask_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_9 = or(_reqWmask_T_8, _reqWmask_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_10 = or(_reqWmask_T_9, _reqWmask_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _reqWmask_WIRE : UInt<8> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _reqWmask_WIRE, _reqWmask_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_11 = bits(io.in.bits.src1, 2, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 306:15]
    node reqWmask = dshl(_reqWmask_WIRE, _reqWmask_T_11) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 306:8]
    node x5 = mux(isStore, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 378:14]
    connect io.dmem.req.bits.addr, reqAddr @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    connect io.dmem.req.bits.cmd, x5 @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    connect io.dmem.req.bits.size, size @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    connect io.dmem.req.bits.wdata, reqWdata @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    connect io.dmem.req.bits.wmask, reqWmask @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    node _io_dmem_req_valid_T = eq(state, UInt<2>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:37]
    node _io_dmem_req_valid_T_1 = and(io.in.valid, _io_dmem_req_valid_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:27]
    node _io_dmem_req_valid_T_2 = eq(io.loadAddrMisaligned, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:52]
    node _io_dmem_req_valid_T_3 = and(_io_dmem_req_valid_T_1, _io_dmem_req_valid_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:49]
    node _io_dmem_req_valid_T_4 = eq(io.storeAddrMisaligned, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:78]
    node _io_dmem_req_valid_T_5 = and(_io_dmem_req_valid_T_3, _io_dmem_req_valid_T_4) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:75]
    connect io.dmem.req.valid, _io_dmem_req_valid_T_5 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:18]
    connect io.dmem.resp.ready, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 380:19]
    node _io_out_valid_T = neq(state, UInt<2>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:40]
    node _io_out_valid_T_1 = and(dtlbPF, _io_out_valid_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:31]
    node _io_out_valid_T_2 = or(_io_out_valid_T_1, io.loadAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:51]
    node _io_out_valid_T_3 = or(_io_out_valid_T_2, io.storeAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:76]
    node _io_out_valid_T_4 = eq(state, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:134]
    node _io_out_valid_T_5 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_out_valid_T_6 = eq(state, UInt<2>(0h2)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:178]
    node _io_out_valid_T_7 = and(_io_out_valid_T_5, _io_out_valid_T_6) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:168]
    node _io_out_valid_T_8 = mux(partialLoad, _io_out_valid_T_4, _io_out_valid_T_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:114]
    node _io_out_valid_T_9 = mux(_io_out_valid_T_3, UInt<1>(0h1), _io_out_valid_T_8) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:22]
    connect io.out.valid, _io_out_valid_T_9 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:16]
    node _io_in_ready_T = eq(state, UInt<2>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 383:25]
    node _io_in_ready_T_1 = or(_io_in_ready_T, dtlbPF) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 383:37]
    connect io.in.ready, _io_in_ready_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 383:15]
    node _T_21 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_22 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg rdataLatch : UInt, clock @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 388:27]
    connect rdataLatch, io.dmem.resp.bits.rdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 388:27]
    node _rdataSel64_T = bits(addrLatch, 2, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 389:40]
    node _rdataSel64_T_1 = bits(rdataLatch, 63, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 390:27]
    node _rdataSel64_T_2 = bits(rdataLatch, 63, 8) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 391:27]
    node _rdataSel64_T_3 = bits(rdataLatch, 63, 16) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 392:27]
    node _rdataSel64_T_4 = bits(rdataLatch, 63, 24) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 393:27]
    node _rdataSel64_T_5 = bits(rdataLatch, 63, 32) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 394:27]
    node _rdataSel64_T_6 = bits(rdataLatch, 63, 40) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 395:27]
    node _rdataSel64_T_7 = bits(rdataLatch, 63, 48) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 396:27]
    node _rdataSel64_T_8 = bits(rdataLatch, 63, 56) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 397:27]
    node _rdataSel64_T_9 = eq(UInt<1>(0h0), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_10 = eq(UInt<1>(0h1), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_11 = eq(UInt<2>(0h2), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_12 = eq(UInt<2>(0h3), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_13 = eq(UInt<3>(0h4), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_14 = eq(UInt<3>(0h5), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_15 = eq(UInt<3>(0h6), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_16 = eq(UInt<3>(0h7), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_17 = mux(_rdataSel64_T_9, _rdataSel64_T_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_18 = mux(_rdataSel64_T_10, _rdataSel64_T_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_19 = mux(_rdataSel64_T_11, _rdataSel64_T_3, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_20 = mux(_rdataSel64_T_12, _rdataSel64_T_4, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_21 = mux(_rdataSel64_T_13, _rdataSel64_T_5, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_22 = mux(_rdataSel64_T_14, _rdataSel64_T_6, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_23 = mux(_rdataSel64_T_15, _rdataSel64_T_7, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_24 = mux(_rdataSel64_T_16, _rdataSel64_T_8, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_25 = or(_rdataSel64_T_17, _rdataSel64_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_26 = or(_rdataSel64_T_25, _rdataSel64_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_27 = or(_rdataSel64_T_26, _rdataSel64_T_20) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_28 = or(_rdataSel64_T_27, _rdataSel64_T_21) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_29 = or(_rdataSel64_T_28, _rdataSel64_T_22) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_30 = or(_rdataSel64_T_29, _rdataSel64_T_23) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_31 = or(_rdataSel64_T_30, _rdataSel64_T_24) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rdataSel64 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rdataSel64, _rdataSel64_T_31 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T = bits(addrLatch, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 399:40]
    node _rdataSel32_T_1 = bits(rdataLatch, 31, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 400:26]
    node _rdataSel32_T_2 = bits(rdataLatch, 31, 8) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 401:26]
    node _rdataSel32_T_3 = bits(rdataLatch, 31, 16) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 402:26]
    node _rdataSel32_T_4 = bits(rdataLatch, 31, 24) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 403:26]
    node _rdataSel32_T_5 = eq(UInt<1>(0h0), _rdataSel32_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel32_T_6 = eq(UInt<1>(0h1), _rdataSel32_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel32_T_7 = eq(UInt<2>(0h2), _rdataSel32_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel32_T_8 = eq(UInt<2>(0h3), _rdataSel32_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel32_T_9 = mux(_rdataSel32_T_5, _rdataSel32_T_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T_10 = mux(_rdataSel32_T_6, _rdataSel32_T_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T_11 = mux(_rdataSel32_T_7, _rdataSel32_T_3, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T_12 = mux(_rdataSel32_T_8, _rdataSel32_T_4, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T_13 = or(_rdataSel32_T_9, _rdataSel32_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T_14 = or(_rdataSel32_T_13, _rdataSel32_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T_15 = or(_rdataSel32_T_14, _rdataSel32_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rdataSel32 : UInt<32> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rdataSel32, _rdataSel32_T_15 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T = bits(rdataSel64, 7, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 407:41]
    node rdataPartialLoad_signBit = bits(_rdataPartialLoad_T, 7, 7) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _rdataPartialLoad_T_1 = mux(rdataPartialLoad_signBit, UInt<56>(0hffffffffffffff), UInt<56>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _rdataPartialLoad_T_2 = cat(_rdataPartialLoad_T_1, _rdataPartialLoad_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _rdataPartialLoad_T_3 = bits(rdataSel64, 15, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 408:41]
    node rdataPartialLoad_signBit_1 = bits(_rdataPartialLoad_T_3, 15, 15) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _rdataPartialLoad_T_4 = mux(rdataPartialLoad_signBit_1, UInt<48>(0hffffffffffff), UInt<48>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _rdataPartialLoad_T_5 = cat(_rdataPartialLoad_T_4, _rdataPartialLoad_T_3) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _rdataPartialLoad_T_6 = bits(rdataSel64, 31, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 409:41]
    node rdataPartialLoad_signBit_2 = bits(_rdataPartialLoad_T_6, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _rdataPartialLoad_T_7 = mux(rdataPartialLoad_signBit_2, UInt<32>(0hffffffff), UInt<32>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _rdataPartialLoad_T_8 = cat(_rdataPartialLoad_T_7, _rdataPartialLoad_T_6) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _rdataPartialLoad_T_9 = bits(rdataSel64, 7, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 410:41]
    node _rdataPartialLoad_T_10 = cat(UInt<56>(0h0), _rdataPartialLoad_T_9) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _rdataPartialLoad_T_11 = bits(rdataSel64, 15, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 411:41]
    node _rdataPartialLoad_T_12 = cat(UInt<48>(0h0), _rdataPartialLoad_T_11) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _rdataPartialLoad_T_13 = bits(rdataSel64, 31, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 412:41]
    node _rdataPartialLoad_T_14 = cat(UInt<32>(0h0), _rdataPartialLoad_T_13) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _rdataPartialLoad_T_15 = eq(UInt<1>(0h0), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_16 = eq(UInt<1>(0h1), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_17 = eq(UInt<2>(0h2), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_18 = eq(UInt<3>(0h4), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_19 = eq(UInt<3>(0h5), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_20 = eq(UInt<3>(0h6), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_21 = mux(_rdataPartialLoad_T_15, _rdataPartialLoad_T_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_22 = mux(_rdataPartialLoad_T_16, _rdataPartialLoad_T_5, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_23 = mux(_rdataPartialLoad_T_17, _rdataPartialLoad_T_8, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_24 = mux(_rdataPartialLoad_T_18, _rdataPartialLoad_T_10, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_25 = mux(_rdataPartialLoad_T_19, _rdataPartialLoad_T_12, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_26 = mux(_rdataPartialLoad_T_20, _rdataPartialLoad_T_14, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_27 = or(_rdataPartialLoad_T_21, _rdataPartialLoad_T_22) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_28 = or(_rdataPartialLoad_T_27, _rdataPartialLoad_T_23) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_29 = or(_rdataPartialLoad_T_28, _rdataPartialLoad_T_24) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_30 = or(_rdataPartialLoad_T_29, _rdataPartialLoad_T_25) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_31 = or(_rdataPartialLoad_T_30, _rdataPartialLoad_T_26) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rdataPartialLoad : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rdataPartialLoad, _rdataPartialLoad_T_31 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T = bits(io.in.bits.func, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 414:36]
    node _addrAligned_T_1 = bits(io.in.bits.src1, 0, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 416:23]
    node _addrAligned_T_2 = eq(_addrAligned_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 416:27]
    node _addrAligned_T_3 = bits(io.in.bits.src1, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 417:23]
    node _addrAligned_T_4 = eq(_addrAligned_T_3, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 417:29]
    node _addrAligned_T_5 = bits(io.in.bits.src1, 2, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 418:23]
    node _addrAligned_T_6 = eq(_addrAligned_T_5, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 418:29]
    node _addrAligned_T_7 = eq(UInt<1>(0h0), _addrAligned_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _addrAligned_T_8 = eq(UInt<1>(0h1), _addrAligned_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _addrAligned_T_9 = eq(UInt<2>(0h2), _addrAligned_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _addrAligned_T_10 = eq(UInt<2>(0h3), _addrAligned_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _addrAligned_T_11 = mux(_addrAligned_T_7, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_12 = mux(_addrAligned_T_8, _addrAligned_T_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_13 = mux(_addrAligned_T_9, _addrAligned_T_4, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_14 = mux(_addrAligned_T_10, _addrAligned_T_6, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_15 = or(_addrAligned_T_11, _addrAligned_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_16 = or(_addrAligned_T_15, _addrAligned_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_17 = or(_addrAligned_T_16, _addrAligned_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire addrAligned : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect addrAligned, _addrAligned_T_17 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_T = bits(io.dmem.resp.bits.rdata, 63, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 421:58]
    node _io_out_bits_T_1 = mux(partialLoad, rdataPartialLoad, _io_out_bits_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 421:21]
    connect io.out.bits, _io_out_bits_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 421:15]
    invalidate io.isMMIO @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 423:13]
    wire isAMO : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 425:23]
    connect isAMO, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 425:23]
    node _io_loadAddrMisaligned_T = eq(isStore, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:38]
    node _io_loadAddrMisaligned_T_1 = and(io.in.valid, _io_loadAddrMisaligned_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:35]
    node _io_loadAddrMisaligned_T_2 = eq(isAMO, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:50]
    node _io_loadAddrMisaligned_T_3 = and(_io_loadAddrMisaligned_T_1, _io_loadAddrMisaligned_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:47]
    node _io_loadAddrMisaligned_T_4 = eq(addrAligned, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:60]
    node _io_loadAddrMisaligned_T_5 = and(_io_loadAddrMisaligned_T_3, _io_loadAddrMisaligned_T_4) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:57]
    connect io.loadAddrMisaligned, _io_loadAddrMisaligned_T_5 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:25]
    node _io_storeAddrMisaligned_T = or(isStore, isAMO) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 430:47]
    node _io_storeAddrMisaligned_T_1 = and(io.in.valid, _io_storeAddrMisaligned_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 430:35]
    node _io_storeAddrMisaligned_T_2 = eq(addrAligned, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 430:60]
    node _io_storeAddrMisaligned_T_3 = and(_io_storeAddrMisaligned_T_1, _io_storeAddrMisaligned_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 430:57]
    connect io.storeAddrMisaligned, _io_storeAddrMisaligned_T_3 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 430:26]
    node _T_23 = or(io.loadAddrMisaligned, io.storeAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 432:31]
    node _T_24 = bits(io.dmem.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_25 = eq(_T_24, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_26 = bits(io.dmem.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_27 = eq(_T_26, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_28 = and(_T_25, _T_27) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_29 = and(io.dmem.req.valid, _T_28) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:27]
    node _T_30 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_31 = and(_T_29, _T_30) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 434:46]
    wire _WIRE : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 434:33]
    connect _WIRE, _T_31 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 434:33]
    node _T_32 = bits(io.dmem.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_33 = eq(_T_32, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_34 = bits(io.dmem.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_35 = eq(_T_34, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_36 = and(_T_33, _T_35) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_37 = and(io.dmem.req.valid, _T_36) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:27]
    node _T_38 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset r : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _T_37 : @[src/main/scala/utils/StopWatch.scala 30:20]
      connect r, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 30:24]
    when _T_38 : @[src/main/scala/utils/StopWatch.scala 31:19]
      connect r, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 31:23]
    node _T_39 = bits(io.dmem.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_40 = and(io.dmem.req.valid, _T_39) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _T_41 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset r_1 : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _T_40 : @[src/main/scala/utils/StopWatch.scala 30:20]
      connect r_1, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 30:24]
    when _T_41 : @[src/main/scala/utils/StopWatch.scala 31:19]
      connect r_1, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 31:23]


  module AtomALU : @[src/main/scala/nutcore/backend/fu/LSU.scala 170:7]
    input clock : Clock @[src/main/scala/nutcore/backend/fu/LSU.scala 170:7]
    input reset : Reset @[src/main/scala/nutcore/backend/fu/LSU.scala 170:7]
    output io : { flip src1 : UInt<64>, flip src2 : UInt<64>, flip func : UInt<7>, flip isWordOp : UInt<1>, result : UInt<64>} @[src/main/scala/nutcore/backend/fu/LSU.scala 171:14]

    node _isAdderSub_T = bits(io.func, 6, 6) @[src/main/scala/nutcore/backend/fu/LSU.scala 53:31]
    node isAdderSub = eq(_isAdderSub_T, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/LSU.scala 184:20]
    node _adderRes_T = mux(isAdderSub, UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/nutcore/backend/fu/LSU.scala 185:39]
    node _adderRes_T_1 = xor(io.src2, _adderRes_T) @[src/main/scala/nutcore/backend/fu/LSU.scala 185:33]
    node _adderRes_T_2 = add(io.src1, _adderRes_T_1) @[src/main/scala/nutcore/backend/fu/LSU.scala 185:24]
    node _adderRes_T_3 = add(_adderRes_T_2, isAdderSub) @[src/main/scala/nutcore/backend/fu/LSU.scala 185:60]
    node adderRes = tail(_adderRes_T_3, 1) @[src/main/scala/nutcore/backend/fu/LSU.scala 185:60]
    node xorRes = xor(io.src1, io.src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 186:21]
    node _sltu_T = bits(adderRes, 64, 64) @[src/main/scala/nutcore/backend/fu/LSU.scala 187:23]
    node sltu = eq(_sltu_T, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/LSU.scala 187:14]
    node _slt_T = bits(xorRes, 63, 63) @[src/main/scala/nutcore/backend/fu/LSU.scala 188:19]
    node slt = xor(_slt_T, sltu) @[src/main/scala/nutcore/backend/fu/LSU.scala 188:28]
    node _res_T = bits(io.func, 5, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 190:35]
    node _res_T_1 = and(io.src1, io.src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 194:32]
    node _res_T_2 = or(io.src1, io.src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 195:32]
    node _res_T_3 = bits(slt, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 196:33]
    node _res_T_4 = mux(_res_T_3, io.src1, io.src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 196:29]
    node _res_T_5 = bits(slt, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 197:33]
    node _res_T_6 = mux(_res_T_5, io.src2, io.src1) @[src/main/scala/nutcore/backend/fu/LSU.scala 197:29]
    node _res_T_7 = bits(sltu, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 198:34]
    node _res_T_8 = mux(_res_T_7, io.src1, io.src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 198:29]
    node _res_T_9 = bits(sltu, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 199:34]
    node _res_T_10 = mux(_res_T_9, io.src2, io.src1) @[src/main/scala/nutcore/backend/fu/LSU.scala 199:29]
    node _res_T_11 = eq(UInt<6>(0h22), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_12 = mux(_res_T_11, io.src2, adderRes) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_13 = eq(UInt<6>(0h24), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_14 = mux(_res_T_13, xorRes, _res_T_12) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_15 = eq(UInt<6>(0h25), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_16 = mux(_res_T_15, _res_T_1, _res_T_14) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_17 = eq(UInt<6>(0h26), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_18 = mux(_res_T_17, _res_T_2, _res_T_16) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_19 = eq(UInt<6>(0h37), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_20 = mux(_res_T_19, _res_T_4, _res_T_18) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_21 = eq(UInt<6>(0h30), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_22 = mux(_res_T_21, _res_T_6, _res_T_20) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_23 = eq(UInt<6>(0h31), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_24 = mux(_res_T_23, _res_T_8, _res_T_22) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _res_T_25 = eq(UInt<6>(0h32), _res_T) @[src/main/scala/utils/LookupTree.scala 29:28]
    node res = mux(_res_T_25, _res_T_10, _res_T_24) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _io_result_T = bits(res, 31, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 202:45]
    node io_result_signBit = bits(_io_result_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_result_T_1 = mux(io_result_signBit, UInt<32>(0hffffffff), UInt<32>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_result_T_2 = cat(_io_result_T_1, _io_result_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_result_T_3 = bits(res, 63, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 202:61]
    node _io_result_T_4 = mux(io.isWordOp, _io_result_T_2, _io_result_T_3) @[src/main/scala/nutcore/backend/fu/LSU.scala 202:20]
    connect io.result, _io_result_T_4 @[src/main/scala/nutcore/backend/fu/LSU.scala 202:13]

  module UnpipelinedLSU : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 36:7]
    input clock : Clock @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 36:7]
    input reset : Reset @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 36:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { src1 : UInt<64>, src2 : UInt<64>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip wdata : UInt<64>, flip instr : UInt<32>, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, isMMIO : UInt<1>, dtlbPF : UInt<1>, loadAddrMisaligned : UInt<1>, storeAddrMisaligned : UInt<1>} @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]

    inst lsExecUnit of LSExecUnit @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 47:28]
    connect lsExecUnit.clock, clock
    connect lsExecUnit.reset, reset
    invalidate lsExecUnit.io.instr @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 48:25]
    connect io.dtlbPF, lsExecUnit.io.dtlbPF @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 49:15]
    node _storeReq_T = bits(io.in.bits.func, 3, 3) @[src/main/scala/nutcore/backend/fu/LSU.scala 55:39]
    node storeReq = and(io.in.valid, _storeReq_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 51:26]
    node _loadReq_T = bits(io.in.bits.func, 3, 3) @[src/main/scala/nutcore/backend/fu/LSU.scala 55:39]
    node _loadReq_T_1 = eq(_loadReq_T, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/LSU.scala 56:34]
    node _loadReq_T_2 = bits(io.in.bits.func, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node _loadReq_T_3 = eq(_loadReq_T_2, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/LSU.scala 56:51]
    node _loadReq_T_4 = and(_loadReq_T_1, _loadReq_T_3) @[src/main/scala/nutcore/backend/fu/LSU.scala 56:49]
    node loadReq = and(io.in.valid, _loadReq_T_4) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 52:26]
    node _atomReq_T = bits(io.in.bits.func, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node atomReq = and(io.in.valid, _atomReq_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 53:26]
    node _amoReq_T = bits(io.in.bits.func, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node _amoReq_T_1 = eq(io.in.bits.func, UInt<6>(0h20)) @[src/main/scala/nutcore/backend/fu/LSU.scala 57:37]
    node _amoReq_T_2 = eq(_amoReq_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/LSU.scala 59:49]
    node _amoReq_T_3 = and(_amoReq_T, _amoReq_T_2) @[src/main/scala/nutcore/backend/fu/LSU.scala 59:46]
    node _amoReq_T_4 = eq(io.in.bits.func, UInt<6>(0h21)) @[src/main/scala/nutcore/backend/fu/LSU.scala 58:37]
    node _amoReq_T_5 = eq(_amoReq_T_4, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/LSU.scala 59:64]
    node _amoReq_T_6 = and(_amoReq_T_3, _amoReq_T_5) @[src/main/scala/nutcore/backend/fu/LSU.scala 59:61]
    node amoReq = and(io.in.valid, _amoReq_T_6) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 54:26]
    node _lrReq_T = eq(io.in.bits.func, UInt<6>(0h20)) @[src/main/scala/nutcore/backend/fu/LSU.scala 57:37]
    node lrReq = and(io.in.valid, _lrReq_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 55:25]
    node _scReq_T = eq(io.in.bits.func, UInt<6>(0h21)) @[src/main/scala/nutcore/backend/fu/LSU.scala 58:37]
    node scReq = and(io.in.valid, _scReq_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 56:25]
    wire _WIRE : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 58:37]
    connect _WIRE, amoReq @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 58:37]
    wire _WIRE_1 : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 60:35]
    connect _WIRE_1, amoReq @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 60:35]
    node aq = bits(io.instr, 26, 26) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 62:22]
    node rl = bits(io.instr, 25, 25) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 63:22]
    node funct3 = bits(io.instr, 14, 12) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 64:26]
    node _atomWidthW_T = bits(funct3, 0, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 66:29]
    node atomWidthW = eq(_atomWidthW_T, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 66:22]
    node atomWidthD = bits(funct3, 0, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 67:28]
    wire setLr : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 70:21]
    wire setLrVal : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 71:24]
    wire setLrAddr : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 72:25]
    wire lr : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 73:22]
    connect lr, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 73:22]
    wire lrAddr : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 74:26]
    invalidate lrAddr @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 74:26]
    node _scInvalid_T = neq(io.in.bits.src1, lrAddr) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 81:27]
    node _scInvalid_T_1 = eq(lr, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 81:41]
    node _scInvalid_T_2 = or(_scInvalid_T, _scInvalid_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 81:38]
    node scInvalid = and(_scInvalid_T_2, scReq) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 81:46]
    wire dtlbFinish : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 84:30]
    connect dtlbFinish, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 84:30]
    wire dtlbPF : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 85:26]
    connect dtlbPF, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 85:26]
    wire dtlbEnable : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 86:30]
    connect dtlbEnable, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 86:30]
    regreset state : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 95:24]
    reg atomMemReg : UInt<64>, clock @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 96:25]
    reg atomRegReg : UInt<64>, clock @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 97:25]
    inst atomALU of AtomALU @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 98:25]
    connect atomALU.clock, clock
    connect atomALU.reset, reset
    connect atomALU.io.src1, atomMemReg @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 99:21]
    connect atomALU.io.src2, io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 100:21]
    connect atomALU.io.func, io.in.bits.func @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 101:21]
    connect atomALU.io.isWordOp, atomWidthW @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 102:25]
    connect lsExecUnit.io.in.valid, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 119:32]
    invalidate lsExecUnit.io.out.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 120:32]
    invalidate lsExecUnit.io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 121:32]
    invalidate lsExecUnit.io.in.bits.src2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 122:32]
    invalidate lsExecUnit.io.in.bits.func @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 123:32]
    invalidate lsExecUnit.io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 124:32]
    connect io.out.valid, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 125:32]
    connect io.in.ready, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 126:32]
    node _T = eq(UInt<3>(0h0), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    when _T : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
      connect lsExecUnit.io.in.valid, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 130:36]
      invalidate lsExecUnit.io.out.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 131:36]
      invalidate lsExecUnit.io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 132:36]
      invalidate lsExecUnit.io.in.bits.src2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 133:36]
      invalidate lsExecUnit.io.in.bits.func @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 134:36]
      invalidate lsExecUnit.io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 135:36]
      node _io_in_ready_T = or(UInt<1>(0h0), scInvalid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 136:47]
      connect io.in.ready, _io_in_ready_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 136:36]
      node _io_out_valid_T = or(UInt<1>(0h0), scInvalid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 137:47]
      connect io.out.valid, _io_out_valid_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 137:36]
      when io.in.valid : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 138:20]
        connect state, UInt<3>(0h1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 138:27]
      node _lsExecUnit_io_in_valid_T = eq(atomReq, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 141:56]
      node _lsExecUnit_io_in_valid_T_1 = and(io.in.valid, _lsExecUnit_io_in_valid_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 141:53]
      connect lsExecUnit.io.in.valid, _lsExecUnit_io_in_valid_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 141:38]
      connect lsExecUnit.io.out.ready, io.out.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 142:38]
      node _lsExecUnit_io_in_bits_src1_T = add(io.in.bits.src1, io.in.bits.src2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 143:46]
      node _lsExecUnit_io_in_bits_src1_T_1 = tail(_lsExecUnit_io_in_bits_src1_T, 1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 143:46]
      connect lsExecUnit.io.in.bits.src1, _lsExecUnit_io_in_bits_src1_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 143:38]
      invalidate lsExecUnit.io.in.bits.src2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 144:38]
      connect lsExecUnit.io.in.bits.func, io.in.bits.func @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 145:38]
      connect lsExecUnit.io.wdata, io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 146:38]
      node _io_in_ready_T_1 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _io_in_ready_T_2 = or(_io_in_ready_T_1, scInvalid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 147:64]
      connect io.in.ready, _io_in_ready_T_2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 147:38]
      node _io_out_valid_T_1 = or(lsExecUnit.io.out.valid, scInvalid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 148:66]
      connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 148:38]
      connect state, UInt<3>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 149:17]
      when amoReq : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 152:21]
        connect state, UInt<3>(0h5) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 152:28]
      when lrReq : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 153:20]
        connect state, UInt<3>(0h3) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 153:27]
      when scReq : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 154:20]
        node _state_T = mux(scInvalid, UInt<3>(0h0), UInt<3>(0h4)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 154:33]
        connect state, _state_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 154:27]
    else :
      node _T_1 = eq(UInt<3>(0h1), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
      when _T_1 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
        connect lsExecUnit.io.in.valid, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 159:36]
        connect lsExecUnit.io.out.ready, io.out.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 160:36]
        invalidate lsExecUnit.io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 161:36]
        invalidate lsExecUnit.io.in.bits.src2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 162:36]
        connect lsExecUnit.io.in.bits.func, io.in.bits.func @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 163:36]
        connect lsExecUnit.io.wdata, io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 164:36]
        node _io_in_ready_T_3 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        connect io.in.ready, _io_in_ready_T_3 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 165:36]
        connect io.out.valid, lsExecUnit.io.out.valid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 166:36]
        node _T_2 = eq(atomReq, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:16]
        node _T_3 = eq(amoReq, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:28]
        node _T_4 = or(_T_2, _T_3) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:25]
        node _T_5 = eq(lrReq, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:39]
        node _T_6 = or(_T_4, _T_5) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:36]
        node _T_7 = eq(scReq, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:49]
        node _T_8 = or(_T_6, _T_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:46]
        node _T_9 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:15]
        node _T_10 = eq(_T_9, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:15]
        when _T_10 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:15]
          node _T_11 = eq(_T_8, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:15]
          when _T_11 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:15]
            skip
          assert(clock, _T_8, UInt<1>(0h1), "") : assert @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:15]
        node _T_12 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_12 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 168:26]
          connect state, UInt<3>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 168:33]
      else :
        node _T_13 = eq(UInt<3>(0h5), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
        when _T_13 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
          connect lsExecUnit.io.in.valid, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 184:36]
          connect lsExecUnit.io.out.ready, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 185:36]
          connect lsExecUnit.io.in.bits.src1, io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 186:36]
          invalidate lsExecUnit.io.in.bits.src2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 187:36]
          node _lsExecUnit_io_in_bits_func_T = mux(atomWidthD, UInt<2>(0h3), UInt<2>(0h2)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 188:42]
          connect lsExecUnit.io.in.bits.func, _lsExecUnit_io_in_bits_func_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 188:36]
          invalidate lsExecUnit.io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 189:36]
          connect io.in.ready, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 190:36]
          connect io.out.valid, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 191:36]
          node _T_14 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_14 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 192:37]
            connect state, UInt<3>(0h6) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 193:17]
          connect atomMemReg, lsExecUnit.io.out.bits @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 196:20]
          connect atomRegReg, lsExecUnit.io.out.bits @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 197:20]
        else :
          node _T_15 = eq(UInt<3>(0h6), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
          when _T_15 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
            connect lsExecUnit.io.in.valid, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 201:36]
            connect lsExecUnit.io.out.ready, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 202:36]
            invalidate lsExecUnit.io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 203:36]
            invalidate lsExecUnit.io.in.bits.src2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 204:36]
            invalidate lsExecUnit.io.in.bits.func @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 205:36]
            invalidate lsExecUnit.io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 206:36]
            connect io.in.ready, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 207:36]
            connect io.out.valid, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 208:36]
            connect state, UInt<3>(0h7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 209:15]
            connect atomMemReg, atomALU.io.result @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:20]
          else :
            node _T_16 = eq(UInt<3>(0h7), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
            when _T_16 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
              connect lsExecUnit.io.in.valid, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 215:36]
              connect lsExecUnit.io.out.ready, io.out.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 216:36]
              connect lsExecUnit.io.in.bits.src1, io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 217:36]
              invalidate lsExecUnit.io.in.bits.src2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 218:36]
              node _lsExecUnit_io_in_bits_func_T_1 = mux(atomWidthD, UInt<4>(0hb), UInt<4>(0ha)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 219:42]
              connect lsExecUnit.io.in.bits.func, _lsExecUnit_io_in_bits_func_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 219:36]
              connect lsExecUnit.io.wdata, atomMemReg @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 220:36]
              node _io_in_ready_T_4 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
              connect io.in.ready, _io_in_ready_T_4 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 221:36]
              node _io_out_valid_T_2 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
              connect io.out.valid, _io_out_valid_T_2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 222:36]
              node _T_17 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
              when _T_17 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 223:37]
                connect state, UInt<3>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 224:17]
            else :
              node _T_18 = eq(UInt<3>(0h3), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
              when _T_18 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
                connect lsExecUnit.io.in.valid, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 229:36]
                connect lsExecUnit.io.out.ready, io.out.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 230:36]
                connect lsExecUnit.io.in.bits.src1, io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 231:36]
                invalidate lsExecUnit.io.in.bits.src2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 232:36]
                node _lsExecUnit_io_in_bits_func_T_2 = mux(atomWidthD, UInt<2>(0h3), UInt<2>(0h2)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 233:42]
                connect lsExecUnit.io.in.bits.func, _lsExecUnit_io_in_bits_func_T_2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 233:36]
                invalidate lsExecUnit.io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 234:36]
                node _io_in_ready_T_5 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                connect io.in.ready, _io_in_ready_T_5 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 235:36]
                node _io_out_valid_T_3 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                connect io.out.valid, _io_out_valid_T_3 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 236:36]
                node _T_19 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                when _T_19 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 237:37]
                  connect state, UInt<3>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 238:17]
              else :
                node _T_20 = eq(UInt<3>(0h4), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
                when _T_20 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
                  connect lsExecUnit.io.in.valid, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 243:36]
                  connect lsExecUnit.io.out.ready, io.out.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 244:36]
                  connect lsExecUnit.io.in.bits.src1, io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 245:36]
                  invalidate lsExecUnit.io.in.bits.src2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 246:36]
                  node _lsExecUnit_io_in_bits_func_T_3 = mux(atomWidthD, UInt<4>(0hb), UInt<4>(0ha)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 247:42]
                  connect lsExecUnit.io.in.bits.func, _lsExecUnit_io_in_bits_func_T_3 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 247:36]
                  connect lsExecUnit.io.wdata, io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 248:36]
                  node _io_in_ready_T_6 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                  connect io.in.ready, _io_in_ready_T_6 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 249:36]
                  node _io_out_valid_T_4 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                  connect io.out.valid, _io_out_valid_T_4 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 250:36]
                  node _T_21 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                  when _T_21 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 251:37]
                    connect state, UInt<3>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 252:17]
    node _T_22 = or(dtlbPF, io.loadAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 257:17]
    node _T_23 = or(_T_22, io.storeAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 257:42]
    when _T_23 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 257:68]
      connect state, UInt<3>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 258:13]
      connect io.out.valid, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 259:20]
      connect io.in.ready, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 260:19]
    node _T_24 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _setLr_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _setLr_T_1 = or(lrReq, scReq) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 270:36]
    node _setLr_T_2 = and(_setLr_T, _setLr_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 270:26]
    connect setLr, _setLr_T_2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 270:11]
    connect setLrVal, lrReq @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 271:14]
    connect setLrAddr, io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 272:15]
    connect lsExecUnit.io.dmem.resp, io.dmem.resp @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    connect io.dmem.req.bits, lsExecUnit.io.dmem.req.bits @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    connect io.dmem.req.valid, lsExecUnit.io.dmem.req.valid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    connect lsExecUnit.io.dmem.req.ready, io.dmem.req.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    node _io_out_bits_T = eq(state, UInt<3>(0h7)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 275:52]
    node _io_out_bits_T_1 = mux(_io_out_bits_T, atomRegReg, lsExecUnit.io.out.bits) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 275:45]
    node _io_out_bits_T_2 = mux(scReq, scInvalid, _io_out_bits_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 275:23]
    connect io.out.bits, _io_out_bits_T_2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 275:17]
    wire lsuMMIO : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 277:27]
    connect lsuMMIO, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 277:27]
    regreset mmioReg : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 280:26]
    node _T_25 = eq(mmioReg, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 281:11]
    when _T_25 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 281:21]
      connect mmioReg, lsuMMIO @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 281:31]
    when io.out.valid : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 282:25]
      connect mmioReg, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 282:35]
    node _io_isMMIO_T = and(mmioReg, io.out.valid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 283:26]
    connect io.isMMIO, _io_isMMIO_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 283:15]
    connect io.loadAddrMisaligned, lsExecUnit.io.loadAddrMisaligned @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 285:27]
    connect io.storeAddrMisaligned, lsExecUnit.io.storeAddrMisaligned @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 286:28]

  module Multiplier : @[src/main/scala/nutcore/backend/fu/MDU.scala 52:7]
    input clock : Clock @[src/main/scala/nutcore/backend/fu/MDU.scala 52:7]
    input reset : Reset @[src/main/scala/nutcore/backend/fu/MDU.scala 52:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<65>[2]}, flip sign : UInt<1>, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<130>}} @[src/main/scala/nutcore/backend/fu/MDU.scala 53:14]

    reg mulRes_REG : UInt, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    connect mulRes_REG, io.in.bits[0] @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    node _mulRes_T = asSInt(mulRes_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 58:42]
    reg mulRes_REG_1 : UInt, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    connect mulRes_REG_1, io.in.bits[1] @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    node _mulRes_T_1 = asSInt(mulRes_REG_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 58:76]
    node mulRes = mul(_mulRes_T, _mulRes_T_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 58:49]
    reg io_out_bits_REG : SInt, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 57:60]
    connect io_out_bits_REG, mulRes @[src/main/scala/nutcore/backend/fu/MDU.scala 57:60]
    reg io_out_bits_REG_1 : SInt, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 57:52]
    connect io_out_bits_REG_1, io_out_bits_REG @[src/main/scala/nutcore/backend/fu/MDU.scala 57:52]
    reg io_out_bits_REG_2 : SInt, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 57:44]
    connect io_out_bits_REG_2, io_out_bits_REG_1 @[src/main/scala/nutcore/backend/fu/MDU.scala 57:44]
    node _io_out_bits_T = asUInt(io_out_bits_REG_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 59:37]
    connect io.out.bits, _io_out_bits_T @[src/main/scala/nutcore/backend/fu/MDU.scala 59:15]
    node _io_out_valid_T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg io_out_valid_REG : UInt<1>, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    connect io_out_valid_REG, _io_out_valid_T @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    reg io_out_valid_REG_1 : UInt<1>, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 57:60]
    connect io_out_valid_REG_1, io_out_valid_REG @[src/main/scala/nutcore/backend/fu/MDU.scala 57:60]
    reg io_out_valid_REG_2 : UInt<1>, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 57:52]
    connect io_out_valid_REG_2, io_out_valid_REG_1 @[src/main/scala/nutcore/backend/fu/MDU.scala 57:52]
    reg io_out_valid_REG_3 : UInt<1>, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 57:44]
    connect io_out_valid_REG_3, io_out_valid_REG_2 @[src/main/scala/nutcore/backend/fu/MDU.scala 57:44]
    connect io.out.valid, io_out_valid_REG_3 @[src/main/scala/nutcore/backend/fu/MDU.scala 60:16]
    regreset busy : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/MDU.scala 62:21]
    node _T = eq(busy, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/MDU.scala 63:24]
    node _T_1 = and(io.in.valid, _T) @[src/main/scala/nutcore/backend/fu/MDU.scala 63:21]
    when _T_1 : @[src/main/scala/nutcore/backend/fu/MDU.scala 63:31]
      connect busy, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/MDU.scala 63:38]
    when io.out.valid : @[src/main/scala/nutcore/backend/fu/MDU.scala 64:23]
      connect busy, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/MDU.scala 64:30]
    node _io_in_ready_T = eq(busy, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/MDU.scala 65:49]
    connect io.in.ready, _io_in_ready_T @[src/main/scala/nutcore/backend/fu/MDU.scala 65:15]

  module Divider : @[src/main/scala/nutcore/backend/fu/MDU.scala 68:7]
    input clock : Clock @[src/main/scala/nutcore/backend/fu/MDU.scala 68:7]
    input reset : Reset @[src/main/scala/nutcore/backend/fu/MDU.scala 68:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>[2]}, flip sign : UInt<1>, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}} @[src/main/scala/nutcore/backend/fu/MDU.scala 69:14]

    regreset state : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/nutcore/backend/fu/MDU.scala 77:22]
    node _newReq_T = eq(state, UInt<3>(0h0)) @[src/main/scala/nutcore/backend/fu/MDU.scala 78:23]
    node _newReq_T_1 = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node newReq = and(_newReq_T, _newReq_T_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 78:35]
    node divBy0 = eq(io.in.bits[1], UInt<64>(0h0)) @[src/main/scala/nutcore/backend/fu/MDU.scala 81:18]
    reg shiftReg : UInt<129>, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 83:21]
    node hi = bits(shiftReg, 128, 64) @[src/main/scala/nutcore/backend/fu/MDU.scala 84:20]
    node lo = bits(shiftReg, 63, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 85:20]
    node _s_T = bits(io.in.bits[0], 63, 63) @[src/main/scala/nutcore/backend/fu/MDU.scala 72:14]
    node aSign = and(_s_T, io.sign) @[src/main/scala/nutcore/backend/fu/MDU.scala 72:24]
    node _T = sub(UInt<1>(0h0), io.in.bits[0]) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:16]
    node _T_1 = tail(_T, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:16]
    node aVal = mux(aSign, _T_1, io.in.bits[0]) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:12]
    node _s_T_1 = bits(io.in.bits[1], 63, 63) @[src/main/scala/nutcore/backend/fu/MDU.scala 72:14]
    node bSign = and(_s_T_1, io.sign) @[src/main/scala/nutcore/backend/fu/MDU.scala 72:24]
    node _T_2 = sub(UInt<1>(0h0), io.in.bits[1]) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:16]
    node _T_3 = tail(_T_2, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:16]
    node bVal = mux(bSign, _T_3, io.in.bits[1]) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:12]
    reg aSignReg : UInt<1>, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 89:27]
    when newReq : @[src/main/scala/nutcore/backend/fu/MDU.scala 89:27]
      connect aSignReg, aSign @[src/main/scala/nutcore/backend/fu/MDU.scala 89:27]
    node _qSignReg_T = xor(aSign, bSign) @[src/main/scala/nutcore/backend/fu/MDU.scala 90:35]
    node _qSignReg_T_1 = eq(divBy0, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/MDU.scala 90:47]
    node _qSignReg_T_2 = and(_qSignReg_T, _qSignReg_T_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 90:44]
    reg qSignReg : UInt<1>, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 90:27]
    when newReq : @[src/main/scala/nutcore/backend/fu/MDU.scala 90:27]
      connect qSignReg, _qSignReg_T_2 @[src/main/scala/nutcore/backend/fu/MDU.scala 90:27]
    reg bReg : UInt<64>, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 91:23]
    when newReq : @[src/main/scala/nutcore/backend/fu/MDU.scala 91:23]
      connect bReg, bVal @[src/main/scala/nutcore/backend/fu/MDU.scala 91:23]
    node _aValx2Reg_T = cat(aVal, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/MDU.scala 92:32]
    reg aValx2Reg : UInt<65>, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 92:28]
    when newReq : @[src/main/scala/nutcore/backend/fu/MDU.scala 92:28]
      connect aValx2Reg, _aValx2Reg_T @[src/main/scala/nutcore/backend/fu/MDU.scala 92:28]
    regreset cnt_value : UInt<6>, clock, reset, UInt<6>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    when newReq : @[src/main/scala/nutcore/backend/fu/MDU.scala 95:17]
      connect state, UInt<3>(0h1) @[src/main/scala/nutcore/backend/fu/MDU.scala 96:11]
    else :
      node _T_4 = eq(state, UInt<3>(0h1)) @[src/main/scala/nutcore/backend/fu/MDU.scala 97:22]
      when _T_4 : @[src/main/scala/nutcore/backend/fu/MDU.scala 97:34]
        node canSkipShift_hi = bits(bReg, 63, 32) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo = bits(bReg, 31, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi = orr(canSkipShift_hi) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_1 = bits(canSkipShift_hi, 31, 16) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_1 = bits(canSkipShift_hi, 15, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_1 = orr(canSkipShift_hi_1) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_2 = bits(canSkipShift_hi_1, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_2 = bits(canSkipShift_hi_1, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_2 = orr(canSkipShift_hi_2) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_3 = bits(canSkipShift_hi_2, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_3 = bits(canSkipShift_hi_2, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_3 = orr(canSkipShift_hi_3) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T = bits(canSkipShift_hi_3, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_1 = bits(canSkipShift_hi_3, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_2 = bits(canSkipShift_hi_3, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_3 = mux(_canSkipShift_T_1, UInt<2>(0h2), _canSkipShift_T_2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_4 = mux(_canSkipShift_T, UInt<2>(0h3), _canSkipShift_T_3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_5 = bits(canSkipShift_lo_3, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_6 = bits(canSkipShift_lo_3, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_7 = bits(canSkipShift_lo_3, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_8 = mux(_canSkipShift_T_6, UInt<2>(0h2), _canSkipShift_T_7) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_9 = mux(_canSkipShift_T_5, UInt<2>(0h3), _canSkipShift_T_8) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_10 = mux(canSkipShift_useHi_3, _canSkipShift_T_4, _canSkipShift_T_9) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_11 = cat(canSkipShift_useHi_3, _canSkipShift_T_10) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_4 = bits(canSkipShift_lo_2, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_4 = bits(canSkipShift_lo_2, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_4 = orr(canSkipShift_hi_4) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_12 = bits(canSkipShift_hi_4, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_13 = bits(canSkipShift_hi_4, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_14 = bits(canSkipShift_hi_4, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_15 = mux(_canSkipShift_T_13, UInt<2>(0h2), _canSkipShift_T_14) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_16 = mux(_canSkipShift_T_12, UInt<2>(0h3), _canSkipShift_T_15) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_17 = bits(canSkipShift_lo_4, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_18 = bits(canSkipShift_lo_4, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_19 = bits(canSkipShift_lo_4, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_20 = mux(_canSkipShift_T_18, UInt<2>(0h2), _canSkipShift_T_19) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_21 = mux(_canSkipShift_T_17, UInt<2>(0h3), _canSkipShift_T_20) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_22 = mux(canSkipShift_useHi_4, _canSkipShift_T_16, _canSkipShift_T_21) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_23 = cat(canSkipShift_useHi_4, _canSkipShift_T_22) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_24 = mux(canSkipShift_useHi_2, _canSkipShift_T_11, _canSkipShift_T_23) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_25 = cat(canSkipShift_useHi_2, _canSkipShift_T_24) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_5 = bits(canSkipShift_lo_1, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_5 = bits(canSkipShift_lo_1, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_5 = orr(canSkipShift_hi_5) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_6 = bits(canSkipShift_hi_5, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_6 = bits(canSkipShift_hi_5, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_6 = orr(canSkipShift_hi_6) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_26 = bits(canSkipShift_hi_6, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_27 = bits(canSkipShift_hi_6, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_28 = bits(canSkipShift_hi_6, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_29 = mux(_canSkipShift_T_27, UInt<2>(0h2), _canSkipShift_T_28) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_30 = mux(_canSkipShift_T_26, UInt<2>(0h3), _canSkipShift_T_29) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_31 = bits(canSkipShift_lo_6, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_32 = bits(canSkipShift_lo_6, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_33 = bits(canSkipShift_lo_6, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_34 = mux(_canSkipShift_T_32, UInt<2>(0h2), _canSkipShift_T_33) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_35 = mux(_canSkipShift_T_31, UInt<2>(0h3), _canSkipShift_T_34) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_36 = mux(canSkipShift_useHi_6, _canSkipShift_T_30, _canSkipShift_T_35) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_37 = cat(canSkipShift_useHi_6, _canSkipShift_T_36) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_7 = bits(canSkipShift_lo_5, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_7 = bits(canSkipShift_lo_5, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_7 = orr(canSkipShift_hi_7) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_38 = bits(canSkipShift_hi_7, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_39 = bits(canSkipShift_hi_7, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_40 = bits(canSkipShift_hi_7, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_41 = mux(_canSkipShift_T_39, UInt<2>(0h2), _canSkipShift_T_40) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_42 = mux(_canSkipShift_T_38, UInt<2>(0h3), _canSkipShift_T_41) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_43 = bits(canSkipShift_lo_7, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_44 = bits(canSkipShift_lo_7, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_45 = bits(canSkipShift_lo_7, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_46 = mux(_canSkipShift_T_44, UInt<2>(0h2), _canSkipShift_T_45) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_47 = mux(_canSkipShift_T_43, UInt<2>(0h3), _canSkipShift_T_46) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_48 = mux(canSkipShift_useHi_7, _canSkipShift_T_42, _canSkipShift_T_47) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_49 = cat(canSkipShift_useHi_7, _canSkipShift_T_48) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_50 = mux(canSkipShift_useHi_5, _canSkipShift_T_37, _canSkipShift_T_49) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_51 = cat(canSkipShift_useHi_5, _canSkipShift_T_50) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_52 = mux(canSkipShift_useHi_1, _canSkipShift_T_25, _canSkipShift_T_51) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_53 = cat(canSkipShift_useHi_1, _canSkipShift_T_52) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_8 = bits(canSkipShift_lo, 31, 16) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_8 = bits(canSkipShift_lo, 15, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_8 = orr(canSkipShift_hi_8) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_9 = bits(canSkipShift_hi_8, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_9 = bits(canSkipShift_hi_8, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_9 = orr(canSkipShift_hi_9) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_10 = bits(canSkipShift_hi_9, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_10 = bits(canSkipShift_hi_9, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_10 = orr(canSkipShift_hi_10) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_54 = bits(canSkipShift_hi_10, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_55 = bits(canSkipShift_hi_10, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_56 = bits(canSkipShift_hi_10, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_57 = mux(_canSkipShift_T_55, UInt<2>(0h2), _canSkipShift_T_56) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_58 = mux(_canSkipShift_T_54, UInt<2>(0h3), _canSkipShift_T_57) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_59 = bits(canSkipShift_lo_10, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_60 = bits(canSkipShift_lo_10, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_61 = bits(canSkipShift_lo_10, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_62 = mux(_canSkipShift_T_60, UInt<2>(0h2), _canSkipShift_T_61) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_63 = mux(_canSkipShift_T_59, UInt<2>(0h3), _canSkipShift_T_62) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_64 = mux(canSkipShift_useHi_10, _canSkipShift_T_58, _canSkipShift_T_63) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_65 = cat(canSkipShift_useHi_10, _canSkipShift_T_64) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_11 = bits(canSkipShift_lo_9, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_11 = bits(canSkipShift_lo_9, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_11 = orr(canSkipShift_hi_11) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_66 = bits(canSkipShift_hi_11, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_67 = bits(canSkipShift_hi_11, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_68 = bits(canSkipShift_hi_11, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_69 = mux(_canSkipShift_T_67, UInt<2>(0h2), _canSkipShift_T_68) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_70 = mux(_canSkipShift_T_66, UInt<2>(0h3), _canSkipShift_T_69) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_71 = bits(canSkipShift_lo_11, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_72 = bits(canSkipShift_lo_11, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_73 = bits(canSkipShift_lo_11, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_74 = mux(_canSkipShift_T_72, UInt<2>(0h2), _canSkipShift_T_73) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_75 = mux(_canSkipShift_T_71, UInt<2>(0h3), _canSkipShift_T_74) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_76 = mux(canSkipShift_useHi_11, _canSkipShift_T_70, _canSkipShift_T_75) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_77 = cat(canSkipShift_useHi_11, _canSkipShift_T_76) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_78 = mux(canSkipShift_useHi_9, _canSkipShift_T_65, _canSkipShift_T_77) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_79 = cat(canSkipShift_useHi_9, _canSkipShift_T_78) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_12 = bits(canSkipShift_lo_8, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_12 = bits(canSkipShift_lo_8, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_12 = orr(canSkipShift_hi_12) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_13 = bits(canSkipShift_hi_12, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_13 = bits(canSkipShift_hi_12, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_13 = orr(canSkipShift_hi_13) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_80 = bits(canSkipShift_hi_13, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_81 = bits(canSkipShift_hi_13, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_82 = bits(canSkipShift_hi_13, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_83 = mux(_canSkipShift_T_81, UInt<2>(0h2), _canSkipShift_T_82) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_84 = mux(_canSkipShift_T_80, UInt<2>(0h3), _canSkipShift_T_83) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_85 = bits(canSkipShift_lo_13, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_86 = bits(canSkipShift_lo_13, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_87 = bits(canSkipShift_lo_13, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_88 = mux(_canSkipShift_T_86, UInt<2>(0h2), _canSkipShift_T_87) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_89 = mux(_canSkipShift_T_85, UInt<2>(0h3), _canSkipShift_T_88) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_90 = mux(canSkipShift_useHi_13, _canSkipShift_T_84, _canSkipShift_T_89) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_91 = cat(canSkipShift_useHi_13, _canSkipShift_T_90) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_14 = bits(canSkipShift_lo_12, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_14 = bits(canSkipShift_lo_12, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_14 = orr(canSkipShift_hi_14) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_92 = bits(canSkipShift_hi_14, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_93 = bits(canSkipShift_hi_14, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_94 = bits(canSkipShift_hi_14, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_95 = mux(_canSkipShift_T_93, UInt<2>(0h2), _canSkipShift_T_94) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_96 = mux(_canSkipShift_T_92, UInt<2>(0h3), _canSkipShift_T_95) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_97 = bits(canSkipShift_lo_14, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_98 = bits(canSkipShift_lo_14, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_99 = bits(canSkipShift_lo_14, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_100 = mux(_canSkipShift_T_98, UInt<2>(0h2), _canSkipShift_T_99) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_101 = mux(_canSkipShift_T_97, UInt<2>(0h3), _canSkipShift_T_100) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_102 = mux(canSkipShift_useHi_14, _canSkipShift_T_96, _canSkipShift_T_101) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_103 = cat(canSkipShift_useHi_14, _canSkipShift_T_102) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_104 = mux(canSkipShift_useHi_12, _canSkipShift_T_91, _canSkipShift_T_103) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_105 = cat(canSkipShift_useHi_12, _canSkipShift_T_104) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_106 = mux(canSkipShift_useHi_8, _canSkipShift_T_79, _canSkipShift_T_105) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_107 = cat(canSkipShift_useHi_8, _canSkipShift_T_106) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_108 = mux(canSkipShift_useHi, _canSkipShift_T_53, _canSkipShift_T_107) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_109 = cat(canSkipShift_useHi, _canSkipShift_T_108) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_110 = or(UInt<7>(0h40), _canSkipShift_T_109) @[src/main/scala/nutcore/backend/fu/MDU.scala 105:31]
        node canSkipShift_hi_15 = bits(aValx2Reg, 64, 64) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_15 = bits(aValx2Reg, 63, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_15 = orr(canSkipShift_hi_15) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_16 = bits(canSkipShift_lo_15, 63, 32) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_16 = bits(canSkipShift_lo_15, 31, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_16 = orr(canSkipShift_hi_16) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_17 = bits(canSkipShift_hi_16, 31, 16) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_17 = bits(canSkipShift_hi_16, 15, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_17 = orr(canSkipShift_hi_17) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_18 = bits(canSkipShift_hi_17, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_18 = bits(canSkipShift_hi_17, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_18 = orr(canSkipShift_hi_18) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_19 = bits(canSkipShift_hi_18, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_19 = bits(canSkipShift_hi_18, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_19 = orr(canSkipShift_hi_19) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_111 = bits(canSkipShift_hi_19, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_112 = bits(canSkipShift_hi_19, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_113 = bits(canSkipShift_hi_19, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_114 = mux(_canSkipShift_T_112, UInt<2>(0h2), _canSkipShift_T_113) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_115 = mux(_canSkipShift_T_111, UInt<2>(0h3), _canSkipShift_T_114) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_116 = bits(canSkipShift_lo_19, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_117 = bits(canSkipShift_lo_19, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_118 = bits(canSkipShift_lo_19, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_119 = mux(_canSkipShift_T_117, UInt<2>(0h2), _canSkipShift_T_118) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_120 = mux(_canSkipShift_T_116, UInt<2>(0h3), _canSkipShift_T_119) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_121 = mux(canSkipShift_useHi_19, _canSkipShift_T_115, _canSkipShift_T_120) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_122 = cat(canSkipShift_useHi_19, _canSkipShift_T_121) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_20 = bits(canSkipShift_lo_18, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_20 = bits(canSkipShift_lo_18, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_20 = orr(canSkipShift_hi_20) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_123 = bits(canSkipShift_hi_20, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_124 = bits(canSkipShift_hi_20, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_125 = bits(canSkipShift_hi_20, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_126 = mux(_canSkipShift_T_124, UInt<2>(0h2), _canSkipShift_T_125) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_127 = mux(_canSkipShift_T_123, UInt<2>(0h3), _canSkipShift_T_126) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_128 = bits(canSkipShift_lo_20, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_129 = bits(canSkipShift_lo_20, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_130 = bits(canSkipShift_lo_20, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_131 = mux(_canSkipShift_T_129, UInt<2>(0h2), _canSkipShift_T_130) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_132 = mux(_canSkipShift_T_128, UInt<2>(0h3), _canSkipShift_T_131) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_133 = mux(canSkipShift_useHi_20, _canSkipShift_T_127, _canSkipShift_T_132) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_134 = cat(canSkipShift_useHi_20, _canSkipShift_T_133) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_135 = mux(canSkipShift_useHi_18, _canSkipShift_T_122, _canSkipShift_T_134) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_136 = cat(canSkipShift_useHi_18, _canSkipShift_T_135) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_21 = bits(canSkipShift_lo_17, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_21 = bits(canSkipShift_lo_17, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_21 = orr(canSkipShift_hi_21) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_22 = bits(canSkipShift_hi_21, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_22 = bits(canSkipShift_hi_21, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_22 = orr(canSkipShift_hi_22) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_137 = bits(canSkipShift_hi_22, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_138 = bits(canSkipShift_hi_22, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_139 = bits(canSkipShift_hi_22, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_140 = mux(_canSkipShift_T_138, UInt<2>(0h2), _canSkipShift_T_139) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_141 = mux(_canSkipShift_T_137, UInt<2>(0h3), _canSkipShift_T_140) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_142 = bits(canSkipShift_lo_22, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_143 = bits(canSkipShift_lo_22, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_144 = bits(canSkipShift_lo_22, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_145 = mux(_canSkipShift_T_143, UInt<2>(0h2), _canSkipShift_T_144) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_146 = mux(_canSkipShift_T_142, UInt<2>(0h3), _canSkipShift_T_145) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_147 = mux(canSkipShift_useHi_22, _canSkipShift_T_141, _canSkipShift_T_146) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_148 = cat(canSkipShift_useHi_22, _canSkipShift_T_147) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_23 = bits(canSkipShift_lo_21, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_23 = bits(canSkipShift_lo_21, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_23 = orr(canSkipShift_hi_23) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_149 = bits(canSkipShift_hi_23, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_150 = bits(canSkipShift_hi_23, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_151 = bits(canSkipShift_hi_23, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_152 = mux(_canSkipShift_T_150, UInt<2>(0h2), _canSkipShift_T_151) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_153 = mux(_canSkipShift_T_149, UInt<2>(0h3), _canSkipShift_T_152) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_154 = bits(canSkipShift_lo_23, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_155 = bits(canSkipShift_lo_23, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_156 = bits(canSkipShift_lo_23, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_157 = mux(_canSkipShift_T_155, UInt<2>(0h2), _canSkipShift_T_156) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_158 = mux(_canSkipShift_T_154, UInt<2>(0h3), _canSkipShift_T_157) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_159 = mux(canSkipShift_useHi_23, _canSkipShift_T_153, _canSkipShift_T_158) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_160 = cat(canSkipShift_useHi_23, _canSkipShift_T_159) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_161 = mux(canSkipShift_useHi_21, _canSkipShift_T_148, _canSkipShift_T_160) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_162 = cat(canSkipShift_useHi_21, _canSkipShift_T_161) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_163 = mux(canSkipShift_useHi_17, _canSkipShift_T_136, _canSkipShift_T_162) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_164 = cat(canSkipShift_useHi_17, _canSkipShift_T_163) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_24 = bits(canSkipShift_lo_16, 31, 16) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_24 = bits(canSkipShift_lo_16, 15, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_24 = orr(canSkipShift_hi_24) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_25 = bits(canSkipShift_hi_24, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_25 = bits(canSkipShift_hi_24, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_25 = orr(canSkipShift_hi_25) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_26 = bits(canSkipShift_hi_25, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_26 = bits(canSkipShift_hi_25, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_26 = orr(canSkipShift_hi_26) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_165 = bits(canSkipShift_hi_26, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_166 = bits(canSkipShift_hi_26, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_167 = bits(canSkipShift_hi_26, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_168 = mux(_canSkipShift_T_166, UInt<2>(0h2), _canSkipShift_T_167) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_169 = mux(_canSkipShift_T_165, UInt<2>(0h3), _canSkipShift_T_168) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_170 = bits(canSkipShift_lo_26, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_171 = bits(canSkipShift_lo_26, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_172 = bits(canSkipShift_lo_26, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_173 = mux(_canSkipShift_T_171, UInt<2>(0h2), _canSkipShift_T_172) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_174 = mux(_canSkipShift_T_170, UInt<2>(0h3), _canSkipShift_T_173) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_175 = mux(canSkipShift_useHi_26, _canSkipShift_T_169, _canSkipShift_T_174) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_176 = cat(canSkipShift_useHi_26, _canSkipShift_T_175) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_27 = bits(canSkipShift_lo_25, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_27 = bits(canSkipShift_lo_25, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_27 = orr(canSkipShift_hi_27) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_177 = bits(canSkipShift_hi_27, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_178 = bits(canSkipShift_hi_27, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_179 = bits(canSkipShift_hi_27, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_180 = mux(_canSkipShift_T_178, UInt<2>(0h2), _canSkipShift_T_179) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_181 = mux(_canSkipShift_T_177, UInt<2>(0h3), _canSkipShift_T_180) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_182 = bits(canSkipShift_lo_27, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_183 = bits(canSkipShift_lo_27, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_184 = bits(canSkipShift_lo_27, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_185 = mux(_canSkipShift_T_183, UInt<2>(0h2), _canSkipShift_T_184) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_186 = mux(_canSkipShift_T_182, UInt<2>(0h3), _canSkipShift_T_185) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_187 = mux(canSkipShift_useHi_27, _canSkipShift_T_181, _canSkipShift_T_186) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_188 = cat(canSkipShift_useHi_27, _canSkipShift_T_187) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_189 = mux(canSkipShift_useHi_25, _canSkipShift_T_176, _canSkipShift_T_188) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_190 = cat(canSkipShift_useHi_25, _canSkipShift_T_189) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_28 = bits(canSkipShift_lo_24, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_28 = bits(canSkipShift_lo_24, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_28 = orr(canSkipShift_hi_28) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_29 = bits(canSkipShift_hi_28, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_29 = bits(canSkipShift_hi_28, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_29 = orr(canSkipShift_hi_29) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_191 = bits(canSkipShift_hi_29, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_192 = bits(canSkipShift_hi_29, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_193 = bits(canSkipShift_hi_29, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_194 = mux(_canSkipShift_T_192, UInt<2>(0h2), _canSkipShift_T_193) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_195 = mux(_canSkipShift_T_191, UInt<2>(0h3), _canSkipShift_T_194) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_196 = bits(canSkipShift_lo_29, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_197 = bits(canSkipShift_lo_29, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_198 = bits(canSkipShift_lo_29, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_199 = mux(_canSkipShift_T_197, UInt<2>(0h2), _canSkipShift_T_198) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_200 = mux(_canSkipShift_T_196, UInt<2>(0h3), _canSkipShift_T_199) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_201 = mux(canSkipShift_useHi_29, _canSkipShift_T_195, _canSkipShift_T_200) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_202 = cat(canSkipShift_useHi_29, _canSkipShift_T_201) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_30 = bits(canSkipShift_lo_28, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_30 = bits(canSkipShift_lo_28, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_30 = orr(canSkipShift_hi_30) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_203 = bits(canSkipShift_hi_30, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_204 = bits(canSkipShift_hi_30, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_205 = bits(canSkipShift_hi_30, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_206 = mux(_canSkipShift_T_204, UInt<2>(0h2), _canSkipShift_T_205) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_207 = mux(_canSkipShift_T_203, UInt<2>(0h3), _canSkipShift_T_206) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_208 = bits(canSkipShift_lo_30, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_209 = bits(canSkipShift_lo_30, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_210 = bits(canSkipShift_lo_30, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_211 = mux(_canSkipShift_T_209, UInt<2>(0h2), _canSkipShift_T_210) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_212 = mux(_canSkipShift_T_208, UInt<2>(0h3), _canSkipShift_T_211) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_213 = mux(canSkipShift_useHi_30, _canSkipShift_T_207, _canSkipShift_T_212) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_214 = cat(canSkipShift_useHi_30, _canSkipShift_T_213) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_215 = mux(canSkipShift_useHi_28, _canSkipShift_T_202, _canSkipShift_T_214) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_216 = cat(canSkipShift_useHi_28, _canSkipShift_T_215) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_217 = mux(canSkipShift_useHi_24, _canSkipShift_T_190, _canSkipShift_T_216) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_218 = cat(canSkipShift_useHi_24, _canSkipShift_T_217) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_219 = mux(canSkipShift_useHi_16, _canSkipShift_T_164, _canSkipShift_T_218) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_220 = cat(canSkipShift_useHi_16, _canSkipShift_T_219) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_221 = mux(canSkipShift_useHi_15, UInt<1>(0h0), _canSkipShift_T_220) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_222 = cat(canSkipShift_useHi_15, _canSkipShift_T_221) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_223 = sub(_canSkipShift_T_110, _canSkipShift_T_222) @[src/main/scala/nutcore/backend/fu/MDU.scala 105:45]
        node canSkipShift = tail(_canSkipShift_T_223, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 105:45]
        node _value_T = geq(canSkipShift, UInt<6>(0h3f)) @[src/main/scala/nutcore/backend/fu/MDU.scala 109:52]
        node _value_T_1 = mux(_value_T, UInt<6>(0h3f), canSkipShift) @[src/main/scala/nutcore/backend/fu/MDU.scala 109:38]
        node _value_T_2 = mux(divBy0, UInt<1>(0h0), _value_T_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 109:21]
        connect cnt_value, _value_T_2 @[src/main/scala/nutcore/backend/fu/MDU.scala 109:15]
        connect state, UInt<3>(0h2) @[src/main/scala/nutcore/backend/fu/MDU.scala 110:11]
      else :
        node _T_5 = eq(state, UInt<3>(0h2)) @[src/main/scala/nutcore/backend/fu/MDU.scala 111:22]
        when _T_5 : @[src/main/scala/nutcore/backend/fu/MDU.scala 111:35]
          node _shiftReg_T = dshl(aValx2Reg, cnt_value) @[src/main/scala/nutcore/backend/fu/MDU.scala 112:27]
          connect shiftReg, _shiftReg_T @[src/main/scala/nutcore/backend/fu/MDU.scala 112:14]
          connect state, UInt<3>(0h3) @[src/main/scala/nutcore/backend/fu/MDU.scala 113:11]
        else :
          node _T_6 = eq(state, UInt<3>(0h3)) @[src/main/scala/nutcore/backend/fu/MDU.scala 114:22]
          when _T_6 : @[src/main/scala/nutcore/backend/fu/MDU.scala 114:37]
            node enough = geq(hi, bReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 115:28]
            node _shiftReg_T_1 = sub(hi, bReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:36]
            node _shiftReg_T_2 = tail(_shiftReg_T_1, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:36]
            node _shiftReg_T_3 = mux(enough, _shiftReg_T_2, hi) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:24]
            node _shiftReg_T_4 = bits(_shiftReg_T_3, 63, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:47]
            node shiftReg_hi = cat(_shiftReg_T_4, lo) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:20]
            node _shiftReg_T_5 = cat(shiftReg_hi, enough) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:20]
            connect shiftReg, _shiftReg_T_5 @[src/main/scala/nutcore/backend/fu/MDU.scala 116:14]
            node wrap = eq(cnt_value, UInt<6>(0h3f)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
            node _value_T_3 = add(cnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
            node _value_T_4 = tail(_value_T_3, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
            connect cnt_value, _value_T_4 @[src/main/scala/chisel3/util/Counter.scala 77:15]
            node _T_7 = eq(cnt_value, UInt<6>(0h3f)) @[src/main/scala/nutcore/backend/fu/MDU.scala 118:21]
            when _T_7 : @[src/main/scala/nutcore/backend/fu/MDU.scala 118:36]
              connect state, UInt<3>(0h4) @[src/main/scala/nutcore/backend/fu/MDU.scala 118:44]
          else :
            node _T_8 = eq(state, UInt<3>(0h4)) @[src/main/scala/nutcore/backend/fu/MDU.scala 119:22]
            when _T_8 : @[src/main/scala/nutcore/backend/fu/MDU.scala 119:36]
              connect state, UInt<3>(0h0) @[src/main/scala/nutcore/backend/fu/MDU.scala 120:11]
    node r = bits(hi, 64, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 123:13]
    node _resQ_T = sub(UInt<1>(0h0), lo) @[src/main/scala/nutcore/backend/fu/MDU.scala 124:28]
    node _resQ_T_1 = tail(_resQ_T, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 124:28]
    node resQ = mux(qSignReg, _resQ_T_1, lo) @[src/main/scala/nutcore/backend/fu/MDU.scala 124:17]
    node _resR_T = sub(UInt<1>(0h0), r) @[src/main/scala/nutcore/backend/fu/MDU.scala 125:28]
    node _resR_T_1 = tail(_resR_T, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 125:28]
    node resR = mux(aSignReg, _resR_T_1, r) @[src/main/scala/nutcore/backend/fu/MDU.scala 125:17]
    node _io_out_bits_T = cat(resR, resQ) @[src/main/scala/nutcore/backend/fu/MDU.scala 126:21]
    connect io.out.bits, _io_out_bits_T @[src/main/scala/nutcore/backend/fu/MDU.scala 126:15]
    node _io_out_valid_T = eq(state, UInt<3>(0h4)) @[src/main/scala/nutcore/backend/fu/MDU.scala 128:39]
    connect io.out.valid, _io_out_valid_T @[src/main/scala/nutcore/backend/fu/MDU.scala 128:16]
    node _io_in_ready_T = eq(state, UInt<3>(0h0)) @[src/main/scala/nutcore/backend/fu/MDU.scala 129:25]
    connect io.in.ready, _io_in_ready_T @[src/main/scala/nutcore/backend/fu/MDU.scala 129:15]

  module MDU : @[src/main/scala/nutcore/backend/fu/MDU.scala 135:7]
    input clock : Clock @[src/main/scala/nutcore/backend/fu/MDU.scala 135:7]
    input reset : Reset @[src/main/scala/nutcore/backend/fu/MDU.scala 135:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { src1 : UInt<64>, src2 : UInt<64>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}} @[src/main/scala/nutcore/backend/fu/MDU.scala 136:14]

    node isDiv = bits(io.in.bits.func, 2, 2) @[src/main/scala/nutcore/backend/fu/MDU.scala 41:27]
    node _isDivSign_T = bits(io.in.bits.func, 2, 2) @[src/main/scala/nutcore/backend/fu/MDU.scala 41:27]
    node _isDivSign_T_1 = bits(io.in.bits.func, 0, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 42:45]
    node _isDivSign_T_2 = eq(_isDivSign_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/MDU.scala 42:42]
    node isDivSign = and(_isDivSign_T, _isDivSign_T_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 42:39]
    node isW = bits(io.in.bits.func, 3, 3) @[src/main/scala/nutcore/backend/fu/MDU.scala 43:25]
    inst mul of Multiplier @[src/main/scala/nutcore/backend/fu/MDU.scala 151:19]
    connect mul.clock, clock
    connect mul.reset, reset
    inst div of Divider @[src/main/scala/nutcore/backend/fu/MDU.scala 152:19]
    connect div.clock, clock
    connect div.reset, reset
    connect mul.io.sign, isDivSign @[src/main/scala/nutcore/backend/fu/MDU.scala 154:12]
    connect mul.io.out.ready, io.out.ready @[src/main/scala/nutcore/backend/fu/MDU.scala 155:17]
    connect div.io.sign, isDivSign @[src/main/scala/nutcore/backend/fu/MDU.scala 154:12]
    connect div.io.out.ready, io.out.ready @[src/main/scala/nutcore/backend/fu/MDU.scala 155:17]
    node _mul_io_in_bits_0_T = bits(io.in.bits.func, 1, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 166:39]
    node _mul_io_in_bits_0_T_1 = cat(UInt<1>(0h0), io.in.bits.src1) @[src/main/scala/utils/BitUtils.scala 49:41]
    node mul_io_in_bits_0_signBit = bits(io.in.bits.src1, 63, 63) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _mul_io_in_bits_0_T_2 = cat(mul_io_in_bits_0_signBit, io.in.bits.src1) @[src/main/scala/utils/BitUtils.scala 42:41]
    node mul_io_in_bits_0_signBit_1 = bits(io.in.bits.src1, 63, 63) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _mul_io_in_bits_0_T_3 = cat(mul_io_in_bits_0_signBit_1, io.in.bits.src1) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _mul_io_in_bits_0_T_4 = cat(UInt<1>(0h0), io.in.bits.src1) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mul_io_in_bits_0_T_5 = eq(UInt<2>(0h0), _mul_io_in_bits_0_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_6 = eq(UInt<2>(0h1), _mul_io_in_bits_0_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_7 = eq(UInt<2>(0h2), _mul_io_in_bits_0_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_8 = eq(UInt<2>(0h3), _mul_io_in_bits_0_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_9 = mux(_mul_io_in_bits_0_T_5, _mul_io_in_bits_0_T_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_10 = mux(_mul_io_in_bits_0_T_6, _mul_io_in_bits_0_T_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_11 = mux(_mul_io_in_bits_0_T_7, _mul_io_in_bits_0_T_3, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_12 = mux(_mul_io_in_bits_0_T_8, _mul_io_in_bits_0_T_4, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_13 = or(_mul_io_in_bits_0_T_9, _mul_io_in_bits_0_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_14 = or(_mul_io_in_bits_0_T_13, _mul_io_in_bits_0_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_15 = or(_mul_io_in_bits_0_T_14, _mul_io_in_bits_0_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _mul_io_in_bits_0_WIRE : UInt<65> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _mul_io_in_bits_0_WIRE, _mul_io_in_bits_0_T_15 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect mul.io.in.bits[0], _mul_io_in_bits_0_WIRE @[src/main/scala/nutcore/backend/fu/MDU.scala 166:21]
    node _mul_io_in_bits_1_T = bits(io.in.bits.func, 1, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 167:39]
    node _mul_io_in_bits_1_T_1 = cat(UInt<1>(0h0), io.in.bits.src2) @[src/main/scala/utils/BitUtils.scala 49:41]
    node mul_io_in_bits_1_signBit = bits(io.in.bits.src2, 63, 63) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _mul_io_in_bits_1_T_2 = cat(mul_io_in_bits_1_signBit, io.in.bits.src2) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _mul_io_in_bits_1_T_3 = cat(UInt<1>(0h0), io.in.bits.src2) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mul_io_in_bits_1_T_4 = cat(UInt<1>(0h0), io.in.bits.src2) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mul_io_in_bits_1_T_5 = eq(UInt<2>(0h0), _mul_io_in_bits_1_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_6 = eq(UInt<2>(0h1), _mul_io_in_bits_1_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_7 = eq(UInt<2>(0h2), _mul_io_in_bits_1_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_8 = eq(UInt<2>(0h3), _mul_io_in_bits_1_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_9 = mux(_mul_io_in_bits_1_T_5, _mul_io_in_bits_1_T_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_10 = mux(_mul_io_in_bits_1_T_6, _mul_io_in_bits_1_T_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_11 = mux(_mul_io_in_bits_1_T_7, _mul_io_in_bits_1_T_3, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_12 = mux(_mul_io_in_bits_1_T_8, _mul_io_in_bits_1_T_4, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_13 = or(_mul_io_in_bits_1_T_9, _mul_io_in_bits_1_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_14 = or(_mul_io_in_bits_1_T_13, _mul_io_in_bits_1_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_15 = or(_mul_io_in_bits_1_T_14, _mul_io_in_bits_1_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _mul_io_in_bits_1_WIRE : UInt<65> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _mul_io_in_bits_1_WIRE, _mul_io_in_bits_1_T_15 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect mul.io.in.bits[1], _mul_io_in_bits_1_WIRE @[src/main/scala/nutcore/backend/fu/MDU.scala 167:21]
    node _div_io_in_bits_0_T = bits(io.in.bits.src1, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:68]
    node div_io_in_bits_0_signBit = bits(_div_io_in_bits_0_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _div_io_in_bits_0_T_1 = mux(div_io_in_bits_0_signBit, UInt<32>(0hffffffff), UInt<32>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _div_io_in_bits_0_T_2 = cat(_div_io_in_bits_0_T_1, _div_io_in_bits_0_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _div_io_in_bits_0_T_3 = bits(io.in.bits.src1, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:92]
    node _div_io_in_bits_0_T_4 = cat(UInt<32>(0h0), _div_io_in_bits_0_T_3) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _div_io_in_bits_0_T_5 = mux(isDivSign, _div_io_in_bits_0_T_2, _div_io_in_bits_0_T_4) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:47]
    node _div_io_in_bits_0_T_6 = mux(isW, _div_io_in_bits_0_T_5, io.in.bits.src1) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:38]
    connect div.io.in.bits[0], _div_io_in_bits_0_T_6 @[src/main/scala/nutcore/backend/fu/MDU.scala 170:21]
    node _div_io_in_bits_1_T = bits(io.in.bits.src2, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:68]
    node div_io_in_bits_1_signBit = bits(_div_io_in_bits_1_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _div_io_in_bits_1_T_1 = mux(div_io_in_bits_1_signBit, UInt<32>(0hffffffff), UInt<32>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _div_io_in_bits_1_T_2 = cat(_div_io_in_bits_1_T_1, _div_io_in_bits_1_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _div_io_in_bits_1_T_3 = bits(io.in.bits.src2, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:92]
    node _div_io_in_bits_1_T_4 = cat(UInt<32>(0h0), _div_io_in_bits_1_T_3) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _div_io_in_bits_1_T_5 = mux(isDivSign, _div_io_in_bits_1_T_2, _div_io_in_bits_1_T_4) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:47]
    node _div_io_in_bits_1_T_6 = mux(isW, _div_io_in_bits_1_T_5, io.in.bits.src2) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:38]
    connect div.io.in.bits[1], _div_io_in_bits_1_T_6 @[src/main/scala/nutcore/backend/fu/MDU.scala 171:21]
    node _mul_io_in_valid_T = eq(isDiv, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/MDU.scala 173:37]
    node _mul_io_in_valid_T_1 = and(io.in.valid, _mul_io_in_valid_T) @[src/main/scala/nutcore/backend/fu/MDU.scala 173:34]
    connect mul.io.in.valid, _mul_io_in_valid_T_1 @[src/main/scala/nutcore/backend/fu/MDU.scala 173:19]
    node _div_io_in_valid_T = and(io.in.valid, isDiv) @[src/main/scala/nutcore/backend/fu/MDU.scala 174:34]
    connect div.io.in.valid, _div_io_in_valid_T @[src/main/scala/nutcore/backend/fu/MDU.scala 174:19]
    node _mulRes_T = bits(io.in.bits.func, 1, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:24]
    node _mulRes_T_1 = eq(_mulRes_T, UInt<2>(0h0)) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:30]
    node _mulRes_T_2 = bits(mul.io.out.bits, 63, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:69]
    node _mulRes_T_3 = bits(mul.io.out.bits, 127, 64) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:96]
    node mulRes = mux(_mulRes_T_1, _mulRes_T_2, _mulRes_T_3) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:19]
    node _divRes_T = bits(io.in.bits.func, 1, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 177:24]
    node _divRes_T_1 = bits(div.io.out.bits, 127, 64) @[src/main/scala/nutcore/backend/fu/MDU.scala 177:54]
    node _divRes_T_2 = bits(div.io.out.bits, 63, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 177:86]
    node divRes = mux(_divRes_T, _divRes_T_1, _divRes_T_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 177:19]
    node res = mux(isDiv, divRes, mulRes) @[src/main/scala/nutcore/backend/fu/MDU.scala 178:16]
    node _io_out_bits_T = bits(res, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 179:38]
    node io_out_bits_signBit = bits(_io_out_bits_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_out_bits_T_1 = mux(io_out_bits_signBit, UInt<32>(0hffffffff), UInt<32>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_T_2 = cat(_io_out_bits_T_1, _io_out_bits_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_out_bits_T_3 = mux(isW, _io_out_bits_T_2, res) @[src/main/scala/nutcore/backend/fu/MDU.scala 179:21]
    connect io.out.bits, _io_out_bits_T_3 @[src/main/scala/nutcore/backend/fu/MDU.scala 179:15]
    node _isDivReg_T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg isDivReg_REG : UInt<1>, clock @[src/main/scala/nutcore/backend/fu/MDU.scala 181:48]
    connect isDivReg_REG, isDiv @[src/main/scala/nutcore/backend/fu/MDU.scala 181:48]
    node isDivReg = mux(_isDivReg_T, isDiv, isDivReg_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 181:21]
    node _io_in_ready_T = mux(isDiv, div.io.in.ready, mul.io.in.ready) @[src/main/scala/nutcore/backend/fu/MDU.scala 182:21]
    connect io.in.ready, _io_in_ready_T @[src/main/scala/nutcore/backend/fu/MDU.scala 182:15]
    node _io_out_valid_T = mux(isDivReg, div.io.out.valid, mul.io.out.valid) @[src/main/scala/nutcore/backend/fu/MDU.scala 183:22]
    connect io.out.valid, _io_out_valid_T @[src/main/scala/nutcore/backend/fu/MDU.scala 183:16]
    node _T = and(mul.io.out.ready, mul.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire _WIRE : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 187:33]
    connect _WIRE, _T @[src/main/scala/nutcore/backend/fu/MDU.scala 187:33]

  module CSR : @[src/main/scala/nutcore/backend/fu/CSR.scala 192:7]
    input clock : Clock @[src/main/scala/nutcore/backend/fu/CSR.scala 192:7]
    input reset : Reset @[src/main/scala/nutcore/backend/fu/CSR.scala 192:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { src1 : UInt<64>, src2 : UInt<64>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip cfIn : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, flip instrValid : UInt<1>, flip isBackendException : UInt<1>, intrNO : UInt<64>, flip imemMMU : { flip privilegeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<39>}, flip dmemMMU : { flip privilegeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<39>}, wenFix : UInt<1>} @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]

    regreset csrNotImplemented : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 213:34]
    regreset mtvec : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 252:22]
    regreset mcounteren : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 253:27]
    regreset mcause : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 254:23]
    regreset mtval : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 255:22]
    regreset mepc : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 256:21]
    regreset mie : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 258:20]
    wire _mipWire_WIRE : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    connect _mipWire_WIRE.s.u, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    connect _mipWire_WIRE.s.s, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    connect _mipWire_WIRE.s.h, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    connect _mipWire_WIRE.s.m, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    connect _mipWire_WIRE.t.u, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    connect _mipWire_WIRE.t.s, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    connect _mipWire_WIRE.t.h, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    connect _mipWire_WIRE.t.m, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    connect _mipWire_WIRE.e.u, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    connect _mipWire_WIRE.e.s, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    connect _mipWire_WIRE.e.h, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    connect _mipWire_WIRE.e.m, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 259:38]
    wire mipWire : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 259:25]
    connect mipWire, _mipWire_WIRE @[src/main/scala/nutcore/backend/fu/CSR.scala 259:25]
    regreset mipReg : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 260:24]
    node mip_lo = cat(mipWire.s.s, mipWire.s.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node mip_hi = cat(mipWire.s.m, mipWire.s.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node _mip_T = cat(mip_hi, mip_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node mip_lo_1 = cat(mipWire.t.s, mipWire.t.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node mip_hi_1 = cat(mipWire.t.m, mipWire.t.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node _mip_T_1 = cat(mip_hi_1, mip_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node mip_lo_2 = cat(mipWire.e.s, mipWire.e.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node mip_hi_2 = cat(mipWire.e.m, mipWire.e.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node _mip_T_2 = cat(mip_hi_2, mip_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node mip_hi_3 = cat(_mip_T_2, _mip_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node _mip_T_3 = cat(mip_hi_3, _mip_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node _mip_T_4 = or(_mip_T_3, mipReg) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:29]
    wire mip : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    wire _mip_WIRE : UInt<12> @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect _mip_WIRE, _mip_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_5 = bits(_mip_WIRE, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect mip.s.u, _mip_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_6 = bits(_mip_WIRE, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect mip.s.s, _mip_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_7 = bits(_mip_WIRE, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect mip.s.h, _mip_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_8 = bits(_mip_WIRE, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect mip.s.m, _mip_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_9 = bits(_mip_WIRE, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect mip.t.u, _mip_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_10 = bits(_mip_WIRE, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect mip.t.s, _mip_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_11 = bits(_mip_WIRE, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect mip.t.h, _mip_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_12 = bits(_mip_WIRE, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect mip.t.m, _mip_T_12 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_13 = bits(_mip_WIRE, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect mip.e.u, _mip_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_14 = bits(_mip_WIRE, 9, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect mip.e.s, _mip_T_14 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_15 = bits(_mip_WIRE, 10, 10) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect mip.e.h, _mip_T_15 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_16 = bits(_mip_WIRE, 11, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    connect mip.e.m, _mip_T_16 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _misaInitVal_T = shl(UInt<2>(0h2), 62) @[src/main/scala/nutcore/backend/fu/CSR.scala 264:43]
    node _misaInitVal_T_1 = shl(UInt<1>(0h1), 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 265:42]
    node _misaInitVal_T_2 = or(UInt<1>(0h0), _misaInitVal_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:75]
    node _misaInitVal_T_3 = shl(UInt<1>(0h1), 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 265:42]
    node _misaInitVal_T_4 = or(_misaInitVal_T_2, _misaInitVal_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:75]
    node _misaInitVal_T_5 = shl(UInt<1>(0h1), 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 265:42]
    node _misaInitVal_T_6 = or(_misaInitVal_T_4, _misaInitVal_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:75]
    node _misaInitVal_T_7 = shl(UInt<1>(0h1), 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 265:42]
    node _misaInitVal_T_8 = or(_misaInitVal_T_6, _misaInitVal_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:75]
    node _misaInitVal_T_9 = shl(UInt<1>(0h1), 12) @[src/main/scala/nutcore/backend/fu/CSR.scala 265:42]
    node _misaInitVal_T_10 = or(_misaInitVal_T_8, _misaInitVal_T_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:75]
    node _misaInitVal_T_11 = shl(UInt<1>(0h1), 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 265:42]
    node _misaInitVal_T_12 = or(_misaInitVal_T_10, _misaInitVal_T_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:75]
    node misaInitVal = or(_misaInitVal_T, _misaInitVal_T_12) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:35]
    regreset misa : UInt<64>, clock, reset, misaInitVal @[src/main/scala/nutcore/backend/fu/CSR.scala 270:21]
    regreset mvendorid : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 274:26]
    regreset marchid : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 275:24]
    regreset mimpid : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 276:23]
    regreset mhartid : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 277:24]
    regreset mstatus : UInt<64>, clock, reset, UInt<36>(0ha00001800) @[src/main/scala/nutcore/backend/fu/CSR.scala 278:24]
    node _mstatusWMask_T = shl(UInt<1>(0h1), 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _mstatusWMask_T_1 = bits(_mstatusWMask_T, 63, 0) @[src/main/scala/utils/BitUtils.scala 49:23]
    node _mstatusWMask_T_2 = mux(UInt<1>(0h1), UInt<25>(0h1ffffff), UInt<25>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:59]
    node _mstatusWMask_T_3 = shl(_mstatusWMask_T_2, 38) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _mstatusWMask_T_4 = cat(UInt<1>(0h0), _mstatusWMask_T_3) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mstatusWMask_T_5 = or(_mstatusWMask_T_1, _mstatusWMask_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 302:22]
    node _mstatusWMask_T_6 = shl(UInt<1>(0h1), 37) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _mstatusWMask_T_7 = cat(UInt<26>(0h0), _mstatusWMask_T_6) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mstatusWMask_T_8 = or(_mstatusWMask_T_5, _mstatusWMask_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 303:22]
    node _mstatusWMask_T_9 = shl(UInt<1>(0h1), 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _mstatusWMask_T_10 = cat(UInt<27>(0h0), _mstatusWMask_T_9) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mstatusWMask_T_11 = or(_mstatusWMask_T_8, _mstatusWMask_T_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 304:22]
    node _mstatusWMask_T_12 = mux(UInt<1>(0h1), UInt<4>(0hf), UInt<4>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:59]
    node _mstatusWMask_T_13 = shl(_mstatusWMask_T_12, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _mstatusWMask_T_14 = cat(UInt<28>(0h0), _mstatusWMask_T_13) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mstatusWMask_T_15 = or(_mstatusWMask_T_11, _mstatusWMask_T_14) @[src/main/scala/nutcore/backend/fu/CSR.scala 305:22]
    node _mstatusWMask_T_16 = mux(UInt<1>(0h1), UInt<9>(0h1ff), UInt<9>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:59]
    node _mstatusWMask_T_17 = shl(_mstatusWMask_T_16, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _mstatusWMask_T_18 = cat(UInt<32>(0h0), _mstatusWMask_T_17) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mstatusWMask_T_19 = or(_mstatusWMask_T_15, _mstatusWMask_T_18) @[src/main/scala/nutcore/backend/fu/CSR.scala 306:22]
    node _mstatusWMask_T_20 = mux(UInt<1>(0h1), UInt<2>(0h3), UInt<2>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:59]
    node _mstatusWMask_T_21 = shl(_mstatusWMask_T_20, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _mstatusWMask_T_22 = cat(UInt<47>(0h0), _mstatusWMask_T_21) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mstatusWMask_T_23 = or(_mstatusWMask_T_19, _mstatusWMask_T_22) @[src/main/scala/nutcore/backend/fu/CSR.scala 307:22]
    node _mstatusWMask_T_24 = shl(UInt<1>(0h1), 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _mstatusWMask_T_25 = cat(UInt<57>(0h0), _mstatusWMask_T_24) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mstatusWMask_T_26 = or(_mstatusWMask_T_23, _mstatusWMask_T_25) @[src/main/scala/nutcore/backend/fu/CSR.scala 308:22]
    node _mstatusWMask_T_27 = shl(UInt<1>(0h1), 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _mstatusWMask_T_28 = cat(UInt<59>(0h0), _mstatusWMask_T_27) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mstatusWMask_T_29 = or(_mstatusWMask_T_26, _mstatusWMask_T_28) @[src/main/scala/nutcore/backend/fu/CSR.scala 309:22]
    node _mstatusWMask_T_30 = shl(UInt<1>(0h1), 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _mstatusWMask_T_31 = cat(UInt<61>(0h0), _mstatusWMask_T_30) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mstatusWMask_T_32 = or(_mstatusWMask_T_29, _mstatusWMask_T_31) @[src/main/scala/nutcore/backend/fu/CSR.scala 310:22]
    node _mstatusWMask_T_33 = shl(UInt<1>(0h1), 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _mstatusWMask_T_34 = cat(UInt<63>(0h0), _mstatusWMask_T_33) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mstatusWMask_T_35 = or(_mstatusWMask_T_32, _mstatusWMask_T_34) @[src/main/scala/nutcore/backend/fu/CSR.scala 311:22]
    node _mstatusWMask_T_36 = bits(_mstatusWMask_T_35, 63, 0) @[src/main/scala/utils/BitUtils.scala 49:23]
    node mstatusWMask = not(_mstatusWMask_T_36) @[src/main/scala/nutcore/backend/fu/CSR.scala 301:23]
    wire mstatusStruct : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    wire _mstatusStruct_WIRE : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect _mstatusStruct_WIRE, mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T = bits(_mstatusStruct_WIRE, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.ie.u, _mstatusStruct_T @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_1 = bits(_mstatusStruct_WIRE, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.ie.s, _mstatusStruct_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_2 = bits(_mstatusStruct_WIRE, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.ie.h, _mstatusStruct_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_3 = bits(_mstatusStruct_WIRE, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.ie.m, _mstatusStruct_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_4 = bits(_mstatusStruct_WIRE, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.pie.u, _mstatusStruct_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_5 = bits(_mstatusStruct_WIRE, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.pie.s, _mstatusStruct_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_6 = bits(_mstatusStruct_WIRE, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.pie.h, _mstatusStruct_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_7 = bits(_mstatusStruct_WIRE, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.pie.m, _mstatusStruct_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_8 = bits(_mstatusStruct_WIRE, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.spp, _mstatusStruct_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_9 = bits(_mstatusStruct_WIRE, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.hpp, _mstatusStruct_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_10 = bits(_mstatusStruct_WIRE, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.mpp, _mstatusStruct_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_11 = bits(_mstatusStruct_WIRE, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.fs, _mstatusStruct_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_12 = bits(_mstatusStruct_WIRE, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.xs, _mstatusStruct_T_12 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_13 = bits(_mstatusStruct_WIRE, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.mprv, _mstatusStruct_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_14 = bits(_mstatusStruct_WIRE, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.sum, _mstatusStruct_T_14 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_15 = bits(_mstatusStruct_WIRE, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.mxr, _mstatusStruct_T_15 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_16 = bits(_mstatusStruct_WIRE, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.tvm, _mstatusStruct_T_16 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_17 = bits(_mstatusStruct_WIRE, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.tw, _mstatusStruct_T_17 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_18 = bits(_mstatusStruct_WIRE, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.tsr, _mstatusStruct_T_18 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_19 = bits(_mstatusStruct_WIRE, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.pad0, _mstatusStruct_T_19 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_20 = bits(_mstatusStruct_WIRE, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.uxl, _mstatusStruct_T_20 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_21 = bits(_mstatusStruct_WIRE, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.sxl, _mstatusStruct_T_21 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_22 = bits(_mstatusStruct_WIRE, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.pad1, _mstatusStruct_T_22 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    node _mstatusStruct_T_23 = bits(_mstatusStruct_WIRE, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    connect mstatusStruct.sd, _mstatusStruct_T_23 @[src/main/scala/nutcore/backend/fu/CSR.scala 314:39]
    regreset medeleg : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 321:24]
    regreset mideleg : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 322:24]
    regreset mscratch : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 323:25]
    regreset pmpcfg0 : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:24]
    regreset pmpcfg1 : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 326:24]
    regreset pmpcfg2 : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 327:24]
    regreset pmpcfg3 : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 328:24]
    regreset pmpaddr0 : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 329:25]
    regreset pmpaddr1 : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 330:25]
    regreset pmpaddr2 : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 331:25]
    regreset pmpaddr3 : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 332:25]
    node _sstatusWmask_T = mux(UInt<1>(0h1), UInt<44>(0hfffffffffff), UInt<44>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:59]
    node _sstatusWmask_T_1 = shl(_sstatusWmask_T, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _sstatusWmask_T_2 = bits(_sstatusWmask_T_1, 63, 0) @[src/main/scala/utils/BitUtils.scala 49:23]
    node _sstatusWmask_T_3 = mux(UInt<1>(0h1), UInt<3>(0h7), UInt<3>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:59]
    node _sstatusWmask_T_4 = shl(_sstatusWmask_T_3, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _sstatusWmask_T_5 = cat(UInt<46>(0h0), _sstatusWmask_T_4) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _sstatusWmask_T_6 = or(_sstatusWmask_T_2, _sstatusWmask_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 339:22]
    node _sstatusWmask_T_7 = mux(UInt<1>(0h1), UInt<4>(0hf), UInt<4>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:59]
    node _sstatusWmask_T_8 = shl(_sstatusWmask_T_7, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _sstatusWmask_T_9 = cat(UInt<51>(0h0), _sstatusWmask_T_8) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _sstatusWmask_T_10 = or(_sstatusWmask_T_6, _sstatusWmask_T_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 340:22]
    node _sstatusWmask_T_11 = mux(UInt<1>(0h1), UInt<2>(0h3), UInt<2>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:59]
    node _sstatusWmask_T_12 = shl(_sstatusWmask_T_11, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _sstatusWmask_T_13 = cat(UInt<56>(0h0), _sstatusWmask_T_12) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _sstatusWmask_T_14 = or(_sstatusWmask_T_10, _sstatusWmask_T_13) @[src/main/scala/nutcore/backend/fu/CSR.scala 341:22]
    node _sstatusWmask_T_15 = mux(UInt<1>(0h1), UInt<3>(0h7), UInt<3>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:59]
    node _sstatusWmask_T_16 = shl(_sstatusWmask_T_15, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _sstatusWmask_T_17 = cat(UInt<59>(0h0), _sstatusWmask_T_16) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _sstatusWmask_T_18 = or(_sstatusWmask_T_14, _sstatusWmask_T_17) @[src/main/scala/nutcore/backend/fu/CSR.scala 342:22]
    node _sstatusWmask_T_19 = shl(UInt<1>(0h1), 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 300:79]
    node _sstatusWmask_T_20 = cat(UInt<63>(0h0), _sstatusWmask_T_19) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _sstatusWmask_T_21 = or(_sstatusWmask_T_18, _sstatusWmask_T_20) @[src/main/scala/nutcore/backend/fu/CSR.scala 343:22]
    node _sstatusWmask_T_22 = bits(_sstatusWmask_T_21, 63, 0) @[src/main/scala/utils/BitUtils.scala 49:23]
    node sstatusWmask = not(_sstatusWmask_T_22) @[src/main/scala/nutcore/backend/fu/CSR.scala 338:23]
    node sstatusRmask = or(sstatusWmask, UInt<64>(0h8000000300018000)) @[src/main/scala/nutcore/backend/fu/CSR.scala 352:35]
    regreset stvec : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 354:22]
    node sieMask = and(UInt<64>(0h222), mideleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 356:32]
    node sipMask = and(UInt<64>(0h222), mideleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 357:33]
    regreset satp : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 359:21]
    regreset sepc : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 360:21]
    regreset scause : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 361:23]
    reg stval : UInt<64>, clock @[src/main/scala/nutcore/backend/fu/CSR.scala 362:18]
    regreset sscratch : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 363:25]
    regreset scounteren : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 364:27]
    reg uepc : UInt<64>, clock @[src/main/scala/nutcore/backend/fu/CSR.scala 371:17]
    wire setLr : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 374:23]
    connect setLr, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:23]
    wire setLrVal : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 375:26]
    connect setLrVal, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 375:26]
    wire setLrAddr : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 376:27]
    invalidate setLrAddr @[src/main/scala/nutcore/backend/fu/CSR.scala 376:27]
    regreset lr : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 377:19]
    regreset lrAddr : UInt<64>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 378:23]
    when setLr : @[src/main/scala/nutcore/backend/fu/CSR.scala 385:14]
      connect lr, setLrVal @[src/main/scala/nutcore/backend/fu/CSR.scala 386:8]
      connect lrAddr, setLrAddr @[src/main/scala/nutcore/backend/fu/CSR.scala 387:12]
    regreset privilegeMode : UInt<2>, clock, reset, UInt<2>(0h3) @[src/main/scala/nutcore/backend/fu/CSR.scala 391:30]
    regreset perfCnts_0 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_1 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_2 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_3 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_4 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_5 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_6 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_7 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_8 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_9 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_10 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_11 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_12 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_13 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_14 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_15 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_16 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_17 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_18 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_19 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_20 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_21 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_22 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_23 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_24 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_25 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_26 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_27 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_28 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_29 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_30 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_31 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_32 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_33 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_34 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_35 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_36 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_37 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_38 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_39 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_40 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_41 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_42 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_43 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_44 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_45 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_46 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_47 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_48 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_49 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_50 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_51 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_52 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_53 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_54 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_55 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_56 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_57 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_58 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_59 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_60 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_61 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_62 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_63 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_64 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_65 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_66 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_67 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_68 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_69 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_70 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_71 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_72 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_73 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_74 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_75 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_76 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_77 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_78 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_79 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_80 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_81 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_82 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_83 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_84 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_85 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_86 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_87 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_88 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_89 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_90 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_91 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_92 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_93 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_94 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_95 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_96 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_97 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_98 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_99 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_100 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_101 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_102 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_103 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_104 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_105 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_106 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_107 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_108 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_109 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_110 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_111 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_112 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_113 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_114 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_115 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_116 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_117 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_118 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_119 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_120 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_121 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_122 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_123 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_124 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_125 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_126 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    regreset perfCnts_127 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 396:47]
    node perfCntsLoMapping_0_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_0_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_1_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_1_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_2_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_2_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_3_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_3_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_4_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_4_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_5_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_5_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_6_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_6_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_7_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_7_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_8_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_8_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_9_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_9_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_10_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_10_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_11_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_11_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_12_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_12_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_13_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_13_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_14_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_14_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_15_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_15_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_16_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_16_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_17_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_17_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_18_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_18_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_19_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_19_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_20_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_20_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_21_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_21_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_22_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_22_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_23_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_23_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_24_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_24_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_25_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_25_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_26_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_26_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_27_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_27_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_28_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_28_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_29_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_29_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_30_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_30_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_31_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_31_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_32_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_32_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_33_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_33_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_34_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_34_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_35_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_35_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_36_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_36_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_37_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_37_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_38_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_38_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_39_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_39_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_40_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_40_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_41_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_41_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_42_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_42_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_43_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_43_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_44_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_44_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_45_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_45_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_46_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_46_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_47_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_47_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_48_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_48_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_49_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_49_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_50_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_50_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_51_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_51_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_52_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_52_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_53_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_53_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_54_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_54_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_55_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_55_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_56_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_56_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_57_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_57_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_58_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_58_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_59_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_59_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_60_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_60_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_61_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_61_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_62_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_62_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_63_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_63_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_64_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_64_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_65_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_65_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_66_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_66_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_67_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_67_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_68_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_68_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_69_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_69_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_70_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_70_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_71_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_71_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_72_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_72_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_73_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_73_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_74_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_74_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_75_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_75_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_76_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_76_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_77_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_77_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_78_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_78_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_79_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_79_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_80_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_80_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_81_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_81_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_82_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_82_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_83_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_83_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_84_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_84_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_85_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_85_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_86_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_86_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_87_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_87_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_88_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_88_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_89_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_89_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_90_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_90_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_91_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_91_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_92_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_92_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_93_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_93_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_94_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_94_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_95_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_95_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_96_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_96_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_97_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_97_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_98_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_98_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_99_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_99_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_100_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_100_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_101_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_101_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_102_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_102_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_103_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_103_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_104_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_104_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_105_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_105_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_106_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_106_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_107_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_107_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_108_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_108_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_109_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_109_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_110_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_110_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_111_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_111_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_112_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_112_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_113_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_113_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_114_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_114_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_115_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_115_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_116_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_116_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_117_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_117_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_118_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_118_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_119_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_119_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_120_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_120_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_121_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_121_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_122_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_122_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_123_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_123_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_124_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_124_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_125_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_125_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_126_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_126_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_127_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsLoMapping_127_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_0_2_1 = bits(perfCnts_0, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_0_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_0_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_1_2_1 = bits(perfCnts_1, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_1_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_1_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_2_2_1 = bits(perfCnts_2, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_2_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_2_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_3_2_1 = bits(perfCnts_3, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_3_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_3_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_4_2_1 = bits(perfCnts_4, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_4_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_4_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_5_2_1 = bits(perfCnts_5, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_5_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_5_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_6_2_1 = bits(perfCnts_6, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_6_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_6_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_7_2_1 = bits(perfCnts_7, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_7_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_7_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_8_2_1 = bits(perfCnts_8, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_8_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_8_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_9_2_1 = bits(perfCnts_9, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_9_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_9_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_10_2_1 = bits(perfCnts_10, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_10_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_10_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_11_2_1 = bits(perfCnts_11, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_11_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_11_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_12_2_1 = bits(perfCnts_12, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_12_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_12_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_13_2_1 = bits(perfCnts_13, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_13_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_13_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_14_2_1 = bits(perfCnts_14, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_14_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_14_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_15_2_1 = bits(perfCnts_15, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_15_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_15_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_16_2_1 = bits(perfCnts_16, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_16_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_16_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_17_2_1 = bits(perfCnts_17, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_17_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_17_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_18_2_1 = bits(perfCnts_18, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_18_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_18_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_19_2_1 = bits(perfCnts_19, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_19_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_19_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_20_2_1 = bits(perfCnts_20, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_20_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_20_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_21_2_1 = bits(perfCnts_21, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_21_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_21_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_22_2_1 = bits(perfCnts_22, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_22_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_22_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_23_2_1 = bits(perfCnts_23, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_23_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_23_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_24_2_1 = bits(perfCnts_24, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_24_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_24_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_25_2_1 = bits(perfCnts_25, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_25_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_25_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_26_2_1 = bits(perfCnts_26, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_26_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_26_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_27_2_1 = bits(perfCnts_27, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_27_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_27_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_28_2_1 = bits(perfCnts_28, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_28_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_28_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_29_2_1 = bits(perfCnts_29, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_29_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_29_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_30_2_1 = bits(perfCnts_30, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_30_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_30_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_31_2_1 = bits(perfCnts_31, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_31_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_31_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_32_2_1 = bits(perfCnts_32, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_32_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_32_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_33_2_1 = bits(perfCnts_33, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_33_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_33_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_34_2_1 = bits(perfCnts_34, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_34_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_34_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_35_2_1 = bits(perfCnts_35, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_35_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_35_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_36_2_1 = bits(perfCnts_36, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_36_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_36_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_37_2_1 = bits(perfCnts_37, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_37_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_37_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_38_2_1 = bits(perfCnts_38, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_38_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_38_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_39_2_1 = bits(perfCnts_39, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_39_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_39_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_40_2_1 = bits(perfCnts_40, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_40_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_40_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_41_2_1 = bits(perfCnts_41, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_41_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_41_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_42_2_1 = bits(perfCnts_42, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_42_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_42_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_43_2_1 = bits(perfCnts_43, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_43_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_43_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_44_2_1 = bits(perfCnts_44, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_44_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_44_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_45_2_1 = bits(perfCnts_45, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_45_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_45_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_46_2_1 = bits(perfCnts_46, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_46_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_46_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_47_2_1 = bits(perfCnts_47, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_47_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_47_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_48_2_1 = bits(perfCnts_48, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_48_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_48_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_49_2_1 = bits(perfCnts_49, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_49_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_49_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_50_2_1 = bits(perfCnts_50, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_50_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_50_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_51_2_1 = bits(perfCnts_51, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_51_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_51_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_52_2_1 = bits(perfCnts_52, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_52_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_52_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_53_2_1 = bits(perfCnts_53, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_53_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_53_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_54_2_1 = bits(perfCnts_54, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_54_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_54_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_55_2_1 = bits(perfCnts_55, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_55_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_55_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_56_2_1 = bits(perfCnts_56, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_56_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_56_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_57_2_1 = bits(perfCnts_57, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_57_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_57_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_58_2_1 = bits(perfCnts_58, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_58_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_58_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_59_2_1 = bits(perfCnts_59, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_59_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_59_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_60_2_1 = bits(perfCnts_60, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_60_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_60_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_61_2_1 = bits(perfCnts_61, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_61_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_61_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_62_2_1 = bits(perfCnts_62, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_62_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_62_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_63_2_1 = bits(perfCnts_63, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_63_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_63_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_64_2_1 = bits(perfCnts_64, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_64_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_64_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_65_2_1 = bits(perfCnts_65, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_65_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_65_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_66_2_1 = bits(perfCnts_66, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_66_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_66_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_67_2_1 = bits(perfCnts_67, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_67_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_67_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_68_2_1 = bits(perfCnts_68, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_68_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_68_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_69_2_1 = bits(perfCnts_69, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_69_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_69_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_70_2_1 = bits(perfCnts_70, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_70_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_70_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_71_2_1 = bits(perfCnts_71, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_71_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_71_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_72_2_1 = bits(perfCnts_72, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_72_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_72_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_73_2_1 = bits(perfCnts_73, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_73_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_73_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_74_2_1 = bits(perfCnts_74, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_74_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_74_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_75_2_1 = bits(perfCnts_75, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_75_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_75_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_76_2_1 = bits(perfCnts_76, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_76_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_76_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_77_2_1 = bits(perfCnts_77, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_77_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_77_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_78_2_1 = bits(perfCnts_78, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_78_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_78_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_79_2_1 = bits(perfCnts_79, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_79_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_79_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_80_2_1 = bits(perfCnts_80, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_80_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_80_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_81_2_1 = bits(perfCnts_81, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_81_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_81_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_82_2_1 = bits(perfCnts_82, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_82_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_82_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_83_2_1 = bits(perfCnts_83, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_83_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_83_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_84_2_1 = bits(perfCnts_84, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_84_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_84_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_85_2_1 = bits(perfCnts_85, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_85_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_85_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_86_2_1 = bits(perfCnts_86, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_86_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_86_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_87_2_1 = bits(perfCnts_87, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_87_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_87_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_88_2_1 = bits(perfCnts_88, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_88_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_88_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_89_2_1 = bits(perfCnts_89, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_89_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_89_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_90_2_1 = bits(perfCnts_90, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_90_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_90_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_91_2_1 = bits(perfCnts_91, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_91_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_91_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_92_2_1 = bits(perfCnts_92, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_92_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_92_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_93_2_1 = bits(perfCnts_93, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_93_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_93_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_94_2_1 = bits(perfCnts_94, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_94_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_94_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_95_2_1 = bits(perfCnts_95, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_95_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_95_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_96_2_1 = bits(perfCnts_96, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_96_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_96_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_97_2_1 = bits(perfCnts_97, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_97_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_97_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_98_2_1 = bits(perfCnts_98, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_98_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_98_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_99_2_1 = bits(perfCnts_99, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_99_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_99_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_100_2_1 = bits(perfCnts_100, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_100_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_100_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_101_2_1 = bits(perfCnts_101, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_101_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_101_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_102_2_1 = bits(perfCnts_102, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_102_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_102_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_103_2_1 = bits(perfCnts_103, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_103_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_103_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_104_2_1 = bits(perfCnts_104, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_104_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_104_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_105_2_1 = bits(perfCnts_105, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_105_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_105_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_106_2_1 = bits(perfCnts_106, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_106_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_106_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_107_2_1 = bits(perfCnts_107, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_107_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_107_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_108_2_1 = bits(perfCnts_108, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_108_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_108_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_109_2_1 = bits(perfCnts_109, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_109_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_109_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_110_2_1 = bits(perfCnts_110, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_110_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_110_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_111_2_1 = bits(perfCnts_111, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_111_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_111_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_112_2_1 = bits(perfCnts_112, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_112_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_112_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_113_2_1 = bits(perfCnts_113, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_113_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_113_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_114_2_1 = bits(perfCnts_114, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_114_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_114_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_115_2_1 = bits(perfCnts_115, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_115_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_115_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_116_2_1 = bits(perfCnts_116, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_116_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_116_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_117_2_1 = bits(perfCnts_117, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_117_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_117_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_118_2_1 = bits(perfCnts_118, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_118_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_118_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_119_2_1 = bits(perfCnts_119, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_119_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_119_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_120_2_1 = bits(perfCnts_120, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_120_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_120_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_121_2_1 = bits(perfCnts_121, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_121_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_121_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_122_2_1 = bits(perfCnts_122, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_122_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_122_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_123_2_1 = bits(perfCnts_123, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_123_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_123_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_124_2_1 = bits(perfCnts_124, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_124_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_124_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_125_2_1 = bits(perfCnts_125, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_125_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_125_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_126_2_1 = bits(perfCnts_126, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_126_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_126_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_127_2_1 = bits(perfCnts_127, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 398:99]
    node perfCntsHiMapping_127_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node perfCntsHiMapping_127_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_27_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_27_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_149_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_149_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_17_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_17_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_31_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_31_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_155_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_155_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_89_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_89_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_lo = cat(mip.s.s, mip.s.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 439:27]
    node mapping_hi = cat(mip.s.m, mip.s.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 439:27]
    node _mapping_T = cat(mapping_hi, mapping_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 439:27]
    node mapping_lo_1 = cat(mip.t.s, mip.t.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 439:27]
    node mapping_hi_1 = cat(mip.t.m, mip.t.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 439:27]
    node _mapping_T_1 = cat(mapping_hi_1, mapping_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 439:27]
    node mapping_lo_2 = cat(mip.e.s, mip.e.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 439:27]
    node mapping_hi_2 = cat(mip.e.m, mip.e.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 439:27]
    node _mapping_T_2 = cat(mapping_hi_2, mapping_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 439:27]
    node mapping_hi_3 = cat(_mapping_T_2, _mapping_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 439:27]
    node mapping_47_2_1 = cat(mapping_hi_3, _mapping_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 439:27]
    node mapping_9_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_9_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_39_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_5_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_138_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_146_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_98_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_92_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_92_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_24_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_132_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_74_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_74_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_67_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_67_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_36_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_36_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_143_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_143_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_147_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_147_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_33_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_33_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_148_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_148_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_lo_3 = cat(mip.s.s, mip.s.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 464:27]
    node mapping_hi_4 = cat(mip.s.m, mip.s.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 464:27]
    node _mapping_T_3 = cat(mapping_hi_4, mapping_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 464:27]
    node mapping_lo_4 = cat(mip.t.s, mip.t.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 464:27]
    node mapping_hi_5 = cat(mip.t.m, mip.t.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 464:27]
    node _mapping_T_4 = cat(mapping_hi_5, mapping_lo_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 464:27]
    node mapping_lo_5 = cat(mip.e.s, mip.e.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 464:27]
    node mapping_hi_6 = cat(mip.e.m, mip.e.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 464:27]
    node _mapping_T_5 = cat(mapping_hi_6, mapping_lo_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 464:27]
    node mapping_hi_7 = cat(_mapping_T_5, _mapping_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 464:27]
    node mapping_105_2_1 = cat(mapping_hi_7, _mapping_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 464:27]
    node mapping_105_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_151_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_151_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_141_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_141_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_13_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_13_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_128_2_2 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_128_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_100_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_15_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_136_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node mapping_81_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    node addr = bits(io.in.bits.src2, 11, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 478:18]
    wire rdata : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 479:19]
    node _csri_T = bits(io.cfIn.instr, 19, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 480:35]
    node csri = cat(UInt<59>(0h0), _csri_T) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _wdata_T = or(rdata, io.in.bits.src1) @[src/main/scala/nutcore/backend/fu/CSR.scala 483:30]
    node _wdata_T_1 = not(io.in.bits.src1) @[src/main/scala/nutcore/backend/fu/CSR.scala 484:32]
    node _wdata_T_2 = and(rdata, _wdata_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 484:30]
    node _wdata_T_3 = or(rdata, csri) @[src/main/scala/nutcore/backend/fu/CSR.scala 486:30]
    node _wdata_T_4 = not(csri) @[src/main/scala/nutcore/backend/fu/CSR.scala 487:32]
    node _wdata_T_5 = and(rdata, _wdata_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 487:30]
    node _wdata_T_6 = eq(UInt<1>(0h1), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_7 = eq(UInt<2>(0h2), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_8 = eq(UInt<2>(0h3), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_9 = eq(UInt<3>(0h5), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_10 = eq(UInt<3>(0h6), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_11 = eq(UInt<3>(0h7), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_12 = mux(_wdata_T_6, io.in.bits.src1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_13 = mux(_wdata_T_7, _wdata_T, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_14 = mux(_wdata_T_8, _wdata_T_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_15 = mux(_wdata_T_9, csri, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_16 = mux(_wdata_T_10, _wdata_T_3, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_17 = mux(_wdata_T_11, _wdata_T_5, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_18 = or(_wdata_T_12, _wdata_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_19 = or(_wdata_T_18, _wdata_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_20 = or(_wdata_T_19, _wdata_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_21 = or(_wdata_T_20, _wdata_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_22 = or(_wdata_T_21, _wdata_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire wdata : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect wdata, _wdata_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _satpLegalMode_WIRE : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/nutcore/backend/fu/CSR.scala 491:38]
    wire _satpLegalMode_WIRE_1 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 491:38]
    connect _satpLegalMode_WIRE_1, wdata @[src/main/scala/nutcore/backend/fu/CSR.scala 491:38]
    node _satpLegalMode_T = bits(_satpLegalMode_WIRE_1, 43, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 491:38]
    connect _satpLegalMode_WIRE.ppn, _satpLegalMode_T @[src/main/scala/nutcore/backend/fu/CSR.scala 491:38]
    node _satpLegalMode_T_1 = bits(_satpLegalMode_WIRE_1, 59, 44) @[src/main/scala/nutcore/backend/fu/CSR.scala 491:38]
    connect _satpLegalMode_WIRE.asid, _satpLegalMode_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 491:38]
    node _satpLegalMode_T_2 = bits(_satpLegalMode_WIRE_1, 63, 60) @[src/main/scala/nutcore/backend/fu/CSR.scala 491:38]
    connect _satpLegalMode_WIRE.mode, _satpLegalMode_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 491:38]
    node _satpLegalMode_T_3 = eq(_satpLegalMode_WIRE.mode, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 491:60]
    wire _satpLegalMode_WIRE_2 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/nutcore/backend/fu/CSR.scala 491:87]
    wire _satpLegalMode_WIRE_3 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 491:87]
    connect _satpLegalMode_WIRE_3, wdata @[src/main/scala/nutcore/backend/fu/CSR.scala 491:87]
    node _satpLegalMode_T_4 = bits(_satpLegalMode_WIRE_3, 43, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 491:87]
    connect _satpLegalMode_WIRE_2.ppn, _satpLegalMode_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 491:87]
    node _satpLegalMode_T_5 = bits(_satpLegalMode_WIRE_3, 59, 44) @[src/main/scala/nutcore/backend/fu/CSR.scala 491:87]
    connect _satpLegalMode_WIRE_2.asid, _satpLegalMode_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 491:87]
    node _satpLegalMode_T_6 = bits(_satpLegalMode_WIRE_3, 63, 60) @[src/main/scala/nutcore/backend/fu/CSR.scala 491:87]
    connect _satpLegalMode_WIRE_2.mode, _satpLegalMode_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 491:87]
    node _satpLegalMode_T_7 = eq(_satpLegalMode_WIRE_2.mode, UInt<4>(0h8)) @[src/main/scala/nutcore/backend/fu/CSR.scala 491:109]
    node satpLegalMode = or(_satpLegalMode_T_3, _satpLegalMode_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 491:69]
    node _wen_T = neq(io.in.bits.func, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 494:28]
    node _wen_T_1 = and(io.in.valid, _wen_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 494:20]
    node _wen_T_2 = neq(addr, UInt<9>(0h180)) @[src/main/scala/nutcore/backend/fu/CSR.scala 494:56]
    node _wen_T_3 = or(_wen_T_2, satpLegalMode) @[src/main/scala/nutcore/backend/fu/CSR.scala 494:67]
    node _wen_T_4 = and(_wen_T_1, _wen_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 494:47]
    node _wen_T_5 = eq(io.isBackendException, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 494:88]
    node wen = and(_wen_T_4, _wen_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 494:85]
    node _isIllegalMode_T = bits(addr, 9, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 495:44]
    node isIllegalMode = lt(privilegeMode, _isIllegalMode_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 495:38]
    node _justRead_T = eq(io.in.bits.func, UInt<2>(0h2)) @[src/main/scala/nutcore/backend/fu/CSR.scala 496:24]
    node _justRead_T_1 = eq(io.in.bits.func, UInt<3>(0h6)) @[src/main/scala/nutcore/backend/fu/CSR.scala 496:50]
    node _justRead_T_2 = or(_justRead_T, _justRead_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 496:42]
    node _justRead_T_3 = eq(io.in.bits.src1, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 496:78]
    node justRead = and(_justRead_T_2, _justRead_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 496:70]
    node _isIllegalWrite_T = bits(addr, 11, 10) @[src/main/scala/nutcore/backend/fu/CSR.scala 497:36]
    node _isIllegalWrite_T_1 = eq(_isIllegalWrite_T, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 497:45]
    node _isIllegalWrite_T_2 = and(wen, _isIllegalWrite_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 497:28]
    node _isIllegalWrite_T_3 = eq(justRead, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 497:61]
    node isIllegalWrite = and(_isIllegalWrite_T_2, _isIllegalWrite_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 497:58]
    node isIllegalAccess = or(isIllegalMode, isIllegalWrite) @[src/main/scala/nutcore/backend/fu/CSR.scala 498:39]
    node _T = eq(isIllegalAccess, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 500:54]
    node _T_1 = and(wen, _T) @[src/main/scala/nutcore/backend/fu/CSR.scala 500:51]
    node _rdata_T = and(perfCnts_6, perfCntsLoMapping_6_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_1 = and(perfCnts_73, perfCntsLoMapping_73_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_2 = and(perfCnts_60, perfCntsLoMapping_60_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_3 = and(perfCnts_105, perfCntsLoMapping_105_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_4 = and(perfCnts_124, perfCntsLoMapping_124_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_5 = and(marchid, mapping_5_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_6 = and(perfCnts_92, perfCntsLoMapping_92_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_7 = and(perfCnts_21, perfCntsLoMapping_21_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_8 = and(perfCnts_38, perfCntsLoMapping_38_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_9 = and(satp, mapping_9_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_10 = and(perfCnts_102, perfCntsLoMapping_102_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_11 = and(perfCnts_117, perfCntsLoMapping_117_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_12 = and(perfCnts_28, perfCntsLoMapping_28_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_13 = and(pmpcfg2, mapping_13_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_14 = and(perfCnts_85, perfCntsLoMapping_85_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_15 = and(pmpaddr1, mapping_15_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_16 = and(perfCnts_70, perfCntsLoMapping_70_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_17 = and(sscratch, mapping_17_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_18 = and(perfCnts_9, perfCntsLoMapping_9_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_19 = and(perfCnts_3, perfCntsLoMapping_3_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_20 = and(perfCnts_53, perfCntsLoMapping_53_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_21 = and(perfCnts_100, perfCntsLoMapping_100_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_22 = and(perfCnts_81, perfCntsLoMapping_81_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_23 = and(perfCnts_41, perfCntsLoMapping_41_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_24 = and(medeleg, mapping_24_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_25 = and(perfCnts_113, perfCntsLoMapping_113_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_26 = and(perfCnts_36, perfCntsLoMapping_36_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_27 = and(stvec, mapping_27_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_28 = and(perfCnts_13, perfCntsLoMapping_13_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_29 = and(perfCnts_109, perfCntsLoMapping_109_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_30 = and(perfCnts_77, perfCntsLoMapping_77_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_31 = and(sepc, mapping_31_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_32 = and(perfCnts_64, perfCntsLoMapping_64_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_33 = and(mcause, mapping_33_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_34 = and(perfCnts_17, perfCntsLoMapping_17_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_35 = and(perfCnts_45, perfCntsLoMapping_45_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_36 = and(mcounteren, mapping_36_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_37 = and(perfCnts_68, perfCntsLoMapping_68_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_38 = and(perfCnts_106, perfCntsLoMapping_106_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_39 = and(mvendorid, mapping_39_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_40 = and(perfCnts_94, perfCntsLoMapping_94_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_41 = and(perfCnts_89, perfCntsLoMapping_89_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_42 = and(mie, sieMask) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_43 = and(perfCnts_121, perfCntsLoMapping_121_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_44 = and(perfCnts_74, perfCntsLoMapping_74_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_45 = and(perfCnts_57, perfCntsLoMapping_57_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_46 = and(perfCnts_56, perfCntsLoMapping_56_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_47 = and(mapping_47_2_1, sipMask) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_48 = and(perfCnts_10, perfCntsLoMapping_10_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_49 = and(perfCnts_4, perfCntsLoMapping_4_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_50 = and(perfCnts_24, perfCntsLoMapping_24_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_51 = and(perfCnts_79, perfCntsLoMapping_79_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_52 = and(perfCnts_25, perfCntsLoMapping_25_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_53 = and(perfCnts_42, perfCntsLoMapping_42_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_54 = and(mstatus, sstatusRmask) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_55 = and(perfCnts_61, perfCntsLoMapping_61_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_56 = and(perfCnts_14, perfCntsLoMapping_14_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_57 = and(perfCnts_52, perfCntsLoMapping_52_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_58 = and(perfCnts_116, perfCntsLoMapping_116_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_59 = and(perfCnts_20, perfCntsLoMapping_20_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_60 = and(perfCnts_29, perfCntsLoMapping_29_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_61 = and(perfCnts_84, perfCntsLoMapping_84_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_62 = and(perfCnts_35, perfCntsLoMapping_35_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_63 = and(perfCnts_46, perfCntsLoMapping_46_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_64 = and(perfCnts_110, perfCntsLoMapping_110_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_65 = and(perfCnts_67, perfCntsLoMapping_67_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_66 = and(perfCnts_99, perfCntsLoMapping_99_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_67 = and(mtvec, mapping_67_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_68 = and(perfCnts_93, perfCntsLoMapping_93_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_69 = and(perfCnts_120, perfCntsLoMapping_120_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_70 = and(perfCnts_88, perfCntsLoMapping_88_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_71 = and(perfCnts_125, perfCntsLoMapping_125_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_72 = and(perfCnts_78, perfCntsLoMapping_78_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_73 = and(perfCnts_33, perfCntsLoMapping_33_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_74 = and(mie, mapping_74_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_75 = and(perfCnts_1, perfCntsLoMapping_1_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_76 = and(perfCnts_11, perfCntsLoMapping_11_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_77 = and(perfCnts_43, perfCntsLoMapping_43_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_78 = and(perfCnts_122, perfCntsLoMapping_122_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_79 = and(perfCnts_75, perfCntsLoMapping_75_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_80 = and(perfCnts_119, perfCntsLoMapping_119_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_81 = and(pmpaddr3, mapping_81_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_82 = and(perfCnts_90, perfCntsLoMapping_90_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_83 = and(perfCnts_23, perfCntsLoMapping_23_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_84 = and(perfCnts_127, perfCntsLoMapping_127_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_85 = and(perfCnts_40, perfCntsLoMapping_40_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_86 = and(perfCnts_80, perfCntsLoMapping_80_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_87 = and(perfCnts_55, perfCntsLoMapping_55_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_88 = and(perfCnts_8, perfCntsLoMapping_8_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_89 = and(stval, mapping_89_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_90 = and(perfCnts_107, perfCntsLoMapping_107_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_91 = and(perfCnts_58, perfCntsLoMapping_58_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_92 = and(misa, mapping_92_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_93 = and(perfCnts_112, perfCntsLoMapping_112_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_94 = and(perfCnts_26, perfCntsLoMapping_26_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_95 = and(perfCnts_95, perfCntsLoMapping_95_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_96 = and(perfCnts_115, perfCntsLoMapping_115_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_97 = and(perfCnts_51, perfCntsLoMapping_51_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_98 = and(mstatus, mapping_98_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_99 = and(perfCnts_19, perfCntsLoMapping_19_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_100 = and(pmpaddr0, mapping_100_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_101 = and(perfCnts_62, perfCntsLoMapping_62_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_102 = and(perfCnts_111, perfCntsLoMapping_111_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_103 = and(perfCnts_30, perfCntsLoMapping_30_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_104 = and(perfCnts_83, perfCntsLoMapping_83_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_105 = and(mapping_105_2_1, mapping_105_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_106 = and(perfCnts_98, perfCntsLoMapping_98_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_107 = and(perfCnts_0, perfCntsLoMapping_0_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_108 = and(perfCnts_126, perfCntsLoMapping_126_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_109 = and(perfCnts_47, perfCntsLoMapping_47_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_110 = and(perfCnts_5, perfCntsLoMapping_5_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_111 = and(perfCnts_34, perfCntsLoMapping_34_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_112 = and(perfCnts_72, perfCntsLoMapping_72_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_113 = and(perfCnts_66, perfCntsLoMapping_66_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_114 = and(perfCnts_15, perfCntsLoMapping_15_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_115 = and(perfCnts_104, perfCntsLoMapping_104_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_116 = and(perfCnts_87, perfCntsLoMapping_87_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_117 = and(perfCnts_22, perfCntsLoMapping_22_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_118 = and(perfCnts_27, perfCntsLoMapping_27_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_119 = and(perfCnts_44, perfCntsLoMapping_44_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_120 = and(perfCnts_123, perfCntsLoMapping_123_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_121 = and(perfCnts_76, perfCntsLoMapping_76_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_122 = and(perfCnts_32, perfCntsLoMapping_32_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_123 = and(perfCnts_108, perfCntsLoMapping_108_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_124 = and(perfCnts_2, perfCntsLoMapping_2_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_125 = and(perfCnts_103, perfCntsLoMapping_103_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_126 = and(perfCnts_49, perfCntsLoMapping_49_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_127 = and(perfCnts_59, perfCntsLoMapping_59_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_128 = and(pmpcfg3, mapping_128_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_129 = and(perfCnts_69, perfCntsLoMapping_69_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_130 = and(perfCnts_54, perfCntsLoMapping_54_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_131 = and(perfCnts_12, perfCntsLoMapping_12_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_132 = and(mideleg, mapping_132_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_133 = and(perfCnts_91, perfCntsLoMapping_91_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_134 = and(perfCnts_39, perfCntsLoMapping_39_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_135 = and(perfCnts_37, perfCntsLoMapping_37_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_136 = and(pmpaddr2, mapping_136_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_137 = and(perfCnts_7, perfCntsLoMapping_7_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_138 = and(mimpid, mapping_138_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_139 = and(perfCnts_118, perfCntsLoMapping_118_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_140 = and(perfCnts_96, perfCntsLoMapping_96_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_141 = and(pmpcfg1, mapping_141_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_142 = and(perfCnts_86, perfCntsLoMapping_86_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_143 = and(mscratch, mapping_143_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_144 = and(perfCnts_101, perfCntsLoMapping_101_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_145 = and(perfCnts_114, perfCntsLoMapping_114_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_146 = and(mhartid, mapping_146_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_147 = and(mepc, mapping_147_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_148 = and(mtval, mapping_148_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_149 = and(scounteren, mapping_149_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_150 = and(perfCnts_97, perfCntsLoMapping_97_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_151 = and(pmpcfg0, mapping_151_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_152 = and(perfCnts_31, perfCntsLoMapping_31_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_153 = and(perfCnts_82, perfCntsLoMapping_82_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_154 = and(perfCnts_48, perfCntsLoMapping_48_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_155 = and(scause, mapping_155_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_156 = and(perfCnts_63, perfCntsLoMapping_63_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_157 = and(perfCnts_65, perfCntsLoMapping_65_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_158 = and(perfCnts_71, perfCntsLoMapping_71_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_159 = and(perfCnts_18, perfCntsLoMapping_18_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_160 = and(perfCnts_50, perfCntsLoMapping_50_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_161 = and(perfCnts_16, perfCntsLoMapping_16_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_162 = eq(UInt<12>(0hb06), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_163 = eq(UInt<12>(0hb49), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_164 = eq(UInt<12>(0hb3c), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_165 = eq(UInt<12>(0hb69), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_166 = eq(UInt<12>(0hb7c), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_167 = eq(UInt<12>(0hf12), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_168 = eq(UInt<12>(0hb5c), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_169 = eq(UInt<12>(0hb15), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_170 = eq(UInt<12>(0hb26), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_171 = eq(UInt<9>(0h180), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_172 = eq(UInt<12>(0hb66), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_173 = eq(UInt<12>(0hb75), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_174 = eq(UInt<12>(0hb1c), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_175 = eq(UInt<10>(0h3a2), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_176 = eq(UInt<12>(0hb55), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_177 = eq(UInt<10>(0h3b1), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_178 = eq(UInt<12>(0hb46), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_179 = eq(UInt<9>(0h140), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_180 = eq(UInt<12>(0hb09), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_181 = eq(UInt<12>(0hb03), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_182 = eq(UInt<12>(0hb35), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_183 = eq(UInt<12>(0hb64), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_184 = eq(UInt<12>(0hb51), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_185 = eq(UInt<12>(0hb29), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_186 = eq(UInt<10>(0h302), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_187 = eq(UInt<12>(0hb71), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_188 = eq(UInt<12>(0hb24), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_189 = eq(UInt<9>(0h105), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_190 = eq(UInt<12>(0hb0d), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_191 = eq(UInt<12>(0hb6d), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_192 = eq(UInt<12>(0hb4d), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_193 = eq(UInt<9>(0h141), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_194 = eq(UInt<12>(0hb40), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_195 = eq(UInt<10>(0h342), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_196 = eq(UInt<12>(0hb11), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_197 = eq(UInt<12>(0hb2d), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_198 = eq(UInt<10>(0h306), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_199 = eq(UInt<12>(0hb44), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_200 = eq(UInt<12>(0hb6a), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_201 = eq(UInt<12>(0hf11), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_202 = eq(UInt<12>(0hb5e), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_203 = eq(UInt<12>(0hb59), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_204 = eq(UInt<9>(0h104), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_205 = eq(UInt<12>(0hb79), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_206 = eq(UInt<12>(0hb4a), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_207 = eq(UInt<12>(0hb39), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_208 = eq(UInt<12>(0hb38), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_209 = eq(UInt<9>(0h144), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_210 = eq(UInt<12>(0hb0a), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_211 = eq(UInt<12>(0hb04), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_212 = eq(UInt<12>(0hb18), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_213 = eq(UInt<12>(0hb4f), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_214 = eq(UInt<12>(0hb19), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_215 = eq(UInt<12>(0hb2a), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_216 = eq(UInt<9>(0h100), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_217 = eq(UInt<12>(0hb3d), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_218 = eq(UInt<12>(0hb0e), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_219 = eq(UInt<12>(0hb34), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_220 = eq(UInt<12>(0hb74), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_221 = eq(UInt<12>(0hb14), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_222 = eq(UInt<12>(0hb1d), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_223 = eq(UInt<12>(0hb54), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_224 = eq(UInt<12>(0hb23), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_225 = eq(UInt<12>(0hb2e), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_226 = eq(UInt<12>(0hb6e), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_227 = eq(UInt<12>(0hb43), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_228 = eq(UInt<12>(0hb63), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_229 = eq(UInt<10>(0h305), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_230 = eq(UInt<12>(0hb5d), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_231 = eq(UInt<12>(0hb78), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_232 = eq(UInt<12>(0hb58), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_233 = eq(UInt<12>(0hb7d), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_234 = eq(UInt<12>(0hb4e), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_235 = eq(UInt<12>(0hb21), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_236 = eq(UInt<10>(0h304), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_237 = eq(UInt<12>(0hb01), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_238 = eq(UInt<12>(0hb0b), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_239 = eq(UInt<12>(0hb2b), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_240 = eq(UInt<12>(0hb7a), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_241 = eq(UInt<12>(0hb4b), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_242 = eq(UInt<12>(0hb77), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_243 = eq(UInt<10>(0h3b3), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_244 = eq(UInt<12>(0hb5a), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_245 = eq(UInt<12>(0hb17), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_246 = eq(UInt<12>(0hb7f), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_247 = eq(UInt<12>(0hb28), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_248 = eq(UInt<12>(0hb50), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_249 = eq(UInt<12>(0hb37), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_250 = eq(UInt<12>(0hb08), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_251 = eq(UInt<9>(0h143), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_252 = eq(UInt<12>(0hb6b), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_253 = eq(UInt<12>(0hb3a), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_254 = eq(UInt<10>(0h301), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_255 = eq(UInt<12>(0hb70), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_256 = eq(UInt<12>(0hb1a), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_257 = eq(UInt<12>(0hb5f), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_258 = eq(UInt<12>(0hb73), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_259 = eq(UInt<12>(0hb33), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_260 = eq(UInt<10>(0h300), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_261 = eq(UInt<12>(0hb13), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_262 = eq(UInt<10>(0h3b0), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_263 = eq(UInt<12>(0hb3e), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_264 = eq(UInt<12>(0hb6f), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_265 = eq(UInt<12>(0hb1e), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_266 = eq(UInt<12>(0hb53), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_267 = eq(UInt<10>(0h344), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_268 = eq(UInt<12>(0hb62), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_269 = eq(UInt<12>(0hb00), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_270 = eq(UInt<12>(0hb7e), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_271 = eq(UInt<12>(0hb2f), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_272 = eq(UInt<12>(0hb05), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_273 = eq(UInt<12>(0hb22), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_274 = eq(UInt<12>(0hb48), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_275 = eq(UInt<12>(0hb42), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_276 = eq(UInt<12>(0hb0f), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_277 = eq(UInt<12>(0hb68), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_278 = eq(UInt<12>(0hb57), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_279 = eq(UInt<12>(0hb16), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_280 = eq(UInt<12>(0hb1b), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_281 = eq(UInt<12>(0hb2c), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_282 = eq(UInt<12>(0hb7b), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_283 = eq(UInt<12>(0hb4c), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_284 = eq(UInt<12>(0hb20), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_285 = eq(UInt<12>(0hb6c), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_286 = eq(UInt<12>(0hb02), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_287 = eq(UInt<12>(0hb67), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_288 = eq(UInt<12>(0hb31), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_289 = eq(UInt<12>(0hb3b), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_290 = eq(UInt<10>(0h3a3), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_291 = eq(UInt<12>(0hb45), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_292 = eq(UInt<12>(0hb36), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_293 = eq(UInt<12>(0hb0c), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_294 = eq(UInt<10>(0h303), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_295 = eq(UInt<12>(0hb5b), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_296 = eq(UInt<12>(0hb27), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_297 = eq(UInt<12>(0hb25), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_298 = eq(UInt<10>(0h3b2), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_299 = eq(UInt<12>(0hb07), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_300 = eq(UInt<12>(0hf13), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_301 = eq(UInt<12>(0hb76), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_302 = eq(UInt<12>(0hb60), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_303 = eq(UInt<10>(0h3a1), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_304 = eq(UInt<12>(0hb56), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_305 = eq(UInt<10>(0h340), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_306 = eq(UInt<12>(0hb65), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_307 = eq(UInt<12>(0hb72), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_308 = eq(UInt<12>(0hf14), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_309 = eq(UInt<10>(0h341), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_310 = eq(UInt<10>(0h343), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_311 = eq(UInt<9>(0h106), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_312 = eq(UInt<12>(0hb61), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_313 = eq(UInt<10>(0h3a0), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_314 = eq(UInt<12>(0hb1f), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_315 = eq(UInt<12>(0hb52), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_316 = eq(UInt<12>(0hb30), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_317 = eq(UInt<9>(0h142), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_318 = eq(UInt<12>(0hb3f), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_319 = eq(UInt<12>(0hb41), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_320 = eq(UInt<12>(0hb47), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_321 = eq(UInt<12>(0hb12), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_322 = eq(UInt<12>(0hb32), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_323 = eq(UInt<12>(0hb10), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_324 = mux(_rdata_T_162, _rdata_T, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_325 = mux(_rdata_T_163, _rdata_T_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_326 = mux(_rdata_T_164, _rdata_T_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_327 = mux(_rdata_T_165, _rdata_T_3, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_328 = mux(_rdata_T_166, _rdata_T_4, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_329 = mux(_rdata_T_167, _rdata_T_5, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_330 = mux(_rdata_T_168, _rdata_T_6, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_331 = mux(_rdata_T_169, _rdata_T_7, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_332 = mux(_rdata_T_170, _rdata_T_8, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_333 = mux(_rdata_T_171, _rdata_T_9, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_334 = mux(_rdata_T_172, _rdata_T_10, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_335 = mux(_rdata_T_173, _rdata_T_11, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_336 = mux(_rdata_T_174, _rdata_T_12, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_337 = mux(_rdata_T_175, _rdata_T_13, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_338 = mux(_rdata_T_176, _rdata_T_14, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_339 = mux(_rdata_T_177, _rdata_T_15, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_340 = mux(_rdata_T_178, _rdata_T_16, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_341 = mux(_rdata_T_179, _rdata_T_17, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_342 = mux(_rdata_T_180, _rdata_T_18, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_343 = mux(_rdata_T_181, _rdata_T_19, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_344 = mux(_rdata_T_182, _rdata_T_20, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_345 = mux(_rdata_T_183, _rdata_T_21, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_346 = mux(_rdata_T_184, _rdata_T_22, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_347 = mux(_rdata_T_185, _rdata_T_23, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_348 = mux(_rdata_T_186, _rdata_T_24, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_349 = mux(_rdata_T_187, _rdata_T_25, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_350 = mux(_rdata_T_188, _rdata_T_26, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_351 = mux(_rdata_T_189, _rdata_T_27, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_352 = mux(_rdata_T_190, _rdata_T_28, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_353 = mux(_rdata_T_191, _rdata_T_29, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_354 = mux(_rdata_T_192, _rdata_T_30, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_355 = mux(_rdata_T_193, _rdata_T_31, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_356 = mux(_rdata_T_194, _rdata_T_32, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_357 = mux(_rdata_T_195, _rdata_T_33, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_358 = mux(_rdata_T_196, _rdata_T_34, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_359 = mux(_rdata_T_197, _rdata_T_35, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_360 = mux(_rdata_T_198, _rdata_T_36, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_361 = mux(_rdata_T_199, _rdata_T_37, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_362 = mux(_rdata_T_200, _rdata_T_38, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_363 = mux(_rdata_T_201, _rdata_T_39, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_364 = mux(_rdata_T_202, _rdata_T_40, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_365 = mux(_rdata_T_203, _rdata_T_41, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_366 = mux(_rdata_T_204, _rdata_T_42, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_367 = mux(_rdata_T_205, _rdata_T_43, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_368 = mux(_rdata_T_206, _rdata_T_44, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_369 = mux(_rdata_T_207, _rdata_T_45, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_370 = mux(_rdata_T_208, _rdata_T_46, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_371 = mux(_rdata_T_209, _rdata_T_47, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_372 = mux(_rdata_T_210, _rdata_T_48, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_373 = mux(_rdata_T_211, _rdata_T_49, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_374 = mux(_rdata_T_212, _rdata_T_50, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_375 = mux(_rdata_T_213, _rdata_T_51, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_376 = mux(_rdata_T_214, _rdata_T_52, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_377 = mux(_rdata_T_215, _rdata_T_53, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_378 = mux(_rdata_T_216, _rdata_T_54, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_379 = mux(_rdata_T_217, _rdata_T_55, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_380 = mux(_rdata_T_218, _rdata_T_56, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_381 = mux(_rdata_T_219, _rdata_T_57, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_382 = mux(_rdata_T_220, _rdata_T_58, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_383 = mux(_rdata_T_221, _rdata_T_59, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_384 = mux(_rdata_T_222, _rdata_T_60, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_385 = mux(_rdata_T_223, _rdata_T_61, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_386 = mux(_rdata_T_224, _rdata_T_62, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_387 = mux(_rdata_T_225, _rdata_T_63, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_388 = mux(_rdata_T_226, _rdata_T_64, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_389 = mux(_rdata_T_227, _rdata_T_65, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_390 = mux(_rdata_T_228, _rdata_T_66, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_391 = mux(_rdata_T_229, _rdata_T_67, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_392 = mux(_rdata_T_230, _rdata_T_68, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_393 = mux(_rdata_T_231, _rdata_T_69, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_394 = mux(_rdata_T_232, _rdata_T_70, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_395 = mux(_rdata_T_233, _rdata_T_71, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_396 = mux(_rdata_T_234, _rdata_T_72, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_397 = mux(_rdata_T_235, _rdata_T_73, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_398 = mux(_rdata_T_236, _rdata_T_74, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_399 = mux(_rdata_T_237, _rdata_T_75, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_400 = mux(_rdata_T_238, _rdata_T_76, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_401 = mux(_rdata_T_239, _rdata_T_77, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_402 = mux(_rdata_T_240, _rdata_T_78, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_403 = mux(_rdata_T_241, _rdata_T_79, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_404 = mux(_rdata_T_242, _rdata_T_80, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_405 = mux(_rdata_T_243, _rdata_T_81, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_406 = mux(_rdata_T_244, _rdata_T_82, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_407 = mux(_rdata_T_245, _rdata_T_83, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_408 = mux(_rdata_T_246, _rdata_T_84, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_409 = mux(_rdata_T_247, _rdata_T_85, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_410 = mux(_rdata_T_248, _rdata_T_86, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_411 = mux(_rdata_T_249, _rdata_T_87, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_412 = mux(_rdata_T_250, _rdata_T_88, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_413 = mux(_rdata_T_251, _rdata_T_89, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_414 = mux(_rdata_T_252, _rdata_T_90, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_415 = mux(_rdata_T_253, _rdata_T_91, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_416 = mux(_rdata_T_254, _rdata_T_92, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_417 = mux(_rdata_T_255, _rdata_T_93, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_418 = mux(_rdata_T_256, _rdata_T_94, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_419 = mux(_rdata_T_257, _rdata_T_95, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_420 = mux(_rdata_T_258, _rdata_T_96, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_421 = mux(_rdata_T_259, _rdata_T_97, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_422 = mux(_rdata_T_260, _rdata_T_98, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_423 = mux(_rdata_T_261, _rdata_T_99, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_424 = mux(_rdata_T_262, _rdata_T_100, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_425 = mux(_rdata_T_263, _rdata_T_101, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_426 = mux(_rdata_T_264, _rdata_T_102, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_427 = mux(_rdata_T_265, _rdata_T_103, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_428 = mux(_rdata_T_266, _rdata_T_104, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_429 = mux(_rdata_T_267, _rdata_T_105, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_430 = mux(_rdata_T_268, _rdata_T_106, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_431 = mux(_rdata_T_269, _rdata_T_107, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_432 = mux(_rdata_T_270, _rdata_T_108, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_433 = mux(_rdata_T_271, _rdata_T_109, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_434 = mux(_rdata_T_272, _rdata_T_110, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_435 = mux(_rdata_T_273, _rdata_T_111, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_436 = mux(_rdata_T_274, _rdata_T_112, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_437 = mux(_rdata_T_275, _rdata_T_113, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_438 = mux(_rdata_T_276, _rdata_T_114, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_439 = mux(_rdata_T_277, _rdata_T_115, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_440 = mux(_rdata_T_278, _rdata_T_116, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_441 = mux(_rdata_T_279, _rdata_T_117, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_442 = mux(_rdata_T_280, _rdata_T_118, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_443 = mux(_rdata_T_281, _rdata_T_119, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_444 = mux(_rdata_T_282, _rdata_T_120, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_445 = mux(_rdata_T_283, _rdata_T_121, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_446 = mux(_rdata_T_284, _rdata_T_122, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_447 = mux(_rdata_T_285, _rdata_T_123, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_448 = mux(_rdata_T_286, _rdata_T_124, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_449 = mux(_rdata_T_287, _rdata_T_125, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_450 = mux(_rdata_T_288, _rdata_T_126, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_451 = mux(_rdata_T_289, _rdata_T_127, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_452 = mux(_rdata_T_290, _rdata_T_128, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_453 = mux(_rdata_T_291, _rdata_T_129, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_454 = mux(_rdata_T_292, _rdata_T_130, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_455 = mux(_rdata_T_293, _rdata_T_131, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_456 = mux(_rdata_T_294, _rdata_T_132, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_457 = mux(_rdata_T_295, _rdata_T_133, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_458 = mux(_rdata_T_296, _rdata_T_134, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_459 = mux(_rdata_T_297, _rdata_T_135, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_460 = mux(_rdata_T_298, _rdata_T_136, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_461 = mux(_rdata_T_299, _rdata_T_137, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_462 = mux(_rdata_T_300, _rdata_T_138, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_463 = mux(_rdata_T_301, _rdata_T_139, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_464 = mux(_rdata_T_302, _rdata_T_140, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_465 = mux(_rdata_T_303, _rdata_T_141, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_466 = mux(_rdata_T_304, _rdata_T_142, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_467 = mux(_rdata_T_305, _rdata_T_143, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_468 = mux(_rdata_T_306, _rdata_T_144, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_469 = mux(_rdata_T_307, _rdata_T_145, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_470 = mux(_rdata_T_308, _rdata_T_146, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_471 = mux(_rdata_T_309, _rdata_T_147, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_472 = mux(_rdata_T_310, _rdata_T_148, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_473 = mux(_rdata_T_311, _rdata_T_149, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_474 = mux(_rdata_T_312, _rdata_T_150, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_475 = mux(_rdata_T_313, _rdata_T_151, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_476 = mux(_rdata_T_314, _rdata_T_152, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_477 = mux(_rdata_T_315, _rdata_T_153, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_478 = mux(_rdata_T_316, _rdata_T_154, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_479 = mux(_rdata_T_317, _rdata_T_155, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_480 = mux(_rdata_T_318, _rdata_T_156, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_481 = mux(_rdata_T_319, _rdata_T_157, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_482 = mux(_rdata_T_320, _rdata_T_158, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_483 = mux(_rdata_T_321, _rdata_T_159, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_484 = mux(_rdata_T_322, _rdata_T_160, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_485 = mux(_rdata_T_323, _rdata_T_161, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_486 = or(_rdata_T_324, _rdata_T_325) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_487 = or(_rdata_T_486, _rdata_T_326) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_488 = or(_rdata_T_487, _rdata_T_327) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_489 = or(_rdata_T_488, _rdata_T_328) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_490 = or(_rdata_T_489, _rdata_T_329) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_491 = or(_rdata_T_490, _rdata_T_330) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_492 = or(_rdata_T_491, _rdata_T_331) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_493 = or(_rdata_T_492, _rdata_T_332) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_494 = or(_rdata_T_493, _rdata_T_333) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_495 = or(_rdata_T_494, _rdata_T_334) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_496 = or(_rdata_T_495, _rdata_T_335) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_497 = or(_rdata_T_496, _rdata_T_336) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_498 = or(_rdata_T_497, _rdata_T_337) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_499 = or(_rdata_T_498, _rdata_T_338) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_500 = or(_rdata_T_499, _rdata_T_339) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_501 = or(_rdata_T_500, _rdata_T_340) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_502 = or(_rdata_T_501, _rdata_T_341) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_503 = or(_rdata_T_502, _rdata_T_342) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_504 = or(_rdata_T_503, _rdata_T_343) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_505 = or(_rdata_T_504, _rdata_T_344) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_506 = or(_rdata_T_505, _rdata_T_345) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_507 = or(_rdata_T_506, _rdata_T_346) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_508 = or(_rdata_T_507, _rdata_T_347) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_509 = or(_rdata_T_508, _rdata_T_348) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_510 = or(_rdata_T_509, _rdata_T_349) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_511 = or(_rdata_T_510, _rdata_T_350) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_512 = or(_rdata_T_511, _rdata_T_351) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_513 = or(_rdata_T_512, _rdata_T_352) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_514 = or(_rdata_T_513, _rdata_T_353) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_515 = or(_rdata_T_514, _rdata_T_354) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_516 = or(_rdata_T_515, _rdata_T_355) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_517 = or(_rdata_T_516, _rdata_T_356) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_518 = or(_rdata_T_517, _rdata_T_357) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_519 = or(_rdata_T_518, _rdata_T_358) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_520 = or(_rdata_T_519, _rdata_T_359) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_521 = or(_rdata_T_520, _rdata_T_360) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_522 = or(_rdata_T_521, _rdata_T_361) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_523 = or(_rdata_T_522, _rdata_T_362) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_524 = or(_rdata_T_523, _rdata_T_363) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_525 = or(_rdata_T_524, _rdata_T_364) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_526 = or(_rdata_T_525, _rdata_T_365) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_527 = or(_rdata_T_526, _rdata_T_366) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_528 = or(_rdata_T_527, _rdata_T_367) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_529 = or(_rdata_T_528, _rdata_T_368) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_530 = or(_rdata_T_529, _rdata_T_369) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_531 = or(_rdata_T_530, _rdata_T_370) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_532 = or(_rdata_T_531, _rdata_T_371) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_533 = or(_rdata_T_532, _rdata_T_372) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_534 = or(_rdata_T_533, _rdata_T_373) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_535 = or(_rdata_T_534, _rdata_T_374) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_536 = or(_rdata_T_535, _rdata_T_375) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_537 = or(_rdata_T_536, _rdata_T_376) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_538 = or(_rdata_T_537, _rdata_T_377) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_539 = or(_rdata_T_538, _rdata_T_378) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_540 = or(_rdata_T_539, _rdata_T_379) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_541 = or(_rdata_T_540, _rdata_T_380) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_542 = or(_rdata_T_541, _rdata_T_381) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_543 = or(_rdata_T_542, _rdata_T_382) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_544 = or(_rdata_T_543, _rdata_T_383) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_545 = or(_rdata_T_544, _rdata_T_384) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_546 = or(_rdata_T_545, _rdata_T_385) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_547 = or(_rdata_T_546, _rdata_T_386) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_548 = or(_rdata_T_547, _rdata_T_387) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_549 = or(_rdata_T_548, _rdata_T_388) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_550 = or(_rdata_T_549, _rdata_T_389) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_551 = or(_rdata_T_550, _rdata_T_390) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_552 = or(_rdata_T_551, _rdata_T_391) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_553 = or(_rdata_T_552, _rdata_T_392) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_554 = or(_rdata_T_553, _rdata_T_393) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_555 = or(_rdata_T_554, _rdata_T_394) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_556 = or(_rdata_T_555, _rdata_T_395) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_557 = or(_rdata_T_556, _rdata_T_396) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_558 = or(_rdata_T_557, _rdata_T_397) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_559 = or(_rdata_T_558, _rdata_T_398) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_560 = or(_rdata_T_559, _rdata_T_399) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_561 = or(_rdata_T_560, _rdata_T_400) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_562 = or(_rdata_T_561, _rdata_T_401) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_563 = or(_rdata_T_562, _rdata_T_402) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_564 = or(_rdata_T_563, _rdata_T_403) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_565 = or(_rdata_T_564, _rdata_T_404) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_566 = or(_rdata_T_565, _rdata_T_405) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_567 = or(_rdata_T_566, _rdata_T_406) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_568 = or(_rdata_T_567, _rdata_T_407) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_569 = or(_rdata_T_568, _rdata_T_408) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_570 = or(_rdata_T_569, _rdata_T_409) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_571 = or(_rdata_T_570, _rdata_T_410) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_572 = or(_rdata_T_571, _rdata_T_411) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_573 = or(_rdata_T_572, _rdata_T_412) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_574 = or(_rdata_T_573, _rdata_T_413) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_575 = or(_rdata_T_574, _rdata_T_414) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_576 = or(_rdata_T_575, _rdata_T_415) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_577 = or(_rdata_T_576, _rdata_T_416) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_578 = or(_rdata_T_577, _rdata_T_417) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_579 = or(_rdata_T_578, _rdata_T_418) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_580 = or(_rdata_T_579, _rdata_T_419) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_581 = or(_rdata_T_580, _rdata_T_420) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_582 = or(_rdata_T_581, _rdata_T_421) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_583 = or(_rdata_T_582, _rdata_T_422) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_584 = or(_rdata_T_583, _rdata_T_423) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_585 = or(_rdata_T_584, _rdata_T_424) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_586 = or(_rdata_T_585, _rdata_T_425) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_587 = or(_rdata_T_586, _rdata_T_426) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_588 = or(_rdata_T_587, _rdata_T_427) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_589 = or(_rdata_T_588, _rdata_T_428) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_590 = or(_rdata_T_589, _rdata_T_429) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_591 = or(_rdata_T_590, _rdata_T_430) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_592 = or(_rdata_T_591, _rdata_T_431) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_593 = or(_rdata_T_592, _rdata_T_432) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_594 = or(_rdata_T_593, _rdata_T_433) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_595 = or(_rdata_T_594, _rdata_T_434) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_596 = or(_rdata_T_595, _rdata_T_435) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_597 = or(_rdata_T_596, _rdata_T_436) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_598 = or(_rdata_T_597, _rdata_T_437) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_599 = or(_rdata_T_598, _rdata_T_438) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_600 = or(_rdata_T_599, _rdata_T_439) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_601 = or(_rdata_T_600, _rdata_T_440) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_602 = or(_rdata_T_601, _rdata_T_441) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_603 = or(_rdata_T_602, _rdata_T_442) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_604 = or(_rdata_T_603, _rdata_T_443) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_605 = or(_rdata_T_604, _rdata_T_444) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_606 = or(_rdata_T_605, _rdata_T_445) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_607 = or(_rdata_T_606, _rdata_T_446) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_608 = or(_rdata_T_607, _rdata_T_447) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_609 = or(_rdata_T_608, _rdata_T_448) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_610 = or(_rdata_T_609, _rdata_T_449) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_611 = or(_rdata_T_610, _rdata_T_450) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_612 = or(_rdata_T_611, _rdata_T_451) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_613 = or(_rdata_T_612, _rdata_T_452) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_614 = or(_rdata_T_613, _rdata_T_453) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_615 = or(_rdata_T_614, _rdata_T_454) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_616 = or(_rdata_T_615, _rdata_T_455) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_617 = or(_rdata_T_616, _rdata_T_456) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_618 = or(_rdata_T_617, _rdata_T_457) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_619 = or(_rdata_T_618, _rdata_T_458) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_620 = or(_rdata_T_619, _rdata_T_459) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_621 = or(_rdata_T_620, _rdata_T_460) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_622 = or(_rdata_T_621, _rdata_T_461) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_623 = or(_rdata_T_622, _rdata_T_462) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_624 = or(_rdata_T_623, _rdata_T_463) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_625 = or(_rdata_T_624, _rdata_T_464) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_626 = or(_rdata_T_625, _rdata_T_465) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_627 = or(_rdata_T_626, _rdata_T_466) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_628 = or(_rdata_T_627, _rdata_T_467) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_629 = or(_rdata_T_628, _rdata_T_468) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_630 = or(_rdata_T_629, _rdata_T_469) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_631 = or(_rdata_T_630, _rdata_T_470) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_632 = or(_rdata_T_631, _rdata_T_471) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_633 = or(_rdata_T_632, _rdata_T_472) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_634 = or(_rdata_T_633, _rdata_T_473) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_635 = or(_rdata_T_634, _rdata_T_474) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_636 = or(_rdata_T_635, _rdata_T_475) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_637 = or(_rdata_T_636, _rdata_T_476) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_638 = or(_rdata_T_637, _rdata_T_477) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_639 = or(_rdata_T_638, _rdata_T_478) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_640 = or(_rdata_T_639, _rdata_T_479) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_641 = or(_rdata_T_640, _rdata_T_480) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_642 = or(_rdata_T_641, _rdata_T_481) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_643 = or(_rdata_T_642, _rdata_T_482) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_644 = or(_rdata_T_643, _rdata_T_483) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_645 = or(_rdata_T_644, _rdata_T_484) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_646 = or(_rdata_T_645, _rdata_T_485) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _rdata_WIRE : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _rdata_WIRE, _rdata_T_646 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rdata, _rdata_WIRE @[src/main/scala/utils/RegMap.scala 48:11]
    node _T_2 = eq(addr, UInt<12>(0hb06)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_3 = and(_T_1, _T_2) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_3 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_6_T = and(wdata, perfCntsLoMapping_6_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_6_T_1 = not(perfCntsLoMapping_6_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_6_T_2 = and(perfCnts_6, _perfCnts_6_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_6_T_3 = or(_perfCnts_6_T, _perfCnts_6_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_6, _perfCnts_6_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_4 = eq(addr, UInt<12>(0hb49)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_5 = and(_T_1, _T_4) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_5 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_73_T = and(wdata, perfCntsLoMapping_73_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_73_T_1 = not(perfCntsLoMapping_73_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_73_T_2 = and(perfCnts_73, _perfCnts_73_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_73_T_3 = or(_perfCnts_73_T, _perfCnts_73_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_73, _perfCnts_73_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_6 = eq(addr, UInt<12>(0hb3c)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_7 = and(_T_1, _T_6) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_7 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_60_T = and(wdata, perfCntsLoMapping_60_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_60_T_1 = not(perfCntsLoMapping_60_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_60_T_2 = and(perfCnts_60, _perfCnts_60_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_60_T_3 = or(_perfCnts_60_T, _perfCnts_60_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_60, _perfCnts_60_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_8 = eq(addr, UInt<12>(0hb69)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_9 = and(_T_1, _T_8) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_9 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_105_T = and(wdata, perfCntsLoMapping_105_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_105_T_1 = not(perfCntsLoMapping_105_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_105_T_2 = and(perfCnts_105, _perfCnts_105_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_105_T_3 = or(_perfCnts_105_T, _perfCnts_105_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_105, _perfCnts_105_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_10 = eq(addr, UInt<12>(0hb7c)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_11 = and(_T_1, _T_10) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_11 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_124_T = and(wdata, perfCntsLoMapping_124_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_124_T_1 = not(perfCntsLoMapping_124_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_124_T_2 = and(perfCnts_124, _perfCnts_124_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_124_T_3 = or(_perfCnts_124_T, _perfCnts_124_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_124, _perfCnts_124_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_12 = eq(addr, UInt<12>(0hb5c)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_13 = and(_T_1, _T_12) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_13 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_92_T = and(wdata, perfCntsLoMapping_92_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_92_T_1 = not(perfCntsLoMapping_92_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_92_T_2 = and(perfCnts_92, _perfCnts_92_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_92_T_3 = or(_perfCnts_92_T, _perfCnts_92_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_92, _perfCnts_92_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_14 = eq(addr, UInt<12>(0hb15)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_15 = and(_T_1, _T_14) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_15 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_21_T = and(wdata, perfCntsLoMapping_21_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_21_T_1 = not(perfCntsLoMapping_21_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_21_T_2 = and(perfCnts_21, _perfCnts_21_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_21_T_3 = or(_perfCnts_21_T, _perfCnts_21_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_21, _perfCnts_21_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_16 = eq(addr, UInt<12>(0hb26)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_17 = and(_T_1, _T_16) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_17 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_38_T = and(wdata, perfCntsLoMapping_38_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_38_T_1 = not(perfCntsLoMapping_38_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_38_T_2 = and(perfCnts_38, _perfCnts_38_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_38_T_3 = or(_perfCnts_38_T, _perfCnts_38_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_38, _perfCnts_38_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_18 = eq(addr, UInt<9>(0h180)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_19 = and(_T_1, _T_18) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_19 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _satp_T = and(wdata, mapping_9_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _satp_T_1 = not(mapping_9_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _satp_T_2 = and(satp, _satp_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _satp_T_3 = or(_satp_T, _satp_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect satp, _satp_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_20 = eq(addr, UInt<12>(0hb66)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_21 = and(_T_1, _T_20) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_21 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_102_T = and(wdata, perfCntsLoMapping_102_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_102_T_1 = not(perfCntsLoMapping_102_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_102_T_2 = and(perfCnts_102, _perfCnts_102_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_102_T_3 = or(_perfCnts_102_T, _perfCnts_102_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_102, _perfCnts_102_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_22 = eq(addr, UInt<12>(0hb75)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_23 = and(_T_1, _T_22) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_23 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_117_T = and(wdata, perfCntsLoMapping_117_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_117_T_1 = not(perfCntsLoMapping_117_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_117_T_2 = and(perfCnts_117, _perfCnts_117_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_117_T_3 = or(_perfCnts_117_T, _perfCnts_117_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_117, _perfCnts_117_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_24 = eq(addr, UInt<12>(0hb1c)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_25 = and(_T_1, _T_24) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_25 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_28_T = and(wdata, perfCntsLoMapping_28_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_28_T_1 = not(perfCntsLoMapping_28_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_28_T_2 = and(perfCnts_28, _perfCnts_28_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_28_T_3 = or(_perfCnts_28_T, _perfCnts_28_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_28, _perfCnts_28_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_26 = eq(addr, UInt<10>(0h3a2)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_27 = and(_T_1, _T_26) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_27 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _pmpcfg2_T = and(wdata, mapping_13_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _pmpcfg2_T_1 = not(mapping_13_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _pmpcfg2_T_2 = and(pmpcfg2, _pmpcfg2_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _pmpcfg2_T_3 = or(_pmpcfg2_T, _pmpcfg2_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect pmpcfg2, _pmpcfg2_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_28 = eq(addr, UInt<12>(0hb55)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_29 = and(_T_1, _T_28) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_29 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_85_T = and(wdata, perfCntsLoMapping_85_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_85_T_1 = not(perfCntsLoMapping_85_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_85_T_2 = and(perfCnts_85, _perfCnts_85_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_85_T_3 = or(_perfCnts_85_T, _perfCnts_85_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_85, _perfCnts_85_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_30 = eq(addr, UInt<10>(0h3b1)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_31 = and(_T_1, _T_30) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_31 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _pmpaddr1_T = and(wdata, UInt<64>(0h3fffffff)) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _pmpaddr1_T_1 = not(UInt<64>(0h3fffffff)) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _pmpaddr1_T_2 = and(pmpaddr1, _pmpaddr1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _pmpaddr1_T_3 = or(_pmpaddr1_T, _pmpaddr1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect pmpaddr1, _pmpaddr1_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_32 = eq(addr, UInt<12>(0hb46)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_33 = and(_T_1, _T_32) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_33 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_70_T = and(wdata, perfCntsLoMapping_70_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_70_T_1 = not(perfCntsLoMapping_70_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_70_T_2 = and(perfCnts_70, _perfCnts_70_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_70_T_3 = or(_perfCnts_70_T, _perfCnts_70_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_70, _perfCnts_70_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_34 = eq(addr, UInt<9>(0h140)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_35 = and(_T_1, _T_34) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_35 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _sscratch_T = and(wdata, mapping_17_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _sscratch_T_1 = not(mapping_17_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _sscratch_T_2 = and(sscratch, _sscratch_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _sscratch_T_3 = or(_sscratch_T, _sscratch_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect sscratch, _sscratch_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_36 = eq(addr, UInt<12>(0hb09)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_37 = and(_T_1, _T_36) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_37 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_9_T = and(wdata, perfCntsLoMapping_9_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_9_T_1 = not(perfCntsLoMapping_9_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_9_T_2 = and(perfCnts_9, _perfCnts_9_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_9_T_3 = or(_perfCnts_9_T, _perfCnts_9_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_9, _perfCnts_9_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_38 = eq(addr, UInt<12>(0hb03)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_39 = and(_T_1, _T_38) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_39 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_3_T = and(wdata, perfCntsLoMapping_3_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_3_T_1 = not(perfCntsLoMapping_3_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_3_T_2 = and(perfCnts_3, _perfCnts_3_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_3_T_3 = or(_perfCnts_3_T, _perfCnts_3_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_3, _perfCnts_3_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_40 = eq(addr, UInt<12>(0hb35)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_41 = and(_T_1, _T_40) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_41 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_53_T = and(wdata, perfCntsLoMapping_53_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_53_T_1 = not(perfCntsLoMapping_53_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_53_T_2 = and(perfCnts_53, _perfCnts_53_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_53_T_3 = or(_perfCnts_53_T, _perfCnts_53_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_53, _perfCnts_53_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_42 = eq(addr, UInt<12>(0hb64)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_43 = and(_T_1, _T_42) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_43 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_100_T = and(wdata, perfCntsLoMapping_100_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_100_T_1 = not(perfCntsLoMapping_100_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_100_T_2 = and(perfCnts_100, _perfCnts_100_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_100_T_3 = or(_perfCnts_100_T, _perfCnts_100_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_100, _perfCnts_100_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_44 = eq(addr, UInt<12>(0hb51)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_45 = and(_T_1, _T_44) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_45 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_81_T = and(wdata, perfCntsLoMapping_81_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_81_T_1 = not(perfCntsLoMapping_81_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_81_T_2 = and(perfCnts_81, _perfCnts_81_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_81_T_3 = or(_perfCnts_81_T, _perfCnts_81_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_81, _perfCnts_81_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_46 = eq(addr, UInt<12>(0hb29)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_47 = and(_T_1, _T_46) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_47 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_41_T = and(wdata, perfCntsLoMapping_41_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_41_T_1 = not(perfCntsLoMapping_41_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_41_T_2 = and(perfCnts_41, _perfCnts_41_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_41_T_3 = or(_perfCnts_41_T, _perfCnts_41_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_41, _perfCnts_41_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_48 = eq(addr, UInt<10>(0h302)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_49 = and(_T_1, _T_48) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_49 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _medeleg_T = and(wdata, UInt<64>(0hbbff)) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _medeleg_T_1 = not(UInt<64>(0hbbff)) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _medeleg_T_2 = and(medeleg, _medeleg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _medeleg_T_3 = or(_medeleg_T, _medeleg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect medeleg, _medeleg_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_50 = eq(addr, UInt<12>(0hb71)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_51 = and(_T_1, _T_50) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_51 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_113_T = and(wdata, perfCntsLoMapping_113_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_113_T_1 = not(perfCntsLoMapping_113_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_113_T_2 = and(perfCnts_113, _perfCnts_113_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_113_T_3 = or(_perfCnts_113_T, _perfCnts_113_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_113, _perfCnts_113_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_52 = eq(addr, UInt<12>(0hb24)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_53 = and(_T_1, _T_52) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_53 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_36_T = and(wdata, perfCntsLoMapping_36_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_36_T_1 = not(perfCntsLoMapping_36_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_36_T_2 = and(perfCnts_36, _perfCnts_36_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_36_T_3 = or(_perfCnts_36_T, _perfCnts_36_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_36, _perfCnts_36_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_54 = eq(addr, UInt<9>(0h105)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_55 = and(_T_1, _T_54) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_55 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _stvec_T = and(wdata, mapping_27_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _stvec_T_1 = not(mapping_27_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _stvec_T_2 = and(stvec, _stvec_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _stvec_T_3 = or(_stvec_T, _stvec_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect stvec, _stvec_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_56 = eq(addr, UInt<12>(0hb0d)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_57 = and(_T_1, _T_56) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_57 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_13_T = and(wdata, perfCntsLoMapping_13_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_13_T_1 = not(perfCntsLoMapping_13_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_13_T_2 = and(perfCnts_13, _perfCnts_13_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_13_T_3 = or(_perfCnts_13_T, _perfCnts_13_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_13, _perfCnts_13_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_58 = eq(addr, UInt<12>(0hb6d)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_59 = and(_T_1, _T_58) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_59 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_109_T = and(wdata, perfCntsLoMapping_109_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_109_T_1 = not(perfCntsLoMapping_109_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_109_T_2 = and(perfCnts_109, _perfCnts_109_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_109_T_3 = or(_perfCnts_109_T, _perfCnts_109_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_109, _perfCnts_109_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_60 = eq(addr, UInt<12>(0hb4d)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_61 = and(_T_1, _T_60) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_61 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_77_T = and(wdata, perfCntsLoMapping_77_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_77_T_1 = not(perfCntsLoMapping_77_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_77_T_2 = and(perfCnts_77, _perfCnts_77_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_77_T_3 = or(_perfCnts_77_T, _perfCnts_77_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_77, _perfCnts_77_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_62 = eq(addr, UInt<9>(0h141)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_63 = and(_T_1, _T_62) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_63 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _sepc_T = and(wdata, mapping_31_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _sepc_T_1 = not(mapping_31_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _sepc_T_2 = and(sepc, _sepc_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _sepc_T_3 = or(_sepc_T, _sepc_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect sepc, _sepc_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_64 = eq(addr, UInt<12>(0hb40)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_65 = and(_T_1, _T_64) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_65 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_64_T = and(wdata, perfCntsLoMapping_64_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_64_T_1 = not(perfCntsLoMapping_64_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_64_T_2 = and(perfCnts_64, _perfCnts_64_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_64_T_3 = or(_perfCnts_64_T, _perfCnts_64_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_64, _perfCnts_64_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_66 = eq(addr, UInt<10>(0h342)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_67 = and(_T_1, _T_66) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_67 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mcause_T = and(wdata, mapping_33_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mcause_T_1 = not(mapping_33_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mcause_T_2 = and(mcause, _mcause_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mcause_T_3 = or(_mcause_T, _mcause_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mcause, _mcause_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_68 = eq(addr, UInt<12>(0hb11)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_69 = and(_T_1, _T_68) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_69 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_17_T = and(wdata, perfCntsLoMapping_17_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_17_T_1 = not(perfCntsLoMapping_17_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_17_T_2 = and(perfCnts_17, _perfCnts_17_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_17_T_3 = or(_perfCnts_17_T, _perfCnts_17_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_17, _perfCnts_17_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_70 = eq(addr, UInt<12>(0hb2d)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_71 = and(_T_1, _T_70) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_71 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_45_T = and(wdata, perfCntsLoMapping_45_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_45_T_1 = not(perfCntsLoMapping_45_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_45_T_2 = and(perfCnts_45, _perfCnts_45_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_45_T_3 = or(_perfCnts_45_T, _perfCnts_45_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_45, _perfCnts_45_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_72 = eq(addr, UInt<10>(0h306)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_73 = and(_T_1, _T_72) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_73 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mcounteren_T = and(wdata, mapping_36_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mcounteren_T_1 = not(mapping_36_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mcounteren_T_2 = and(mcounteren, _mcounteren_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mcounteren_T_3 = or(_mcounteren_T, _mcounteren_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mcounteren, _mcounteren_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_74 = eq(addr, UInt<12>(0hb44)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_75 = and(_T_1, _T_74) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_75 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_68_T = and(wdata, perfCntsLoMapping_68_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_68_T_1 = not(perfCntsLoMapping_68_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_68_T_2 = and(perfCnts_68, _perfCnts_68_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_68_T_3 = or(_perfCnts_68_T, _perfCnts_68_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_68, _perfCnts_68_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_76 = eq(addr, UInt<12>(0hb6a)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_77 = and(_T_1, _T_76) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_77 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_106_T = and(wdata, perfCntsLoMapping_106_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_106_T_1 = not(perfCntsLoMapping_106_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_106_T_2 = and(perfCnts_106, _perfCnts_106_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_106_T_3 = or(_perfCnts_106_T, _perfCnts_106_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_106, _perfCnts_106_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_78 = eq(addr, UInt<12>(0hb5e)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_79 = and(_T_1, _T_78) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_79 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_94_T = and(wdata, perfCntsLoMapping_94_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_94_T_1 = not(perfCntsLoMapping_94_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_94_T_2 = and(perfCnts_94, _perfCnts_94_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_94_T_3 = or(_perfCnts_94_T, _perfCnts_94_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_94, _perfCnts_94_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_80 = eq(addr, UInt<12>(0hb59)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_81 = and(_T_1, _T_80) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_81 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_89_T = and(wdata, perfCntsLoMapping_89_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_89_T_1 = not(perfCntsLoMapping_89_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_89_T_2 = and(perfCnts_89, _perfCnts_89_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_89_T_3 = or(_perfCnts_89_T, _perfCnts_89_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_89, _perfCnts_89_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_82 = eq(addr, UInt<9>(0h104)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_83 = and(_T_1, _T_82) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_83 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mie_T = and(wdata, sieMask) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mie_T_1 = not(sieMask) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mie_T_2 = and(mie, _mie_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mie_T_3 = or(_mie_T, _mie_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mie, _mie_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_84 = eq(addr, UInt<12>(0hb79)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_85 = and(_T_1, _T_84) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_85 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_121_T = and(wdata, perfCntsLoMapping_121_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_121_T_1 = not(perfCntsLoMapping_121_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_121_T_2 = and(perfCnts_121, _perfCnts_121_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_121_T_3 = or(_perfCnts_121_T, _perfCnts_121_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_121, _perfCnts_121_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_86 = eq(addr, UInt<12>(0hb4a)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_87 = and(_T_1, _T_86) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_87 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_74_T = and(wdata, perfCntsLoMapping_74_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_74_T_1 = not(perfCntsLoMapping_74_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_74_T_2 = and(perfCnts_74, _perfCnts_74_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_74_T_3 = or(_perfCnts_74_T, _perfCnts_74_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_74, _perfCnts_74_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_88 = eq(addr, UInt<12>(0hb39)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_89 = and(_T_1, _T_88) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_89 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_57_T = and(wdata, perfCntsLoMapping_57_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_57_T_1 = not(perfCntsLoMapping_57_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_57_T_2 = and(perfCnts_57, _perfCnts_57_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_57_T_3 = or(_perfCnts_57_T, _perfCnts_57_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_57, _perfCnts_57_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_90 = eq(addr, UInt<12>(0hb38)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_91 = and(_T_1, _T_90) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_91 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_56_T = and(wdata, perfCntsLoMapping_56_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_56_T_1 = not(perfCntsLoMapping_56_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_56_T_2 = and(perfCnts_56, _perfCnts_56_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_56_T_3 = or(_perfCnts_56_T, _perfCnts_56_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_56, _perfCnts_56_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_92 = eq(addr, UInt<12>(0hb0a)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_93 = and(_T_1, _T_92) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_93 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_10_T = and(wdata, perfCntsLoMapping_10_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_10_T_1 = not(perfCntsLoMapping_10_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_10_T_2 = and(perfCnts_10, _perfCnts_10_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_10_T_3 = or(_perfCnts_10_T, _perfCnts_10_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_10, _perfCnts_10_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_94 = eq(addr, UInt<12>(0hb04)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_95 = and(_T_1, _T_94) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_95 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_4_T = and(wdata, perfCntsLoMapping_4_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_4_T_1 = not(perfCntsLoMapping_4_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_4_T_2 = and(perfCnts_4, _perfCnts_4_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_4_T_3 = or(_perfCnts_4_T, _perfCnts_4_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_4, _perfCnts_4_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_96 = eq(addr, UInt<12>(0hb18)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_97 = and(_T_1, _T_96) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_97 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_24_T = and(wdata, perfCntsLoMapping_24_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_24_T_1 = not(perfCntsLoMapping_24_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_24_T_2 = and(perfCnts_24, _perfCnts_24_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_24_T_3 = or(_perfCnts_24_T, _perfCnts_24_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_24, _perfCnts_24_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_98 = eq(addr, UInt<12>(0hb4f)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_99 = and(_T_1, _T_98) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_99 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_79_T = and(wdata, perfCntsLoMapping_79_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_79_T_1 = not(perfCntsLoMapping_79_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_79_T_2 = and(perfCnts_79, _perfCnts_79_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_79_T_3 = or(_perfCnts_79_T, _perfCnts_79_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_79, _perfCnts_79_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_100 = eq(addr, UInt<12>(0hb19)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_101 = and(_T_1, _T_100) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_101 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_25_T = and(wdata, perfCntsLoMapping_25_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_25_T_1 = not(perfCntsLoMapping_25_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_25_T_2 = and(perfCnts_25, _perfCnts_25_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_25_T_3 = or(_perfCnts_25_T, _perfCnts_25_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_25, _perfCnts_25_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_102 = eq(addr, UInt<12>(0hb2a)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_103 = and(_T_1, _T_102) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_103 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_42_T = and(wdata, perfCntsLoMapping_42_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_42_T_1 = not(perfCntsLoMapping_42_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_42_T_2 = and(perfCnts_42, _perfCnts_42_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_42_T_3 = or(_perfCnts_42_T, _perfCnts_42_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_42, _perfCnts_42_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_104 = eq(addr, UInt<9>(0h100)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_105 = and(_T_1, _T_104) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_105 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mstatus_T = and(wdata, sstatusWmask) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mstatus_T_1 = not(sstatusWmask) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mstatus_T_2 = and(mstatus, _mstatus_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mstatus_T_3 = or(_mstatus_T, _mstatus_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      wire _mstatus_mstatusOld_WIRE : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      wire _mstatus_mstatusOld_WIRE_1 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_1, _mstatus_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T = bits(_mstatus_mstatusOld_WIRE_1, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.ie.u, _mstatus_mstatusOld_T @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_1 = bits(_mstatus_mstatusOld_WIRE_1, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.ie.s, _mstatus_mstatusOld_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_2 = bits(_mstatus_mstatusOld_WIRE_1, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.ie.h, _mstatus_mstatusOld_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_3 = bits(_mstatus_mstatusOld_WIRE_1, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.ie.m, _mstatus_mstatusOld_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_4 = bits(_mstatus_mstatusOld_WIRE_1, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.pie.u, _mstatus_mstatusOld_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_5 = bits(_mstatus_mstatusOld_WIRE_1, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.pie.s, _mstatus_mstatusOld_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_6 = bits(_mstatus_mstatusOld_WIRE_1, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.pie.h, _mstatus_mstatusOld_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_7 = bits(_mstatus_mstatusOld_WIRE_1, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.pie.m, _mstatus_mstatusOld_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_8 = bits(_mstatus_mstatusOld_WIRE_1, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.spp, _mstatus_mstatusOld_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_9 = bits(_mstatus_mstatusOld_WIRE_1, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.hpp, _mstatus_mstatusOld_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_10 = bits(_mstatus_mstatusOld_WIRE_1, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.mpp, _mstatus_mstatusOld_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_11 = bits(_mstatus_mstatusOld_WIRE_1, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.fs, _mstatus_mstatusOld_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_12 = bits(_mstatus_mstatusOld_WIRE_1, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.xs, _mstatus_mstatusOld_T_12 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_13 = bits(_mstatus_mstatusOld_WIRE_1, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.mprv, _mstatus_mstatusOld_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_14 = bits(_mstatus_mstatusOld_WIRE_1, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.sum, _mstatus_mstatusOld_T_14 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_15 = bits(_mstatus_mstatusOld_WIRE_1, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.mxr, _mstatus_mstatusOld_T_15 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_16 = bits(_mstatus_mstatusOld_WIRE_1, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.tvm, _mstatus_mstatusOld_T_16 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_17 = bits(_mstatus_mstatusOld_WIRE_1, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.tw, _mstatus_mstatusOld_T_17 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_18 = bits(_mstatus_mstatusOld_WIRE_1, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.tsr, _mstatus_mstatusOld_T_18 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_19 = bits(_mstatus_mstatusOld_WIRE_1, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.pad0, _mstatus_mstatusOld_T_19 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_20 = bits(_mstatus_mstatusOld_WIRE_1, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.uxl, _mstatus_mstatusOld_T_20 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_21 = bits(_mstatus_mstatusOld_WIRE_1, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.sxl, _mstatus_mstatusOld_T_21 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_22 = bits(_mstatus_mstatusOld_WIRE_1, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.pad1, _mstatus_mstatusOld_T_22 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_23 = bits(_mstatus_mstatusOld_WIRE_1, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE.sd, _mstatus_mstatusOld_T_23 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      wire mstatus_mstatusOld : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 316:30]
      connect mstatus_mstatusOld, _mstatus_mstatusOld_WIRE @[src/main/scala/nutcore/backend/fu/CSR.scala 316:30]
      node _mstatus_mstatusNew_T = eq(mstatus_mstatusOld.fs, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 317:40]
      node _mstatus_mstatusNew_T_1 = bits(_mstatus_T_3, 62, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 317:60]
      node mstatus_mstatusNew = cat(_mstatus_mstatusNew_T, _mstatus_mstatusNew_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 317:25]
      connect mstatus, mstatus_mstatusNew @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_106 = eq(addr, UInt<12>(0hb3d)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_107 = and(_T_1, _T_106) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_107 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_61_T = and(wdata, perfCntsLoMapping_61_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_61_T_1 = not(perfCntsLoMapping_61_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_61_T_2 = and(perfCnts_61, _perfCnts_61_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_61_T_3 = or(_perfCnts_61_T, _perfCnts_61_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_61, _perfCnts_61_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_108 = eq(addr, UInt<12>(0hb0e)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_109 = and(_T_1, _T_108) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_109 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_14_T = and(wdata, perfCntsLoMapping_14_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_14_T_1 = not(perfCntsLoMapping_14_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_14_T_2 = and(perfCnts_14, _perfCnts_14_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_14_T_3 = or(_perfCnts_14_T, _perfCnts_14_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_14, _perfCnts_14_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_110 = eq(addr, UInt<12>(0hb34)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_111 = and(_T_1, _T_110) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_111 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_52_T = and(wdata, perfCntsLoMapping_52_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_52_T_1 = not(perfCntsLoMapping_52_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_52_T_2 = and(perfCnts_52, _perfCnts_52_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_52_T_3 = or(_perfCnts_52_T, _perfCnts_52_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_52, _perfCnts_52_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_112 = eq(addr, UInt<12>(0hb74)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_113 = and(_T_1, _T_112) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_113 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_116_T = and(wdata, perfCntsLoMapping_116_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_116_T_1 = not(perfCntsLoMapping_116_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_116_T_2 = and(perfCnts_116, _perfCnts_116_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_116_T_3 = or(_perfCnts_116_T, _perfCnts_116_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_116, _perfCnts_116_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_114 = eq(addr, UInt<12>(0hb14)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_115 = and(_T_1, _T_114) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_115 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_20_T = and(wdata, perfCntsLoMapping_20_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_20_T_1 = not(perfCntsLoMapping_20_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_20_T_2 = and(perfCnts_20, _perfCnts_20_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_20_T_3 = or(_perfCnts_20_T, _perfCnts_20_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_20, _perfCnts_20_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_116 = eq(addr, UInt<12>(0hb1d)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_117 = and(_T_1, _T_116) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_117 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_29_T = and(wdata, perfCntsLoMapping_29_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_29_T_1 = not(perfCntsLoMapping_29_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_29_T_2 = and(perfCnts_29, _perfCnts_29_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_29_T_3 = or(_perfCnts_29_T, _perfCnts_29_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_29, _perfCnts_29_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_118 = eq(addr, UInt<12>(0hb54)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_119 = and(_T_1, _T_118) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_119 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_84_T = and(wdata, perfCntsLoMapping_84_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_84_T_1 = not(perfCntsLoMapping_84_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_84_T_2 = and(perfCnts_84, _perfCnts_84_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_84_T_3 = or(_perfCnts_84_T, _perfCnts_84_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_84, _perfCnts_84_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_120 = eq(addr, UInt<12>(0hb23)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_121 = and(_T_1, _T_120) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_121 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_35_T = and(wdata, perfCntsLoMapping_35_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_35_T_1 = not(perfCntsLoMapping_35_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_35_T_2 = and(perfCnts_35, _perfCnts_35_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_35_T_3 = or(_perfCnts_35_T, _perfCnts_35_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_35, _perfCnts_35_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_122 = eq(addr, UInt<12>(0hb2e)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_123 = and(_T_1, _T_122) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_123 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_46_T = and(wdata, perfCntsLoMapping_46_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_46_T_1 = not(perfCntsLoMapping_46_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_46_T_2 = and(perfCnts_46, _perfCnts_46_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_46_T_3 = or(_perfCnts_46_T, _perfCnts_46_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_46, _perfCnts_46_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_124 = eq(addr, UInt<12>(0hb6e)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_125 = and(_T_1, _T_124) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_125 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_110_T = and(wdata, perfCntsLoMapping_110_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_110_T_1 = not(perfCntsLoMapping_110_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_110_T_2 = and(perfCnts_110, _perfCnts_110_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_110_T_3 = or(_perfCnts_110_T, _perfCnts_110_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_110, _perfCnts_110_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_126 = eq(addr, UInt<12>(0hb43)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_127 = and(_T_1, _T_126) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_127 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_67_T = and(wdata, perfCntsLoMapping_67_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_67_T_1 = not(perfCntsLoMapping_67_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_67_T_2 = and(perfCnts_67, _perfCnts_67_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_67_T_3 = or(_perfCnts_67_T, _perfCnts_67_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_67, _perfCnts_67_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_128 = eq(addr, UInt<12>(0hb63)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_129 = and(_T_1, _T_128) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_129 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_99_T = and(wdata, perfCntsLoMapping_99_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_99_T_1 = not(perfCntsLoMapping_99_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_99_T_2 = and(perfCnts_99, _perfCnts_99_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_99_T_3 = or(_perfCnts_99_T, _perfCnts_99_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_99, _perfCnts_99_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_130 = eq(addr, UInt<10>(0h305)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_131 = and(_T_1, _T_130) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_131 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mtvec_T = and(wdata, mapping_67_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mtvec_T_1 = not(mapping_67_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mtvec_T_2 = and(mtvec, _mtvec_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mtvec_T_3 = or(_mtvec_T, _mtvec_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mtvec, _mtvec_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_132 = eq(addr, UInt<12>(0hb5d)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_133 = and(_T_1, _T_132) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_133 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_93_T = and(wdata, perfCntsLoMapping_93_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_93_T_1 = not(perfCntsLoMapping_93_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_93_T_2 = and(perfCnts_93, _perfCnts_93_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_93_T_3 = or(_perfCnts_93_T, _perfCnts_93_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_93, _perfCnts_93_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_134 = eq(addr, UInt<12>(0hb78)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_135 = and(_T_1, _T_134) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_135 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_120_T = and(wdata, perfCntsLoMapping_120_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_120_T_1 = not(perfCntsLoMapping_120_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_120_T_2 = and(perfCnts_120, _perfCnts_120_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_120_T_3 = or(_perfCnts_120_T, _perfCnts_120_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_120, _perfCnts_120_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_136 = eq(addr, UInt<12>(0hb58)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_137 = and(_T_1, _T_136) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_137 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_88_T = and(wdata, perfCntsLoMapping_88_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_88_T_1 = not(perfCntsLoMapping_88_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_88_T_2 = and(perfCnts_88, _perfCnts_88_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_88_T_3 = or(_perfCnts_88_T, _perfCnts_88_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_88, _perfCnts_88_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_138 = eq(addr, UInt<12>(0hb7d)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_139 = and(_T_1, _T_138) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_139 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_125_T = and(wdata, perfCntsLoMapping_125_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_125_T_1 = not(perfCntsLoMapping_125_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_125_T_2 = and(perfCnts_125, _perfCnts_125_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_125_T_3 = or(_perfCnts_125_T, _perfCnts_125_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_125, _perfCnts_125_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_140 = eq(addr, UInt<12>(0hb4e)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_141 = and(_T_1, _T_140) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_141 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_78_T = and(wdata, perfCntsLoMapping_78_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_78_T_1 = not(perfCntsLoMapping_78_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_78_T_2 = and(perfCnts_78, _perfCnts_78_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_78_T_3 = or(_perfCnts_78_T, _perfCnts_78_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_78, _perfCnts_78_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_142 = eq(addr, UInt<12>(0hb21)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_143 = and(_T_1, _T_142) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_143 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_33_T = and(wdata, perfCntsLoMapping_33_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_33_T_1 = not(perfCntsLoMapping_33_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_33_T_2 = and(perfCnts_33, _perfCnts_33_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_33_T_3 = or(_perfCnts_33_T, _perfCnts_33_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_33, _perfCnts_33_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_144 = eq(addr, UInt<10>(0h304)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_145 = and(_T_1, _T_144) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_145 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mie_T_4 = and(wdata, mapping_74_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mie_T_5 = not(mapping_74_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mie_T_6 = and(mie, _mie_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mie_T_7 = or(_mie_T_4, _mie_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mie, _mie_T_7 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_146 = eq(addr, UInt<12>(0hb01)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_147 = and(_T_1, _T_146) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_147 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_1_T = and(wdata, perfCntsLoMapping_1_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_1_T_1 = not(perfCntsLoMapping_1_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_1_T_2 = and(perfCnts_1, _perfCnts_1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_1_T_3 = or(_perfCnts_1_T, _perfCnts_1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_1, _perfCnts_1_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_148 = eq(addr, UInt<12>(0hb0b)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_149 = and(_T_1, _T_148) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_149 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_11_T = and(wdata, perfCntsLoMapping_11_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_11_T_1 = not(perfCntsLoMapping_11_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_11_T_2 = and(perfCnts_11, _perfCnts_11_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_11_T_3 = or(_perfCnts_11_T, _perfCnts_11_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_11, _perfCnts_11_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_150 = eq(addr, UInt<12>(0hb2b)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_151 = and(_T_1, _T_150) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_151 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_43_T = and(wdata, perfCntsLoMapping_43_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_43_T_1 = not(perfCntsLoMapping_43_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_43_T_2 = and(perfCnts_43, _perfCnts_43_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_43_T_3 = or(_perfCnts_43_T, _perfCnts_43_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_43, _perfCnts_43_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_152 = eq(addr, UInt<12>(0hb7a)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_153 = and(_T_1, _T_152) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_153 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_122_T = and(wdata, perfCntsLoMapping_122_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_122_T_1 = not(perfCntsLoMapping_122_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_122_T_2 = and(perfCnts_122, _perfCnts_122_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_122_T_3 = or(_perfCnts_122_T, _perfCnts_122_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_122, _perfCnts_122_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_154 = eq(addr, UInt<12>(0hb4b)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_155 = and(_T_1, _T_154) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_155 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_75_T = and(wdata, perfCntsLoMapping_75_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_75_T_1 = not(perfCntsLoMapping_75_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_75_T_2 = and(perfCnts_75, _perfCnts_75_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_75_T_3 = or(_perfCnts_75_T, _perfCnts_75_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_75, _perfCnts_75_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_156 = eq(addr, UInt<12>(0hb77)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_157 = and(_T_1, _T_156) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_157 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_119_T = and(wdata, perfCntsLoMapping_119_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_119_T_1 = not(perfCntsLoMapping_119_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_119_T_2 = and(perfCnts_119, _perfCnts_119_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_119_T_3 = or(_perfCnts_119_T, _perfCnts_119_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_119, _perfCnts_119_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_158 = eq(addr, UInt<10>(0h3b3)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_159 = and(_T_1, _T_158) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_159 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _pmpaddr3_T = and(wdata, UInt<64>(0h3fffffff)) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _pmpaddr3_T_1 = not(UInt<64>(0h3fffffff)) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _pmpaddr3_T_2 = and(pmpaddr3, _pmpaddr3_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _pmpaddr3_T_3 = or(_pmpaddr3_T, _pmpaddr3_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect pmpaddr3, _pmpaddr3_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_160 = eq(addr, UInt<12>(0hb5a)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_161 = and(_T_1, _T_160) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_161 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_90_T = and(wdata, perfCntsLoMapping_90_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_90_T_1 = not(perfCntsLoMapping_90_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_90_T_2 = and(perfCnts_90, _perfCnts_90_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_90_T_3 = or(_perfCnts_90_T, _perfCnts_90_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_90, _perfCnts_90_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_162 = eq(addr, UInt<12>(0hb17)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_163 = and(_T_1, _T_162) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_163 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_23_T = and(wdata, perfCntsLoMapping_23_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_23_T_1 = not(perfCntsLoMapping_23_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_23_T_2 = and(perfCnts_23, _perfCnts_23_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_23_T_3 = or(_perfCnts_23_T, _perfCnts_23_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_23, _perfCnts_23_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_164 = eq(addr, UInt<12>(0hb7f)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_165 = and(_T_1, _T_164) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_165 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_127_T = and(wdata, perfCntsLoMapping_127_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_127_T_1 = not(perfCntsLoMapping_127_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_127_T_2 = and(perfCnts_127, _perfCnts_127_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_127_T_3 = or(_perfCnts_127_T, _perfCnts_127_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_127, _perfCnts_127_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_166 = eq(addr, UInt<12>(0hb28)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_167 = and(_T_1, _T_166) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_167 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_40_T = and(wdata, perfCntsLoMapping_40_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_40_T_1 = not(perfCntsLoMapping_40_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_40_T_2 = and(perfCnts_40, _perfCnts_40_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_40_T_3 = or(_perfCnts_40_T, _perfCnts_40_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_40, _perfCnts_40_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_168 = eq(addr, UInt<12>(0hb50)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_169 = and(_T_1, _T_168) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_169 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_80_T = and(wdata, perfCntsLoMapping_80_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_80_T_1 = not(perfCntsLoMapping_80_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_80_T_2 = and(perfCnts_80, _perfCnts_80_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_80_T_3 = or(_perfCnts_80_T, _perfCnts_80_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_80, _perfCnts_80_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_170 = eq(addr, UInt<12>(0hb37)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_171 = and(_T_1, _T_170) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_171 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_55_T = and(wdata, perfCntsLoMapping_55_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_55_T_1 = not(perfCntsLoMapping_55_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_55_T_2 = and(perfCnts_55, _perfCnts_55_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_55_T_3 = or(_perfCnts_55_T, _perfCnts_55_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_55, _perfCnts_55_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_172 = eq(addr, UInt<12>(0hb08)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_173 = and(_T_1, _T_172) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_173 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_8_T = and(wdata, perfCntsLoMapping_8_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_8_T_1 = not(perfCntsLoMapping_8_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_8_T_2 = and(perfCnts_8, _perfCnts_8_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_8_T_3 = or(_perfCnts_8_T, _perfCnts_8_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_8, _perfCnts_8_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_174 = eq(addr, UInt<9>(0h143)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_175 = and(_T_1, _T_174) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_175 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _stval_T = and(wdata, mapping_89_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _stval_T_1 = not(mapping_89_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _stval_T_2 = and(stval, _stval_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _stval_T_3 = or(_stval_T, _stval_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect stval, _stval_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_176 = eq(addr, UInt<12>(0hb6b)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_177 = and(_T_1, _T_176) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_177 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_107_T = and(wdata, perfCntsLoMapping_107_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_107_T_1 = not(perfCntsLoMapping_107_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_107_T_2 = and(perfCnts_107, _perfCnts_107_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_107_T_3 = or(_perfCnts_107_T, _perfCnts_107_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_107, _perfCnts_107_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_178 = eq(addr, UInt<12>(0hb3a)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_179 = and(_T_1, _T_178) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_179 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_58_T = and(wdata, perfCntsLoMapping_58_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_58_T_1 = not(perfCntsLoMapping_58_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_58_T_2 = and(perfCnts_58, _perfCnts_58_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_58_T_3 = or(_perfCnts_58_T, _perfCnts_58_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_58, _perfCnts_58_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_180 = eq(addr, UInt<10>(0h301)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_181 = and(_T_1, _T_180) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_181 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _misa_T = and(wdata, mapping_92_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _misa_T_1 = not(mapping_92_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _misa_T_2 = and(misa, _misa_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _misa_T_3 = or(_misa_T, _misa_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect misa, _misa_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_182 = eq(addr, UInt<12>(0hb70)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_183 = and(_T_1, _T_182) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_183 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_112_T = and(wdata, perfCntsLoMapping_112_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_112_T_1 = not(perfCntsLoMapping_112_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_112_T_2 = and(perfCnts_112, _perfCnts_112_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_112_T_3 = or(_perfCnts_112_T, _perfCnts_112_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_112, _perfCnts_112_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_184 = eq(addr, UInt<12>(0hb1a)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_185 = and(_T_1, _T_184) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_185 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_26_T = and(wdata, perfCntsLoMapping_26_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_26_T_1 = not(perfCntsLoMapping_26_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_26_T_2 = and(perfCnts_26, _perfCnts_26_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_26_T_3 = or(_perfCnts_26_T, _perfCnts_26_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_26, _perfCnts_26_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_186 = eq(addr, UInt<12>(0hb5f)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_187 = and(_T_1, _T_186) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_187 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_95_T = and(wdata, perfCntsLoMapping_95_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_95_T_1 = not(perfCntsLoMapping_95_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_95_T_2 = and(perfCnts_95, _perfCnts_95_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_95_T_3 = or(_perfCnts_95_T, _perfCnts_95_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_95, _perfCnts_95_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_188 = eq(addr, UInt<12>(0hb73)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_189 = and(_T_1, _T_188) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_189 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_115_T = and(wdata, perfCntsLoMapping_115_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_115_T_1 = not(perfCntsLoMapping_115_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_115_T_2 = and(perfCnts_115, _perfCnts_115_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_115_T_3 = or(_perfCnts_115_T, _perfCnts_115_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_115, _perfCnts_115_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_190 = eq(addr, UInt<12>(0hb33)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_191 = and(_T_1, _T_190) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_191 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_51_T = and(wdata, perfCntsLoMapping_51_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_51_T_1 = not(perfCntsLoMapping_51_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_51_T_2 = and(perfCnts_51, _perfCnts_51_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_51_T_3 = or(_perfCnts_51_T, _perfCnts_51_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_51, _perfCnts_51_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_192 = eq(addr, UInt<10>(0h300)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_193 = and(_T_1, _T_192) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_193 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mstatus_T_4 = and(wdata, mstatusWMask) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mstatus_T_5 = not(mstatusWMask) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mstatus_T_6 = and(mstatus, _mstatus_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mstatus_T_7 = or(_mstatus_T_4, _mstatus_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
      wire _mstatus_mstatusOld_WIRE_2 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      wire _mstatus_mstatusOld_WIRE_3 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_3, _mstatus_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_24 = bits(_mstatus_mstatusOld_WIRE_3, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.ie.u, _mstatus_mstatusOld_T_24 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_25 = bits(_mstatus_mstatusOld_WIRE_3, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.ie.s, _mstatus_mstatusOld_T_25 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_26 = bits(_mstatus_mstatusOld_WIRE_3, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.ie.h, _mstatus_mstatusOld_T_26 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_27 = bits(_mstatus_mstatusOld_WIRE_3, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.ie.m, _mstatus_mstatusOld_T_27 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_28 = bits(_mstatus_mstatusOld_WIRE_3, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.pie.u, _mstatus_mstatusOld_T_28 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_29 = bits(_mstatus_mstatusOld_WIRE_3, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.pie.s, _mstatus_mstatusOld_T_29 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_30 = bits(_mstatus_mstatusOld_WIRE_3, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.pie.h, _mstatus_mstatusOld_T_30 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_31 = bits(_mstatus_mstatusOld_WIRE_3, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.pie.m, _mstatus_mstatusOld_T_31 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_32 = bits(_mstatus_mstatusOld_WIRE_3, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.spp, _mstatus_mstatusOld_T_32 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_33 = bits(_mstatus_mstatusOld_WIRE_3, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.hpp, _mstatus_mstatusOld_T_33 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_34 = bits(_mstatus_mstatusOld_WIRE_3, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.mpp, _mstatus_mstatusOld_T_34 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_35 = bits(_mstatus_mstatusOld_WIRE_3, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.fs, _mstatus_mstatusOld_T_35 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_36 = bits(_mstatus_mstatusOld_WIRE_3, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.xs, _mstatus_mstatusOld_T_36 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_37 = bits(_mstatus_mstatusOld_WIRE_3, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.mprv, _mstatus_mstatusOld_T_37 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_38 = bits(_mstatus_mstatusOld_WIRE_3, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.sum, _mstatus_mstatusOld_T_38 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_39 = bits(_mstatus_mstatusOld_WIRE_3, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.mxr, _mstatus_mstatusOld_T_39 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_40 = bits(_mstatus_mstatusOld_WIRE_3, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.tvm, _mstatus_mstatusOld_T_40 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_41 = bits(_mstatus_mstatusOld_WIRE_3, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.tw, _mstatus_mstatusOld_T_41 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_42 = bits(_mstatus_mstatusOld_WIRE_3, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.tsr, _mstatus_mstatusOld_T_42 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_43 = bits(_mstatus_mstatusOld_WIRE_3, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.pad0, _mstatus_mstatusOld_T_43 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_44 = bits(_mstatus_mstatusOld_WIRE_3, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.uxl, _mstatus_mstatusOld_T_44 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_45 = bits(_mstatus_mstatusOld_WIRE_3, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.sxl, _mstatus_mstatusOld_T_45 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_46 = bits(_mstatus_mstatusOld_WIRE_3, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.pad1, _mstatus_mstatusOld_T_46 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      node _mstatus_mstatusOld_T_47 = bits(_mstatus_mstatusOld_WIRE_3, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      connect _mstatus_mstatusOld_WIRE_2.sd, _mstatus_mstatusOld_T_47 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:47]
      wire mstatus_mstatusOld_1 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 316:30]
      connect mstatus_mstatusOld_1, _mstatus_mstatusOld_WIRE_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 316:30]
      node _mstatus_mstatusNew_T_2 = eq(mstatus_mstatusOld_1.fs, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 317:40]
      node _mstatus_mstatusNew_T_3 = bits(_mstatus_T_7, 62, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 317:60]
      node mstatus_mstatusNew_1 = cat(_mstatus_mstatusNew_T_2, _mstatus_mstatusNew_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 317:25]
      connect mstatus, mstatus_mstatusNew_1 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_194 = eq(addr, UInt<12>(0hb13)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_195 = and(_T_1, _T_194) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_195 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_19_T = and(wdata, perfCntsLoMapping_19_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_19_T_1 = not(perfCntsLoMapping_19_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_19_T_2 = and(perfCnts_19, _perfCnts_19_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_19_T_3 = or(_perfCnts_19_T, _perfCnts_19_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_19, _perfCnts_19_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_196 = eq(addr, UInt<10>(0h3b0)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_197 = and(_T_1, _T_196) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_197 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _pmpaddr0_T = and(wdata, UInt<64>(0h3fffffff)) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _pmpaddr0_T_1 = not(UInt<64>(0h3fffffff)) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _pmpaddr0_T_2 = and(pmpaddr0, _pmpaddr0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _pmpaddr0_T_3 = or(_pmpaddr0_T, _pmpaddr0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect pmpaddr0, _pmpaddr0_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_198 = eq(addr, UInt<12>(0hb3e)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_199 = and(_T_1, _T_198) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_199 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_62_T = and(wdata, perfCntsLoMapping_62_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_62_T_1 = not(perfCntsLoMapping_62_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_62_T_2 = and(perfCnts_62, _perfCnts_62_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_62_T_3 = or(_perfCnts_62_T, _perfCnts_62_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_62, _perfCnts_62_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_200 = eq(addr, UInt<12>(0hb6f)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_201 = and(_T_1, _T_200) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_201 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_111_T = and(wdata, perfCntsLoMapping_111_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_111_T_1 = not(perfCntsLoMapping_111_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_111_T_2 = and(perfCnts_111, _perfCnts_111_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_111_T_3 = or(_perfCnts_111_T, _perfCnts_111_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_111, _perfCnts_111_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_202 = eq(addr, UInt<12>(0hb1e)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_203 = and(_T_1, _T_202) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_203 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_30_T = and(wdata, perfCntsLoMapping_30_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_30_T_1 = not(perfCntsLoMapping_30_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_30_T_2 = and(perfCnts_30, _perfCnts_30_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_30_T_3 = or(_perfCnts_30_T, _perfCnts_30_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_30, _perfCnts_30_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_204 = eq(addr, UInt<12>(0hb53)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_205 = and(_T_1, _T_204) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_205 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_83_T = and(wdata, perfCntsLoMapping_83_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_83_T_1 = not(perfCntsLoMapping_83_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_83_T_2 = and(perfCnts_83, _perfCnts_83_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_83_T_3 = or(_perfCnts_83_T, _perfCnts_83_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_83, _perfCnts_83_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_206 = eq(addr, UInt<12>(0hb62)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_207 = and(_T_1, _T_206) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_207 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_98_T = and(wdata, perfCntsLoMapping_98_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_98_T_1 = not(perfCntsLoMapping_98_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_98_T_2 = and(perfCnts_98, _perfCnts_98_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_98_T_3 = or(_perfCnts_98_T, _perfCnts_98_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_98, _perfCnts_98_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_208 = eq(addr, UInt<12>(0hb00)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_209 = and(_T_1, _T_208) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_209 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_0_T = and(wdata, perfCntsLoMapping_0_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_0_T_1 = not(perfCntsLoMapping_0_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_0_T_2 = and(perfCnts_0, _perfCnts_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_0_T_3 = or(_perfCnts_0_T, _perfCnts_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_0, _perfCnts_0_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_210 = eq(addr, UInt<12>(0hb7e)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_211 = and(_T_1, _T_210) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_211 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_126_T = and(wdata, perfCntsLoMapping_126_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_126_T_1 = not(perfCntsLoMapping_126_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_126_T_2 = and(perfCnts_126, _perfCnts_126_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_126_T_3 = or(_perfCnts_126_T, _perfCnts_126_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_126, _perfCnts_126_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_212 = eq(addr, UInt<12>(0hb2f)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_213 = and(_T_1, _T_212) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_213 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_47_T = and(wdata, perfCntsLoMapping_47_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_47_T_1 = not(perfCntsLoMapping_47_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_47_T_2 = and(perfCnts_47, _perfCnts_47_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_47_T_3 = or(_perfCnts_47_T, _perfCnts_47_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_47, _perfCnts_47_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_214 = eq(addr, UInt<12>(0hb05)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_215 = and(_T_1, _T_214) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_215 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_5_T = and(wdata, perfCntsLoMapping_5_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_5_T_1 = not(perfCntsLoMapping_5_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_5_T_2 = and(perfCnts_5, _perfCnts_5_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_5_T_3 = or(_perfCnts_5_T, _perfCnts_5_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_5, _perfCnts_5_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_216 = eq(addr, UInt<12>(0hb22)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_217 = and(_T_1, _T_216) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_217 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_34_T = and(wdata, perfCntsLoMapping_34_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_34_T_1 = not(perfCntsLoMapping_34_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_34_T_2 = and(perfCnts_34, _perfCnts_34_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_34_T_3 = or(_perfCnts_34_T, _perfCnts_34_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_34, _perfCnts_34_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_218 = eq(addr, UInt<12>(0hb48)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_219 = and(_T_1, _T_218) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_219 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_72_T = and(wdata, perfCntsLoMapping_72_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_72_T_1 = not(perfCntsLoMapping_72_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_72_T_2 = and(perfCnts_72, _perfCnts_72_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_72_T_3 = or(_perfCnts_72_T, _perfCnts_72_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_72, _perfCnts_72_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_220 = eq(addr, UInt<12>(0hb42)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_221 = and(_T_1, _T_220) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_221 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_66_T = and(wdata, perfCntsLoMapping_66_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_66_T_1 = not(perfCntsLoMapping_66_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_66_T_2 = and(perfCnts_66, _perfCnts_66_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_66_T_3 = or(_perfCnts_66_T, _perfCnts_66_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_66, _perfCnts_66_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_222 = eq(addr, UInt<12>(0hb0f)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_223 = and(_T_1, _T_222) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_223 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_15_T = and(wdata, perfCntsLoMapping_15_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_15_T_1 = not(perfCntsLoMapping_15_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_15_T_2 = and(perfCnts_15, _perfCnts_15_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_15_T_3 = or(_perfCnts_15_T, _perfCnts_15_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_15, _perfCnts_15_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_224 = eq(addr, UInt<12>(0hb68)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_225 = and(_T_1, _T_224) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_225 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_104_T = and(wdata, perfCntsLoMapping_104_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_104_T_1 = not(perfCntsLoMapping_104_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_104_T_2 = and(perfCnts_104, _perfCnts_104_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_104_T_3 = or(_perfCnts_104_T, _perfCnts_104_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_104, _perfCnts_104_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_226 = eq(addr, UInt<12>(0hb57)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_227 = and(_T_1, _T_226) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_227 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_87_T = and(wdata, perfCntsLoMapping_87_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_87_T_1 = not(perfCntsLoMapping_87_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_87_T_2 = and(perfCnts_87, _perfCnts_87_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_87_T_3 = or(_perfCnts_87_T, _perfCnts_87_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_87, _perfCnts_87_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_228 = eq(addr, UInt<12>(0hb16)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_229 = and(_T_1, _T_228) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_229 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_22_T = and(wdata, perfCntsLoMapping_22_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_22_T_1 = not(perfCntsLoMapping_22_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_22_T_2 = and(perfCnts_22, _perfCnts_22_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_22_T_3 = or(_perfCnts_22_T, _perfCnts_22_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_22, _perfCnts_22_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_230 = eq(addr, UInt<12>(0hb1b)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_231 = and(_T_1, _T_230) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_231 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_27_T = and(wdata, perfCntsLoMapping_27_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_27_T_1 = not(perfCntsLoMapping_27_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_27_T_2 = and(perfCnts_27, _perfCnts_27_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_27_T_3 = or(_perfCnts_27_T, _perfCnts_27_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_27, _perfCnts_27_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_232 = eq(addr, UInt<12>(0hb2c)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_233 = and(_T_1, _T_232) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_233 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_44_T = and(wdata, perfCntsLoMapping_44_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_44_T_1 = not(perfCntsLoMapping_44_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_44_T_2 = and(perfCnts_44, _perfCnts_44_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_44_T_3 = or(_perfCnts_44_T, _perfCnts_44_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_44, _perfCnts_44_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_234 = eq(addr, UInt<12>(0hb7b)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_235 = and(_T_1, _T_234) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_235 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_123_T = and(wdata, perfCntsLoMapping_123_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_123_T_1 = not(perfCntsLoMapping_123_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_123_T_2 = and(perfCnts_123, _perfCnts_123_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_123_T_3 = or(_perfCnts_123_T, _perfCnts_123_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_123, _perfCnts_123_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_236 = eq(addr, UInt<12>(0hb4c)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_237 = and(_T_1, _T_236) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_237 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_76_T = and(wdata, perfCntsLoMapping_76_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_76_T_1 = not(perfCntsLoMapping_76_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_76_T_2 = and(perfCnts_76, _perfCnts_76_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_76_T_3 = or(_perfCnts_76_T, _perfCnts_76_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_76, _perfCnts_76_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_238 = eq(addr, UInt<12>(0hb20)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_239 = and(_T_1, _T_238) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_239 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_32_T = and(wdata, perfCntsLoMapping_32_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_32_T_1 = not(perfCntsLoMapping_32_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_32_T_2 = and(perfCnts_32, _perfCnts_32_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_32_T_3 = or(_perfCnts_32_T, _perfCnts_32_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_32, _perfCnts_32_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_240 = eq(addr, UInt<12>(0hb6c)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_241 = and(_T_1, _T_240) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_241 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_108_T = and(wdata, perfCntsLoMapping_108_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_108_T_1 = not(perfCntsLoMapping_108_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_108_T_2 = and(perfCnts_108, _perfCnts_108_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_108_T_3 = or(_perfCnts_108_T, _perfCnts_108_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_108, _perfCnts_108_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_242 = eq(addr, UInt<12>(0hb02)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_243 = and(_T_1, _T_242) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_243 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_2_T = and(wdata, perfCntsLoMapping_2_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_2_T_1 = not(perfCntsLoMapping_2_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_2_T_2 = and(perfCnts_2, _perfCnts_2_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_2_T_3 = or(_perfCnts_2_T, _perfCnts_2_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_2, _perfCnts_2_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_244 = eq(addr, UInt<12>(0hb67)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_245 = and(_T_1, _T_244) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_245 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_103_T = and(wdata, perfCntsLoMapping_103_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_103_T_1 = not(perfCntsLoMapping_103_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_103_T_2 = and(perfCnts_103, _perfCnts_103_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_103_T_3 = or(_perfCnts_103_T, _perfCnts_103_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_103, _perfCnts_103_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_246 = eq(addr, UInt<12>(0hb31)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_247 = and(_T_1, _T_246) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_247 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_49_T = and(wdata, perfCntsLoMapping_49_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_49_T_1 = not(perfCntsLoMapping_49_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_49_T_2 = and(perfCnts_49, _perfCnts_49_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_49_T_3 = or(_perfCnts_49_T, _perfCnts_49_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_49, _perfCnts_49_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_248 = eq(addr, UInt<12>(0hb3b)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_249 = and(_T_1, _T_248) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_249 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_59_T = and(wdata, perfCntsLoMapping_59_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_59_T_1 = not(perfCntsLoMapping_59_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_59_T_2 = and(perfCnts_59, _perfCnts_59_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_59_T_3 = or(_perfCnts_59_T, _perfCnts_59_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_59, _perfCnts_59_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_250 = eq(addr, UInt<10>(0h3a3)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_251 = and(_T_1, _T_250) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_251 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _pmpcfg3_T = and(wdata, mapping_128_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _pmpcfg3_T_1 = not(mapping_128_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _pmpcfg3_T_2 = and(pmpcfg3, _pmpcfg3_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _pmpcfg3_T_3 = or(_pmpcfg3_T, _pmpcfg3_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect pmpcfg3, _pmpcfg3_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_252 = eq(addr, UInt<12>(0hb45)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_253 = and(_T_1, _T_252) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_253 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_69_T = and(wdata, perfCntsLoMapping_69_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_69_T_1 = not(perfCntsLoMapping_69_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_69_T_2 = and(perfCnts_69, _perfCnts_69_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_69_T_3 = or(_perfCnts_69_T, _perfCnts_69_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_69, _perfCnts_69_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_254 = eq(addr, UInt<12>(0hb36)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_255 = and(_T_1, _T_254) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_255 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_54_T = and(wdata, perfCntsLoMapping_54_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_54_T_1 = not(perfCntsLoMapping_54_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_54_T_2 = and(perfCnts_54, _perfCnts_54_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_54_T_3 = or(_perfCnts_54_T, _perfCnts_54_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_54, _perfCnts_54_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_256 = eq(addr, UInt<12>(0hb0c)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_257 = and(_T_1, _T_256) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_257 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_12_T = and(wdata, perfCntsLoMapping_12_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_12_T_1 = not(perfCntsLoMapping_12_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_12_T_2 = and(perfCnts_12, _perfCnts_12_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_12_T_3 = or(_perfCnts_12_T, _perfCnts_12_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_12, _perfCnts_12_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_258 = eq(addr, UInt<10>(0h303)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_259 = and(_T_1, _T_258) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_259 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mideleg_T = and(wdata, UInt<64>(0h222)) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mideleg_T_1 = not(UInt<64>(0h222)) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mideleg_T_2 = and(mideleg, _mideleg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mideleg_T_3 = or(_mideleg_T, _mideleg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mideleg, _mideleg_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_260 = eq(addr, UInt<12>(0hb5b)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_261 = and(_T_1, _T_260) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_261 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_91_T = and(wdata, perfCntsLoMapping_91_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_91_T_1 = not(perfCntsLoMapping_91_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_91_T_2 = and(perfCnts_91, _perfCnts_91_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_91_T_3 = or(_perfCnts_91_T, _perfCnts_91_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_91, _perfCnts_91_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_262 = eq(addr, UInt<12>(0hb27)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_263 = and(_T_1, _T_262) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_263 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_39_T = and(wdata, perfCntsLoMapping_39_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_39_T_1 = not(perfCntsLoMapping_39_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_39_T_2 = and(perfCnts_39, _perfCnts_39_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_39_T_3 = or(_perfCnts_39_T, _perfCnts_39_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_39, _perfCnts_39_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_264 = eq(addr, UInt<12>(0hb25)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_265 = and(_T_1, _T_264) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_265 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_37_T = and(wdata, perfCntsLoMapping_37_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_37_T_1 = not(perfCntsLoMapping_37_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_37_T_2 = and(perfCnts_37, _perfCnts_37_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_37_T_3 = or(_perfCnts_37_T, _perfCnts_37_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_37, _perfCnts_37_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_266 = eq(addr, UInt<10>(0h3b2)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_267 = and(_T_1, _T_266) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_267 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _pmpaddr2_T = and(wdata, UInt<64>(0h3fffffff)) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _pmpaddr2_T_1 = not(UInt<64>(0h3fffffff)) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _pmpaddr2_T_2 = and(pmpaddr2, _pmpaddr2_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _pmpaddr2_T_3 = or(_pmpaddr2_T, _pmpaddr2_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect pmpaddr2, _pmpaddr2_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_268 = eq(addr, UInt<12>(0hb07)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_269 = and(_T_1, _T_268) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_269 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_7_T = and(wdata, perfCntsLoMapping_7_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_7_T_1 = not(perfCntsLoMapping_7_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_7_T_2 = and(perfCnts_7, _perfCnts_7_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_7_T_3 = or(_perfCnts_7_T, _perfCnts_7_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_7, _perfCnts_7_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_270 = eq(addr, UInt<12>(0hb76)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_271 = and(_T_1, _T_270) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_271 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_118_T = and(wdata, perfCntsLoMapping_118_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_118_T_1 = not(perfCntsLoMapping_118_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_118_T_2 = and(perfCnts_118, _perfCnts_118_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_118_T_3 = or(_perfCnts_118_T, _perfCnts_118_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_118, _perfCnts_118_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_272 = eq(addr, UInt<12>(0hb60)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_273 = and(_T_1, _T_272) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_273 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_96_T = and(wdata, perfCntsLoMapping_96_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_96_T_1 = not(perfCntsLoMapping_96_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_96_T_2 = and(perfCnts_96, _perfCnts_96_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_96_T_3 = or(_perfCnts_96_T, _perfCnts_96_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_96, _perfCnts_96_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_274 = eq(addr, UInt<10>(0h3a1)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_275 = and(_T_1, _T_274) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_275 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _pmpcfg1_T = and(wdata, mapping_141_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _pmpcfg1_T_1 = not(mapping_141_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _pmpcfg1_T_2 = and(pmpcfg1, _pmpcfg1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _pmpcfg1_T_3 = or(_pmpcfg1_T, _pmpcfg1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect pmpcfg1, _pmpcfg1_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_276 = eq(addr, UInt<12>(0hb56)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_277 = and(_T_1, _T_276) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_277 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_86_T = and(wdata, perfCntsLoMapping_86_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_86_T_1 = not(perfCntsLoMapping_86_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_86_T_2 = and(perfCnts_86, _perfCnts_86_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_86_T_3 = or(_perfCnts_86_T, _perfCnts_86_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_86, _perfCnts_86_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_278 = eq(addr, UInt<10>(0h340)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_279 = and(_T_1, _T_278) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_279 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mscratch_T = and(wdata, mapping_143_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mscratch_T_1 = not(mapping_143_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mscratch_T_2 = and(mscratch, _mscratch_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mscratch_T_3 = or(_mscratch_T, _mscratch_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mscratch, _mscratch_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_280 = eq(addr, UInt<12>(0hb65)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_281 = and(_T_1, _T_280) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_281 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_101_T = and(wdata, perfCntsLoMapping_101_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_101_T_1 = not(perfCntsLoMapping_101_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_101_T_2 = and(perfCnts_101, _perfCnts_101_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_101_T_3 = or(_perfCnts_101_T, _perfCnts_101_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_101, _perfCnts_101_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_282 = eq(addr, UInt<12>(0hb72)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_283 = and(_T_1, _T_282) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_283 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_114_T = and(wdata, perfCntsLoMapping_114_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_114_T_1 = not(perfCntsLoMapping_114_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_114_T_2 = and(perfCnts_114, _perfCnts_114_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_114_T_3 = or(_perfCnts_114_T, _perfCnts_114_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_114, _perfCnts_114_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_284 = eq(addr, UInt<10>(0h341)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_285 = and(_T_1, _T_284) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_285 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mepc_T = and(wdata, mapping_147_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mepc_T_1 = not(mapping_147_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mepc_T_2 = and(mepc, _mepc_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mepc_T_3 = or(_mepc_T, _mepc_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mepc, _mepc_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_286 = eq(addr, UInt<10>(0h343)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_287 = and(_T_1, _T_286) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_287 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mtval_T = and(wdata, mapping_148_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mtval_T_1 = not(mapping_148_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mtval_T_2 = and(mtval, _mtval_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mtval_T_3 = or(_mtval_T, _mtval_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mtval, _mtval_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_288 = eq(addr, UInt<9>(0h106)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_289 = and(_T_1, _T_288) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_289 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _scounteren_T = and(wdata, mapping_149_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _scounteren_T_1 = not(mapping_149_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _scounteren_T_2 = and(scounteren, _scounteren_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _scounteren_T_3 = or(_scounteren_T, _scounteren_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect scounteren, _scounteren_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_290 = eq(addr, UInt<12>(0hb61)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_291 = and(_T_1, _T_290) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_291 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_97_T = and(wdata, perfCntsLoMapping_97_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_97_T_1 = not(perfCntsLoMapping_97_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_97_T_2 = and(perfCnts_97, _perfCnts_97_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_97_T_3 = or(_perfCnts_97_T, _perfCnts_97_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_97, _perfCnts_97_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_292 = eq(addr, UInt<10>(0h3a0)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_293 = and(_T_1, _T_292) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_293 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _pmpcfg0_T = and(wdata, mapping_151_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _pmpcfg0_T_1 = not(mapping_151_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _pmpcfg0_T_2 = and(pmpcfg0, _pmpcfg0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _pmpcfg0_T_3 = or(_pmpcfg0_T, _pmpcfg0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect pmpcfg0, _pmpcfg0_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_294 = eq(addr, UInt<12>(0hb1f)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_295 = and(_T_1, _T_294) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_295 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_31_T = and(wdata, perfCntsLoMapping_31_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_31_T_1 = not(perfCntsLoMapping_31_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_31_T_2 = and(perfCnts_31, _perfCnts_31_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_31_T_3 = or(_perfCnts_31_T, _perfCnts_31_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_31, _perfCnts_31_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_296 = eq(addr, UInt<12>(0hb52)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_297 = and(_T_1, _T_296) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_297 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_82_T = and(wdata, perfCntsLoMapping_82_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_82_T_1 = not(perfCntsLoMapping_82_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_82_T_2 = and(perfCnts_82, _perfCnts_82_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_82_T_3 = or(_perfCnts_82_T, _perfCnts_82_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_82, _perfCnts_82_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_298 = eq(addr, UInt<12>(0hb30)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_299 = and(_T_1, _T_298) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_299 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_48_T = and(wdata, perfCntsLoMapping_48_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_48_T_1 = not(perfCntsLoMapping_48_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_48_T_2 = and(perfCnts_48, _perfCnts_48_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_48_T_3 = or(_perfCnts_48_T, _perfCnts_48_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_48, _perfCnts_48_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_300 = eq(addr, UInt<9>(0h142)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_301 = and(_T_1, _T_300) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_301 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _scause_T = and(wdata, mapping_155_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _scause_T_1 = not(mapping_155_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _scause_T_2 = and(scause, _scause_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _scause_T_3 = or(_scause_T, _scause_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect scause, _scause_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_302 = eq(addr, UInt<12>(0hb3f)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_303 = and(_T_1, _T_302) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_303 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_63_T = and(wdata, perfCntsLoMapping_63_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_63_T_1 = not(perfCntsLoMapping_63_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_63_T_2 = and(perfCnts_63, _perfCnts_63_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_63_T_3 = or(_perfCnts_63_T, _perfCnts_63_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_63, _perfCnts_63_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_304 = eq(addr, UInt<12>(0hb41)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_305 = and(_T_1, _T_304) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_305 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_65_T = and(wdata, perfCntsLoMapping_65_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_65_T_1 = not(perfCntsLoMapping_65_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_65_T_2 = and(perfCnts_65, _perfCnts_65_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_65_T_3 = or(_perfCnts_65_T, _perfCnts_65_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_65, _perfCnts_65_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_306 = eq(addr, UInt<12>(0hb47)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_307 = and(_T_1, _T_306) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_307 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_71_T = and(wdata, perfCntsLoMapping_71_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_71_T_1 = not(perfCntsLoMapping_71_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_71_T_2 = and(perfCnts_71, _perfCnts_71_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_71_T_3 = or(_perfCnts_71_T, _perfCnts_71_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_71, _perfCnts_71_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_308 = eq(addr, UInt<12>(0hb12)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_309 = and(_T_1, _T_308) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_309 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_18_T = and(wdata, perfCntsLoMapping_18_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_18_T_1 = not(perfCntsLoMapping_18_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_18_T_2 = and(perfCnts_18, _perfCnts_18_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_18_T_3 = or(_perfCnts_18_T, _perfCnts_18_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_18, _perfCnts_18_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_310 = eq(addr, UInt<12>(0hb32)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_311 = and(_T_1, _T_310) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_311 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_50_T = and(wdata, perfCntsLoMapping_50_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_50_T_1 = not(perfCntsLoMapping_50_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_50_T_2 = and(perfCnts_50, _perfCnts_50_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_50_T_3 = or(_perfCnts_50_T, _perfCnts_50_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_50, _perfCnts_50_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_312 = eq(addr, UInt<12>(0hb10)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_313 = and(_T_1, _T_312) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_313 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_16_T = and(wdata, perfCntsLoMapping_16_2_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_16_T_1 = not(perfCntsLoMapping_16_2_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_16_T_2 = and(perfCnts_16, _perfCnts_16_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_16_T_3 = or(_perfCnts_16_T, _perfCnts_16_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect perfCnts_16, _perfCnts_16_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    wire isIllegalAddr : UInt<1> @[src/main/scala/utils/RegMap.scala 54:27]
    node _isIllegalAddr_illegalAddr_T = eq(UInt<12>(0hb06), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_1 = mux(_isIllegalAddr_illegalAddr_T, UInt<1>(0h0), UInt<1>(0h1)) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_2 = eq(UInt<12>(0hb49), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_3 = mux(_isIllegalAddr_illegalAddr_T_2, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_1) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_4 = eq(UInt<12>(0hb3c), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_5 = mux(_isIllegalAddr_illegalAddr_T_4, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_3) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_6 = eq(UInt<12>(0hb69), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_7 = mux(_isIllegalAddr_illegalAddr_T_6, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_5) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_8 = eq(UInt<12>(0hb7c), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_9 = mux(_isIllegalAddr_illegalAddr_T_8, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_7) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_10 = eq(UInt<12>(0hf12), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_11 = mux(_isIllegalAddr_illegalAddr_T_10, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_9) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_12 = eq(UInt<12>(0hb5c), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_13 = mux(_isIllegalAddr_illegalAddr_T_12, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_11) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_14 = eq(UInt<12>(0hb15), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_15 = mux(_isIllegalAddr_illegalAddr_T_14, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_13) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_16 = eq(UInt<12>(0hb26), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_17 = mux(_isIllegalAddr_illegalAddr_T_16, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_15) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_18 = eq(UInt<9>(0h180), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_19 = mux(_isIllegalAddr_illegalAddr_T_18, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_17) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_20 = eq(UInt<12>(0hb66), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_21 = mux(_isIllegalAddr_illegalAddr_T_20, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_19) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_22 = eq(UInt<12>(0hb75), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_23 = mux(_isIllegalAddr_illegalAddr_T_22, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_21) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_24 = eq(UInt<12>(0hb1c), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_25 = mux(_isIllegalAddr_illegalAddr_T_24, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_23) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_26 = eq(UInt<10>(0h3a2), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_27 = mux(_isIllegalAddr_illegalAddr_T_26, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_25) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_28 = eq(UInt<12>(0hb55), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_29 = mux(_isIllegalAddr_illegalAddr_T_28, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_27) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_30 = eq(UInt<10>(0h3b1), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_31 = mux(_isIllegalAddr_illegalAddr_T_30, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_29) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_32 = eq(UInt<12>(0hb46), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_33 = mux(_isIllegalAddr_illegalAddr_T_32, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_31) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_34 = eq(UInt<9>(0h140), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_35 = mux(_isIllegalAddr_illegalAddr_T_34, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_33) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_36 = eq(UInt<12>(0hb09), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_37 = mux(_isIllegalAddr_illegalAddr_T_36, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_35) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_38 = eq(UInt<12>(0hb03), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_39 = mux(_isIllegalAddr_illegalAddr_T_38, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_37) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_40 = eq(UInt<12>(0hb35), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_41 = mux(_isIllegalAddr_illegalAddr_T_40, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_39) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_42 = eq(UInt<12>(0hb64), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_43 = mux(_isIllegalAddr_illegalAddr_T_42, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_41) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_44 = eq(UInt<12>(0hb51), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_45 = mux(_isIllegalAddr_illegalAddr_T_44, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_43) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_46 = eq(UInt<12>(0hb29), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_47 = mux(_isIllegalAddr_illegalAddr_T_46, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_45) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_48 = eq(UInt<10>(0h302), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_49 = mux(_isIllegalAddr_illegalAddr_T_48, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_47) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_50 = eq(UInt<12>(0hb71), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_51 = mux(_isIllegalAddr_illegalAddr_T_50, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_49) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_52 = eq(UInt<12>(0hb24), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_53 = mux(_isIllegalAddr_illegalAddr_T_52, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_51) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_54 = eq(UInt<9>(0h105), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_55 = mux(_isIllegalAddr_illegalAddr_T_54, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_53) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_56 = eq(UInt<12>(0hb0d), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_57 = mux(_isIllegalAddr_illegalAddr_T_56, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_55) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_58 = eq(UInt<12>(0hb6d), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_59 = mux(_isIllegalAddr_illegalAddr_T_58, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_57) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_60 = eq(UInt<12>(0hb4d), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_61 = mux(_isIllegalAddr_illegalAddr_T_60, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_59) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_62 = eq(UInt<9>(0h141), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_63 = mux(_isIllegalAddr_illegalAddr_T_62, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_61) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_64 = eq(UInt<12>(0hb40), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_65 = mux(_isIllegalAddr_illegalAddr_T_64, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_63) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_66 = eq(UInt<10>(0h342), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_67 = mux(_isIllegalAddr_illegalAddr_T_66, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_65) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_68 = eq(UInt<12>(0hb11), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_69 = mux(_isIllegalAddr_illegalAddr_T_68, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_67) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_70 = eq(UInt<12>(0hb2d), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_71 = mux(_isIllegalAddr_illegalAddr_T_70, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_69) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_72 = eq(UInt<10>(0h306), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_73 = mux(_isIllegalAddr_illegalAddr_T_72, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_71) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_74 = eq(UInt<12>(0hb44), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_75 = mux(_isIllegalAddr_illegalAddr_T_74, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_73) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_76 = eq(UInt<12>(0hb6a), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_77 = mux(_isIllegalAddr_illegalAddr_T_76, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_75) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_78 = eq(UInt<12>(0hf11), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_79 = mux(_isIllegalAddr_illegalAddr_T_78, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_77) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_80 = eq(UInt<12>(0hb5e), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_81 = mux(_isIllegalAddr_illegalAddr_T_80, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_79) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_82 = eq(UInt<12>(0hb59), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_83 = mux(_isIllegalAddr_illegalAddr_T_82, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_81) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_84 = eq(UInt<9>(0h104), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_85 = mux(_isIllegalAddr_illegalAddr_T_84, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_83) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_86 = eq(UInt<12>(0hb79), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_87 = mux(_isIllegalAddr_illegalAddr_T_86, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_85) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_88 = eq(UInt<12>(0hb4a), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_89 = mux(_isIllegalAddr_illegalAddr_T_88, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_87) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_90 = eq(UInt<12>(0hb39), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_91 = mux(_isIllegalAddr_illegalAddr_T_90, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_89) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_92 = eq(UInt<12>(0hb38), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_93 = mux(_isIllegalAddr_illegalAddr_T_92, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_91) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_94 = eq(UInt<9>(0h144), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_95 = mux(_isIllegalAddr_illegalAddr_T_94, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_93) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_96 = eq(UInt<12>(0hb0a), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_97 = mux(_isIllegalAddr_illegalAddr_T_96, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_95) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_98 = eq(UInt<12>(0hb04), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_99 = mux(_isIllegalAddr_illegalAddr_T_98, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_97) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_100 = eq(UInt<12>(0hb18), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_101 = mux(_isIllegalAddr_illegalAddr_T_100, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_99) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_102 = eq(UInt<12>(0hb4f), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_103 = mux(_isIllegalAddr_illegalAddr_T_102, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_101) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_104 = eq(UInt<12>(0hb19), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_105 = mux(_isIllegalAddr_illegalAddr_T_104, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_103) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_106 = eq(UInt<12>(0hb2a), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_107 = mux(_isIllegalAddr_illegalAddr_T_106, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_105) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_108 = eq(UInt<9>(0h100), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_109 = mux(_isIllegalAddr_illegalAddr_T_108, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_107) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_110 = eq(UInt<12>(0hb3d), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_111 = mux(_isIllegalAddr_illegalAddr_T_110, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_109) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_112 = eq(UInt<12>(0hb0e), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_113 = mux(_isIllegalAddr_illegalAddr_T_112, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_111) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_114 = eq(UInt<12>(0hb34), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_115 = mux(_isIllegalAddr_illegalAddr_T_114, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_113) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_116 = eq(UInt<12>(0hb74), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_117 = mux(_isIllegalAddr_illegalAddr_T_116, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_115) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_118 = eq(UInt<12>(0hb14), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_119 = mux(_isIllegalAddr_illegalAddr_T_118, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_117) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_120 = eq(UInt<12>(0hb1d), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_121 = mux(_isIllegalAddr_illegalAddr_T_120, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_119) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_122 = eq(UInt<12>(0hb54), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_123 = mux(_isIllegalAddr_illegalAddr_T_122, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_121) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_124 = eq(UInt<12>(0hb23), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_125 = mux(_isIllegalAddr_illegalAddr_T_124, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_123) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_126 = eq(UInt<12>(0hb2e), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_127 = mux(_isIllegalAddr_illegalAddr_T_126, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_125) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_128 = eq(UInt<12>(0hb6e), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_129 = mux(_isIllegalAddr_illegalAddr_T_128, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_127) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_130 = eq(UInt<12>(0hb43), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_131 = mux(_isIllegalAddr_illegalAddr_T_130, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_129) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_132 = eq(UInt<12>(0hb63), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_133 = mux(_isIllegalAddr_illegalAddr_T_132, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_131) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_134 = eq(UInt<10>(0h305), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_135 = mux(_isIllegalAddr_illegalAddr_T_134, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_133) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_136 = eq(UInt<12>(0hb5d), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_137 = mux(_isIllegalAddr_illegalAddr_T_136, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_135) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_138 = eq(UInt<12>(0hb78), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_139 = mux(_isIllegalAddr_illegalAddr_T_138, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_137) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_140 = eq(UInt<12>(0hb58), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_141 = mux(_isIllegalAddr_illegalAddr_T_140, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_139) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_142 = eq(UInt<12>(0hb7d), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_143 = mux(_isIllegalAddr_illegalAddr_T_142, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_141) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_144 = eq(UInt<12>(0hb4e), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_145 = mux(_isIllegalAddr_illegalAddr_T_144, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_143) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_146 = eq(UInt<12>(0hb21), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_147 = mux(_isIllegalAddr_illegalAddr_T_146, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_145) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_148 = eq(UInt<10>(0h304), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_149 = mux(_isIllegalAddr_illegalAddr_T_148, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_147) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_150 = eq(UInt<12>(0hb01), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_151 = mux(_isIllegalAddr_illegalAddr_T_150, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_149) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_152 = eq(UInt<12>(0hb0b), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_153 = mux(_isIllegalAddr_illegalAddr_T_152, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_151) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_154 = eq(UInt<12>(0hb2b), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_155 = mux(_isIllegalAddr_illegalAddr_T_154, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_153) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_156 = eq(UInt<12>(0hb7a), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_157 = mux(_isIllegalAddr_illegalAddr_T_156, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_155) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_158 = eq(UInt<12>(0hb4b), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_159 = mux(_isIllegalAddr_illegalAddr_T_158, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_157) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_160 = eq(UInt<12>(0hb77), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_161 = mux(_isIllegalAddr_illegalAddr_T_160, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_159) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_162 = eq(UInt<10>(0h3b3), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_163 = mux(_isIllegalAddr_illegalAddr_T_162, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_161) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_164 = eq(UInt<12>(0hb5a), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_165 = mux(_isIllegalAddr_illegalAddr_T_164, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_163) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_166 = eq(UInt<12>(0hb17), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_167 = mux(_isIllegalAddr_illegalAddr_T_166, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_165) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_168 = eq(UInt<12>(0hb7f), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_169 = mux(_isIllegalAddr_illegalAddr_T_168, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_167) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_170 = eq(UInt<12>(0hb28), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_171 = mux(_isIllegalAddr_illegalAddr_T_170, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_169) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_172 = eq(UInt<12>(0hb50), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_173 = mux(_isIllegalAddr_illegalAddr_T_172, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_171) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_174 = eq(UInt<12>(0hb37), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_175 = mux(_isIllegalAddr_illegalAddr_T_174, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_173) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_176 = eq(UInt<12>(0hb08), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_177 = mux(_isIllegalAddr_illegalAddr_T_176, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_175) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_178 = eq(UInt<9>(0h143), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_179 = mux(_isIllegalAddr_illegalAddr_T_178, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_177) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_180 = eq(UInt<12>(0hb6b), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_181 = mux(_isIllegalAddr_illegalAddr_T_180, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_179) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_182 = eq(UInt<12>(0hb3a), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_183 = mux(_isIllegalAddr_illegalAddr_T_182, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_181) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_184 = eq(UInt<10>(0h301), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_185 = mux(_isIllegalAddr_illegalAddr_T_184, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_183) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_186 = eq(UInt<12>(0hb70), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_187 = mux(_isIllegalAddr_illegalAddr_T_186, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_185) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_188 = eq(UInt<12>(0hb1a), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_189 = mux(_isIllegalAddr_illegalAddr_T_188, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_187) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_190 = eq(UInt<12>(0hb5f), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_191 = mux(_isIllegalAddr_illegalAddr_T_190, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_189) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_192 = eq(UInt<12>(0hb73), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_193 = mux(_isIllegalAddr_illegalAddr_T_192, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_191) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_194 = eq(UInt<12>(0hb33), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_195 = mux(_isIllegalAddr_illegalAddr_T_194, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_193) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_196 = eq(UInt<10>(0h300), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_197 = mux(_isIllegalAddr_illegalAddr_T_196, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_195) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_198 = eq(UInt<12>(0hb13), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_199 = mux(_isIllegalAddr_illegalAddr_T_198, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_197) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_200 = eq(UInt<10>(0h3b0), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_201 = mux(_isIllegalAddr_illegalAddr_T_200, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_199) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_202 = eq(UInt<12>(0hb3e), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_203 = mux(_isIllegalAddr_illegalAddr_T_202, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_201) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_204 = eq(UInt<12>(0hb6f), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_205 = mux(_isIllegalAddr_illegalAddr_T_204, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_203) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_206 = eq(UInt<12>(0hb1e), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_207 = mux(_isIllegalAddr_illegalAddr_T_206, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_205) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_208 = eq(UInt<12>(0hb53), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_209 = mux(_isIllegalAddr_illegalAddr_T_208, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_207) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_210 = eq(UInt<10>(0h344), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_211 = mux(_isIllegalAddr_illegalAddr_T_210, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_209) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_212 = eq(UInt<12>(0hb62), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_213 = mux(_isIllegalAddr_illegalAddr_T_212, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_211) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_214 = eq(UInt<12>(0hb00), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_215 = mux(_isIllegalAddr_illegalAddr_T_214, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_213) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_216 = eq(UInt<12>(0hb7e), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_217 = mux(_isIllegalAddr_illegalAddr_T_216, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_215) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_218 = eq(UInt<12>(0hb2f), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_219 = mux(_isIllegalAddr_illegalAddr_T_218, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_217) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_220 = eq(UInt<12>(0hb05), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_221 = mux(_isIllegalAddr_illegalAddr_T_220, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_219) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_222 = eq(UInt<12>(0hb22), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_223 = mux(_isIllegalAddr_illegalAddr_T_222, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_221) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_224 = eq(UInt<12>(0hb48), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_225 = mux(_isIllegalAddr_illegalAddr_T_224, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_223) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_226 = eq(UInt<12>(0hb42), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_227 = mux(_isIllegalAddr_illegalAddr_T_226, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_225) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_228 = eq(UInt<12>(0hb0f), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_229 = mux(_isIllegalAddr_illegalAddr_T_228, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_227) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_230 = eq(UInt<12>(0hb68), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_231 = mux(_isIllegalAddr_illegalAddr_T_230, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_229) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_232 = eq(UInt<12>(0hb57), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_233 = mux(_isIllegalAddr_illegalAddr_T_232, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_231) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_234 = eq(UInt<12>(0hb16), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_235 = mux(_isIllegalAddr_illegalAddr_T_234, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_233) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_236 = eq(UInt<12>(0hb1b), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_237 = mux(_isIllegalAddr_illegalAddr_T_236, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_235) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_238 = eq(UInt<12>(0hb2c), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_239 = mux(_isIllegalAddr_illegalAddr_T_238, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_237) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_240 = eq(UInt<12>(0hb7b), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_241 = mux(_isIllegalAddr_illegalAddr_T_240, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_239) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_242 = eq(UInt<12>(0hb4c), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_243 = mux(_isIllegalAddr_illegalAddr_T_242, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_241) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_244 = eq(UInt<12>(0hb20), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_245 = mux(_isIllegalAddr_illegalAddr_T_244, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_243) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_246 = eq(UInt<12>(0hb6c), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_247 = mux(_isIllegalAddr_illegalAddr_T_246, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_245) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_248 = eq(UInt<12>(0hb02), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_249 = mux(_isIllegalAddr_illegalAddr_T_248, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_247) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_250 = eq(UInt<12>(0hb67), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_251 = mux(_isIllegalAddr_illegalAddr_T_250, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_249) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_252 = eq(UInt<12>(0hb31), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_253 = mux(_isIllegalAddr_illegalAddr_T_252, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_251) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_254 = eq(UInt<12>(0hb3b), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_255 = mux(_isIllegalAddr_illegalAddr_T_254, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_253) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_256 = eq(UInt<10>(0h3a3), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_257 = mux(_isIllegalAddr_illegalAddr_T_256, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_255) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_258 = eq(UInt<12>(0hb45), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_259 = mux(_isIllegalAddr_illegalAddr_T_258, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_257) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_260 = eq(UInt<12>(0hb36), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_261 = mux(_isIllegalAddr_illegalAddr_T_260, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_259) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_262 = eq(UInt<12>(0hb0c), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_263 = mux(_isIllegalAddr_illegalAddr_T_262, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_261) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_264 = eq(UInt<10>(0h303), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_265 = mux(_isIllegalAddr_illegalAddr_T_264, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_263) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_266 = eq(UInt<12>(0hb5b), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_267 = mux(_isIllegalAddr_illegalAddr_T_266, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_265) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_268 = eq(UInt<12>(0hb27), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_269 = mux(_isIllegalAddr_illegalAddr_T_268, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_267) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_270 = eq(UInt<12>(0hb25), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_271 = mux(_isIllegalAddr_illegalAddr_T_270, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_269) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_272 = eq(UInt<10>(0h3b2), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_273 = mux(_isIllegalAddr_illegalAddr_T_272, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_271) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_274 = eq(UInt<12>(0hb07), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_275 = mux(_isIllegalAddr_illegalAddr_T_274, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_273) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_276 = eq(UInt<12>(0hf13), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_277 = mux(_isIllegalAddr_illegalAddr_T_276, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_275) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_278 = eq(UInt<12>(0hb76), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_279 = mux(_isIllegalAddr_illegalAddr_T_278, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_277) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_280 = eq(UInt<12>(0hb60), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_281 = mux(_isIllegalAddr_illegalAddr_T_280, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_279) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_282 = eq(UInt<10>(0h3a1), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_283 = mux(_isIllegalAddr_illegalAddr_T_282, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_281) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_284 = eq(UInt<12>(0hb56), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_285 = mux(_isIllegalAddr_illegalAddr_T_284, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_283) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_286 = eq(UInt<10>(0h340), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_287 = mux(_isIllegalAddr_illegalAddr_T_286, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_285) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_288 = eq(UInt<12>(0hb65), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_289 = mux(_isIllegalAddr_illegalAddr_T_288, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_287) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_290 = eq(UInt<12>(0hb72), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_291 = mux(_isIllegalAddr_illegalAddr_T_290, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_289) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_292 = eq(UInt<12>(0hf14), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_293 = mux(_isIllegalAddr_illegalAddr_T_292, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_291) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_294 = eq(UInt<10>(0h341), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_295 = mux(_isIllegalAddr_illegalAddr_T_294, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_293) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_296 = eq(UInt<10>(0h343), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_297 = mux(_isIllegalAddr_illegalAddr_T_296, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_295) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_298 = eq(UInt<9>(0h106), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_299 = mux(_isIllegalAddr_illegalAddr_T_298, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_297) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_300 = eq(UInt<12>(0hb61), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_301 = mux(_isIllegalAddr_illegalAddr_T_300, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_299) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_302 = eq(UInt<10>(0h3a0), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_303 = mux(_isIllegalAddr_illegalAddr_T_302, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_301) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_304 = eq(UInt<12>(0hb1f), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_305 = mux(_isIllegalAddr_illegalAddr_T_304, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_303) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_306 = eq(UInt<12>(0hb52), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_307 = mux(_isIllegalAddr_illegalAddr_T_306, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_305) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_308 = eq(UInt<12>(0hb30), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_309 = mux(_isIllegalAddr_illegalAddr_T_308, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_307) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_310 = eq(UInt<9>(0h142), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_311 = mux(_isIllegalAddr_illegalAddr_T_310, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_309) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_312 = eq(UInt<12>(0hb3f), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_313 = mux(_isIllegalAddr_illegalAddr_T_312, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_311) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_314 = eq(UInt<12>(0hb41), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_315 = mux(_isIllegalAddr_illegalAddr_T_314, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_313) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_316 = eq(UInt<12>(0hb47), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_317 = mux(_isIllegalAddr_illegalAddr_T_316, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_315) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_318 = eq(UInt<12>(0hb12), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_319 = mux(_isIllegalAddr_illegalAddr_T_318, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_317) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_320 = eq(UInt<12>(0hb32), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_321 = mux(_isIllegalAddr_illegalAddr_T_320, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_319) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_322 = eq(UInt<12>(0hb10), addr) @[src/main/scala/utils/LookupTree.scala 29:28]
    node _isIllegalAddr_illegalAddr_T_323 = mux(_isIllegalAddr_illegalAddr_T_322, UInt<1>(0h0), _isIllegalAddr_illegalAddr_T_321) @[src/main/scala/utils/LookupTree.scala 29:28]
    connect isIllegalAddr, _isIllegalAddr_illegalAddr_T_323 @[src/main/scala/utils/RegMap.scala 56:17]
    node _resetSatp_T = eq(addr, UInt<9>(0h180)) @[src/main/scala/nutcore/backend/fu/CSR.scala 502:24]
    node resetSatp = and(_resetSatp_T, wen) @[src/main/scala/nutcore/backend/fu/CSR.scala 502:35]
    connect io.out.bits, rdata @[src/main/scala/nutcore/backend/fu/CSR.scala 503:15]
    node fixMapping_0_2_4 = mux(UInt<1>(0h1), UInt<64>(0hffffffffffffffff), UInt<64>(0h0)) @[src/main/scala/utils/RegMap.scala 42:26]
    wire rdataDummy : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 510:24]
    node _T_314 = eq(isIllegalAccess, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 511:62]
    node _T_315 = and(wen, _T_314) @[src/main/scala/nutcore/backend/fu/CSR.scala 511:59]
    node _rdataDummy_T = and(mipReg, fixMapping_0_2_4) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdataDummy_T_1 = and(mipReg, sipMask) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdataDummy_T_2 = eq(UInt<10>(0h344), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataDummy_T_3 = eq(UInt<9>(0h144), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataDummy_T_4 = mux(_rdataDummy_T_2, _rdataDummy_T, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataDummy_T_5 = mux(_rdataDummy_T_3, _rdataDummy_T_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataDummy_T_6 = or(_rdataDummy_T_4, _rdataDummy_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _rdataDummy_WIRE : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _rdataDummy_WIRE, _rdataDummy_T_6 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rdataDummy, _rdataDummy_WIRE @[src/main/scala/utils/RegMap.scala 48:11]
    node _T_316 = eq(addr, UInt<10>(0h344)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_317 = and(_T_315, _T_316) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_317 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mipReg_T = and(wdata, UInt<64>(0h77f)) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mipReg_T_1 = not(UInt<64>(0h77f)) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mipReg_T_2 = and(mipReg, _mipReg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mipReg_T_3 = or(_mipReg_T, _mipReg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mipReg, _mipReg_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_318 = eq(addr, UInt<9>(0h144)) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_319 = and(_T_315, _T_318) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_319 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mipReg_T_4 = and(wdata, sipMask) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mipReg_T_5 = not(sipMask) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mipReg_T_6 = and(mipReg, _mipReg_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mipReg_T_7 = or(_mipReg_T_4, _mipReg_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mipReg, _mipReg_T_7 @[src/main/scala/utils/RegMap.scala 50:76]
    wire ret : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 514:17]
    node _isEbreak_T = eq(addr, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 515:23]
    node _isEbreak_T_1 = eq(io.in.bits.func, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 515:46]
    node _isEbreak_T_2 = and(_isEbreak_T, _isEbreak_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 515:38]
    node _isEbreak_T_3 = eq(io.isBackendException, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 515:67]
    node isEbreak = and(_isEbreak_T_2, _isEbreak_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 515:64]
    node _isEcall_T = eq(addr, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 516:22]
    node _isEcall_T_1 = eq(io.in.bits.func, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 516:44]
    node _isEcall_T_2 = and(_isEcall_T, _isEcall_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 516:36]
    node _isEcall_T_3 = eq(io.isBackendException, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 516:65]
    node isEcall = and(_isEcall_T_2, _isEcall_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 516:62]
    node _isMret_T = eq(addr, UInt<10>(0h302)) @[src/main/scala/nutcore/backend/fu/CSR.scala 517:21]
    node _isMret_T_1 = eq(io.in.bits.func, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 517:44]
    node _isMret_T_2 = and(_isMret_T, _isMret_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 517:36]
    node _isMret_T_3 = eq(io.isBackendException, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 517:65]
    node isMret = and(_isMret_T_2, _isMret_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 517:62]
    node _isSret_T = eq(addr, UInt<9>(0h102)) @[src/main/scala/nutcore/backend/fu/CSR.scala 518:21]
    node _isSret_T_1 = eq(io.in.bits.func, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 518:44]
    node _isSret_T_2 = and(_isSret_T, _isSret_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 518:36]
    node _isSret_T_3 = eq(io.isBackendException, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 518:65]
    node isSret = and(_isSret_T_2, _isSret_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 518:62]
    node _isUret_T = eq(addr, UInt<2>(0h2)) @[src/main/scala/nutcore/backend/fu/CSR.scala 519:21]
    node _isUret_T_1 = eq(io.in.bits.func, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 519:44]
    node _isUret_T_2 = and(_isUret_T, _isUret_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 519:36]
    node _isUret_T_3 = eq(io.isBackendException, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 519:65]
    node isUret = and(_isUret_T_2, _isUret_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 519:62]
    regreset c : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>(0h1)) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    connect c, _c_T_1 @[src/main/scala/utils/GTimer.scala 25:7]
    connect io.imemMMU.privilegeMode, privilegeMode @[src/main/scala/nutcore/backend/fu/CSR.scala 550:28]
    node _io_dmemMMU_privilegeMode_T = bits(mstatusStruct.mprv, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 551:54]
    node _io_dmemMMU_privilegeMode_T_1 = mux(_io_dmemMMU_privilegeMode_T, mstatusStruct.mpp, privilegeMode) @[src/main/scala/nutcore/backend/fu/CSR.scala 551:34]
    connect io.dmemMMU.privilegeMode, _io_dmemMMU_privilegeMode_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 551:28]
    node _io_imemMMU_status_sum_T = bits(mstatusStruct.sum, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 552:46]
    connect io.imemMMU.status_sum, _io_imemMMU_status_sum_T @[src/main/scala/nutcore/backend/fu/CSR.scala 552:25]
    node _io_dmemMMU_status_sum_T = bits(mstatusStruct.sum, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 553:46]
    connect io.dmemMMU.status_sum, _io_dmemMMU_status_sum_T @[src/main/scala/nutcore/backend/fu/CSR.scala 553:25]
    invalidate io.imemMMU.status_mxr @[src/main/scala/nutcore/backend/fu/CSR.scala 554:25]
    node _io_dmemMMU_status_mxr_T = bits(mstatusStruct.mxr, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 555:46]
    connect io.dmemMMU.status_mxr, _io_dmemMMU_status_mxr_T @[src/main/scala/nutcore/backend/fu/CSR.scala 555:25]
    wire hasInstrPageFault : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 557:31]
    wire hasLoadPageFault : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 558:30]
    wire hasStorePageFault : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 559:31]
    wire hasStoreAddrMisaligned : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 560:36]
    wire hasLoadAddrMisaligned : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 561:35]
    wire dmemPagefaultAddr : UInt<39> @[src/main/scala/nutcore/backend/fu/CSR.scala 563:31]
    wire dmemAddrMisalignedAddr : UInt<39> @[src/main/scala/nutcore/backend/fu/CSR.scala 564:36]
    wire lsuAddr : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 565:25]
    connect lsuAddr, UInt<64>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 565:25]
    node _hasInstrPageFault_T = and(io.cfIn.exceptionVec[12], io.in.valid) @[src/main/scala/nutcore/backend/fu/CSR.scala 576:63]
    connect hasInstrPageFault, _hasInstrPageFault_T @[src/main/scala/nutcore/backend/fu/CSR.scala 576:23]
    connect hasLoadPageFault, io.dmemMMU.loadPF @[src/main/scala/nutcore/backend/fu/CSR.scala 577:22]
    connect hasStorePageFault, io.dmemMMU.storePF @[src/main/scala/nutcore/backend/fu/CSR.scala 578:23]
    connect hasStoreAddrMisaligned, io.cfIn.exceptionVec[6] @[src/main/scala/nutcore/backend/fu/CSR.scala 579:28]
    connect hasLoadAddrMisaligned, io.cfIn.exceptionVec[4] @[src/main/scala/nutcore/backend/fu/CSR.scala 580:27]
    connect dmemPagefaultAddr, io.dmemMMU.addr @[src/main/scala/nutcore/backend/fu/CSR.scala 581:23]
    connect dmemAddrMisalignedAddr, lsuAddr @[src/main/scala/nutcore/backend/fu/CSR.scala 582:28]
    node _T_320 = or(hasInstrPageFault, hasLoadPageFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 585:26]
    node _T_321 = or(_T_320, hasStorePageFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 585:46]
    when _T_321 : @[src/main/scala/nutcore/backend/fu/CSR.scala 585:67]
      node _tval_T = add(io.cfIn.pc, UInt<2>(0h2)) @[src/main/scala/nutcore/backend/fu/CSR.scala 586:88]
      node _tval_T_1 = tail(_tval_T, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 586:88]
      node _tval_T_2 = bits(_tval_T_1, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 586:94]
      node tval_signBit = bits(_tval_T_2, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
      node _tval_T_3 = mux(tval_signBit, UInt<25>(0h1ffffff), UInt<25>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
      node _tval_T_4 = cat(_tval_T_3, _tval_T_2) @[src/main/scala/utils/BitUtils.scala 42:41]
      node _tval_T_5 = bits(io.cfIn.pc, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 586:136]
      node tval_signBit_1 = bits(_tval_T_5, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
      node _tval_T_6 = mux(tval_signBit_1, UInt<25>(0h1ffffff), UInt<25>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
      node _tval_T_7 = cat(_tval_T_6, _tval_T_5) @[src/main/scala/utils/BitUtils.scala 42:41]
      node _tval_T_8 = mux(io.cfIn.crossPageIPFFix, _tval_T_4, _tval_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 586:42]
      node tval_signBit_2 = bits(dmemPagefaultAddr, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
      node _tval_T_9 = mux(tval_signBit_2, UInt<25>(0h1ffffff), UInt<25>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
      node _tval_T_10 = cat(_tval_T_9, dmemPagefaultAddr) @[src/main/scala/utils/BitUtils.scala 42:41]
      node tval = mux(hasInstrPageFault, _tval_T_8, _tval_T_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 586:19]
      node _T_322 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 587:24]
      when _T_322 : @[src/main/scala/nutcore/backend/fu/CSR.scala 587:34]
        connect mtval, tval @[src/main/scala/nutcore/backend/fu/CSR.scala 588:13]
      else :
        connect stval, tval @[src/main/scala/nutcore/backend/fu/CSR.scala 590:13]
      regreset c_1 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/utils/GTimer.scala 24:20]
      node _c_T_2 = add(c_1, UInt<1>(0h1)) @[src/main/scala/utils/GTimer.scala 25:12]
      node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
      connect c_1, _c_T_3 @[src/main/scala/utils/GTimer.scala 25:7]
      node signBit = bits(dmemPagefaultAddr, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
      node _T_323 = mux(signBit, UInt<25>(0h1ffffff), UInt<25>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
      node _T_324 = cat(_T_323, dmemPagefaultAddr) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _T_325 = or(hasLoadAddrMisaligned, hasStoreAddrMisaligned) @[src/main/scala/nutcore/backend/fu/CSR.scala 595:30]
    when _T_325 : @[src/main/scala/nutcore/backend/fu/CSR.scala 596:3]
      node mtval_signBit = bits(dmemAddrMisalignedAddr, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
      node _mtval_T_4 = mux(mtval_signBit, UInt<25>(0h1ffffff), UInt<25>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
      node _mtval_T_5 = cat(_mtval_T_4, dmemAddrMisalignedAddr) @[src/main/scala/utils/BitUtils.scala 42:41]
      connect mtval, _mtval_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 597:11]
      regreset c_2 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/utils/GTimer.scala 24:20]
      node _c_T_4 = add(c_2, UInt<1>(0h1)) @[src/main/scala/utils/GTimer.scala 25:12]
      node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
      connect c_2, _c_T_5 @[src/main/scala/utils/GTimer.scala 25:7]
      node signBit_1 = bits(dmemAddrMisalignedAddr, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
      node _T_326 = mux(signBit_1, UInt<25>(0h1ffffff), UInt<25>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
      node _T_327 = cat(_T_326, dmemAddrMisalignedAddr) @[src/main/scala/utils/BitUtils.scala 42:41]
    wire mtip : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 605:22]
    connect mtip, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:22]
    wire meip : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 606:22]
    connect meip, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:22]
    wire msip : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 607:22]
    connect msip, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 607:22]
    connect mipWire.t.m, mtip @[src/main/scala/nutcore/backend/fu/CSR.scala 611:15]
    connect mipWire.e.m, meip @[src/main/scala/nutcore/backend/fu/CSR.scala 612:15]
    connect mipWire.s.m, msip @[src/main/scala/nutcore/backend/fu/CSR.scala 613:15]
    wire mipRaiseIntr : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 618:30]
    connect mipRaiseIntr, mip @[src/main/scala/nutcore/backend/fu/CSR.scala 618:30]
    node _mipRaiseIntr_e_s_T = or(mip.e.s, meip) @[src/main/scala/nutcore/backend/fu/CSR.scala 619:31]
    connect mipRaiseIntr.e.s, _mipRaiseIntr_e_s_T @[src/main/scala/nutcore/backend/fu/CSR.scala 619:20]
    node ideleg_lo = cat(mipRaiseIntr.s.s, mipRaiseIntr.s.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:41]
    node ideleg_hi = cat(mipRaiseIntr.s.m, mipRaiseIntr.s.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:41]
    node _ideleg_T = cat(ideleg_hi, ideleg_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:41]
    node ideleg_lo_1 = cat(mipRaiseIntr.t.s, mipRaiseIntr.t.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:41]
    node ideleg_hi_1 = cat(mipRaiseIntr.t.m, mipRaiseIntr.t.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:41]
    node _ideleg_T_1 = cat(ideleg_hi_1, ideleg_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:41]
    node ideleg_lo_2 = cat(mipRaiseIntr.e.s, mipRaiseIntr.e.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:41]
    node ideleg_hi_2 = cat(mipRaiseIntr.e.m, mipRaiseIntr.e.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:41]
    node _ideleg_T_2 = cat(ideleg_hi_2, ideleg_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:41]
    node ideleg_hi_3 = cat(_ideleg_T_2, _ideleg_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:41]
    node _ideleg_T_3 = cat(ideleg_hi_3, _ideleg_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:41]
    node ideleg = and(mideleg, _ideleg_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:26]
    wire intrVecEnable : UInt<1>[12] @[src/main/scala/nutcore/backend/fu/CSR.scala 625:27]
    node _T_328 = bits(ideleg, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_329 = bits(ideleg, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_330 = bits(ideleg, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_331 = bits(ideleg, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_332 = bits(ideleg, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_333 = bits(ideleg, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_334 = bits(ideleg, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_335 = bits(ideleg, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_336 = bits(ideleg, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_337 = bits(ideleg, 9, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_338 = bits(ideleg, 10, 10) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_339 = bits(ideleg, 11, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_340 = bits(ideleg, 12, 12) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_341 = bits(ideleg, 13, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_342 = bits(ideleg, 14, 14) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_343 = bits(ideleg, 15, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_344 = bits(ideleg, 16, 16) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_345 = bits(ideleg, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_346 = bits(ideleg, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_347 = bits(ideleg, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_348 = bits(ideleg, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_349 = bits(ideleg, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_350 = bits(ideleg, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_351 = bits(ideleg, 23, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_352 = bits(ideleg, 24, 24) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_353 = bits(ideleg, 25, 25) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_354 = bits(ideleg, 26, 26) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_355 = bits(ideleg, 27, 27) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_356 = bits(ideleg, 28, 28) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_357 = bits(ideleg, 29, 29) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_358 = bits(ideleg, 30, 30) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_359 = bits(ideleg, 31, 31) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_360 = bits(ideleg, 32, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_361 = bits(ideleg, 33, 33) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_362 = bits(ideleg, 34, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_363 = bits(ideleg, 35, 35) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_364 = bits(ideleg, 36, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_365 = bits(ideleg, 37, 37) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_366 = bits(ideleg, 38, 38) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_367 = bits(ideleg, 39, 39) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_368 = bits(ideleg, 40, 40) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_369 = bits(ideleg, 41, 41) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_370 = bits(ideleg, 42, 42) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_371 = bits(ideleg, 43, 43) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_372 = bits(ideleg, 44, 44) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_373 = bits(ideleg, 45, 45) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_374 = bits(ideleg, 46, 46) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_375 = bits(ideleg, 47, 47) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_376 = bits(ideleg, 48, 48) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_377 = bits(ideleg, 49, 49) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_378 = bits(ideleg, 50, 50) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_379 = bits(ideleg, 51, 51) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_380 = bits(ideleg, 52, 52) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_381 = bits(ideleg, 53, 53) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_382 = bits(ideleg, 54, 54) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_383 = bits(ideleg, 55, 55) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_384 = bits(ideleg, 56, 56) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_385 = bits(ideleg, 57, 57) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_386 = bits(ideleg, 58, 58) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_387 = bits(ideleg, 59, 59) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_388 = bits(ideleg, 60, 60) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_389 = bits(ideleg, 61, 61) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_390 = bits(ideleg, 62, 62) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _T_391 = bits(ideleg, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 626:28]
    node _intrVecEnable_0_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node _intrVecEnable_0_T_1 = and(_intrVecEnable_0_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:81]
    node _intrVecEnable_0_T_2 = lt(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:122]
    node _intrVecEnable_0_T_3 = or(_intrVecEnable_0_T_1, _intrVecEnable_0_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:104]
    node _intrVecEnable_0_T_4 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:52]
    node _intrVecEnable_0_T_5 = and(_intrVecEnable_0_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:63]
    node _intrVecEnable_0_T_6 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:104]
    node _intrVecEnable_0_T_7 = or(_intrVecEnable_0_T_5, _intrVecEnable_0_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:86]
    node _intrVecEnable_0_T_8 = mux(_T_328, _intrVecEnable_0_T_3, _intrVecEnable_0_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:50]
    connect intrVecEnable[0], _intrVecEnable_0_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 626:56]
    node _intrVecEnable_1_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node _intrVecEnable_1_T_1 = and(_intrVecEnable_1_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:81]
    node _intrVecEnable_1_T_2 = lt(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:122]
    node _intrVecEnable_1_T_3 = or(_intrVecEnable_1_T_1, _intrVecEnable_1_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:104]
    node _intrVecEnable_1_T_4 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:52]
    node _intrVecEnable_1_T_5 = and(_intrVecEnable_1_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:63]
    node _intrVecEnable_1_T_6 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:104]
    node _intrVecEnable_1_T_7 = or(_intrVecEnable_1_T_5, _intrVecEnable_1_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:86]
    node _intrVecEnable_1_T_8 = mux(_T_329, _intrVecEnable_1_T_3, _intrVecEnable_1_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:50]
    connect intrVecEnable[1], _intrVecEnable_1_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 626:56]
    node _intrVecEnable_2_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node _intrVecEnable_2_T_1 = and(_intrVecEnable_2_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:81]
    node _intrVecEnable_2_T_2 = lt(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:122]
    node _intrVecEnable_2_T_3 = or(_intrVecEnable_2_T_1, _intrVecEnable_2_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:104]
    node _intrVecEnable_2_T_4 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:52]
    node _intrVecEnable_2_T_5 = and(_intrVecEnable_2_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:63]
    node _intrVecEnable_2_T_6 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:104]
    node _intrVecEnable_2_T_7 = or(_intrVecEnable_2_T_5, _intrVecEnable_2_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:86]
    node _intrVecEnable_2_T_8 = mux(_T_330, _intrVecEnable_2_T_3, _intrVecEnable_2_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:50]
    connect intrVecEnable[2], _intrVecEnable_2_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 626:56]
    node _intrVecEnable_3_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node _intrVecEnable_3_T_1 = and(_intrVecEnable_3_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:81]
    node _intrVecEnable_3_T_2 = lt(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:122]
    node _intrVecEnable_3_T_3 = or(_intrVecEnable_3_T_1, _intrVecEnable_3_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:104]
    node _intrVecEnable_3_T_4 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:52]
    node _intrVecEnable_3_T_5 = and(_intrVecEnable_3_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:63]
    node _intrVecEnable_3_T_6 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:104]
    node _intrVecEnable_3_T_7 = or(_intrVecEnable_3_T_5, _intrVecEnable_3_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:86]
    node _intrVecEnable_3_T_8 = mux(_T_331, _intrVecEnable_3_T_3, _intrVecEnable_3_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:50]
    connect intrVecEnable[3], _intrVecEnable_3_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 626:56]
    node _intrVecEnable_4_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node _intrVecEnable_4_T_1 = and(_intrVecEnable_4_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:81]
    node _intrVecEnable_4_T_2 = lt(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:122]
    node _intrVecEnable_4_T_3 = or(_intrVecEnable_4_T_1, _intrVecEnable_4_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:104]
    node _intrVecEnable_4_T_4 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:52]
    node _intrVecEnable_4_T_5 = and(_intrVecEnable_4_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:63]
    node _intrVecEnable_4_T_6 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:104]
    node _intrVecEnable_4_T_7 = or(_intrVecEnable_4_T_5, _intrVecEnable_4_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:86]
    node _intrVecEnable_4_T_8 = mux(_T_332, _intrVecEnable_4_T_3, _intrVecEnable_4_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:50]
    connect intrVecEnable[4], _intrVecEnable_4_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 626:56]
    node _intrVecEnable_5_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node _intrVecEnable_5_T_1 = and(_intrVecEnable_5_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:81]
    node _intrVecEnable_5_T_2 = lt(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:122]
    node _intrVecEnable_5_T_3 = or(_intrVecEnable_5_T_1, _intrVecEnable_5_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:104]
    node _intrVecEnable_5_T_4 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:52]
    node _intrVecEnable_5_T_5 = and(_intrVecEnable_5_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:63]
    node _intrVecEnable_5_T_6 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:104]
    node _intrVecEnable_5_T_7 = or(_intrVecEnable_5_T_5, _intrVecEnable_5_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:86]
    node _intrVecEnable_5_T_8 = mux(_T_333, _intrVecEnable_5_T_3, _intrVecEnable_5_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:50]
    connect intrVecEnable[5], _intrVecEnable_5_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 626:56]
    node _intrVecEnable_6_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node _intrVecEnable_6_T_1 = and(_intrVecEnable_6_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:81]
    node _intrVecEnable_6_T_2 = lt(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:122]
    node _intrVecEnable_6_T_3 = or(_intrVecEnable_6_T_1, _intrVecEnable_6_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:104]
    node _intrVecEnable_6_T_4 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:52]
    node _intrVecEnable_6_T_5 = and(_intrVecEnable_6_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:63]
    node _intrVecEnable_6_T_6 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:104]
    node _intrVecEnable_6_T_7 = or(_intrVecEnable_6_T_5, _intrVecEnable_6_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:86]
    node _intrVecEnable_6_T_8 = mux(_T_334, _intrVecEnable_6_T_3, _intrVecEnable_6_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:50]
    connect intrVecEnable[6], _intrVecEnable_6_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 626:56]
    node _intrVecEnable_7_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node _intrVecEnable_7_T_1 = and(_intrVecEnable_7_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:81]
    node _intrVecEnable_7_T_2 = lt(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:122]
    node _intrVecEnable_7_T_3 = or(_intrVecEnable_7_T_1, _intrVecEnable_7_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:104]
    node _intrVecEnable_7_T_4 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:52]
    node _intrVecEnable_7_T_5 = and(_intrVecEnable_7_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:63]
    node _intrVecEnable_7_T_6 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:104]
    node _intrVecEnable_7_T_7 = or(_intrVecEnable_7_T_5, _intrVecEnable_7_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:86]
    node _intrVecEnable_7_T_8 = mux(_T_335, _intrVecEnable_7_T_3, _intrVecEnable_7_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:50]
    connect intrVecEnable[7], _intrVecEnable_7_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 626:56]
    node _intrVecEnable_8_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node _intrVecEnable_8_T_1 = and(_intrVecEnable_8_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:81]
    node _intrVecEnable_8_T_2 = lt(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:122]
    node _intrVecEnable_8_T_3 = or(_intrVecEnable_8_T_1, _intrVecEnable_8_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:104]
    node _intrVecEnable_8_T_4 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:52]
    node _intrVecEnable_8_T_5 = and(_intrVecEnable_8_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:63]
    node _intrVecEnable_8_T_6 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:104]
    node _intrVecEnable_8_T_7 = or(_intrVecEnable_8_T_5, _intrVecEnable_8_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:86]
    node _intrVecEnable_8_T_8 = mux(_T_336, _intrVecEnable_8_T_3, _intrVecEnable_8_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:50]
    connect intrVecEnable[8], _intrVecEnable_8_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 626:56]
    node _intrVecEnable_9_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node _intrVecEnable_9_T_1 = and(_intrVecEnable_9_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:81]
    node _intrVecEnable_9_T_2 = lt(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:122]
    node _intrVecEnable_9_T_3 = or(_intrVecEnable_9_T_1, _intrVecEnable_9_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:104]
    node _intrVecEnable_9_T_4 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:52]
    node _intrVecEnable_9_T_5 = and(_intrVecEnable_9_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:63]
    node _intrVecEnable_9_T_6 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:104]
    node _intrVecEnable_9_T_7 = or(_intrVecEnable_9_T_5, _intrVecEnable_9_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:86]
    node _intrVecEnable_9_T_8 = mux(_T_337, _intrVecEnable_9_T_3, _intrVecEnable_9_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:50]
    connect intrVecEnable[9], _intrVecEnable_9_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 626:56]
    node _intrVecEnable_10_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node _intrVecEnable_10_T_1 = and(_intrVecEnable_10_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:81]
    node _intrVecEnable_10_T_2 = lt(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:122]
    node _intrVecEnable_10_T_3 = or(_intrVecEnable_10_T_1, _intrVecEnable_10_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:104]
    node _intrVecEnable_10_T_4 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:52]
    node _intrVecEnable_10_T_5 = and(_intrVecEnable_10_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:63]
    node _intrVecEnable_10_T_6 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:104]
    node _intrVecEnable_10_T_7 = or(_intrVecEnable_10_T_5, _intrVecEnable_10_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:86]
    node _intrVecEnable_10_T_8 = mux(_T_338, _intrVecEnable_10_T_3, _intrVecEnable_10_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:50]
    connect intrVecEnable[10], _intrVecEnable_10_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 626:56]
    node _intrVecEnable_11_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node _intrVecEnable_11_T_1 = and(_intrVecEnable_11_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:81]
    node _intrVecEnable_11_T_2 = lt(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:122]
    node _intrVecEnable_11_T_3 = or(_intrVecEnable_11_T_1, _intrVecEnable_11_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:104]
    node _intrVecEnable_11_T_4 = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:52]
    node _intrVecEnable_11_T_5 = and(_intrVecEnable_11_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:63]
    node _intrVecEnable_11_T_6 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:104]
    node _intrVecEnable_11_T_7 = or(_intrVecEnable_11_T_5, _intrVecEnable_11_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:86]
    node _intrVecEnable_11_T_8 = mux(_T_339, _intrVecEnable_11_T_3, _intrVecEnable_11_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:50]
    connect intrVecEnable[11], _intrVecEnable_11_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 626:56]
    node _intrVec_T = bits(mie, 11, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:20]
    node intrVec_lo = cat(mipRaiseIntr.s.s, mipRaiseIntr.s.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:42]
    node intrVec_hi = cat(mipRaiseIntr.s.m, mipRaiseIntr.s.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:42]
    node _intrVec_T_1 = cat(intrVec_hi, intrVec_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:42]
    node intrVec_lo_1 = cat(mipRaiseIntr.t.s, mipRaiseIntr.t.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:42]
    node intrVec_hi_1 = cat(mipRaiseIntr.t.m, mipRaiseIntr.t.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:42]
    node _intrVec_T_2 = cat(intrVec_hi_1, intrVec_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:42]
    node intrVec_lo_2 = cat(mipRaiseIntr.e.s, mipRaiseIntr.e.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:42]
    node intrVec_hi_2 = cat(mipRaiseIntr.e.m, mipRaiseIntr.e.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:42]
    node _intrVec_T_3 = cat(intrVec_hi_2, intrVec_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:42]
    node intrVec_hi_3 = cat(_intrVec_T_3, _intrVec_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:42]
    node _intrVec_T_4 = cat(intrVec_hi_3, _intrVec_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:42]
    node _intrVec_T_5 = and(_intrVec_T, _intrVec_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:27]
    node intrVec_lo_lo_hi = cat(intrVecEnable[2], intrVecEnable[1]) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:65]
    node intrVec_lo_lo = cat(intrVec_lo_lo_hi, intrVecEnable[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:65]
    node intrVec_lo_hi_hi = cat(intrVecEnable[5], intrVecEnable[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:65]
    node intrVec_lo_hi = cat(intrVec_lo_hi_hi, intrVecEnable[3]) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:65]
    node intrVec_lo_3 = cat(intrVec_lo_hi, intrVec_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:65]
    node intrVec_hi_lo_hi = cat(intrVecEnable[8], intrVecEnable[7]) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:65]
    node intrVec_hi_lo = cat(intrVec_hi_lo_hi, intrVecEnable[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:65]
    node intrVec_hi_hi_hi = cat(intrVecEnable[11], intrVecEnable[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:65]
    node intrVec_hi_hi = cat(intrVec_hi_hi_hi, intrVecEnable[9]) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:65]
    node intrVec_hi_4 = cat(intrVec_hi_hi, intrVec_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:65]
    node _intrVec_T_6 = cat(intrVec_hi_4, intrVec_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:65]
    node intrVec = and(_intrVec_T_5, _intrVec_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:49]
    wire _WIRE : UInt @[src/main/scala/nutcore/backend/fu/CSR.scala 628:33]
    connect _WIRE, intrVec @[src/main/scala/nutcore/backend/fu/CSR.scala 628:33]
    node _intrNO_T = mux(io.cfIn.intrVec[4], UInt<3>(0h4), UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 631:69]
    node _intrNO_T_1 = mux(io.cfIn.intrVec[8], UInt<4>(0h8), _intrNO_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 631:69]
    node _intrNO_T_2 = mux(io.cfIn.intrVec[0], UInt<1>(0h0), _intrNO_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 631:69]
    node _intrNO_T_3 = mux(io.cfIn.intrVec[5], UInt<3>(0h5), _intrNO_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 631:69]
    node _intrNO_T_4 = mux(io.cfIn.intrVec[9], UInt<4>(0h9), _intrNO_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 631:69]
    node _intrNO_T_5 = mux(io.cfIn.intrVec[1], UInt<1>(0h1), _intrNO_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 631:69]
    node _intrNO_T_6 = mux(io.cfIn.intrVec[7], UInt<3>(0h7), _intrNO_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 631:69]
    node _intrNO_T_7 = mux(io.cfIn.intrVec[11], UInt<4>(0hb), _intrNO_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 631:69]
    node intrNO = mux(io.cfIn.intrVec[3], UInt<2>(0h3), _intrNO_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 631:69]
    node raiseIntr_lo_lo_hi = cat(io.cfIn.intrVec[2], io.cfIn.intrVec[1]) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:35]
    node raiseIntr_lo_lo = cat(raiseIntr_lo_lo_hi, io.cfIn.intrVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:35]
    node raiseIntr_lo_hi_hi = cat(io.cfIn.intrVec[5], io.cfIn.intrVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:35]
    node raiseIntr_lo_hi = cat(raiseIntr_lo_hi_hi, io.cfIn.intrVec[3]) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:35]
    node raiseIntr_lo = cat(raiseIntr_lo_hi, raiseIntr_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:35]
    node raiseIntr_hi_lo_hi = cat(io.cfIn.intrVec[8], io.cfIn.intrVec[7]) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:35]
    node raiseIntr_hi_lo = cat(raiseIntr_hi_lo_hi, io.cfIn.intrVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:35]
    node raiseIntr_hi_hi_hi = cat(io.cfIn.intrVec[11], io.cfIn.intrVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:35]
    node raiseIntr_hi_hi = cat(raiseIntr_hi_hi_hi, io.cfIn.intrVec[9]) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:35]
    node raiseIntr_hi = cat(raiseIntr_hi_hi, raiseIntr_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:35]
    node _raiseIntr_T = cat(raiseIntr_hi, raiseIntr_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:35]
    node raiseIntr = orr(_raiseIntr_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:42]
    wire csrExceptionVec : UInt<1>[16] @[src/main/scala/nutcore/backend/fu/CSR.scala 638:29]
    connect csrExceptionVec[0], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[1], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[2], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[3], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[4], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[5], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[6], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[7], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[8], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[9], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[10], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[11], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[12], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[13], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[14], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    connect csrExceptionVec[15], UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 639:25]
    node _csrExceptionVec_3_T = and(io.in.valid, isEbreak) @[src/main/scala/nutcore/backend/fu/CSR.scala 640:46]
    connect csrExceptionVec[3], _csrExceptionVec_3_T @[src/main/scala/nutcore/backend/fu/CSR.scala 640:31]
    node _csrExceptionVec_11_T = eq(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 641:44]
    node _csrExceptionVec_11_T_1 = and(_csrExceptionVec_11_T, io.in.valid) @[src/main/scala/nutcore/backend/fu/CSR.scala 641:54]
    node _csrExceptionVec_11_T_2 = and(_csrExceptionVec_11_T_1, isEcall) @[src/main/scala/nutcore/backend/fu/CSR.scala 641:69]
    connect csrExceptionVec[11], _csrExceptionVec_11_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 641:27]
    node _csrExceptionVec_9_T = eq(privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:44]
    node _csrExceptionVec_9_T_1 = and(_csrExceptionVec_9_T, io.in.valid) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:54]
    node _csrExceptionVec_9_T_2 = and(_csrExceptionVec_9_T_1, isEcall) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:69]
    connect csrExceptionVec[9], _csrExceptionVec_9_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 642:27]
    node _csrExceptionVec_8_T = eq(privilegeMode, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:44]
    node _csrExceptionVec_8_T_1 = and(_csrExceptionVec_8_T, io.in.valid) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:54]
    node _csrExceptionVec_8_T_2 = and(_csrExceptionVec_8_T_1, isEcall) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:69]
    connect csrExceptionVec[8], _csrExceptionVec_8_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 643:27]
    node _csrExceptionVec_2_T = or(isIllegalAddr, isIllegalAccess) @[src/main/scala/nutcore/backend/fu/CSR.scala 644:51]
    node _csrExceptionVec_2_T_1 = and(_csrExceptionVec_2_T, wen) @[src/main/scala/nutcore/backend/fu/CSR.scala 644:71]
    node _csrExceptionVec_2_T_2 = eq(io.isBackendException, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 644:81]
    node _csrExceptionVec_2_T_3 = and(_csrExceptionVec_2_T_1, _csrExceptionVec_2_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 644:78]
    connect csrExceptionVec[2], _csrExceptionVec_2_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 644:33]
    connect csrExceptionVec[13], hasLoadPageFault @[src/main/scala/nutcore/backend/fu/CSR.scala 645:34]
    connect csrExceptionVec[15], hasStorePageFault @[src/main/scala/nutcore/backend/fu/CSR.scala 646:35]
    node raiseExceptionVec_lo_lo_lo = cat(csrExceptionVec[1], csrExceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_lo_lo_hi = cat(csrExceptionVec[3], csrExceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_lo_lo = cat(raiseExceptionVec_lo_lo_hi, raiseExceptionVec_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_lo_hi_lo = cat(csrExceptionVec[5], csrExceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_lo_hi_hi = cat(csrExceptionVec[7], csrExceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_lo_hi = cat(raiseExceptionVec_lo_hi_hi, raiseExceptionVec_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_lo = cat(raiseExceptionVec_lo_hi, raiseExceptionVec_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_hi_lo_lo = cat(csrExceptionVec[9], csrExceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_hi_lo_hi = cat(csrExceptionVec[11], csrExceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_hi_lo = cat(raiseExceptionVec_hi_lo_hi, raiseExceptionVec_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_hi_hi_lo = cat(csrExceptionVec[13], csrExceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_hi_hi_hi = cat(csrExceptionVec[15], csrExceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_hi_hi = cat(raiseExceptionVec_hi_hi_hi, raiseExceptionVec_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_hi = cat(raiseExceptionVec_hi_hi, raiseExceptionVec_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node _raiseExceptionVec_T = cat(raiseExceptionVec_hi, raiseExceptionVec_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:43]
    node raiseExceptionVec_lo_lo_lo_1 = cat(io.cfIn.exceptionVec[1], io.cfIn.exceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_lo_lo_hi_1 = cat(io.cfIn.exceptionVec[3], io.cfIn.exceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_lo_lo_1 = cat(raiseExceptionVec_lo_lo_hi_1, raiseExceptionVec_lo_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_lo_hi_lo_1 = cat(io.cfIn.exceptionVec[5], io.cfIn.exceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_lo_hi_hi_1 = cat(io.cfIn.exceptionVec[7], io.cfIn.exceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_lo_hi_1 = cat(raiseExceptionVec_lo_hi_hi_1, raiseExceptionVec_lo_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_lo_1 = cat(raiseExceptionVec_lo_hi_1, raiseExceptionVec_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_hi_lo_lo_1 = cat(io.cfIn.exceptionVec[9], io.cfIn.exceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_hi_lo_hi_1 = cat(io.cfIn.exceptionVec[11], io.cfIn.exceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_hi_lo_1 = cat(raiseExceptionVec_hi_lo_hi_1, raiseExceptionVec_hi_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_hi_hi_lo_1 = cat(io.cfIn.exceptionVec[13], io.cfIn.exceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_hi_hi_hi_1 = cat(io.cfIn.exceptionVec[15], io.cfIn.exceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_hi_hi_1 = cat(raiseExceptionVec_hi_hi_hi_1, raiseExceptionVec_hi_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec_hi_1 = cat(raiseExceptionVec_hi_hi_1, raiseExceptionVec_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node _raiseExceptionVec_T_1 = cat(raiseExceptionVec_hi_1, raiseExceptionVec_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:68]
    node raiseExceptionVec = or(_raiseExceptionVec_T, _raiseExceptionVec_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:50]
    node raiseException = orr(raiseExceptionVec) @[src/main/scala/nutcore/backend/fu/CSR.scala 649:42]
    node _exceptionNO_T = bits(raiseExceptionVec, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_1 = mux(_exceptionNO_T, UInt<3>(0h5), UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_2 = bits(raiseExceptionVec, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_3 = mux(_exceptionNO_T_2, UInt<3>(0h7), _exceptionNO_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_4 = bits(raiseExceptionVec, 13, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_5 = mux(_exceptionNO_T_4, UInt<4>(0hd), _exceptionNO_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_6 = bits(raiseExceptionVec, 15, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_7 = mux(_exceptionNO_T_6, UInt<4>(0hf), _exceptionNO_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_8 = bits(raiseExceptionVec, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_9 = mux(_exceptionNO_T_8, UInt<3>(0h4), _exceptionNO_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_10 = bits(raiseExceptionVec, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_11 = mux(_exceptionNO_T_10, UInt<3>(0h6), _exceptionNO_T_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_12 = bits(raiseExceptionVec, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_13 = mux(_exceptionNO_T_12, UInt<4>(0h8), _exceptionNO_T_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_14 = bits(raiseExceptionVec, 9, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_15 = mux(_exceptionNO_T_14, UInt<4>(0h9), _exceptionNO_T_13) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_16 = bits(raiseExceptionVec, 11, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_17 = mux(_exceptionNO_T_16, UInt<4>(0hb), _exceptionNO_T_15) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_18 = bits(raiseExceptionVec, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_19 = mux(_exceptionNO_T_18, UInt<1>(0h0), _exceptionNO_T_17) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_20 = bits(raiseExceptionVec, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_21 = mux(_exceptionNO_T_20, UInt<2>(0h2), _exceptionNO_T_19) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_22 = bits(raiseExceptionVec, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_23 = mux(_exceptionNO_T_22, UInt<1>(0h1), _exceptionNO_T_21) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_24 = bits(raiseExceptionVec, 12, 12) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node _exceptionNO_T_25 = mux(_exceptionNO_T_24, UInt<4>(0hc), _exceptionNO_T_23) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    node _exceptionNO_T_26 = bits(raiseExceptionVec, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:92]
    node exceptionNO = mux(_exceptionNO_T_26, UInt<2>(0h3), _exceptionNO_T_25) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:74]
    connect io.wenFix, raiseException @[src/main/scala/nutcore/backend/fu/CSR.scala 651:13]
    node _causeNO_T = shl(raiseIntr, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 653:28]
    node _causeNO_T_1 = mux(raiseIntr, intrNO, exceptionNO) @[src/main/scala/nutcore/backend/fu/CSR.scala 653:46]
    node causeNO = or(_causeNO_T, _causeNO_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 653:41]
    node _io_intrNO_T = mux(raiseIntr, causeNO, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 654:19]
    connect io.intrNO, _io_intrNO_T @[src/main/scala/nutcore/backend/fu/CSR.scala 654:13]
    node _raiseExceptionIntr_T = or(raiseException, raiseIntr) @[src/main/scala/nutcore/backend/fu/CSR.scala 656:44]
    node raiseExceptionIntr = and(_raiseExceptionIntr_T, io.instrValid) @[src/main/scala/nutcore/backend/fu/CSR.scala 656:58]
    wire retTarget : UInt<39> @[src/main/scala/nutcore/backend/fu/CSR.scala 657:23]
    wire trapTarget : UInt<39> @[src/main/scala/nutcore/backend/fu/CSR.scala 658:24]
    node _io_redirect_valid_T = eq(io.in.bits.func, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 659:39]
    node _io_redirect_valid_T_1 = and(io.in.valid, _io_redirect_valid_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 659:31]
    node _io_redirect_valid_T_2 = or(_io_redirect_valid_T_1, raiseExceptionIntr) @[src/main/scala/nutcore/backend/fu/CSR.scala 659:58]
    node _io_redirect_valid_T_3 = or(_io_redirect_valid_T_2, resetSatp) @[src/main/scala/nutcore/backend/fu/CSR.scala 659:80]
    connect io.redirect.valid, _io_redirect_valid_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 659:21]
    connect io.redirect.rtype, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 660:21]
    node _io_redirect_target_T = add(io.cfIn.pc, UInt<3>(0h4)) @[src/main/scala/nutcore/backend/fu/CSR.scala 661:51]
    node _io_redirect_target_T_1 = tail(_io_redirect_target_T, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 661:51]
    node _io_redirect_target_T_2 = mux(raiseExceptionIntr, trapTarget, retTarget) @[src/main/scala/nutcore/backend/fu/CSR.scala 661:61]
    node _io_redirect_target_T_3 = mux(resetSatp, _io_redirect_target_T_1, _io_redirect_target_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 661:28]
    connect io.redirect.target, _io_redirect_target_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 661:22]
    node lo_lo_lo = cat(csrExceptionVec[1], csrExceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node lo_lo_hi = cat(csrExceptionVec[3], csrExceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node lo_lo = cat(lo_lo_hi, lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node lo_hi_lo = cat(csrExceptionVec[5], csrExceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node lo_hi_hi = cat(csrExceptionVec[7], csrExceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node lo_hi = cat(lo_hi_hi, lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node hi_lo_lo = cat(csrExceptionVec[9], csrExceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node hi_lo_hi = cat(csrExceptionVec[11], csrExceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node hi_lo = cat(hi_lo_hi, hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node hi_hi_lo = cat(csrExceptionVec[13], csrExceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node hi_hi_hi = cat(csrExceptionVec[15], csrExceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node hi_hi = cat(hi_hi_hi, hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node _T_392 = cat(hi, lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:67]
    node lo_lo_lo_1 = cat(io.cfIn.exceptionVec[1], io.cfIn.exceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node lo_lo_hi_1 = cat(io.cfIn.exceptionVec[3], io.cfIn.exceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node lo_lo_1 = cat(lo_lo_hi_1, lo_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node lo_hi_lo_1 = cat(io.cfIn.exceptionVec[5], io.cfIn.exceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node lo_hi_hi_1 = cat(io.cfIn.exceptionVec[7], io.cfIn.exceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node lo_hi_1 = cat(lo_hi_hi_1, lo_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node hi_lo_lo_1 = cat(io.cfIn.exceptionVec[9], io.cfIn.exceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node hi_lo_hi_1 = cat(io.cfIn.exceptionVec[11], io.cfIn.exceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node hi_lo_1 = cat(hi_lo_hi_1, hi_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node hi_hi_lo_1 = cat(io.cfIn.exceptionVec[13], io.cfIn.exceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node hi_hi_hi_1 = cat(io.cfIn.exceptionVec[15], io.cfIn.exceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node hi_hi_1 = cat(hi_hi_hi_1, hi_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node _T_393 = cat(hi_1, lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:91]
    node lo_lo_hi_2 = cat(io.cfIn.intrVec[2], io.cfIn.intrVec[1]) @[src/main/scala/nutcore/backend/fu/CSR.scala 664:109]
    node lo_lo_2 = cat(lo_lo_hi_2, io.cfIn.intrVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 664:109]
    node lo_hi_hi_2 = cat(io.cfIn.intrVec[5], io.cfIn.intrVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 664:109]
    node lo_hi_2 = cat(lo_hi_hi_2, io.cfIn.intrVec[3]) @[src/main/scala/nutcore/backend/fu/CSR.scala 664:109]
    node lo_2 = cat(lo_hi_2, lo_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 664:109]
    node hi_lo_hi_2 = cat(io.cfIn.intrVec[8], io.cfIn.intrVec[7]) @[src/main/scala/nutcore/backend/fu/CSR.scala 664:109]
    node hi_lo_2 = cat(hi_lo_hi_2, io.cfIn.intrVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 664:109]
    node hi_hi_hi_2 = cat(io.cfIn.intrVec[11], io.cfIn.intrVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 664:109]
    node hi_hi_2 = cat(hi_hi_hi_2, io.cfIn.intrVec[9]) @[src/main/scala/nutcore/backend/fu/CSR.scala 664:109]
    node hi_2 = cat(hi_hi_2, hi_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 664:109]
    node _T_394 = cat(hi_2, lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 664:109]
    regreset c_3 : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>(0h1)) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    connect c_3, _c_T_7 @[src/main/scala/utils/GTimer.scala 25:7]
    node deleg = mux(raiseIntr, mideleg, medeleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 671:18]
    node _delegS_T = bits(causeNO, 3, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 673:30]
    node _delegS_T_1 = dshr(deleg, _delegS_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 673:22]
    node _delegS_T_2 = bits(_delegS_T_1, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 673:22]
    node _delegS_T_3 = lt(privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/fu/CSR.scala 673:56]
    node delegS = and(_delegS_T_2, _delegS_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 673:38]
    node _tvalWen_T = or(hasInstrPageFault, hasLoadPageFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:37]
    node _tvalWen_T_1 = or(_tvalWen_T, hasStorePageFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:57]
    node _tvalWen_T_2 = or(_tvalWen_T_1, hasLoadAddrMisaligned) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:78]
    node _tvalWen_T_3 = or(_tvalWen_T_2, hasStoreAddrMisaligned) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:103]
    node _tvalWen_T_4 = eq(_tvalWen_T_3, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:17]
    node tvalWen = or(_tvalWen_T_4, raiseIntr) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:130]
    node _ret_T = or(isMret, isSret) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:17]
    node _ret_T_1 = or(_ret_T, isUret) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:27]
    connect ret, _ret_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:7]
    node _trapTarget_T = mux(delegS, stvec, mtvec) @[src/main/scala/nutcore/backend/fu/CSR.scala 677:20]
    node _trapTarget_T_1 = bits(_trapTarget_T, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 677:42]
    connect trapTarget, _trapTarget_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 677:14]
    invalidate retTarget @[src/main/scala/nutcore/backend/fu/CSR.scala 678:13]
    node _T_395 = and(io.in.valid, isMret) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:15]
    when _T_395 : @[src/main/scala/nutcore/backend/fu/CSR.scala 682:26]
      wire _mstatusOld_WIRE : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      wire _mstatusOld_WIRE_1 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE_1, mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T = bits(_mstatusOld_WIRE_1, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.ie.u, _mstatusOld_T @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_1 = bits(_mstatusOld_WIRE_1, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.ie.s, _mstatusOld_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_2 = bits(_mstatusOld_WIRE_1, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.ie.h, _mstatusOld_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_3 = bits(_mstatusOld_WIRE_1, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.ie.m, _mstatusOld_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_4 = bits(_mstatusOld_WIRE_1, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.pie.u, _mstatusOld_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_5 = bits(_mstatusOld_WIRE_1, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.pie.s, _mstatusOld_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_6 = bits(_mstatusOld_WIRE_1, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.pie.h, _mstatusOld_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_7 = bits(_mstatusOld_WIRE_1, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.pie.m, _mstatusOld_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_8 = bits(_mstatusOld_WIRE_1, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.spp, _mstatusOld_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_9 = bits(_mstatusOld_WIRE_1, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.hpp, _mstatusOld_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_10 = bits(_mstatusOld_WIRE_1, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.mpp, _mstatusOld_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_11 = bits(_mstatusOld_WIRE_1, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.fs, _mstatusOld_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_12 = bits(_mstatusOld_WIRE_1, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.xs, _mstatusOld_T_12 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_13 = bits(_mstatusOld_WIRE_1, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.mprv, _mstatusOld_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_14 = bits(_mstatusOld_WIRE_1, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.sum, _mstatusOld_T_14 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_15 = bits(_mstatusOld_WIRE_1, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.mxr, _mstatusOld_T_15 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_16 = bits(_mstatusOld_WIRE_1, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.tvm, _mstatusOld_T_16 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_17 = bits(_mstatusOld_WIRE_1, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.tw, _mstatusOld_T_17 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_18 = bits(_mstatusOld_WIRE_1, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.tsr, _mstatusOld_T_18 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_19 = bits(_mstatusOld_WIRE_1, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.pad0, _mstatusOld_T_19 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_20 = bits(_mstatusOld_WIRE_1, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.uxl, _mstatusOld_T_20 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_21 = bits(_mstatusOld_WIRE_1, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.sxl, _mstatusOld_T_21 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_22 = bits(_mstatusOld_WIRE_1, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.pad1, _mstatusOld_T_22 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      node _mstatusOld_T_23 = bits(_mstatusOld_WIRE_1, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      connect _mstatusOld_WIRE.sd, _mstatusOld_T_23 @[src/main/scala/nutcore/backend/fu/CSR.scala 683:47]
      wire mstatusOld : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 683:30]
      connect mstatusOld, _mstatusOld_WIRE @[src/main/scala/nutcore/backend/fu/CSR.scala 683:30]
      wire _mstatusNew_WIRE : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      wire _mstatusNew_WIRE_1 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE_1, mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T = bits(_mstatusNew_WIRE_1, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.ie.u, _mstatusNew_T @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_1 = bits(_mstatusNew_WIRE_1, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.ie.s, _mstatusNew_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_2 = bits(_mstatusNew_WIRE_1, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.ie.h, _mstatusNew_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_3 = bits(_mstatusNew_WIRE_1, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.ie.m, _mstatusNew_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_4 = bits(_mstatusNew_WIRE_1, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.pie.u, _mstatusNew_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_5 = bits(_mstatusNew_WIRE_1, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.pie.s, _mstatusNew_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_6 = bits(_mstatusNew_WIRE_1, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.pie.h, _mstatusNew_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_7 = bits(_mstatusNew_WIRE_1, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.pie.m, _mstatusNew_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_8 = bits(_mstatusNew_WIRE_1, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.spp, _mstatusNew_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_9 = bits(_mstatusNew_WIRE_1, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.hpp, _mstatusNew_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_10 = bits(_mstatusNew_WIRE_1, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.mpp, _mstatusNew_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_11 = bits(_mstatusNew_WIRE_1, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.fs, _mstatusNew_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_12 = bits(_mstatusNew_WIRE_1, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.xs, _mstatusNew_T_12 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_13 = bits(_mstatusNew_WIRE_1, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.mprv, _mstatusNew_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_14 = bits(_mstatusNew_WIRE_1, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.sum, _mstatusNew_T_14 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_15 = bits(_mstatusNew_WIRE_1, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.mxr, _mstatusNew_T_15 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_16 = bits(_mstatusNew_WIRE_1, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.tvm, _mstatusNew_T_16 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_17 = bits(_mstatusNew_WIRE_1, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.tw, _mstatusNew_T_17 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_18 = bits(_mstatusNew_WIRE_1, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.tsr, _mstatusNew_T_18 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_19 = bits(_mstatusNew_WIRE_1, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.pad0, _mstatusNew_T_19 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_20 = bits(_mstatusNew_WIRE_1, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.uxl, _mstatusNew_T_20 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_21 = bits(_mstatusNew_WIRE_1, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.sxl, _mstatusNew_T_21 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_22 = bits(_mstatusNew_WIRE_1, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.pad1, _mstatusNew_T_22 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      node _mstatusNew_T_23 = bits(_mstatusNew_WIRE_1, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      connect _mstatusNew_WIRE.sd, _mstatusNew_T_23 @[src/main/scala/nutcore/backend/fu/CSR.scala 684:47]
      wire mstatusNew : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 684:30]
      connect mstatusNew, _mstatusNew_WIRE @[src/main/scala/nutcore/backend/fu/CSR.scala 684:30]
      connect mstatusNew.ie.m, mstatusOld.pie.m @[src/main/scala/nutcore/backend/fu/CSR.scala 686:21]
      connect privilegeMode, mstatusOld.mpp @[src/main/scala/nutcore/backend/fu/CSR.scala 687:19]
      connect mstatusNew.pie.m, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/CSR.scala 688:22]
      connect mstatusNew.mpp, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:20]
      node mstatus_lo = cat(mstatusNew.ie.s, mstatusNew.ie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_hi = cat(mstatusNew.ie.m, mstatusNew.ie.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node _mstatus_T_8 = cat(mstatus_hi, mstatus_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_lo_1 = cat(mstatusNew.pie.s, mstatusNew.pie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_hi_1 = cat(mstatusNew.pie.m, mstatusNew.pie.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node _mstatus_T_9 = cat(mstatus_hi_1, mstatus_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_lo_lo_lo = cat(_mstatus_T_9, _mstatus_T_8) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_lo_lo_hi = cat(mstatusNew.hpp, mstatusNew.spp) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_lo_lo = cat(mstatus_lo_lo_hi, mstatus_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_lo_hi_lo = cat(mstatusNew.fs, mstatusNew.mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_lo_hi_hi_hi = cat(mstatusNew.sum, mstatusNew.mprv) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_lo_hi_hi = cat(mstatus_lo_hi_hi_hi, mstatusNew.xs) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_lo_hi = cat(mstatus_lo_hi_hi, mstatus_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_lo_2 = cat(mstatus_lo_hi, mstatus_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_hi_lo_lo = cat(mstatusNew.tvm, mstatusNew.mxr) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_hi_lo_hi = cat(mstatusNew.tsr, mstatusNew.tw) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_hi_lo = cat(mstatus_hi_lo_hi, mstatus_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_hi_hi_lo = cat(mstatusNew.uxl, mstatusNew.pad0) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_hi_hi_hi_hi = cat(mstatusNew.sd, mstatusNew.pad1) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_hi_hi_hi = cat(mstatus_hi_hi_hi_hi, mstatusNew.sxl) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_hi_hi = cat(mstatus_hi_hi_hi, mstatus_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node mstatus_hi_2 = cat(mstatus_hi_hi, mstatus_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      node _mstatus_T_10 = cat(mstatus_hi_2, mstatus_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:27]
      connect mstatus, _mstatus_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 690:13]
      connect lr, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 691:8]
      node _retTarget_T = bits(mepc, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 692:22]
      connect retTarget, _retTarget_T @[src/main/scala/nutcore/backend/fu/CSR.scala 692:15]
    node _T_396 = and(io.in.valid, isSret) @[src/main/scala/nutcore/backend/fu/CSR.scala 695:15]
    when _T_396 : @[src/main/scala/nutcore/backend/fu/CSR.scala 695:26]
      wire _mstatusOld_WIRE_2 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      wire _mstatusOld_WIRE_3 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_3, mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_24 = bits(_mstatusOld_WIRE_3, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.ie.u, _mstatusOld_T_24 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_25 = bits(_mstatusOld_WIRE_3, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.ie.s, _mstatusOld_T_25 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_26 = bits(_mstatusOld_WIRE_3, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.ie.h, _mstatusOld_T_26 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_27 = bits(_mstatusOld_WIRE_3, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.ie.m, _mstatusOld_T_27 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_28 = bits(_mstatusOld_WIRE_3, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.pie.u, _mstatusOld_T_28 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_29 = bits(_mstatusOld_WIRE_3, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.pie.s, _mstatusOld_T_29 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_30 = bits(_mstatusOld_WIRE_3, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.pie.h, _mstatusOld_T_30 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_31 = bits(_mstatusOld_WIRE_3, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.pie.m, _mstatusOld_T_31 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_32 = bits(_mstatusOld_WIRE_3, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.spp, _mstatusOld_T_32 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_33 = bits(_mstatusOld_WIRE_3, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.hpp, _mstatusOld_T_33 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_34 = bits(_mstatusOld_WIRE_3, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.mpp, _mstatusOld_T_34 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_35 = bits(_mstatusOld_WIRE_3, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.fs, _mstatusOld_T_35 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_36 = bits(_mstatusOld_WIRE_3, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.xs, _mstatusOld_T_36 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_37 = bits(_mstatusOld_WIRE_3, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.mprv, _mstatusOld_T_37 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_38 = bits(_mstatusOld_WIRE_3, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.sum, _mstatusOld_T_38 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_39 = bits(_mstatusOld_WIRE_3, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.mxr, _mstatusOld_T_39 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_40 = bits(_mstatusOld_WIRE_3, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.tvm, _mstatusOld_T_40 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_41 = bits(_mstatusOld_WIRE_3, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.tw, _mstatusOld_T_41 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_42 = bits(_mstatusOld_WIRE_3, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.tsr, _mstatusOld_T_42 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_43 = bits(_mstatusOld_WIRE_3, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.pad0, _mstatusOld_T_43 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_44 = bits(_mstatusOld_WIRE_3, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.uxl, _mstatusOld_T_44 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_45 = bits(_mstatusOld_WIRE_3, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.sxl, _mstatusOld_T_45 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_46 = bits(_mstatusOld_WIRE_3, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.pad1, _mstatusOld_T_46 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      node _mstatusOld_T_47 = bits(_mstatusOld_WIRE_3, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      connect _mstatusOld_WIRE_2.sd, _mstatusOld_T_47 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:47]
      wire mstatusOld_1 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 696:30]
      connect mstatusOld_1, _mstatusOld_WIRE_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 696:30]
      wire _mstatusNew_WIRE_2 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      wire _mstatusNew_WIRE_3 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_3, mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_24 = bits(_mstatusNew_WIRE_3, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.ie.u, _mstatusNew_T_24 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_25 = bits(_mstatusNew_WIRE_3, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.ie.s, _mstatusNew_T_25 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_26 = bits(_mstatusNew_WIRE_3, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.ie.h, _mstatusNew_T_26 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_27 = bits(_mstatusNew_WIRE_3, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.ie.m, _mstatusNew_T_27 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_28 = bits(_mstatusNew_WIRE_3, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.pie.u, _mstatusNew_T_28 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_29 = bits(_mstatusNew_WIRE_3, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.pie.s, _mstatusNew_T_29 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_30 = bits(_mstatusNew_WIRE_3, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.pie.h, _mstatusNew_T_30 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_31 = bits(_mstatusNew_WIRE_3, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.pie.m, _mstatusNew_T_31 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_32 = bits(_mstatusNew_WIRE_3, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.spp, _mstatusNew_T_32 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_33 = bits(_mstatusNew_WIRE_3, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.hpp, _mstatusNew_T_33 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_34 = bits(_mstatusNew_WIRE_3, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.mpp, _mstatusNew_T_34 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_35 = bits(_mstatusNew_WIRE_3, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.fs, _mstatusNew_T_35 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_36 = bits(_mstatusNew_WIRE_3, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.xs, _mstatusNew_T_36 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_37 = bits(_mstatusNew_WIRE_3, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.mprv, _mstatusNew_T_37 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_38 = bits(_mstatusNew_WIRE_3, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.sum, _mstatusNew_T_38 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_39 = bits(_mstatusNew_WIRE_3, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.mxr, _mstatusNew_T_39 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_40 = bits(_mstatusNew_WIRE_3, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.tvm, _mstatusNew_T_40 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_41 = bits(_mstatusNew_WIRE_3, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.tw, _mstatusNew_T_41 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_42 = bits(_mstatusNew_WIRE_3, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.tsr, _mstatusNew_T_42 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_43 = bits(_mstatusNew_WIRE_3, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.pad0, _mstatusNew_T_43 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_44 = bits(_mstatusNew_WIRE_3, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.uxl, _mstatusNew_T_44 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_45 = bits(_mstatusNew_WIRE_3, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.sxl, _mstatusNew_T_45 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_46 = bits(_mstatusNew_WIRE_3, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.pad1, _mstatusNew_T_46 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      node _mstatusNew_T_47 = bits(_mstatusNew_WIRE_3, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      connect _mstatusNew_WIRE_2.sd, _mstatusNew_T_47 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:47]
      wire mstatusNew_1 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 697:30]
      connect mstatusNew_1, _mstatusNew_WIRE_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 697:30]
      connect mstatusNew_1.ie.s, mstatusOld_1.pie.s @[src/main/scala/nutcore/backend/fu/CSR.scala 699:21]
      node _privilegeMode_T = cat(UInt<1>(0h0), mstatusOld_1.spp) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:25]
      connect privilegeMode, _privilegeMode_T @[src/main/scala/nutcore/backend/fu/CSR.scala 700:19]
      connect mstatusNew_1.pie.s, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/CSR.scala 701:22]
      connect mstatusNew_1.spp, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:20]
      node mstatus_lo_3 = cat(mstatusNew_1.ie.s, mstatusNew_1.ie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_hi_3 = cat(mstatusNew_1.ie.m, mstatusNew_1.ie.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node _mstatus_T_11 = cat(mstatus_hi_3, mstatus_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_lo_4 = cat(mstatusNew_1.pie.s, mstatusNew_1.pie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_hi_4 = cat(mstatusNew_1.pie.m, mstatusNew_1.pie.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node _mstatus_T_12 = cat(mstatus_hi_4, mstatus_lo_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_lo_lo_lo_1 = cat(_mstatus_T_12, _mstatus_T_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_lo_lo_hi_1 = cat(mstatusNew_1.hpp, mstatusNew_1.spp) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_lo_lo_1 = cat(mstatus_lo_lo_hi_1, mstatus_lo_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_lo_hi_lo_1 = cat(mstatusNew_1.fs, mstatusNew_1.mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_lo_hi_hi_hi_1 = cat(mstatusNew_1.sum, mstatusNew_1.mprv) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_lo_hi_hi_1 = cat(mstatus_lo_hi_hi_hi_1, mstatusNew_1.xs) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_lo_hi_1 = cat(mstatus_lo_hi_hi_1, mstatus_lo_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_lo_5 = cat(mstatus_lo_hi_1, mstatus_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_hi_lo_lo_1 = cat(mstatusNew_1.tvm, mstatusNew_1.mxr) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_hi_lo_hi_1 = cat(mstatusNew_1.tsr, mstatusNew_1.tw) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_hi_lo_1 = cat(mstatus_hi_lo_hi_1, mstatus_hi_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_hi_hi_lo_1 = cat(mstatusNew_1.uxl, mstatusNew_1.pad0) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_hi_hi_hi_hi_1 = cat(mstatusNew_1.sd, mstatusNew_1.pad1) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_hi_hi_hi_1 = cat(mstatus_hi_hi_hi_hi_1, mstatusNew_1.sxl) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_hi_hi_1 = cat(mstatus_hi_hi_hi_1, mstatus_hi_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node mstatus_hi_5 = cat(mstatus_hi_hi_1, mstatus_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      node _mstatus_T_13 = cat(mstatus_hi_5, mstatus_lo_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 703:27]
      connect mstatus, _mstatus_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 703:13]
      connect lr, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 704:8]
      node _retTarget_T_1 = bits(sepc, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 705:22]
      connect retTarget, _retTarget_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 705:15]
    node _T_397 = and(io.in.valid, isUret) @[src/main/scala/nutcore/backend/fu/CSR.scala 708:15]
    when _T_397 : @[src/main/scala/nutcore/backend/fu/CSR.scala 708:26]
      wire _mstatusOld_WIRE_4 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      wire _mstatusOld_WIRE_5 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_5, mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_48 = bits(_mstatusOld_WIRE_5, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.ie.u, _mstatusOld_T_48 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_49 = bits(_mstatusOld_WIRE_5, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.ie.s, _mstatusOld_T_49 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_50 = bits(_mstatusOld_WIRE_5, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.ie.h, _mstatusOld_T_50 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_51 = bits(_mstatusOld_WIRE_5, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.ie.m, _mstatusOld_T_51 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_52 = bits(_mstatusOld_WIRE_5, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.pie.u, _mstatusOld_T_52 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_53 = bits(_mstatusOld_WIRE_5, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.pie.s, _mstatusOld_T_53 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_54 = bits(_mstatusOld_WIRE_5, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.pie.h, _mstatusOld_T_54 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_55 = bits(_mstatusOld_WIRE_5, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.pie.m, _mstatusOld_T_55 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_56 = bits(_mstatusOld_WIRE_5, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.spp, _mstatusOld_T_56 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_57 = bits(_mstatusOld_WIRE_5, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.hpp, _mstatusOld_T_57 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_58 = bits(_mstatusOld_WIRE_5, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.mpp, _mstatusOld_T_58 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_59 = bits(_mstatusOld_WIRE_5, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.fs, _mstatusOld_T_59 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_60 = bits(_mstatusOld_WIRE_5, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.xs, _mstatusOld_T_60 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_61 = bits(_mstatusOld_WIRE_5, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.mprv, _mstatusOld_T_61 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_62 = bits(_mstatusOld_WIRE_5, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.sum, _mstatusOld_T_62 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_63 = bits(_mstatusOld_WIRE_5, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.mxr, _mstatusOld_T_63 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_64 = bits(_mstatusOld_WIRE_5, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.tvm, _mstatusOld_T_64 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_65 = bits(_mstatusOld_WIRE_5, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.tw, _mstatusOld_T_65 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_66 = bits(_mstatusOld_WIRE_5, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.tsr, _mstatusOld_T_66 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_67 = bits(_mstatusOld_WIRE_5, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.pad0, _mstatusOld_T_67 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_68 = bits(_mstatusOld_WIRE_5, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.uxl, _mstatusOld_T_68 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_69 = bits(_mstatusOld_WIRE_5, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.sxl, _mstatusOld_T_69 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_70 = bits(_mstatusOld_WIRE_5, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.pad1, _mstatusOld_T_70 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      node _mstatusOld_T_71 = bits(_mstatusOld_WIRE_5, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      connect _mstatusOld_WIRE_4.sd, _mstatusOld_T_71 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:47]
      wire mstatusOld_2 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 709:30]
      connect mstatusOld_2, _mstatusOld_WIRE_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 709:30]
      wire _mstatusNew_WIRE_4 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      wire _mstatusNew_WIRE_5 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_5, mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_48 = bits(_mstatusNew_WIRE_5, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.ie.u, _mstatusNew_T_48 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_49 = bits(_mstatusNew_WIRE_5, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.ie.s, _mstatusNew_T_49 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_50 = bits(_mstatusNew_WIRE_5, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.ie.h, _mstatusNew_T_50 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_51 = bits(_mstatusNew_WIRE_5, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.ie.m, _mstatusNew_T_51 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_52 = bits(_mstatusNew_WIRE_5, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.pie.u, _mstatusNew_T_52 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_53 = bits(_mstatusNew_WIRE_5, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.pie.s, _mstatusNew_T_53 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_54 = bits(_mstatusNew_WIRE_5, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.pie.h, _mstatusNew_T_54 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_55 = bits(_mstatusNew_WIRE_5, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.pie.m, _mstatusNew_T_55 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_56 = bits(_mstatusNew_WIRE_5, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.spp, _mstatusNew_T_56 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_57 = bits(_mstatusNew_WIRE_5, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.hpp, _mstatusNew_T_57 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_58 = bits(_mstatusNew_WIRE_5, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.mpp, _mstatusNew_T_58 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_59 = bits(_mstatusNew_WIRE_5, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.fs, _mstatusNew_T_59 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_60 = bits(_mstatusNew_WIRE_5, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.xs, _mstatusNew_T_60 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_61 = bits(_mstatusNew_WIRE_5, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.mprv, _mstatusNew_T_61 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_62 = bits(_mstatusNew_WIRE_5, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.sum, _mstatusNew_T_62 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_63 = bits(_mstatusNew_WIRE_5, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.mxr, _mstatusNew_T_63 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_64 = bits(_mstatusNew_WIRE_5, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.tvm, _mstatusNew_T_64 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_65 = bits(_mstatusNew_WIRE_5, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.tw, _mstatusNew_T_65 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_66 = bits(_mstatusNew_WIRE_5, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.tsr, _mstatusNew_T_66 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_67 = bits(_mstatusNew_WIRE_5, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.pad0, _mstatusNew_T_67 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_68 = bits(_mstatusNew_WIRE_5, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.uxl, _mstatusNew_T_68 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_69 = bits(_mstatusNew_WIRE_5, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.sxl, _mstatusNew_T_69 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_70 = bits(_mstatusNew_WIRE_5, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.pad1, _mstatusNew_T_70 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      node _mstatusNew_T_71 = bits(_mstatusNew_WIRE_5, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      connect _mstatusNew_WIRE_4.sd, _mstatusNew_T_71 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:47]
      wire mstatusNew_2 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 710:30]
      connect mstatusNew_2, _mstatusNew_WIRE_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 710:30]
      connect mstatusNew_2.ie.u, mstatusOld_2.pie.u @[src/main/scala/nutcore/backend/fu/CSR.scala 712:21]
      connect privilegeMode, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 713:19]
      connect mstatusNew_2.pie.u, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/CSR.scala 714:22]
      node mstatus_lo_6 = cat(mstatusNew_2.ie.s, mstatusNew_2.ie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_hi_6 = cat(mstatusNew_2.ie.m, mstatusNew_2.ie.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node _mstatus_T_14 = cat(mstatus_hi_6, mstatus_lo_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_lo_7 = cat(mstatusNew_2.pie.s, mstatusNew_2.pie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_hi_7 = cat(mstatusNew_2.pie.m, mstatusNew_2.pie.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node _mstatus_T_15 = cat(mstatus_hi_7, mstatus_lo_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_lo_lo_lo_2 = cat(_mstatus_T_15, _mstatus_T_14) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_lo_lo_hi_2 = cat(mstatusNew_2.hpp, mstatusNew_2.spp) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_lo_lo_2 = cat(mstatus_lo_lo_hi_2, mstatus_lo_lo_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_lo_hi_lo_2 = cat(mstatusNew_2.fs, mstatusNew_2.mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_lo_hi_hi_hi_2 = cat(mstatusNew_2.sum, mstatusNew_2.mprv) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_lo_hi_hi_2 = cat(mstatus_lo_hi_hi_hi_2, mstatusNew_2.xs) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_lo_hi_2 = cat(mstatus_lo_hi_hi_2, mstatus_lo_hi_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_lo_8 = cat(mstatus_lo_hi_2, mstatus_lo_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_hi_lo_lo_2 = cat(mstatusNew_2.tvm, mstatusNew_2.mxr) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_hi_lo_hi_2 = cat(mstatusNew_2.tsr, mstatusNew_2.tw) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_hi_lo_2 = cat(mstatus_hi_lo_hi_2, mstatus_hi_lo_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_hi_hi_lo_2 = cat(mstatusNew_2.uxl, mstatusNew_2.pad0) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_hi_hi_hi_hi_2 = cat(mstatusNew_2.sd, mstatusNew_2.pad1) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_hi_hi_hi_2 = cat(mstatus_hi_hi_hi_hi_2, mstatusNew_2.sxl) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_hi_hi_2 = cat(mstatus_hi_hi_hi_2, mstatus_hi_hi_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node mstatus_hi_8 = cat(mstatus_hi_hi_2, mstatus_hi_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      node _mstatus_T_16 = cat(mstatus_hi_8, mstatus_lo_8) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:27]
      connect mstatus, _mstatus_T_16 @[src/main/scala/nutcore/backend/fu/CSR.scala 715:13]
      node _retTarget_T_2 = bits(uepc, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 716:22]
      connect retTarget, _retTarget_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 716:15]
    when raiseExceptionIntr : @[src/main/scala/nutcore/backend/fu/CSR.scala 719:29]
      wire _mstatusOld_WIRE_6 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      wire _mstatusOld_WIRE_7 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_7, mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_72 = bits(_mstatusOld_WIRE_7, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.ie.u, _mstatusOld_T_72 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_73 = bits(_mstatusOld_WIRE_7, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.ie.s, _mstatusOld_T_73 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_74 = bits(_mstatusOld_WIRE_7, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.ie.h, _mstatusOld_T_74 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_75 = bits(_mstatusOld_WIRE_7, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.ie.m, _mstatusOld_T_75 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_76 = bits(_mstatusOld_WIRE_7, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.pie.u, _mstatusOld_T_76 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_77 = bits(_mstatusOld_WIRE_7, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.pie.s, _mstatusOld_T_77 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_78 = bits(_mstatusOld_WIRE_7, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.pie.h, _mstatusOld_T_78 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_79 = bits(_mstatusOld_WIRE_7, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.pie.m, _mstatusOld_T_79 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_80 = bits(_mstatusOld_WIRE_7, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.spp, _mstatusOld_T_80 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_81 = bits(_mstatusOld_WIRE_7, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.hpp, _mstatusOld_T_81 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_82 = bits(_mstatusOld_WIRE_7, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.mpp, _mstatusOld_T_82 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_83 = bits(_mstatusOld_WIRE_7, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.fs, _mstatusOld_T_83 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_84 = bits(_mstatusOld_WIRE_7, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.xs, _mstatusOld_T_84 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_85 = bits(_mstatusOld_WIRE_7, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.mprv, _mstatusOld_T_85 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_86 = bits(_mstatusOld_WIRE_7, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.sum, _mstatusOld_T_86 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_87 = bits(_mstatusOld_WIRE_7, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.mxr, _mstatusOld_T_87 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_88 = bits(_mstatusOld_WIRE_7, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.tvm, _mstatusOld_T_88 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_89 = bits(_mstatusOld_WIRE_7, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.tw, _mstatusOld_T_89 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_90 = bits(_mstatusOld_WIRE_7, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.tsr, _mstatusOld_T_90 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_91 = bits(_mstatusOld_WIRE_7, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.pad0, _mstatusOld_T_91 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_92 = bits(_mstatusOld_WIRE_7, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.uxl, _mstatusOld_T_92 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_93 = bits(_mstatusOld_WIRE_7, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.sxl, _mstatusOld_T_93 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_94 = bits(_mstatusOld_WIRE_7, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.pad1, _mstatusOld_T_94 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      node _mstatusOld_T_95 = bits(_mstatusOld_WIRE_7, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      connect _mstatusOld_WIRE_6.sd, _mstatusOld_T_95 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:47]
      wire mstatusOld_3 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 720:30]
      connect mstatusOld_3, _mstatusOld_WIRE_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 720:30]
      wire _mstatusNew_WIRE_6 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      wire _mstatusNew_WIRE_7 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_7, mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_72 = bits(_mstatusNew_WIRE_7, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.ie.u, _mstatusNew_T_72 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_73 = bits(_mstatusNew_WIRE_7, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.ie.s, _mstatusNew_T_73 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_74 = bits(_mstatusNew_WIRE_7, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.ie.h, _mstatusNew_T_74 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_75 = bits(_mstatusNew_WIRE_7, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.ie.m, _mstatusNew_T_75 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_76 = bits(_mstatusNew_WIRE_7, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.pie.u, _mstatusNew_T_76 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_77 = bits(_mstatusNew_WIRE_7, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.pie.s, _mstatusNew_T_77 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_78 = bits(_mstatusNew_WIRE_7, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.pie.h, _mstatusNew_T_78 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_79 = bits(_mstatusNew_WIRE_7, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.pie.m, _mstatusNew_T_79 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_80 = bits(_mstatusNew_WIRE_7, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.spp, _mstatusNew_T_80 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_81 = bits(_mstatusNew_WIRE_7, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.hpp, _mstatusNew_T_81 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_82 = bits(_mstatusNew_WIRE_7, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.mpp, _mstatusNew_T_82 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_83 = bits(_mstatusNew_WIRE_7, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.fs, _mstatusNew_T_83 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_84 = bits(_mstatusNew_WIRE_7, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.xs, _mstatusNew_T_84 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_85 = bits(_mstatusNew_WIRE_7, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.mprv, _mstatusNew_T_85 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_86 = bits(_mstatusNew_WIRE_7, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.sum, _mstatusNew_T_86 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_87 = bits(_mstatusNew_WIRE_7, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.mxr, _mstatusNew_T_87 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_88 = bits(_mstatusNew_WIRE_7, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.tvm, _mstatusNew_T_88 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_89 = bits(_mstatusNew_WIRE_7, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.tw, _mstatusNew_T_89 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_90 = bits(_mstatusNew_WIRE_7, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.tsr, _mstatusNew_T_90 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_91 = bits(_mstatusNew_WIRE_7, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.pad0, _mstatusNew_T_91 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_92 = bits(_mstatusNew_WIRE_7, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.uxl, _mstatusNew_T_92 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_93 = bits(_mstatusNew_WIRE_7, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.sxl, _mstatusNew_T_93 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_94 = bits(_mstatusNew_WIRE_7, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.pad1, _mstatusNew_T_94 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      node _mstatusNew_T_95 = bits(_mstatusNew_WIRE_7, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      connect _mstatusNew_WIRE_6.sd, _mstatusNew_T_95 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:47]
      wire mstatusNew_3 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 721:30]
      connect mstatusNew_3, _mstatusNew_WIRE_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 721:30]
      when delegS : @[src/main/scala/nutcore/backend/fu/CSR.scala 723:19]
        connect scause, causeNO @[src/main/scala/nutcore/backend/fu/CSR.scala 724:14]
        node sepc_signBit = bits(io.cfIn.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
        node _sepc_T_4 = mux(sepc_signBit, UInt<25>(0h1ffffff), UInt<25>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
        node _sepc_T_5 = cat(_sepc_T_4, io.cfIn.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
        connect sepc, _sepc_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 725:12]
        connect mstatusNew_3.spp, privilegeMode @[src/main/scala/nutcore/backend/fu/CSR.scala 726:22]
        connect mstatusNew_3.pie.s, mstatusOld_3.ie.s @[src/main/scala/nutcore/backend/fu/CSR.scala 727:24]
        connect mstatusNew_3.ie.s, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 728:23]
        connect privilegeMode, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:21]
        when tvalWen : @[src/main/scala/nutcore/backend/fu/CSR.scala 730:20]
          connect stval, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 730:27]
      else :
        connect mcause, causeNO @[src/main/scala/nutcore/backend/fu/CSR.scala 734:14]
        node mepc_signBit = bits(io.cfIn.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
        node _mepc_T_4 = mux(mepc_signBit, UInt<25>(0h1ffffff), UInt<25>(0h0)) @[src/main/scala/utils/BitUtils.scala 42:46]
        node _mepc_T_5 = cat(_mepc_T_4, io.cfIn.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
        connect mepc, _mepc_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 735:12]
        connect mstatusNew_3.mpp, privilegeMode @[src/main/scala/nutcore/backend/fu/CSR.scala 736:22]
        connect mstatusNew_3.pie.m, mstatusOld_3.ie.m @[src/main/scala/nutcore/backend/fu/CSR.scala 737:24]
        connect mstatusNew_3.ie.m, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 738:23]
        connect privilegeMode, UInt<2>(0h3) @[src/main/scala/nutcore/backend/fu/CSR.scala 739:21]
        when tvalWen : @[src/main/scala/nutcore/backend/fu/CSR.scala 740:20]
          connect mtval, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 740:27]
      node mstatus_lo_9 = cat(mstatusNew_3.ie.s, mstatusNew_3.ie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_hi_9 = cat(mstatusNew_3.ie.m, mstatusNew_3.ie.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node _mstatus_T_17 = cat(mstatus_hi_9, mstatus_lo_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_lo_10 = cat(mstatusNew_3.pie.s, mstatusNew_3.pie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_hi_10 = cat(mstatusNew_3.pie.m, mstatusNew_3.pie.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node _mstatus_T_18 = cat(mstatus_hi_10, mstatus_lo_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_lo_lo_lo_3 = cat(_mstatus_T_18, _mstatus_T_17) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_lo_lo_hi_3 = cat(mstatusNew_3.hpp, mstatusNew_3.spp) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_lo_lo_3 = cat(mstatus_lo_lo_hi_3, mstatus_lo_lo_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_lo_hi_lo_3 = cat(mstatusNew_3.fs, mstatusNew_3.mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_lo_hi_hi_hi_3 = cat(mstatusNew_3.sum, mstatusNew_3.mprv) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_lo_hi_hi_3 = cat(mstatus_lo_hi_hi_hi_3, mstatusNew_3.xs) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_lo_hi_3 = cat(mstatus_lo_hi_hi_3, mstatus_lo_hi_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_lo_11 = cat(mstatus_lo_hi_3, mstatus_lo_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_hi_lo_lo_3 = cat(mstatusNew_3.tvm, mstatusNew_3.mxr) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_hi_lo_hi_3 = cat(mstatusNew_3.tsr, mstatusNew_3.tw) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_hi_lo_3 = cat(mstatus_hi_lo_hi_3, mstatus_hi_lo_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_hi_hi_lo_3 = cat(mstatusNew_3.uxl, mstatusNew_3.pad0) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_hi_hi_hi_hi_3 = cat(mstatusNew_3.sd, mstatusNew_3.pad1) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_hi_hi_hi_3 = cat(mstatus_hi_hi_hi_hi_3, mstatusNew_3.sxl) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_hi_hi_3 = cat(mstatus_hi_hi_hi_3, mstatus_hi_hi_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node mstatus_hi_11 = cat(mstatus_hi_hi_3, mstatus_hi_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      node _mstatus_T_19 = cat(mstatus_hi_11, mstatus_lo_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:27]
      connect mstatus, _mstatus_T_19 @[src/main/scala/nutcore/backend/fu/CSR.scala 750:13]
    connect io.in.ready, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/CSR.scala 753:15]
    connect io.out.valid, io.in.valid @[src/main/scala/nutcore/backend/fu/CSR.scala 754:16]
    wire perfCntCond_0 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_0, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_1 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_1, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_2 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_2, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_3 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_3, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_4 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_4, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_5 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_5, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_6 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_6, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_7 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_7, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_8 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_8, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_9 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_9, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_10 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_10, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_11 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_11, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_12 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_12, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_13 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_13, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_14 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_14, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_15 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_15, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_16 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_16, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_17 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_17, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_18 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_18, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_19 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_19, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_20 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_20, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_21 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_21, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_22 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_22, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_23 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_23, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_24 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_24, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_25 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_25, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_26 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_26, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_27 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_27, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_28 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_28, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_29 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_29, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_30 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_30, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_31 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_31, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_32 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_32, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_33 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_33, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_34 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_34, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_35 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_35, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_36 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_36, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_37 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_37, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_38 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_38, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_39 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_39, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_40 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_40, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_41 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_41, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_42 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_42, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_43 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_43, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_44 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_44, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_45 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_45, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_46 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_46, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_47 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_47, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_48 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_48, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_49 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_49, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_50 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_50, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_51 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_51, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_52 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_52, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_53 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_53, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_54 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_54, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_55 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_55, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_56 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_56, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_57 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_57, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_58 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_58, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_59 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_59, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_60 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_60, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_61 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_61, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_62 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_62, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_63 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_63, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_64 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_64, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_65 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_65, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_66 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_66, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_67 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_67, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_68 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_68, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_69 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_69, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_70 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_70, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_71 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_71, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_72 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_72, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_73 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_73, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_74 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_74, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_75 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_75, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_76 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_76, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_77 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_77, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_78 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_78, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_79 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_79, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_80 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_80, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_81 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_81, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_82 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_82, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_83 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_83, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_84 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_84, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_85 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_85, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_86 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_86, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_87 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_87, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_88 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_88, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_89 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_89, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_90 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_90, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_91 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_91, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_92 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_92, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_93 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_93, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_94 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_94, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_95 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_95, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_96 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_96, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_97 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_97, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_98 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_98, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_99 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_99, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_100 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_100, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_101 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_101, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_102 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_102, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_103 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_103, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_104 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_104, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_105 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_105, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_106 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_106, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_107 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_107, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_108 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_108, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_109 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_109, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_110 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_110, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_111 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_111, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_112 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_112, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_113 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_113, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_114 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_114, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_115 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_115, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_116 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_116, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_117 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_117, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_118 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_118, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_119 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_119, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_120 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_120, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_121 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_121, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_122 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_122, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_123 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_123, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_124 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_124, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_125 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_125, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_126 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_126, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    wire perfCntCond_127 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    connect perfCntCond_127, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 858:51]
    when perfCntCond_0 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_0_T_4 = add(perfCnts_0, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_0_T_5 = tail(_perfCnts_0_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_0, _perfCnts_0_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_1 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_1_T_4 = add(perfCnts_1, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_1_T_5 = tail(_perfCnts_1_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_1, _perfCnts_1_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_2 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_2_T_4 = add(perfCnts_2, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_2_T_5 = tail(_perfCnts_2_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_2, _perfCnts_2_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_3 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_3_T_4 = add(perfCnts_3, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_3_T_5 = tail(_perfCnts_3_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_3, _perfCnts_3_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_4 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_4_T_4 = add(perfCnts_4, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_4_T_5 = tail(_perfCnts_4_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_4, _perfCnts_4_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_5 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_5_T_4 = add(perfCnts_5, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_5_T_5 = tail(_perfCnts_5_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_5, _perfCnts_5_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_6 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_6_T_4 = add(perfCnts_6, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_6_T_5 = tail(_perfCnts_6_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_6, _perfCnts_6_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_7 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_7_T_4 = add(perfCnts_7, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_7_T_5 = tail(_perfCnts_7_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_7, _perfCnts_7_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_8 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_8_T_4 = add(perfCnts_8, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_8_T_5 = tail(_perfCnts_8_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_8, _perfCnts_8_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_9 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_9_T_4 = add(perfCnts_9, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_9_T_5 = tail(_perfCnts_9_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_9, _perfCnts_9_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_10 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_10_T_4 = add(perfCnts_10, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_10_T_5 = tail(_perfCnts_10_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_10, _perfCnts_10_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_11 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_11_T_4 = add(perfCnts_11, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_11_T_5 = tail(_perfCnts_11_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_11, _perfCnts_11_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_12 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_12_T_4 = add(perfCnts_12, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_12_T_5 = tail(_perfCnts_12_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_12, _perfCnts_12_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_13 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_13_T_4 = add(perfCnts_13, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_13_T_5 = tail(_perfCnts_13_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_13, _perfCnts_13_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_14 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_14_T_4 = add(perfCnts_14, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_14_T_5 = tail(_perfCnts_14_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_14, _perfCnts_14_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_15 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_15_T_4 = add(perfCnts_15, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_15_T_5 = tail(_perfCnts_15_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_15, _perfCnts_15_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_16 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_16_T_4 = add(perfCnts_16, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_16_T_5 = tail(_perfCnts_16_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_16, _perfCnts_16_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_17 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_17_T_4 = add(perfCnts_17, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_17_T_5 = tail(_perfCnts_17_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_17, _perfCnts_17_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_18 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_18_T_4 = add(perfCnts_18, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_18_T_5 = tail(_perfCnts_18_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_18, _perfCnts_18_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_19 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_19_T_4 = add(perfCnts_19, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_19_T_5 = tail(_perfCnts_19_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_19, _perfCnts_19_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_20 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_20_T_4 = add(perfCnts_20, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_20_T_5 = tail(_perfCnts_20_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_20, _perfCnts_20_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_21 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_21_T_4 = add(perfCnts_21, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_21_T_5 = tail(_perfCnts_21_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_21, _perfCnts_21_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_22 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_22_T_4 = add(perfCnts_22, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_22_T_5 = tail(_perfCnts_22_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_22, _perfCnts_22_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_23 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_23_T_4 = add(perfCnts_23, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_23_T_5 = tail(_perfCnts_23_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_23, _perfCnts_23_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_24 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_24_T_4 = add(perfCnts_24, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_24_T_5 = tail(_perfCnts_24_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_24, _perfCnts_24_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_25 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_25_T_4 = add(perfCnts_25, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_25_T_5 = tail(_perfCnts_25_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_25, _perfCnts_25_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_26 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_26_T_4 = add(perfCnts_26, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_26_T_5 = tail(_perfCnts_26_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_26, _perfCnts_26_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_27 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_27_T_4 = add(perfCnts_27, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_27_T_5 = tail(_perfCnts_27_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_27, _perfCnts_27_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_28 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_28_T_4 = add(perfCnts_28, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_28_T_5 = tail(_perfCnts_28_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_28, _perfCnts_28_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_29 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_29_T_4 = add(perfCnts_29, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_29_T_5 = tail(_perfCnts_29_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_29, _perfCnts_29_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_30 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_30_T_4 = add(perfCnts_30, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_30_T_5 = tail(_perfCnts_30_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_30, _perfCnts_30_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_31 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_31_T_4 = add(perfCnts_31, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_31_T_5 = tail(_perfCnts_31_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_31, _perfCnts_31_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_32 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_32_T_4 = add(perfCnts_32, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_32_T_5 = tail(_perfCnts_32_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_32, _perfCnts_32_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_33 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_33_T_4 = add(perfCnts_33, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_33_T_5 = tail(_perfCnts_33_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_33, _perfCnts_33_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_34 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_34_T_4 = add(perfCnts_34, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_34_T_5 = tail(_perfCnts_34_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_34, _perfCnts_34_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_35 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_35_T_4 = add(perfCnts_35, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_35_T_5 = tail(_perfCnts_35_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_35, _perfCnts_35_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_36 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_36_T_4 = add(perfCnts_36, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_36_T_5 = tail(_perfCnts_36_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_36, _perfCnts_36_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_37 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_37_T_4 = add(perfCnts_37, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_37_T_5 = tail(_perfCnts_37_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_37, _perfCnts_37_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_38 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_38_T_4 = add(perfCnts_38, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_38_T_5 = tail(_perfCnts_38_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_38, _perfCnts_38_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_39 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_39_T_4 = add(perfCnts_39, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_39_T_5 = tail(_perfCnts_39_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_39, _perfCnts_39_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_40 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_40_T_4 = add(perfCnts_40, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_40_T_5 = tail(_perfCnts_40_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_40, _perfCnts_40_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_41 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_41_T_4 = add(perfCnts_41, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_41_T_5 = tail(_perfCnts_41_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_41, _perfCnts_41_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_42 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_42_T_4 = add(perfCnts_42, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_42_T_5 = tail(_perfCnts_42_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_42, _perfCnts_42_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_43 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_43_T_4 = add(perfCnts_43, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_43_T_5 = tail(_perfCnts_43_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_43, _perfCnts_43_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_44 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_44_T_4 = add(perfCnts_44, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_44_T_5 = tail(_perfCnts_44_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_44, _perfCnts_44_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_45 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_45_T_4 = add(perfCnts_45, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_45_T_5 = tail(_perfCnts_45_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_45, _perfCnts_45_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_46 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_46_T_4 = add(perfCnts_46, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_46_T_5 = tail(_perfCnts_46_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_46, _perfCnts_46_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_47 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_47_T_4 = add(perfCnts_47, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_47_T_5 = tail(_perfCnts_47_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_47, _perfCnts_47_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_48 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_48_T_4 = add(perfCnts_48, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_48_T_5 = tail(_perfCnts_48_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_48, _perfCnts_48_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_49 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_49_T_4 = add(perfCnts_49, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_49_T_5 = tail(_perfCnts_49_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_49, _perfCnts_49_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_50 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_50_T_4 = add(perfCnts_50, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_50_T_5 = tail(_perfCnts_50_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_50, _perfCnts_50_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_51 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_51_T_4 = add(perfCnts_51, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_51_T_5 = tail(_perfCnts_51_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_51, _perfCnts_51_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_52 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_52_T_4 = add(perfCnts_52, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_52_T_5 = tail(_perfCnts_52_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_52, _perfCnts_52_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_53 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_53_T_4 = add(perfCnts_53, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_53_T_5 = tail(_perfCnts_53_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_53, _perfCnts_53_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_54 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_54_T_4 = add(perfCnts_54, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_54_T_5 = tail(_perfCnts_54_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_54, _perfCnts_54_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_55 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_55_T_4 = add(perfCnts_55, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_55_T_5 = tail(_perfCnts_55_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_55, _perfCnts_55_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_56 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_56_T_4 = add(perfCnts_56, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_56_T_5 = tail(_perfCnts_56_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_56, _perfCnts_56_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_57 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_57_T_4 = add(perfCnts_57, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_57_T_5 = tail(_perfCnts_57_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_57, _perfCnts_57_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_58 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_58_T_4 = add(perfCnts_58, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_58_T_5 = tail(_perfCnts_58_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_58, _perfCnts_58_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_59 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_59_T_4 = add(perfCnts_59, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_59_T_5 = tail(_perfCnts_59_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_59, _perfCnts_59_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_60 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_60_T_4 = add(perfCnts_60, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_60_T_5 = tail(_perfCnts_60_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_60, _perfCnts_60_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_61 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_61_T_4 = add(perfCnts_61, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_61_T_5 = tail(_perfCnts_61_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_61, _perfCnts_61_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_62 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_62_T_4 = add(perfCnts_62, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_62_T_5 = tail(_perfCnts_62_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_62, _perfCnts_62_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_63 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_63_T_4 = add(perfCnts_63, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_63_T_5 = tail(_perfCnts_63_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_63, _perfCnts_63_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_64 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_64_T_4 = add(perfCnts_64, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_64_T_5 = tail(_perfCnts_64_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_64, _perfCnts_64_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_65 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_65_T_4 = add(perfCnts_65, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_65_T_5 = tail(_perfCnts_65_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_65, _perfCnts_65_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_66 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_66_T_4 = add(perfCnts_66, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_66_T_5 = tail(_perfCnts_66_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_66, _perfCnts_66_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_67 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_67_T_4 = add(perfCnts_67, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_67_T_5 = tail(_perfCnts_67_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_67, _perfCnts_67_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_68 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_68_T_4 = add(perfCnts_68, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_68_T_5 = tail(_perfCnts_68_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_68, _perfCnts_68_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_69 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_69_T_4 = add(perfCnts_69, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_69_T_5 = tail(_perfCnts_69_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_69, _perfCnts_69_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_70 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_70_T_4 = add(perfCnts_70, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_70_T_5 = tail(_perfCnts_70_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_70, _perfCnts_70_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_71 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_71_T_4 = add(perfCnts_71, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_71_T_5 = tail(_perfCnts_71_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_71, _perfCnts_71_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_72 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_72_T_4 = add(perfCnts_72, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_72_T_5 = tail(_perfCnts_72_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_72, _perfCnts_72_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_73 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_73_T_4 = add(perfCnts_73, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_73_T_5 = tail(_perfCnts_73_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_73, _perfCnts_73_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_74 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_74_T_4 = add(perfCnts_74, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_74_T_5 = tail(_perfCnts_74_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_74, _perfCnts_74_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_75 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_75_T_4 = add(perfCnts_75, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_75_T_5 = tail(_perfCnts_75_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_75, _perfCnts_75_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_76 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_76_T_4 = add(perfCnts_76, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_76_T_5 = tail(_perfCnts_76_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_76, _perfCnts_76_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_77 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_77_T_4 = add(perfCnts_77, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_77_T_5 = tail(_perfCnts_77_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_77, _perfCnts_77_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_78 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_78_T_4 = add(perfCnts_78, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_78_T_5 = tail(_perfCnts_78_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_78, _perfCnts_78_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_79 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_79_T_4 = add(perfCnts_79, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_79_T_5 = tail(_perfCnts_79_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_79, _perfCnts_79_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_80 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_80_T_4 = add(perfCnts_80, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_80_T_5 = tail(_perfCnts_80_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_80, _perfCnts_80_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_81 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_81_T_4 = add(perfCnts_81, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_81_T_5 = tail(_perfCnts_81_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_81, _perfCnts_81_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_82 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_82_T_4 = add(perfCnts_82, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_82_T_5 = tail(_perfCnts_82_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_82, _perfCnts_82_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_83 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_83_T_4 = add(perfCnts_83, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_83_T_5 = tail(_perfCnts_83_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_83, _perfCnts_83_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_84 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_84_T_4 = add(perfCnts_84, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_84_T_5 = tail(_perfCnts_84_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_84, _perfCnts_84_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_85 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_85_T_4 = add(perfCnts_85, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_85_T_5 = tail(_perfCnts_85_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_85, _perfCnts_85_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_86 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_86_T_4 = add(perfCnts_86, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_86_T_5 = tail(_perfCnts_86_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_86, _perfCnts_86_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_87 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_87_T_4 = add(perfCnts_87, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_87_T_5 = tail(_perfCnts_87_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_87, _perfCnts_87_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_88 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_88_T_4 = add(perfCnts_88, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_88_T_5 = tail(_perfCnts_88_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_88, _perfCnts_88_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_89 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_89_T_4 = add(perfCnts_89, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_89_T_5 = tail(_perfCnts_89_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_89, _perfCnts_89_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_90 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_90_T_4 = add(perfCnts_90, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_90_T_5 = tail(_perfCnts_90_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_90, _perfCnts_90_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_91 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_91_T_4 = add(perfCnts_91, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_91_T_5 = tail(_perfCnts_91_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_91, _perfCnts_91_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_92 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_92_T_4 = add(perfCnts_92, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_92_T_5 = tail(_perfCnts_92_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_92, _perfCnts_92_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_93 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_93_T_4 = add(perfCnts_93, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_93_T_5 = tail(_perfCnts_93_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_93, _perfCnts_93_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_94 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_94_T_4 = add(perfCnts_94, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_94_T_5 = tail(_perfCnts_94_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_94, _perfCnts_94_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_95 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_95_T_4 = add(perfCnts_95, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_95_T_5 = tail(_perfCnts_95_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_95, _perfCnts_95_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_96 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_96_T_4 = add(perfCnts_96, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_96_T_5 = tail(_perfCnts_96_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_96, _perfCnts_96_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_97 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_97_T_4 = add(perfCnts_97, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_97_T_5 = tail(_perfCnts_97_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_97, _perfCnts_97_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_98 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_98_T_4 = add(perfCnts_98, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_98_T_5 = tail(_perfCnts_98_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_98, _perfCnts_98_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_99 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_99_T_4 = add(perfCnts_99, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_99_T_5 = tail(_perfCnts_99_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_99, _perfCnts_99_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_100 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_100_T_4 = add(perfCnts_100, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_100_T_5 = tail(_perfCnts_100_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_100, _perfCnts_100_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_101 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_101_T_4 = add(perfCnts_101, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_101_T_5 = tail(_perfCnts_101_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_101, _perfCnts_101_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_102 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_102_T_4 = add(perfCnts_102, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_102_T_5 = tail(_perfCnts_102_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_102, _perfCnts_102_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_103 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_103_T_4 = add(perfCnts_103, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_103_T_5 = tail(_perfCnts_103_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_103, _perfCnts_103_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_104 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_104_T_4 = add(perfCnts_104, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_104_T_5 = tail(_perfCnts_104_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_104, _perfCnts_104_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_105 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_105_T_4 = add(perfCnts_105, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_105_T_5 = tail(_perfCnts_105_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_105, _perfCnts_105_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_106 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_106_T_4 = add(perfCnts_106, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_106_T_5 = tail(_perfCnts_106_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_106, _perfCnts_106_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_107 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_107_T_4 = add(perfCnts_107, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_107_T_5 = tail(_perfCnts_107_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_107, _perfCnts_107_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_108 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_108_T_4 = add(perfCnts_108, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_108_T_5 = tail(_perfCnts_108_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_108, _perfCnts_108_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_109 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_109_T_4 = add(perfCnts_109, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_109_T_5 = tail(_perfCnts_109_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_109, _perfCnts_109_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_110 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_110_T_4 = add(perfCnts_110, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_110_T_5 = tail(_perfCnts_110_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_110, _perfCnts_110_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_111 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_111_T_4 = add(perfCnts_111, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_111_T_5 = tail(_perfCnts_111_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_111, _perfCnts_111_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_112 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_112_T_4 = add(perfCnts_112, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_112_T_5 = tail(_perfCnts_112_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_112, _perfCnts_112_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_113 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_113_T_4 = add(perfCnts_113, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_113_T_5 = tail(_perfCnts_113_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_113, _perfCnts_113_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_114 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_114_T_4 = add(perfCnts_114, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_114_T_5 = tail(_perfCnts_114_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_114, _perfCnts_114_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_115 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_115_T_4 = add(perfCnts_115, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_115_T_5 = tail(_perfCnts_115_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_115, _perfCnts_115_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_116 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_116_T_4 = add(perfCnts_116, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_116_T_5 = tail(_perfCnts_116_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_116, _perfCnts_116_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_117 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_117_T_4 = add(perfCnts_117, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_117_T_5 = tail(_perfCnts_117_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_117, _perfCnts_117_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_118 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_118_T_4 = add(perfCnts_118, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_118_T_5 = tail(_perfCnts_118_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_118, _perfCnts_118_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_119 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_119_T_4 = add(perfCnts_119, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_119_T_5 = tail(_perfCnts_119_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_119, _perfCnts_119_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_120 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_120_T_4 = add(perfCnts_120, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_120_T_5 = tail(_perfCnts_120_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_120, _perfCnts_120_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_121 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_121_T_4 = add(perfCnts_121, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_121_T_5 = tail(_perfCnts_121_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_121, _perfCnts_121_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_122 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_122_T_4 = add(perfCnts_122, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_122_T_5 = tail(_perfCnts_122_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_122, _perfCnts_122_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_123 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_123_T_4 = add(perfCnts_123, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_123_T_5 = tail(_perfCnts_123_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_123, _perfCnts_123_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_124 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_124_T_4 = add(perfCnts_124, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_124_T_5 = tail(_perfCnts_124_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_124, _perfCnts_124_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_125 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_125_T_4 = add(perfCnts_125, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_125_T_5 = tail(_perfCnts_125_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_125, _perfCnts_125_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_126 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_126_T_4 = add(perfCnts_126, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_126_T_5 = tail(_perfCnts_126_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_126, _perfCnts_126_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    when perfCntCond_127 : @[src/main/scala/nutcore/backend/fu/CSR.scala 859:62]
      node _perfCnts_127_T_4 = add(perfCnts_127, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      node _perfCnts_127_T_5 = tail(_perfCnts_127_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 859:71]
      connect perfCnts_127, _perfCnts_127_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 859:66]
    wire pendingLS : UInt<5> @[src/main/scala/nutcore/backend/fu/CSR.scala 861:27]
    connect pendingLS, UInt<5>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 861:27]
    wire pendingSCmt : UInt<5> @[src/main/scala/nutcore/backend/fu/CSR.scala 862:29]
    connect pendingSCmt, UInt<5>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 862:29]
    wire pendingSReq : UInt<5> @[src/main/scala/nutcore/backend/fu/CSR.scala 863:29]
    connect pendingSReq, UInt<5>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 863:29]
    when perfCntCond_3 : @[src/main/scala/nutcore/backend/fu/CSR.scala 869:35]
      node _perfCnts_2_T_6 = add(perfCnts_2, UInt<2>(0h2)) @[src/main/scala/nutcore/backend/fu/CSR.scala 869:86]
      node _perfCnts_2_T_7 = tail(_perfCnts_2_T_6, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 869:86]
      connect perfCnts_2, _perfCnts_2_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 869:60]
    when UInt<1>(0h1) : @[src/main/scala/nutcore/backend/fu/CSR.scala 871:18]
      node _perfCnts_99_T_6 = add(perfCnts_99, pendingLS) @[src/main/scala/nutcore/backend/fu/CSR.scala 871:69]
      node _perfCnts_99_T_7 = tail(_perfCnts_99_T_6, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 871:69]
      connect perfCnts_99, _perfCnts_99_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 871:43]
    when UInt<1>(0h1) : @[src/main/scala/nutcore/backend/fu/CSR.scala 872:18]
      node _perfCnts_100_T_6 = add(perfCnts_100, pendingSCmt) @[src/main/scala/nutcore/backend/fu/CSR.scala 872:69]
      node _perfCnts_100_T_7 = tail(_perfCnts_100_T_6, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 872:69]
      connect perfCnts_100, _perfCnts_100_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 872:43]
    when UInt<1>(0h1) : @[src/main/scala/nutcore/backend/fu/CSR.scala 873:18]
      node _perfCnts_101_T_6 = add(perfCnts_102, pendingSReq) @[src/main/scala/nutcore/backend/fu/CSR.scala 873:69]
      node _perfCnts_101_T_7 = tail(_perfCnts_101_T_6, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 873:69]
      connect perfCnts_101, _perfCnts_101_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 873:43]
    wire _WIRE_1 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 876:33]
    connect _WIRE_1, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:33]
    wire nutcoretrap : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 887:29]
    connect nutcoretrap, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 887:29]

  module MOU : @[src/main/scala/nutcore/backend/fu/MOU.scala 37:7]
    input clock : Clock @[src/main/scala/nutcore/backend/fu/MOU.scala 37:7]
    input reset : Reset @[src/main/scala/nutcore/backend/fu/MOU.scala 37:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { src1 : UInt<64>, src2 : UInt<64>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip cfIn : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}} @[src/main/scala/nutcore/backend/fu/MOU.scala 38:14]

    node _io_redirect_target_T = add(io.cfIn.pc, UInt<3>(0h4)) @[src/main/scala/nutcore/backend/fu/MOU.scala 49:36]
    node _io_redirect_target_T_1 = tail(_io_redirect_target_T, 1) @[src/main/scala/nutcore/backend/fu/MOU.scala 49:36]
    connect io.redirect.target, _io_redirect_target_T_1 @[src/main/scala/nutcore/backend/fu/MOU.scala 49:22]
    connect io.redirect.valid, io.in.valid @[src/main/scala/nutcore/backend/fu/MOU.scala 50:21]
    connect io.redirect.rtype, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/MOU.scala 51:21]
    node _flushICache_T = eq(io.in.bits.func, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/fu/MOU.scala 52:36]
    node flushICache = and(io.in.valid, _flushICache_T) @[src/main/scala/nutcore/backend/fu/MOU.scala 52:27]
    wire _WIRE : UInt<1> @[src/main/scala/nutcore/backend/fu/MOU.scala 53:33]
    connect _WIRE, flushICache @[src/main/scala/nutcore/backend/fu/MOU.scala 53:33]
    node _flushTLB_T = eq(io.in.bits.func, UInt<2>(0h2)) @[src/main/scala/nutcore/backend/fu/MOU.scala 56:33]
    node flushTLB = and(io.in.valid, _flushTLB_T) @[src/main/scala/nutcore/backend/fu/MOU.scala 56:24]
    wire _WIRE_1 : UInt<1> @[src/main/scala/nutcore/backend/fu/MOU.scala 57:33]
    connect _WIRE_1, flushTLB @[src/main/scala/nutcore/backend/fu/MOU.scala 57:33]
    connect io.out.bits, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/MOU.scala 60:15]
    connect io.in.ready, UInt<1>(0h1) @[src/main/scala/nutcore/backend/fu/MOU.scala 61:15]
    connect io.out.valid, io.in.valid @[src/main/scala/nutcore/backend/fu/MOU.scala 62:16]

  module EXU : @[src/main/scala/nutcore/backend/seq/EXU.scala 28:7]
    input clock : Clock @[src/main/scala/nutcore/backend/seq/EXU.scala 28:7]
    input reset : Reset @[src/main/scala/nutcore/backend/seq/EXU.scala 28:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { decode : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}, isMMIO : UInt<1>, intrNO : UInt<64>, commits : UInt<64>[5]}}, flip flush : UInt<1>, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, forward : { valid : UInt<1>, wb : { rfWen : UInt<1>, rfDest : UInt<5>, rfData : UInt<64>}, fuType : UInt<3>}, flip memMMU : { imem : { flip privilegeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<39>}, dmem : { flip privilegeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<39>}}} @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]

    node src1 = bits(io.in.bits.data.src1, 63, 0) @[src/main/scala/nutcore/backend/seq/EXU.scala 38:34]
    node src2 = bits(io.in.bits.data.src2, 63, 0) @[src/main/scala/nutcore/backend/seq/EXU.scala 39:34]
    wire fuValids : UInt<1>[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 43:22]
    node _fuValids_0_T = eq(io.in.bits.ctrl.fuType, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:57]
    node _fuValids_0_T_1 = and(_fuValids_0_T, io.in.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:66]
    node _fuValids_0_T_2 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:84]
    node _fuValids_0_T_3 = and(_fuValids_0_T_1, _fuValids_0_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:81]
    connect fuValids[0], _fuValids_0_T_3 @[src/main/scala/nutcore/backend/seq/EXU.scala 44:46]
    node _fuValids_1_T = eq(io.in.bits.ctrl.fuType, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:57]
    node _fuValids_1_T_1 = and(_fuValids_1_T, io.in.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:66]
    node _fuValids_1_T_2 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:84]
    node _fuValids_1_T_3 = and(_fuValids_1_T_1, _fuValids_1_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:81]
    connect fuValids[1], _fuValids_1_T_3 @[src/main/scala/nutcore/backend/seq/EXU.scala 44:46]
    node _fuValids_2_T = eq(io.in.bits.ctrl.fuType, UInt<2>(0h2)) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:57]
    node _fuValids_2_T_1 = and(_fuValids_2_T, io.in.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:66]
    node _fuValids_2_T_2 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:84]
    node _fuValids_2_T_3 = and(_fuValids_2_T_1, _fuValids_2_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:81]
    connect fuValids[2], _fuValids_2_T_3 @[src/main/scala/nutcore/backend/seq/EXU.scala 44:46]
    node _fuValids_3_T = eq(io.in.bits.ctrl.fuType, UInt<2>(0h3)) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:57]
    node _fuValids_3_T_1 = and(_fuValids_3_T, io.in.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:66]
    node _fuValids_3_T_2 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:84]
    node _fuValids_3_T_3 = and(_fuValids_3_T_1, _fuValids_3_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:81]
    connect fuValids[3], _fuValids_3_T_3 @[src/main/scala/nutcore/backend/seq/EXU.scala 44:46]
    node _fuValids_4_T = eq(io.in.bits.ctrl.fuType, UInt<3>(0h4)) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:57]
    node _fuValids_4_T_1 = and(_fuValids_4_T, io.in.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:66]
    node _fuValids_4_T_2 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:84]
    node _fuValids_4_T_3 = and(_fuValids_4_T_1, _fuValids_4_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:81]
    connect fuValids[4], _fuValids_4_T_3 @[src/main/scala/nutcore/backend/seq/EXU.scala 44:46]
    inst alu of ALU @[src/main/scala/nutcore/backend/seq/EXU.scala 46:19]
    connect alu.clock, clock
    connect alu.reset, reset
    connect alu.io.in.valid, fuValids[0] @[src/main/scala/nutcore/backend/fu/ALU.scala 80:16]
    connect alu.io.in.bits.src1, src1 @[src/main/scala/nutcore/backend/fu/ALU.scala 81:15]
    connect alu.io.in.bits.src2, src2 @[src/main/scala/nutcore/backend/fu/ALU.scala 82:15]
    connect alu.io.in.bits.func, io.in.bits.ctrl.fuOpType @[src/main/scala/nutcore/backend/fu/ALU.scala 83:15]
    connect alu.io.cfIn.isBranch, io.in.bits.cf.isBranch @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.runahead_checkpoint_id, io.in.bits.cf.runahead_checkpoint_id @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.crossPageIPFFix, io.in.bits.cf.crossPageIPFFix @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.isRVC, io.in.bits.cf.isRVC @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.brIdx, io.in.bits.cf.brIdx @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.intrVec[0], io.in.bits.cf.intrVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.intrVec[1], io.in.bits.cf.intrVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.intrVec[2], io.in.bits.cf.intrVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.intrVec[3], io.in.bits.cf.intrVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.intrVec[4], io.in.bits.cf.intrVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.intrVec[5], io.in.bits.cf.intrVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.intrVec[6], io.in.bits.cf.intrVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.intrVec[7], io.in.bits.cf.intrVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.intrVec[8], io.in.bits.cf.intrVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.intrVec[9], io.in.bits.cf.intrVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.intrVec[10], io.in.bits.cf.intrVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.intrVec[11], io.in.bits.cf.intrVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[0], io.in.bits.cf.exceptionVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[1], io.in.bits.cf.exceptionVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[2], io.in.bits.cf.exceptionVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[3], io.in.bits.cf.exceptionVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[4], io.in.bits.cf.exceptionVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[5], io.in.bits.cf.exceptionVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[6], io.in.bits.cf.exceptionVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[7], io.in.bits.cf.exceptionVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[8], io.in.bits.cf.exceptionVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[9], io.in.bits.cf.exceptionVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[10], io.in.bits.cf.exceptionVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[11], io.in.bits.cf.exceptionVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[12], io.in.bits.cf.exceptionVec[12] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[13], io.in.bits.cf.exceptionVec[13] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[14], io.in.bits.cf.exceptionVec[14] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.exceptionVec[15], io.in.bits.cf.exceptionVec[15] @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.redirect.valid, io.in.bits.cf.redirect.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.redirect.rtype, io.in.bits.cf.redirect.rtype @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.redirect.target, io.in.bits.cf.redirect.target @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.pnpc, io.in.bits.cf.pnpc @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.pc, io.in.bits.cf.pc @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.cfIn.instr, io.in.bits.cf.instr @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    connect alu.io.offset, io.in.bits.data.imm @[src/main/scala/nutcore/backend/seq/EXU.scala 49:17]
    connect alu.io.out.ready, UInt<1>(0h1) @[src/main/scala/nutcore/backend/seq/EXU.scala 50:20]
    inst lsu of UnpipelinedLSU @[src/main/scala/nutcore/backend/seq/EXU.scala 54:19]
    connect lsu.clock, clock
    connect lsu.reset, reset
    wire lsuTlbPF : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 55:26]
    connect lsuTlbPF, UInt<1>(0h0) @[src/main/scala/nutcore/backend/seq/EXU.scala 55:26]
    connect lsu.io.in.valid, fuValids[1] @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 40:16]
    connect lsu.io.in.bits.src1, src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 41:15]
    connect lsu.io.in.bits.src2, io.in.bits.data.imm @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 42:15]
    connect lsu.io.in.bits.func, io.in.bits.ctrl.fuOpType @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 43:15]
    connect lsuTlbPF, lsu.io.dtlbPF @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 44:12]
    connect lsu.io.wdata, src2 @[src/main/scala/nutcore/backend/seq/EXU.scala 57:16]
    connect lsu.io.instr, io.in.bits.cf.instr @[src/main/scala/nutcore/backend/seq/EXU.scala 58:16]
    node _io_out_bits_isMMIO_T = xor(io.in.bits.cf.pc, UInt<30>(0h30000000)) @[src/main/scala/nutcore/NutCore.scala 86:11]
    node _io_out_bits_isMMIO_T_1 = bits(_io_out_bits_isMMIO_T, 31, 28) @[src/main/scala/nutcore/NutCore.scala 86:24]
    node _io_out_bits_isMMIO_T_2 = eq(_io_out_bits_isMMIO_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/NutCore.scala 86:44]
    node _io_out_bits_isMMIO_T_3 = xor(io.in.bits.cf.pc, UInt<31>(0h40000000)) @[src/main/scala/nutcore/NutCore.scala 86:11]
    node _io_out_bits_isMMIO_T_4 = bits(_io_out_bits_isMMIO_T_3, 31, 30) @[src/main/scala/nutcore/NutCore.scala 86:24]
    node _io_out_bits_isMMIO_T_5 = eq(_io_out_bits_isMMIO_T_4, UInt<1>(0h0)) @[src/main/scala/nutcore/NutCore.scala 86:44]
    node _io_out_bits_isMMIO_T_6 = or(_io_out_bits_isMMIO_T_2, _io_out_bits_isMMIO_T_5) @[src/main/scala/nutcore/NutCore.scala 87:15]
    node _io_out_bits_isMMIO_T_7 = and(_io_out_bits_isMMIO_T_6, io.out.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 59:81]
    node _io_out_bits_isMMIO_T_8 = or(lsu.io.isMMIO, _io_out_bits_isMMIO_T_7) @[src/main/scala/nutcore/backend/seq/EXU.scala 59:39]
    connect io.out.bits.isMMIO, _io_out_bits_isMMIO_T_8 @[src/main/scala/nutcore/backend/seq/EXU.scala 59:22]
    connect lsu.io.dmem.resp, io.dmem.resp @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    connect io.dmem.req.bits, lsu.io.dmem.req.bits @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    connect io.dmem.req.valid, lsu.io.dmem.req.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    connect lsu.io.dmem.req.ready, io.dmem.req.ready @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    connect lsu.io.out.ready, UInt<1>(0h1) @[src/main/scala/nutcore/backend/seq/EXU.scala 61:20]
    inst mdu of MDU @[src/main/scala/nutcore/backend/seq/EXU.scala 63:19]
    connect mdu.clock, clock
    connect mdu.reset, reset
    connect mdu.io.in.valid, fuValids[2] @[src/main/scala/nutcore/backend/fu/MDU.scala 140:16]
    connect mdu.io.in.bits.src1, src1 @[src/main/scala/nutcore/backend/fu/MDU.scala 141:15]
    connect mdu.io.in.bits.src2, src2 @[src/main/scala/nutcore/backend/fu/MDU.scala 142:15]
    connect mdu.io.in.bits.func, io.in.bits.ctrl.fuOpType @[src/main/scala/nutcore/backend/fu/MDU.scala 143:15]
    connect mdu.io.out.ready, UInt<1>(0h1) @[src/main/scala/nutcore/backend/seq/EXU.scala 65:20]
    inst csr of CSR @[src/main/scala/nutcore/backend/seq/EXU.scala 68:19]
    connect csr.clock, clock
    connect csr.reset, reset
    connect csr.io.in.valid, fuValids[3] @[src/main/scala/nutcore/backend/fu/CSR.scala 197:16]
    connect csr.io.in.bits.src1, src1 @[src/main/scala/nutcore/backend/fu/CSR.scala 198:15]
    connect csr.io.in.bits.src2, src2 @[src/main/scala/nutcore/backend/fu/CSR.scala 199:15]
    connect csr.io.in.bits.func, io.in.bits.ctrl.fuOpType @[src/main/scala/nutcore/backend/fu/CSR.scala 200:15]
    connect csr.io.cfIn.isBranch, io.in.bits.cf.isBranch @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.runahead_checkpoint_id, io.in.bits.cf.runahead_checkpoint_id @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.crossPageIPFFix, io.in.bits.cf.crossPageIPFFix @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.isRVC, io.in.bits.cf.isRVC @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.brIdx, io.in.bits.cf.brIdx @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.intrVec[0], io.in.bits.cf.intrVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.intrVec[1], io.in.bits.cf.intrVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.intrVec[2], io.in.bits.cf.intrVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.intrVec[3], io.in.bits.cf.intrVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.intrVec[4], io.in.bits.cf.intrVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.intrVec[5], io.in.bits.cf.intrVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.intrVec[6], io.in.bits.cf.intrVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.intrVec[7], io.in.bits.cf.intrVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.intrVec[8], io.in.bits.cf.intrVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.intrVec[9], io.in.bits.cf.intrVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.intrVec[10], io.in.bits.cf.intrVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.intrVec[11], io.in.bits.cf.intrVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[0], io.in.bits.cf.exceptionVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[1], io.in.bits.cf.exceptionVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[2], io.in.bits.cf.exceptionVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[3], io.in.bits.cf.exceptionVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[4], io.in.bits.cf.exceptionVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[5], io.in.bits.cf.exceptionVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[6], io.in.bits.cf.exceptionVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[7], io.in.bits.cf.exceptionVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[8], io.in.bits.cf.exceptionVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[9], io.in.bits.cf.exceptionVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[10], io.in.bits.cf.exceptionVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[11], io.in.bits.cf.exceptionVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[12], io.in.bits.cf.exceptionVec[12] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[13], io.in.bits.cf.exceptionVec[13] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[14], io.in.bits.cf.exceptionVec[14] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[15], io.in.bits.cf.exceptionVec[15] @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.redirect.valid, io.in.bits.cf.redirect.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.redirect.rtype, io.in.bits.cf.redirect.rtype @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.redirect.target, io.in.bits.cf.redirect.target @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.pnpc, io.in.bits.cf.pnpc @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.pc, io.in.bits.cf.pc @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.instr, io.in.bits.cf.instr @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    connect csr.io.cfIn.exceptionVec[4], lsu.io.loadAddrMisaligned @[src/main/scala/nutcore/backend/seq/EXU.scala 71:48]
    connect csr.io.cfIn.exceptionVec[6], lsu.io.storeAddrMisaligned @[src/main/scala/nutcore/backend/seq/EXU.scala 72:49]
    node _csr_io_instrValid_T = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 73:39]
    node _csr_io_instrValid_T_1 = and(io.in.valid, _csr_io_instrValid_T) @[src/main/scala/nutcore/backend/seq/EXU.scala 73:36]
    connect csr.io.instrValid, _csr_io_instrValid_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 73:21]
    connect csr.io.isBackendException, UInt<1>(0h0) @[src/main/scala/nutcore/backend/seq/EXU.scala 74:29]
    connect io.out.bits.intrNO, csr.io.intrNO @[src/main/scala/nutcore/backend/seq/EXU.scala 75:22]
    connect csr.io.isBackendException, UInt<1>(0h0) @[src/main/scala/nutcore/backend/seq/EXU.scala 76:29]
    connect csr.io.out.ready, UInt<1>(0h1) @[src/main/scala/nutcore/backend/seq/EXU.scala 77:20]
    connect csr.io.imemMMU, io.memMMU.imem @[src/main/scala/nutcore/backend/seq/EXU.scala 79:18]
    connect csr.io.dmemMMU, io.memMMU.dmem @[src/main/scala/nutcore/backend/seq/EXU.scala 80:18]
    inst mou of MOU @[src/main/scala/nutcore/backend/seq/EXU.scala 82:19]
    connect mou.clock, clock
    connect mou.reset, reset
    connect mou.io.in.valid, fuValids[4] @[src/main/scala/nutcore/backend/fu/MOU.scala 42:16]
    connect mou.io.in.bits.src1, src1 @[src/main/scala/nutcore/backend/fu/MOU.scala 43:15]
    connect mou.io.in.bits.src2, src2 @[src/main/scala/nutcore/backend/fu/MOU.scala 44:15]
    connect mou.io.in.bits.func, io.in.bits.ctrl.fuOpType @[src/main/scala/nutcore/backend/fu/MOU.scala 45:15]
    connect mou.io.cfIn.isBranch, io.in.bits.cf.isBranch @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.runahead_checkpoint_id, io.in.bits.cf.runahead_checkpoint_id @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.crossPageIPFFix, io.in.bits.cf.crossPageIPFFix @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.isRVC, io.in.bits.cf.isRVC @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.brIdx, io.in.bits.cf.brIdx @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.intrVec[0], io.in.bits.cf.intrVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.intrVec[1], io.in.bits.cf.intrVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.intrVec[2], io.in.bits.cf.intrVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.intrVec[3], io.in.bits.cf.intrVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.intrVec[4], io.in.bits.cf.intrVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.intrVec[5], io.in.bits.cf.intrVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.intrVec[6], io.in.bits.cf.intrVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.intrVec[7], io.in.bits.cf.intrVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.intrVec[8], io.in.bits.cf.intrVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.intrVec[9], io.in.bits.cf.intrVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.intrVec[10], io.in.bits.cf.intrVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.intrVec[11], io.in.bits.cf.intrVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[0], io.in.bits.cf.exceptionVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[1], io.in.bits.cf.exceptionVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[2], io.in.bits.cf.exceptionVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[3], io.in.bits.cf.exceptionVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[4], io.in.bits.cf.exceptionVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[5], io.in.bits.cf.exceptionVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[6], io.in.bits.cf.exceptionVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[7], io.in.bits.cf.exceptionVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[8], io.in.bits.cf.exceptionVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[9], io.in.bits.cf.exceptionVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[10], io.in.bits.cf.exceptionVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[11], io.in.bits.cf.exceptionVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[12], io.in.bits.cf.exceptionVec[12] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[13], io.in.bits.cf.exceptionVec[13] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[14], io.in.bits.cf.exceptionVec[14] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.exceptionVec[15], io.in.bits.cf.exceptionVec[15] @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.redirect.valid, io.in.bits.cf.redirect.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.redirect.rtype, io.in.bits.cf.redirect.rtype @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.redirect.target, io.in.bits.cf.redirect.target @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.pnpc, io.in.bits.cf.pnpc @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.pc, io.in.bits.cf.pc @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.cfIn.instr, io.in.bits.cf.instr @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    connect mou.io.out.ready, UInt<1>(0h1) @[src/main/scala/nutcore/backend/seq/EXU.scala 86:20]
    invalidate io.out.bits.decode.data.imm @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.data.src2 @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.data.src1 @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.isBlocked @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.noSpecExec @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.isSrc2Forward @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.isSrc1Forward @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.isNutCoreTrap @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.rfDest @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.rfWen @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.rfSrc2 @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.rfSrc1 @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.fuOpType @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.fuType @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.src2Type @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.ctrl.src1Type @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.isBranch @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.runahead_checkpoint_id @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.crossPageIPFFix @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.isRVC @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.brIdx @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.intrVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.intrVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.intrVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.intrVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.intrVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.intrVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.intrVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.intrVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.intrVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.intrVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.intrVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.intrVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[12] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[13] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[14] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.exceptionVec[15] @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.redirect.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.redirect.rtype @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.redirect.target @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.pnpc @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.pc @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    invalidate io.out.bits.decode.cf.instr @[src/main/scala/nutcore/backend/seq/EXU.scala 88:22]
    node _io_out_bits_decode_ctrl_rfWen_T = eq(lsuTlbPF, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:28]
    node _io_out_bits_decode_ctrl_rfWen_T_1 = eq(lsu.io.loadAddrMisaligned, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:41]
    node _io_out_bits_decode_ctrl_rfWen_T_2 = and(_io_out_bits_decode_ctrl_rfWen_T, _io_out_bits_decode_ctrl_rfWen_T_1) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:38]
    node _io_out_bits_decode_ctrl_rfWen_T_3 = eq(lsu.io.storeAddrMisaligned, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:71]
    node _io_out_bits_decode_ctrl_rfWen_T_4 = and(_io_out_bits_decode_ctrl_rfWen_T_2, _io_out_bits_decode_ctrl_rfWen_T_3) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:68]
    node _io_out_bits_decode_ctrl_rfWen_T_5 = eq(fuValids[1], UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:102]
    node _io_out_bits_decode_ctrl_rfWen_T_6 = or(_io_out_bits_decode_ctrl_rfWen_T_4, _io_out_bits_decode_ctrl_rfWen_T_5) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:99]
    node _io_out_bits_decode_ctrl_rfWen_T_7 = and(io.in.bits.ctrl.rfWen, _io_out_bits_decode_ctrl_rfWen_T_6) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:24]
    node _io_out_bits_decode_ctrl_rfWen_T_8 = and(csr.io.wenFix, fuValids[3]) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:144]
    node _io_out_bits_decode_ctrl_rfWen_T_9 = eq(_io_out_bits_decode_ctrl_rfWen_T_8, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:128]
    node _io_out_bits_decode_ctrl_rfWen_T_10 = and(_io_out_bits_decode_ctrl_rfWen_T_7, _io_out_bits_decode_ctrl_rfWen_T_9) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:125]
    connect io.out.bits.decode.ctrl.rfWen, _io_out_bits_decode_ctrl_rfWen_T_10 @[src/main/scala/nutcore/backend/seq/EXU.scala 90:13]
    connect io.out.bits.decode.ctrl.rfDest, io.in.bits.ctrl.rfDest @[src/main/scala/nutcore/backend/seq/EXU.scala 91:14]
    connect io.out.bits.decode.ctrl.fuType, io.in.bits.ctrl.fuType @[src/main/scala/nutcore/backend/seq/EXU.scala 92:14]
    connect io.out.bits.decode.cf.pc, io.in.bits.cf.pc @[src/main/scala/nutcore/backend/seq/EXU.scala 94:28]
    connect io.out.bits.decode.cf.instr, io.in.bits.cf.instr @[src/main/scala/nutcore/backend/seq/EXU.scala 95:31]
    connect io.out.bits.decode.cf.runahead_checkpoint_id, io.in.bits.cf.runahead_checkpoint_id @[src/main/scala/nutcore/backend/seq/EXU.scala 96:48]
    connect io.out.bits.decode.cf.isBranch, io.in.bits.cf.isBranch @[src/main/scala/nutcore/backend/seq/EXU.scala 97:34]
    node _io_out_bits_decode_cf_redirect_T = mux(csr.io.redirect.valid, csr.io.redirect, alu.io.redirect) @[src/main/scala/nutcore/backend/seq/EXU.scala 100:10]
    node _io_out_bits_decode_cf_redirect_T_1 = mux(mou.io.redirect.valid, mou.io.redirect, _io_out_bits_decode_cf_redirect_T) @[src/main/scala/nutcore/backend/seq/EXU.scala 99:8]
    connect io.out.bits.decode.cf.redirect, _io_out_bits_decode_cf_redirect_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 98:34]
    node _T = or(mou.io.redirect.valid, csr.io.redirect.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 102:31]
    node _T_1 = or(_T, alu.io.redirect.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 102:56]
    node _T_2 = or(mou.io.redirect.valid, csr.io.redirect.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 103:31]
    node _T_3 = or(_T_2, alu.io.redirect.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 103:56]
    node _io_out_valid_T = eq(UInt<1>(0h1), io.in.bits.ctrl.fuType) @[src/main/scala/nutcore/backend/seq/EXU.scala 106:59]
    node _io_out_valid_T_1 = mux(_io_out_valid_T, lsu.io.out.valid, UInt<1>(0h1)) @[src/main/scala/nutcore/backend/seq/EXU.scala 106:59]
    node _io_out_valid_T_2 = eq(UInt<2>(0h2), io.in.bits.ctrl.fuType) @[src/main/scala/nutcore/backend/seq/EXU.scala 106:59]
    node _io_out_valid_T_3 = mux(_io_out_valid_T_2, mdu.io.out.valid, _io_out_valid_T_1) @[src/main/scala/nutcore/backend/seq/EXU.scala 106:59]
    node _io_out_valid_T_4 = and(io.in.valid, _io_out_valid_T_3) @[src/main/scala/nutcore/backend/seq/EXU.scala 106:31]
    connect io.out.valid, _io_out_valid_T_4 @[src/main/scala/nutcore/backend/seq/EXU.scala 106:16]
    connect io.out.bits.commits[0], alu.io.out.bits @[src/main/scala/nutcore/backend/seq/EXU.scala 111:35]
    connect io.out.bits.commits[1], lsu.io.out.bits @[src/main/scala/nutcore/backend/seq/EXU.scala 112:35]
    connect io.out.bits.commits[3], csr.io.out.bits @[src/main/scala/nutcore/backend/seq/EXU.scala 113:35]
    connect io.out.bits.commits[2], mdu.io.out.bits @[src/main/scala/nutcore/backend/seq/EXU.scala 114:35]
    connect io.out.bits.commits[4], UInt<1>(0h0) @[src/main/scala/nutcore/backend/seq/EXU.scala 115:35]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 117:18]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/backend/seq/EXU.scala 117:31]
    connect io.in.ready, _io_in_ready_T_2 @[src/main/scala/nutcore/backend/seq/EXU.scala 117:15]
    connect io.forward.valid, io.in.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 119:20]
    connect io.forward.wb.rfWen, io.in.bits.ctrl.rfWen @[src/main/scala/nutcore/backend/seq/EXU.scala 120:23]
    connect io.forward.wb.rfDest, io.in.bits.ctrl.rfDest @[src/main/scala/nutcore/backend/seq/EXU.scala 121:24]
    node _io_forward_wb_rfData_T = and(alu.io.out.ready, alu.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_forward_wb_rfData_T_1 = mux(_io_forward_wb_rfData_T, alu.io.out.bits, lsu.io.out.bits) @[src/main/scala/nutcore/backend/seq/EXU.scala 122:30]
    connect io.forward.wb.rfData, _io_forward_wb_rfData_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 122:24]
    connect io.forward.fuType, io.in.bits.ctrl.fuType @[src/main/scala/nutcore/backend/seq/EXU.scala 123:21]
    node isBru = bits(io.in.bits.ctrl.fuOpType, 4, 4) @[src/main/scala/nutcore/backend/fu/ALU.scala 62:31]
    node _T_4 = and(alu.io.out.ready, alu.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_5 = eq(isBru, UInt<1>(0h0)) @[src/main/scala/nutcore/backend/seq/EXU.scala 126:53]
    node _T_6 = and(_T_4, _T_5) @[src/main/scala/nutcore/backend/seq/EXU.scala 126:50]
    wire _WIRE : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 126:33]
    connect _WIRE, _T_6 @[src/main/scala/nutcore/backend/seq/EXU.scala 126:33]
    node _T_7 = and(alu.io.out.ready, alu.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_8 = and(_T_7, isBru) @[src/main/scala/nutcore/backend/seq/EXU.scala 127:50]
    wire _WIRE_1 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 127:33]
    connect _WIRE_1, _T_8 @[src/main/scala/nutcore/backend/seq/EXU.scala 127:33]
    node _T_9 = and(lsu.io.out.ready, lsu.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire _WIRE_2 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 128:33]
    connect _WIRE_2, _T_9 @[src/main/scala/nutcore/backend/seq/EXU.scala 128:33]
    node _T_10 = and(mdu.io.out.ready, mdu.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire _WIRE_3 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 129:33]
    connect _WIRE_3, _T_10 @[src/main/scala/nutcore/backend/seq/EXU.scala 129:33]
    node _T_11 = and(csr.io.out.ready, csr.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire _WIRE_4 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 130:33]
    connect _WIRE_4, _T_11 @[src/main/scala/nutcore/backend/seq/EXU.scala 130:33]
    wire cycleCnt : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 133:28]
    connect cycleCnt, UInt<64>(0h0) @[src/main/scala/nutcore/backend/seq/EXU.scala 133:28]
    wire instrCnt : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 134:28]
    connect instrCnt, UInt<64>(0h0) @[src/main/scala/nutcore/backend/seq/EXU.scala 134:28]
    node _nutcoretrap_T = and(io.in.bits.ctrl.isNutCoreTrap, io.in.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 135:62]
    wire nutcoretrap : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 135:31]
    connect nutcoretrap, _nutcoretrap_T @[src/main/scala/nutcore/backend/seq/EXU.scala 135:31]

  module WBU : @[src/main/scala/nutcore/backend/seq/WBU.scala 25:7]
    input clock : Clock @[src/main/scala/nutcore/backend/seq/WBU.scala 25:7]
    input reset : Reset @[src/main/scala/nutcore/backend/seq/WBU.scala 25:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { decode : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}, isMMIO : UInt<1>, intrNO : UInt<64>, commits : UInt<64>[5]}}, wb : { rfWen : UInt<1>, rfDest : UInt<5>, rfData : UInt<64>}, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}} @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]

    node _io_wb_rfWen_T = and(io.in.bits.decode.ctrl.rfWen, io.in.valid) @[src/main/scala/nutcore/backend/seq/WBU.scala 32:47]
    connect io.wb.rfWen, _io_wb_rfWen_T @[src/main/scala/nutcore/backend/seq/WBU.scala 32:15]
    connect io.wb.rfDest, io.in.bits.decode.ctrl.rfDest @[src/main/scala/nutcore/backend/seq/WBU.scala 33:16]
    connect io.wb.rfData, io.in.bits.commits[io.in.bits.decode.ctrl.fuType] @[src/main/scala/nutcore/backend/seq/WBU.scala 34:16]
    connect io.in.ready, UInt<1>(0h1) @[src/main/scala/nutcore/backend/seq/WBU.scala 36:15]
    connect io.redirect, io.in.bits.decode.cf.redirect @[src/main/scala/nutcore/backend/seq/WBU.scala 38:15]
    node _io_redirect_valid_T = and(io.in.bits.decode.cf.redirect.valid, io.in.valid) @[src/main/scala/nutcore/backend/seq/WBU.scala 39:60]
    connect io.redirect.valid, _io_redirect_valid_T @[src/main/scala/nutcore/backend/seq/WBU.scala 39:21]
    wire falseWire : UInt<1> @[src/main/scala/nutcore/backend/seq/WBU.scala 43:27]
    connect falseWire, UInt<1>(0h0) @[src/main/scala/nutcore/backend/seq/WBU.scala 43:27]

  module Backend_inorder : @[src/main/scala/nutcore/backend/ooo/Backend.scala 668:7]
    input clock : Clock @[src/main/scala/nutcore/backend/ooo/Backend.scala 668:7]
    input reset : Reset @[src/main/scala/nutcore/backend/ooo/Backend.scala 668:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}[2], flip flush : UInt<2>, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip memMMU : { imem : { flip privilegeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<39>}, dmem : { flip privilegeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<39>}}, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}} @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]

    inst isu of ISU @[src/main/scala/nutcore/backend/ooo/Backend.scala 678:20]
    connect isu.clock, clock
    connect isu.reset, reset
    inst exu of EXU @[src/main/scala/nutcore/backend/ooo/Backend.scala 679:20]
    connect exu.clock, clock
    connect exu.reset, reset
    inst wbu of WBU @[src/main/scala/nutcore/backend/ooo/Backend.scala 680:20]
    connect wbu.clock, clock
    connect wbu.reset, reset
    node _T = and(exu.io.out.ready, exu.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_1 = bits(io.flush, 0, 0) @[src/main/scala/nutcore/backend/ooo/Backend.scala 682:67]
    regreset valid : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 24:24]
    when _T : @[src/main/scala/utils/Pipeline.scala 25:25]
      connect valid, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_2 = and(isu.io.out.valid, exu.io.in.ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_2 : @[src/main/scala/utils/Pipeline.scala 26:38]
      connect valid, UInt<1>(0h1) @[src/main/scala/utils/Pipeline.scala 26:46]
    when _T_1 : @[src/main/scala/utils/Pipeline.scala 27:20]
      connect valid, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 27:28]
    connect isu.io.out.ready, exu.io.in.ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _exu_io_in_bits_T = and(isu.io.out.valid, exu.io.in.ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg exu_io_in_bits_r : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}, clock @[src/main/scala/utils/Pipeline.scala 30:28]
    when _exu_io_in_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      connect exu_io_in_bits_r, isu.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    connect exu.io.in.bits.data.imm, exu_io_in_bits_r.data.imm @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.data.src2, exu_io_in_bits_r.data.src2 @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.data.src1, exu_io_in_bits_r.data.src1 @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.isBlocked, exu_io_in_bits_r.ctrl.isBlocked @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.noSpecExec, exu_io_in_bits_r.ctrl.noSpecExec @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.isSrc2Forward, exu_io_in_bits_r.ctrl.isSrc2Forward @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.isSrc1Forward, exu_io_in_bits_r.ctrl.isSrc1Forward @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.isNutCoreTrap, exu_io_in_bits_r.ctrl.isNutCoreTrap @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.rfDest, exu_io_in_bits_r.ctrl.rfDest @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.rfWen, exu_io_in_bits_r.ctrl.rfWen @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.rfSrc2, exu_io_in_bits_r.ctrl.rfSrc2 @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.rfSrc1, exu_io_in_bits_r.ctrl.rfSrc1 @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.fuOpType, exu_io_in_bits_r.ctrl.fuOpType @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.fuType, exu_io_in_bits_r.ctrl.fuType @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.src2Type, exu_io_in_bits_r.ctrl.src2Type @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.ctrl.src1Type, exu_io_in_bits_r.ctrl.src1Type @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.isBranch, exu_io_in_bits_r.cf.isBranch @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.runahead_checkpoint_id, exu_io_in_bits_r.cf.runahead_checkpoint_id @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.crossPageIPFFix, exu_io_in_bits_r.cf.crossPageIPFFix @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.isRVC, exu_io_in_bits_r.cf.isRVC @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.brIdx, exu_io_in_bits_r.cf.brIdx @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.intrVec[0], exu_io_in_bits_r.cf.intrVec[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.intrVec[1], exu_io_in_bits_r.cf.intrVec[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.intrVec[2], exu_io_in_bits_r.cf.intrVec[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.intrVec[3], exu_io_in_bits_r.cf.intrVec[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.intrVec[4], exu_io_in_bits_r.cf.intrVec[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.intrVec[5], exu_io_in_bits_r.cf.intrVec[5] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.intrVec[6], exu_io_in_bits_r.cf.intrVec[6] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.intrVec[7], exu_io_in_bits_r.cf.intrVec[7] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.intrVec[8], exu_io_in_bits_r.cf.intrVec[8] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.intrVec[9], exu_io_in_bits_r.cf.intrVec[9] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.intrVec[10], exu_io_in_bits_r.cf.intrVec[10] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.intrVec[11], exu_io_in_bits_r.cf.intrVec[11] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[0], exu_io_in_bits_r.cf.exceptionVec[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[1], exu_io_in_bits_r.cf.exceptionVec[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[2], exu_io_in_bits_r.cf.exceptionVec[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[3], exu_io_in_bits_r.cf.exceptionVec[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[4], exu_io_in_bits_r.cf.exceptionVec[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[5], exu_io_in_bits_r.cf.exceptionVec[5] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[6], exu_io_in_bits_r.cf.exceptionVec[6] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[7], exu_io_in_bits_r.cf.exceptionVec[7] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[8], exu_io_in_bits_r.cf.exceptionVec[8] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[9], exu_io_in_bits_r.cf.exceptionVec[9] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[10], exu_io_in_bits_r.cf.exceptionVec[10] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[11], exu_io_in_bits_r.cf.exceptionVec[11] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[12], exu_io_in_bits_r.cf.exceptionVec[12] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[13], exu_io_in_bits_r.cf.exceptionVec[13] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[14], exu_io_in_bits_r.cf.exceptionVec[14] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.exceptionVec[15], exu_io_in_bits_r.cf.exceptionVec[15] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.redirect.valid, exu_io_in_bits_r.cf.redirect.valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.redirect.rtype, exu_io_in_bits_r.cf.redirect.rtype @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.redirect.target, exu_io_in_bits_r.cf.redirect.target @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.pnpc, exu_io_in_bits_r.cf.pnpc @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.pc, exu_io_in_bits_r.cf.pc @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.bits.cf.instr, exu_io_in_bits_r.cf.instr @[src/main/scala/utils/Pipeline.scala 30:16]
    connect exu.io.in.valid, valid @[src/main/scala/utils/Pipeline.scala 31:17]
    node _T_3 = bits(io.flush, 1, 1) @[src/main/scala/nutcore/backend/ooo/Backend.scala 683:58]
    regreset valid_1 : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 24:24]
    when UInt<1>(0h1) : @[src/main/scala/utils/Pipeline.scala 25:25]
      connect valid_1, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_4 = and(exu.io.out.valid, wbu.io.in.ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_4 : @[src/main/scala/utils/Pipeline.scala 26:38]
      connect valid_1, UInt<1>(0h1) @[src/main/scala/utils/Pipeline.scala 26:46]
    when _T_3 : @[src/main/scala/utils/Pipeline.scala 27:20]
      connect valid_1, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 27:28]
    connect exu.io.out.ready, wbu.io.in.ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _wbu_io_in_bits_T = and(exu.io.out.valid, wbu.io.in.ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg wbu_io_in_bits_r : { decode : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}, isMMIO : UInt<1>, intrNO : UInt<64>, commits : UInt<64>[5]}, clock @[src/main/scala/utils/Pipeline.scala 30:28]
    when _wbu_io_in_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      connect wbu_io_in_bits_r, exu.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    connect wbu.io.in.bits.commits[0], wbu_io_in_bits_r.commits[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.commits[1], wbu_io_in_bits_r.commits[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.commits[2], wbu_io_in_bits_r.commits[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.commits[3], wbu_io_in_bits_r.commits[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.commits[4], wbu_io_in_bits_r.commits[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.intrNO, wbu_io_in_bits_r.intrNO @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.isMMIO, wbu_io_in_bits_r.isMMIO @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.data.imm, wbu_io_in_bits_r.decode.data.imm @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.data.src2, wbu_io_in_bits_r.decode.data.src2 @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.data.src1, wbu_io_in_bits_r.decode.data.src1 @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.isBlocked, wbu_io_in_bits_r.decode.ctrl.isBlocked @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.noSpecExec, wbu_io_in_bits_r.decode.ctrl.noSpecExec @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.isSrc2Forward, wbu_io_in_bits_r.decode.ctrl.isSrc2Forward @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.isSrc1Forward, wbu_io_in_bits_r.decode.ctrl.isSrc1Forward @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.isNutCoreTrap, wbu_io_in_bits_r.decode.ctrl.isNutCoreTrap @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.rfDest, wbu_io_in_bits_r.decode.ctrl.rfDest @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.rfWen, wbu_io_in_bits_r.decode.ctrl.rfWen @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.rfSrc2, wbu_io_in_bits_r.decode.ctrl.rfSrc2 @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.rfSrc1, wbu_io_in_bits_r.decode.ctrl.rfSrc1 @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.fuOpType, wbu_io_in_bits_r.decode.ctrl.fuOpType @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.fuType, wbu_io_in_bits_r.decode.ctrl.fuType @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.src2Type, wbu_io_in_bits_r.decode.ctrl.src2Type @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.ctrl.src1Type, wbu_io_in_bits_r.decode.ctrl.src1Type @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.isBranch, wbu_io_in_bits_r.decode.cf.isBranch @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.runahead_checkpoint_id, wbu_io_in_bits_r.decode.cf.runahead_checkpoint_id @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.crossPageIPFFix, wbu_io_in_bits_r.decode.cf.crossPageIPFFix @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.isRVC, wbu_io_in_bits_r.decode.cf.isRVC @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.brIdx, wbu_io_in_bits_r.decode.cf.brIdx @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.intrVec[0], wbu_io_in_bits_r.decode.cf.intrVec[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.intrVec[1], wbu_io_in_bits_r.decode.cf.intrVec[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.intrVec[2], wbu_io_in_bits_r.decode.cf.intrVec[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.intrVec[3], wbu_io_in_bits_r.decode.cf.intrVec[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.intrVec[4], wbu_io_in_bits_r.decode.cf.intrVec[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.intrVec[5], wbu_io_in_bits_r.decode.cf.intrVec[5] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.intrVec[6], wbu_io_in_bits_r.decode.cf.intrVec[6] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.intrVec[7], wbu_io_in_bits_r.decode.cf.intrVec[7] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.intrVec[8], wbu_io_in_bits_r.decode.cf.intrVec[8] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.intrVec[9], wbu_io_in_bits_r.decode.cf.intrVec[9] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.intrVec[10], wbu_io_in_bits_r.decode.cf.intrVec[10] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.intrVec[11], wbu_io_in_bits_r.decode.cf.intrVec[11] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[0], wbu_io_in_bits_r.decode.cf.exceptionVec[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[1], wbu_io_in_bits_r.decode.cf.exceptionVec[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[2], wbu_io_in_bits_r.decode.cf.exceptionVec[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[3], wbu_io_in_bits_r.decode.cf.exceptionVec[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[4], wbu_io_in_bits_r.decode.cf.exceptionVec[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[5], wbu_io_in_bits_r.decode.cf.exceptionVec[5] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[6], wbu_io_in_bits_r.decode.cf.exceptionVec[6] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[7], wbu_io_in_bits_r.decode.cf.exceptionVec[7] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[8], wbu_io_in_bits_r.decode.cf.exceptionVec[8] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[9], wbu_io_in_bits_r.decode.cf.exceptionVec[9] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[10], wbu_io_in_bits_r.decode.cf.exceptionVec[10] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[11], wbu_io_in_bits_r.decode.cf.exceptionVec[11] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[12], wbu_io_in_bits_r.decode.cf.exceptionVec[12] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[13], wbu_io_in_bits_r.decode.cf.exceptionVec[13] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[14], wbu_io_in_bits_r.decode.cf.exceptionVec[14] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.exceptionVec[15], wbu_io_in_bits_r.decode.cf.exceptionVec[15] @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.redirect.valid, wbu_io_in_bits_r.decode.cf.redirect.valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.redirect.rtype, wbu_io_in_bits_r.decode.cf.redirect.rtype @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.redirect.target, wbu_io_in_bits_r.decode.cf.redirect.target @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.pnpc, wbu_io_in_bits_r.decode.cf.pnpc @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.pc, wbu_io_in_bits_r.decode.cf.pc @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.bits.decode.cf.instr, wbu_io_in_bits_r.decode.cf.instr @[src/main/scala/utils/Pipeline.scala 30:16]
    connect wbu.io.in.valid, valid_1 @[src/main/scala/utils/Pipeline.scala 31:17]
    connect isu.io.in[0], io.in[0] @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    connect isu.io.in[1], io.in[1] @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    node _isu_io_flush_T = bits(io.flush, 0, 0) @[src/main/scala/nutcore/backend/ooo/Backend.scala 687:27]
    connect isu.io.flush, _isu_io_flush_T @[src/main/scala/nutcore/backend/ooo/Backend.scala 687:16]
    node _exu_io_flush_T = bits(io.flush, 1, 1) @[src/main/scala/nutcore/backend/ooo/Backend.scala 688:27]
    connect exu.io.flush, _exu_io_flush_T @[src/main/scala/nutcore/backend/ooo/Backend.scala 688:16]
    connect isu.io.wb, wbu.io.wb @[src/main/scala/nutcore/backend/ooo/Backend.scala 690:13]
    connect io.redirect, wbu.io.redirect @[src/main/scala/nutcore/backend/ooo/Backend.scala 691:15]
    connect isu.io.forward, exu.io.forward @[src/main/scala/nutcore/backend/ooo/Backend.scala 693:18]
    connect exu.io.memMMU.imem, io.memMMU.imem @[src/main/scala/nutcore/backend/ooo/Backend.scala 695:18]
    connect exu.io.memMMU.dmem, io.memMMU.dmem @[src/main/scala/nutcore/backend/ooo/Backend.scala 696:18]
    connect exu.io.dmem.resp, io.dmem.resp @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    connect io.dmem.req.bits, exu.io.dmem.req.bits @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    connect io.dmem.req.valid, exu.io.dmem.req.valid @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    connect exu.io.dmem.req.ready, io.dmem.req.ready @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]

  module LockingArbiter : @[src/main/scala/chisel3/util/Arbiter.scala 97:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 97:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 97:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 52:14]

    wire io_chosen_choice : UInt @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    connect io_chosen_choice, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    connect io.chosen, io_chosen_choice @[src/main/scala/chisel3/util/Arbiter.scala 54:13]
    connect io.out.valid, io.in[io.chosen].valid @[src/main/scala/chisel3/util/Arbiter.scala 55:16]
    connect io.out.bits, io.in[io.chosen].bits @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    regreset lockCount_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg lockIdx : UInt, clock @[src/main/scala/chisel3/util/Arbiter.scala 60:22]
    node locked = neq(lockCount_value, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 61:34]
    node _wantsLock_T = bits(io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wantsLock_T_1 = bits(io.out.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node wantsLock = and(_wantsLock_T, _wantsLock_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 94:62]
    node _T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_1 = and(_T, wantsLock) @[src/main/scala/chisel3/util/Arbiter.scala 64:22]
    when _T_1 : @[src/main/scala/chisel3/util/Arbiter.scala 64:36]
      connect lockIdx, io.chosen @[src/main/scala/chisel3/util/Arbiter.scala 65:15]
      node wrap = eq(lockCount_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(lockCount_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect lockCount_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when locked : @[src/main/scala/chisel3/util/Arbiter.scala 69:18]
      connect io.chosen, lockIdx @[src/main/scala/chisel3/util/Arbiter.scala 69:30]
    node _T_2 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = eq(lockIdx, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_0_ready_T_1 = mux(locked, _io_in_0_ready_T, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_0_ready_T_2 = and(_io_in_0_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    connect io.in[0].ready, _io_in_0_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    node _io_in_1_ready_T = eq(lockIdx, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_1_ready_T_1 = mux(locked, _io_in_1_ready_T, _T_2) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_1_ready_T_2 = and(_io_in_1_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    connect io.in[1].ready, _io_in_1_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 103:26]
      connect io_chosen_choice, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 103:35]


  module SimpleBusCrossbarNto1 : @[src/main/scala/bus/simplebus/Crossbar.scala 85:7]
    input clock : Clock @[src/main/scala/bus/simplebus/Crossbar.scala 85:7]
    input reset : Reset @[src/main/scala/bus/simplebus/Crossbar.scala 85:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}[2], out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]

    regreset state : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 92:22]
    inst inputArb of LockingArbiter @[src/main/scala/bus/simplebus/Crossbar.scala 95:24]
    connect inputArb.clock, clock
    connect inputArb.reset, reset
    connect inputArb.io.in[0], io.in[0].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    connect inputArb.io.in[1], io.in[1].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    node _T = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_1 = eq(_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_2 = bits(inputArb.io.out.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_3 = eq(_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_5 = eq(_T_4, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:29]
    node _T_6 = and(inputArb.io.out.valid, _T_5) @[src/main/scala/bus/simplebus/Crossbar.scala 98:26]
    node _T_7 = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_8 = eq(_T_7, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:55]
    node _T_9 = and(_T_6, _T_8) @[src/main/scala/bus/simplebus/Crossbar.scala 98:52]
    node _T_10 = eq(_T_9, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:10]
    node _T_11 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    node _T_12 = eq(_T_11, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    when _T_12 : @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      node _T_13 = eq(_T_10, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      when _T_13 : @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
        skip
      assert(clock, _T_10, UInt<1>(0h1), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    regreset inflightSrc : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 99:28]
    connect io.out.req.bits, inputArb.io.out.bits @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    node _io_out_req_valid_T = eq(state, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 103:47]
    node _io_out_req_valid_T_1 = and(inputArb.io.out.valid, _io_out_req_valid_T) @[src/main/scala/bus/simplebus/Crossbar.scala 103:37]
    connect io.out.req.valid, _io_out_req_valid_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 103:20]
    node _inputArb_io_out_ready_T = eq(state, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 104:47]
    node _inputArb_io_out_ready_T_1 = and(io.out.req.ready, _inputArb_io_out_ready_T) @[src/main/scala/bus/simplebus/Crossbar.scala 104:37]
    connect inputArb.io.out.ready, _inputArb_io_out_ready_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 104:17]
    connect io.in[0].resp.bits, io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    connect io.in[1].resp.bits, io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    connect io.in[0].resp.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    connect io.in[1].resp.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    connect io.in[inflightSrc].resp.valid, io.out.resp.valid @[src/main/scala/bus/simplebus/Crossbar.scala 109:13]
    connect io.out.resp.ready, io.in[inflightSrc].resp.ready @[src/main/scala/bus/simplebus/Crossbar.scala 110:13]
    node _T_14 = eq(UInt<2>(0h0), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    when _T_14 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
      node _T_15 = and(inputArb.io.out.ready, inputArb.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_15 : @[src/main/scala/bus/simplebus/Crossbar.scala 115:27]
        connect inflightSrc, inputArb.io.chosen @[src/main/scala/bus/simplebus/Crossbar.scala 116:21]
        node _T_16 = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
        node _T_17 = eq(_T_16, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
        node _T_18 = bits(inputArb.io.out.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
        node _T_19 = eq(_T_18, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
        node _T_20 = and(_T_17, _T_19) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
        when _T_20 : @[src/main/scala/bus/simplebus/Crossbar.scala 117:38]
          connect state, UInt<2>(0h1) @[src/main/scala/bus/simplebus/Crossbar.scala 117:46]
        else :
          node _T_21 = eq(inputArb.io.out.bits.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
          node _T_22 = eq(inputArb.io.out.bits.cmd, UInt<1>(0h1)) @[src/main/scala/bus/simplebus/SimpleBus.scala 77:29]
          node _T_23 = or(_T_21, _T_22) @[src/main/scala/bus/simplebus/Crossbar.scala 118:47]
          when _T_23 : @[src/main/scala/bus/simplebus/Crossbar.scala 118:80]
            connect state, UInt<2>(0h2) @[src/main/scala/bus/simplebus/Crossbar.scala 118:88]
    else :
      node _T_24 = eq(UInt<2>(0h1), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
      when _T_24 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
        node _T_25 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        node _T_26 = eq(io.out.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
        node _T_27 = and(_T_25, _T_26) @[src/main/scala/bus/simplebus/Crossbar.scala 121:46]
        when _T_27 : @[src/main/scala/bus/simplebus/Crossbar.scala 121:78]
          connect state, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 121:86]
      else :
        node _T_28 = eq(UInt<2>(0h2), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
        when _T_28 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
          node _T_29 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_29 : @[src/main/scala/bus/simplebus/Crossbar.scala 122:48]
            connect state, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 122:56]


  module LockingArbiter_1 : @[src/main/scala/chisel3/util/Arbiter.scala 97:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 97:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 97:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}[4], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, chosen : UInt<2>} @[src/main/scala/chisel3/util/Arbiter.scala 52:14]

    wire io_chosen_choice : UInt @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    connect io_chosen_choice, UInt<2>(0h3) @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    connect io.chosen, io_chosen_choice @[src/main/scala/chisel3/util/Arbiter.scala 54:13]
    connect io.out.valid, io.in[io.chosen].valid @[src/main/scala/chisel3/util/Arbiter.scala 55:16]
    connect io.out.bits, io.in[io.chosen].bits @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    regreset lockCount_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg lockIdx : UInt, clock @[src/main/scala/chisel3/util/Arbiter.scala 60:22]
    node locked = neq(lockCount_value, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 61:34]
    node _wantsLock_T = bits(io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wantsLock_T_1 = bits(io.out.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node wantsLock = and(_wantsLock_T, _wantsLock_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 94:62]
    node _T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_1 = and(_T, wantsLock) @[src/main/scala/chisel3/util/Arbiter.scala 64:22]
    when _T_1 : @[src/main/scala/chisel3/util/Arbiter.scala 64:36]
      connect lockIdx, io.chosen @[src/main/scala/chisel3/util/Arbiter.scala 65:15]
      node wrap = eq(lockCount_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(lockCount_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect lockCount_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when locked : @[src/main/scala/chisel3/util/Arbiter.scala 69:18]
      connect io.chosen, lockIdx @[src/main/scala/chisel3/util/Arbiter.scala 69:30]
    node _T_2 = or(io.in[0].valid, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 45:68]
    node _T_3 = or(_T_2, io.in[2].valid) @[src/main/scala/chisel3/util/Arbiter.scala 45:68]
    node _T_4 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _T_5 = eq(_T_2, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _T_6 = eq(_T_3, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = eq(lockIdx, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_0_ready_T_1 = mux(locked, _io_in_0_ready_T, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_0_ready_T_2 = and(_io_in_0_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    connect io.in[0].ready, _io_in_0_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    node _io_in_1_ready_T = eq(lockIdx, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_1_ready_T_1 = mux(locked, _io_in_1_ready_T, _T_4) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_1_ready_T_2 = and(_io_in_1_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    connect io.in[1].ready, _io_in_1_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    node _io_in_2_ready_T = eq(lockIdx, UInt<2>(0h2)) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_2_ready_T_1 = mux(locked, _io_in_2_ready_T, _T_5) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_2_ready_T_2 = and(_io_in_2_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    connect io.in[2].ready, _io_in_2_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    node _io_in_3_ready_T = eq(lockIdx, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_3_ready_T_1 = mux(locked, _io_in_3_ready_T, _T_6) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_3_ready_T_2 = and(_io_in_3_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    connect io.in[3].ready, _io_in_3_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    when io.in[2].valid : @[src/main/scala/chisel3/util/Arbiter.scala 103:26]
      connect io_chosen_choice, UInt<2>(0h2) @[src/main/scala/chisel3/util/Arbiter.scala 103:35]
    when io.in[1].valid : @[src/main/scala/chisel3/util/Arbiter.scala 103:26]
      connect io_chosen_choice, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 103:35]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 103:26]
      connect io_chosen_choice, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 103:35]


  module SimpleBusCrossbarNto1_1 : @[src/main/scala/bus/simplebus/Crossbar.scala 85:7]
    input clock : Clock @[src/main/scala/bus/simplebus/Crossbar.scala 85:7]
    input reset : Reset @[src/main/scala/bus/simplebus/Crossbar.scala 85:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}[4], out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]

    regreset state : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 92:22]
    inst inputArb of LockingArbiter_1 @[src/main/scala/bus/simplebus/Crossbar.scala 95:24]
    connect inputArb.clock, clock
    connect inputArb.reset, reset
    connect inputArb.io.in[0], io.in[0].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    connect inputArb.io.in[1], io.in[1].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    connect inputArb.io.in[2], io.in[2].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    connect inputArb.io.in[3], io.in[3].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    node _T = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_1 = eq(_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_2 = bits(inputArb.io.out.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_3 = eq(_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_5 = eq(_T_4, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:29]
    node _T_6 = and(inputArb.io.out.valid, _T_5) @[src/main/scala/bus/simplebus/Crossbar.scala 98:26]
    node _T_7 = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_8 = eq(_T_7, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:55]
    node _T_9 = and(_T_6, _T_8) @[src/main/scala/bus/simplebus/Crossbar.scala 98:52]
    node _T_10 = eq(_T_9, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:10]
    node _T_11 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    node _T_12 = eq(_T_11, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    when _T_12 : @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      node _T_13 = eq(_T_10, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      when _T_13 : @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
        skip
      assert(clock, _T_10, UInt<1>(0h1), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    regreset inflightSrc : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 99:28]
    connect io.out.req.bits, inputArb.io.out.bits @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    node _io_out_req_valid_T = eq(state, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 103:47]
    node _io_out_req_valid_T_1 = and(inputArb.io.out.valid, _io_out_req_valid_T) @[src/main/scala/bus/simplebus/Crossbar.scala 103:37]
    connect io.out.req.valid, _io_out_req_valid_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 103:20]
    node _inputArb_io_out_ready_T = eq(state, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 104:47]
    node _inputArb_io_out_ready_T_1 = and(io.out.req.ready, _inputArb_io_out_ready_T) @[src/main/scala/bus/simplebus/Crossbar.scala 104:37]
    connect inputArb.io.out.ready, _inputArb_io_out_ready_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 104:17]
    connect io.in[0].resp.bits, io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    connect io.in[1].resp.bits, io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    connect io.in[2].resp.bits, io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    connect io.in[3].resp.bits, io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    connect io.in[0].resp.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    connect io.in[1].resp.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    connect io.in[2].resp.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    connect io.in[3].resp.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    connect io.in[inflightSrc].resp.valid, io.out.resp.valid @[src/main/scala/bus/simplebus/Crossbar.scala 109:13]
    connect io.out.resp.ready, io.in[inflightSrc].resp.ready @[src/main/scala/bus/simplebus/Crossbar.scala 110:13]
    node _T_14 = eq(UInt<2>(0h0), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    when _T_14 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
      node _T_15 = and(inputArb.io.out.ready, inputArb.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_15 : @[src/main/scala/bus/simplebus/Crossbar.scala 115:27]
        connect inflightSrc, inputArb.io.chosen @[src/main/scala/bus/simplebus/Crossbar.scala 116:21]
        node _T_16 = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
        node _T_17 = eq(_T_16, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
        node _T_18 = bits(inputArb.io.out.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
        node _T_19 = eq(_T_18, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
        node _T_20 = and(_T_17, _T_19) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
        when _T_20 : @[src/main/scala/bus/simplebus/Crossbar.scala 117:38]
          connect state, UInt<2>(0h1) @[src/main/scala/bus/simplebus/Crossbar.scala 117:46]
        else :
          node _T_21 = eq(inputArb.io.out.bits.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
          node _T_22 = eq(inputArb.io.out.bits.cmd, UInt<1>(0h1)) @[src/main/scala/bus/simplebus/SimpleBus.scala 77:29]
          node _T_23 = or(_T_21, _T_22) @[src/main/scala/bus/simplebus/Crossbar.scala 118:47]
          when _T_23 : @[src/main/scala/bus/simplebus/Crossbar.scala 118:80]
            connect state, UInt<2>(0h2) @[src/main/scala/bus/simplebus/Crossbar.scala 118:88]
    else :
      node _T_24 = eq(UInt<2>(0h1), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
      when _T_24 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
        node _T_25 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        node _T_26 = eq(io.out.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
        node _T_27 = and(_T_25, _T_26) @[src/main/scala/bus/simplebus/Crossbar.scala 121:46]
        when _T_27 : @[src/main/scala/bus/simplebus/Crossbar.scala 121:78]
          connect state, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 121:86]
      else :
        node _T_28 = eq(UInt<2>(0h2), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
        when _T_28 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
          node _T_29 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_29 : @[src/main/scala/bus/simplebus/Crossbar.scala 122:48]
            connect state, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 122:56]


  module EmbeddedTLBExec : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 177:7]
    input clock : Clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 177:7]
    input reset : Reset @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 177:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, flip md : UInt<121>[4], mdWrite : { wen : UInt<1>, windex : UInt<1>, waymask : UInt<4>, wdata : UInt<121>}, flip mdReady : UInt<1>, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<1>, flip satp : UInt<64>, pf : { flip privilegeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<39>}, ipf : UInt<1>, isFinish : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]

    wire _vpn_WIRE : { vpn : UInt<27>, off : UInt<12>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    wire _vpn_WIRE_1 : UInt<39> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    connect _vpn_WIRE_1, io.in.bits.addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    node _vpn_T = bits(_vpn_WIRE_1, 11, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    connect _vpn_WIRE.off, _vpn_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    node _vpn_T_1 = bits(_vpn_WIRE_1, 38, 12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    connect _vpn_WIRE.vpn, _vpn_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    wire vpn : { vpn2 : UInt<9>, vpn1 : UInt<9>, vpn0 : UInt<9>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    wire _vpn_WIRE_2 : UInt<27> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    connect _vpn_WIRE_2, _vpn_WIRE.vpn @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    node _vpn_T_2 = bits(_vpn_WIRE_2, 8, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    connect vpn.vpn0, _vpn_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    node _vpn_T_3 = bits(_vpn_WIRE_2, 17, 9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    connect vpn.vpn1, _vpn_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    node _vpn_T_4 = bits(_vpn_WIRE_2, 26, 18) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    connect vpn.vpn2, _vpn_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    wire satp : { mode : UInt<4>, asid : UInt<16>, res : UInt<24>, ppn : UInt<20>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    wire _satp_WIRE : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    connect _satp_WIRE, io.satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    node _satp_T = bits(_satp_WIRE, 19, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    connect satp.ppn, _satp_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    node _satp_T_1 = bits(_satp_WIRE, 43, 20) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    connect satp.res, _satp_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    node _satp_T_2 = bits(_satp_WIRE, 59, 44) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    connect satp.asid, _satp_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    node _satp_T_3 = bits(_satp_WIRE, 63, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    connect satp.mode, _satp_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    connect io.pf.loadPF, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 204:13]
    connect io.pf.storePF, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 205:14]
    connect io.pf.addr, io.in.bits.addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 206:11]
    wire _hitVec_WIRE : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_1 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_1, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T = bits(_hitVec_WIRE_1, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE.pteaddr, _hitVec_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_1 = bits(_hitVec_WIRE_1, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE.ppn, _hitVec_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_2 = bits(_hitVec_WIRE_1, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE.flag, _hitVec_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_3 = bits(_hitVec_WIRE_1, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE.mask, _hitVec_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_4 = bits(_hitVec_WIRE_1, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE.asid, _hitVec_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_5 = bits(_hitVec_WIRE_1, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE.vpn, _hitVec_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_2 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_3 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_3, _hitVec_WIRE.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_6 = bits(_hitVec_WIRE_3, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.v, _hitVec_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_7 = bits(_hitVec_WIRE_3, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.r, _hitVec_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_8 = bits(_hitVec_WIRE_3, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.w, _hitVec_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_9 = bits(_hitVec_WIRE_3, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.x, _hitVec_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_10 = bits(_hitVec_WIRE_3, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.u, _hitVec_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_11 = bits(_hitVec_WIRE_3, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.g, _hitVec_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_12 = bits(_hitVec_WIRE_3, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.a, _hitVec_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_13 = bits(_hitVec_WIRE_3, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.d, _hitVec_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_4 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    wire _hitVec_WIRE_5 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_5, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_14 = bits(_hitVec_WIRE_5, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_4.pteaddr, _hitVec_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_15 = bits(_hitVec_WIRE_5, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_4.ppn, _hitVec_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_16 = bits(_hitVec_WIRE_5, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_4.flag, _hitVec_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_17 = bits(_hitVec_WIRE_5, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_4.mask, _hitVec_T_17 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_18 = bits(_hitVec_WIRE_5, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_4.asid, _hitVec_T_18 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_19 = bits(_hitVec_WIRE_5, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_4.vpn, _hitVec_T_19 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_20 = eq(_hitVec_WIRE_4.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_T_21 = and(_hitVec_WIRE_2.v, _hitVec_T_20) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    wire _hitVec_WIRE_6 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_7 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_7, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_22 = bits(_hitVec_WIRE_7, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_6.pteaddr, _hitVec_T_22 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_23 = bits(_hitVec_WIRE_7, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_6.ppn, _hitVec_T_23 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_24 = bits(_hitVec_WIRE_7, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_6.flag, _hitVec_T_24 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_25 = bits(_hitVec_WIRE_7, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_6.mask, _hitVec_T_25 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_26 = bits(_hitVec_WIRE_7, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_6.asid, _hitVec_T_26 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_27 = bits(_hitVec_WIRE_7, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_6.vpn, _hitVec_T_27 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_8 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    wire _hitVec_WIRE_9 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_9, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_28 = bits(_hitVec_WIRE_9, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_8.pteaddr, _hitVec_T_28 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_29 = bits(_hitVec_WIRE_9, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_8.ppn, _hitVec_T_29 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_30 = bits(_hitVec_WIRE_9, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_8.flag, _hitVec_T_30 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_31 = bits(_hitVec_WIRE_9, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_8.mask, _hitVec_T_31 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_32 = bits(_hitVec_WIRE_9, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_8.asid, _hitVec_T_32 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_33 = bits(_hitVec_WIRE_9, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_8.vpn, _hitVec_T_33 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_34 = cat(hitVec_hi, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_35 = cat(UInt<9>(0h1ff), _hitVec_WIRE_6.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_36 = and(_hitVec_T_35, _hitVec_WIRE_8.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_37 = cat(UInt<9>(0h1ff), _hitVec_WIRE_6.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_38 = and(_hitVec_T_37, _hitVec_T_34) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_39 = eq(_hitVec_T_36, _hitVec_T_38) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_40 = and(_hitVec_T_21, _hitVec_T_39) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    wire _hitVec_WIRE_10 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_11 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_11, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_41 = bits(_hitVec_WIRE_11, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_10.pteaddr, _hitVec_T_41 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_42 = bits(_hitVec_WIRE_11, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_10.ppn, _hitVec_T_42 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_43 = bits(_hitVec_WIRE_11, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_10.flag, _hitVec_T_43 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_44 = bits(_hitVec_WIRE_11, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_10.mask, _hitVec_T_44 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_45 = bits(_hitVec_WIRE_11, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_10.asid, _hitVec_T_45 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_46 = bits(_hitVec_WIRE_11, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_10.vpn, _hitVec_T_46 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_12 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_13 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_13, _hitVec_WIRE_10.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_47 = bits(_hitVec_WIRE_13, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.v, _hitVec_T_47 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_48 = bits(_hitVec_WIRE_13, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.r, _hitVec_T_48 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_49 = bits(_hitVec_WIRE_13, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.w, _hitVec_T_49 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_50 = bits(_hitVec_WIRE_13, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.x, _hitVec_T_50 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_51 = bits(_hitVec_WIRE_13, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.u, _hitVec_T_51 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_52 = bits(_hitVec_WIRE_13, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.g, _hitVec_T_52 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_53 = bits(_hitVec_WIRE_13, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.a, _hitVec_T_53 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_54 = bits(_hitVec_WIRE_13, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.d, _hitVec_T_54 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_14 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    wire _hitVec_WIRE_15 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_15, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_55 = bits(_hitVec_WIRE_15, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_14.pteaddr, _hitVec_T_55 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_56 = bits(_hitVec_WIRE_15, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_14.ppn, _hitVec_T_56 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_57 = bits(_hitVec_WIRE_15, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_14.flag, _hitVec_T_57 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_58 = bits(_hitVec_WIRE_15, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_14.mask, _hitVec_T_58 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_59 = bits(_hitVec_WIRE_15, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_14.asid, _hitVec_T_59 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_60 = bits(_hitVec_WIRE_15, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_14.vpn, _hitVec_T_60 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_61 = eq(_hitVec_WIRE_14.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_T_62 = and(_hitVec_WIRE_12.v, _hitVec_T_61) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    wire _hitVec_WIRE_16 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_17 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_17, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_63 = bits(_hitVec_WIRE_17, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_16.pteaddr, _hitVec_T_63 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_64 = bits(_hitVec_WIRE_17, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_16.ppn, _hitVec_T_64 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_65 = bits(_hitVec_WIRE_17, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_16.flag, _hitVec_T_65 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_66 = bits(_hitVec_WIRE_17, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_16.mask, _hitVec_T_66 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_67 = bits(_hitVec_WIRE_17, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_16.asid, _hitVec_T_67 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_68 = bits(_hitVec_WIRE_17, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_16.vpn, _hitVec_T_68 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_18 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    wire _hitVec_WIRE_19 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_19, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_69 = bits(_hitVec_WIRE_19, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_18.pteaddr, _hitVec_T_69 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_70 = bits(_hitVec_WIRE_19, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_18.ppn, _hitVec_T_70 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_71 = bits(_hitVec_WIRE_19, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_18.flag, _hitVec_T_71 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_72 = bits(_hitVec_WIRE_19, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_18.mask, _hitVec_T_72 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_73 = bits(_hitVec_WIRE_19, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_18.asid, _hitVec_T_73 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_74 = bits(_hitVec_WIRE_19, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_18.vpn, _hitVec_T_74 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi_1 = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_75 = cat(hitVec_hi_1, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_76 = cat(UInt<9>(0h1ff), _hitVec_WIRE_16.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_77 = and(_hitVec_T_76, _hitVec_WIRE_18.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_78 = cat(UInt<9>(0h1ff), _hitVec_WIRE_16.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_79 = and(_hitVec_T_78, _hitVec_T_75) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_80 = eq(_hitVec_T_77, _hitVec_T_79) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_81 = and(_hitVec_T_62, _hitVec_T_80) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    wire _hitVec_WIRE_20 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_21 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_21, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_82 = bits(_hitVec_WIRE_21, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_20.pteaddr, _hitVec_T_82 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_83 = bits(_hitVec_WIRE_21, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_20.ppn, _hitVec_T_83 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_84 = bits(_hitVec_WIRE_21, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_20.flag, _hitVec_T_84 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_85 = bits(_hitVec_WIRE_21, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_20.mask, _hitVec_T_85 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_86 = bits(_hitVec_WIRE_21, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_20.asid, _hitVec_T_86 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_87 = bits(_hitVec_WIRE_21, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_20.vpn, _hitVec_T_87 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_22 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_23 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_23, _hitVec_WIRE_20.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_88 = bits(_hitVec_WIRE_23, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.v, _hitVec_T_88 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_89 = bits(_hitVec_WIRE_23, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.r, _hitVec_T_89 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_90 = bits(_hitVec_WIRE_23, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.w, _hitVec_T_90 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_91 = bits(_hitVec_WIRE_23, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.x, _hitVec_T_91 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_92 = bits(_hitVec_WIRE_23, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.u, _hitVec_T_92 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_93 = bits(_hitVec_WIRE_23, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.g, _hitVec_T_93 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_94 = bits(_hitVec_WIRE_23, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.a, _hitVec_T_94 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_95 = bits(_hitVec_WIRE_23, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.d, _hitVec_T_95 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_24 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    wire _hitVec_WIRE_25 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_25, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_96 = bits(_hitVec_WIRE_25, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_24.pteaddr, _hitVec_T_96 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_97 = bits(_hitVec_WIRE_25, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_24.ppn, _hitVec_T_97 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_98 = bits(_hitVec_WIRE_25, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_24.flag, _hitVec_T_98 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_99 = bits(_hitVec_WIRE_25, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_24.mask, _hitVec_T_99 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_100 = bits(_hitVec_WIRE_25, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_24.asid, _hitVec_T_100 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_101 = bits(_hitVec_WIRE_25, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_24.vpn, _hitVec_T_101 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_102 = eq(_hitVec_WIRE_24.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_T_103 = and(_hitVec_WIRE_22.v, _hitVec_T_102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    wire _hitVec_WIRE_26 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_27 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_27, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_104 = bits(_hitVec_WIRE_27, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_26.pteaddr, _hitVec_T_104 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_105 = bits(_hitVec_WIRE_27, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_26.ppn, _hitVec_T_105 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_106 = bits(_hitVec_WIRE_27, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_26.flag, _hitVec_T_106 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_107 = bits(_hitVec_WIRE_27, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_26.mask, _hitVec_T_107 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_108 = bits(_hitVec_WIRE_27, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_26.asid, _hitVec_T_108 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_109 = bits(_hitVec_WIRE_27, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_26.vpn, _hitVec_T_109 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_28 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    wire _hitVec_WIRE_29 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_29, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_110 = bits(_hitVec_WIRE_29, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_28.pteaddr, _hitVec_T_110 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_111 = bits(_hitVec_WIRE_29, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_28.ppn, _hitVec_T_111 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_112 = bits(_hitVec_WIRE_29, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_28.flag, _hitVec_T_112 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_113 = bits(_hitVec_WIRE_29, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_28.mask, _hitVec_T_113 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_114 = bits(_hitVec_WIRE_29, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_28.asid, _hitVec_T_114 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_115 = bits(_hitVec_WIRE_29, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_28.vpn, _hitVec_T_115 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi_2 = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_116 = cat(hitVec_hi_2, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_117 = cat(UInt<9>(0h1ff), _hitVec_WIRE_26.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_118 = and(_hitVec_T_117, _hitVec_WIRE_28.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_119 = cat(UInt<9>(0h1ff), _hitVec_WIRE_26.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_120 = and(_hitVec_T_119, _hitVec_T_116) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_121 = eq(_hitVec_T_118, _hitVec_T_120) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_122 = and(_hitVec_T_103, _hitVec_T_121) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    wire _hitVec_WIRE_30 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_31 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_31, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_123 = bits(_hitVec_WIRE_31, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_30.pteaddr, _hitVec_T_123 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_124 = bits(_hitVec_WIRE_31, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_30.ppn, _hitVec_T_124 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_125 = bits(_hitVec_WIRE_31, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_30.flag, _hitVec_T_125 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_126 = bits(_hitVec_WIRE_31, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_30.mask, _hitVec_T_126 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_127 = bits(_hitVec_WIRE_31, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_30.asid, _hitVec_T_127 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_128 = bits(_hitVec_WIRE_31, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_30.vpn, _hitVec_T_128 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_32 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_33 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_33, _hitVec_WIRE_30.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_129 = bits(_hitVec_WIRE_33, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.v, _hitVec_T_129 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_130 = bits(_hitVec_WIRE_33, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.r, _hitVec_T_130 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_131 = bits(_hitVec_WIRE_33, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.w, _hitVec_T_131 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_132 = bits(_hitVec_WIRE_33, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.x, _hitVec_T_132 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_133 = bits(_hitVec_WIRE_33, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.u, _hitVec_T_133 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_134 = bits(_hitVec_WIRE_33, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.g, _hitVec_T_134 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_135 = bits(_hitVec_WIRE_33, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.a, _hitVec_T_135 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_136 = bits(_hitVec_WIRE_33, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.d, _hitVec_T_136 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_34 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    wire _hitVec_WIRE_35 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_35, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_137 = bits(_hitVec_WIRE_35, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_34.pteaddr, _hitVec_T_137 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_138 = bits(_hitVec_WIRE_35, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_34.ppn, _hitVec_T_138 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_139 = bits(_hitVec_WIRE_35, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_34.flag, _hitVec_T_139 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_140 = bits(_hitVec_WIRE_35, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_34.mask, _hitVec_T_140 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_141 = bits(_hitVec_WIRE_35, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_34.asid, _hitVec_T_141 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_142 = bits(_hitVec_WIRE_35, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_34.vpn, _hitVec_T_142 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_143 = eq(_hitVec_WIRE_34.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_T_144 = and(_hitVec_WIRE_32.v, _hitVec_T_143) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    wire _hitVec_WIRE_36 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_37 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_37, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_145 = bits(_hitVec_WIRE_37, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_36.pteaddr, _hitVec_T_145 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_146 = bits(_hitVec_WIRE_37, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_36.ppn, _hitVec_T_146 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_147 = bits(_hitVec_WIRE_37, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_36.flag, _hitVec_T_147 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_148 = bits(_hitVec_WIRE_37, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_36.mask, _hitVec_T_148 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_149 = bits(_hitVec_WIRE_37, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_36.asid, _hitVec_T_149 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_150 = bits(_hitVec_WIRE_37, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_36.vpn, _hitVec_T_150 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_38 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    wire _hitVec_WIRE_39 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_39, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_151 = bits(_hitVec_WIRE_39, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_38.pteaddr, _hitVec_T_151 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_152 = bits(_hitVec_WIRE_39, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_38.ppn, _hitVec_T_152 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_153 = bits(_hitVec_WIRE_39, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_38.flag, _hitVec_T_153 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_154 = bits(_hitVec_WIRE_39, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_38.mask, _hitVec_T_154 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_155 = bits(_hitVec_WIRE_39, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_38.asid, _hitVec_T_155 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_156 = bits(_hitVec_WIRE_39, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_38.vpn, _hitVec_T_156 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi_3 = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_157 = cat(hitVec_hi_3, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_158 = cat(UInt<9>(0h1ff), _hitVec_WIRE_36.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_159 = and(_hitVec_T_158, _hitVec_WIRE_38.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_160 = cat(UInt<9>(0h1ff), _hitVec_WIRE_36.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_161 = and(_hitVec_T_160, _hitVec_T_157) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_162 = eq(_hitVec_T_159, _hitVec_T_161) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_163 = and(_hitVec_T_144, _hitVec_T_162) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    wire _hitVec_WIRE_40 : UInt<1>[4] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:23]
    connect _hitVec_WIRE_40[0], _hitVec_T_40 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:23]
    connect _hitVec_WIRE_40[1], _hitVec_T_81 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:23]
    connect _hitVec_WIRE_40[2], _hitVec_T_122 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:23]
    connect _hitVec_WIRE_40[3], _hitVec_T_163 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:23]
    node hitVec_lo = cat(_hitVec_WIRE_40[1], _hitVec_WIRE_40[0]) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:211]
    node hitVec_hi_4 = cat(_hitVec_WIRE_40[3], _hitVec_WIRE_40[2]) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:211]
    node hitVec = cat(hitVec_hi_4, hitVec_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:211]
    node _hit_T = orr(hitVec) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:35]
    node hit = and(io.in.valid, _hit_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:25]
    node _miss_T = orr(hitVec) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 211:37]
    node _miss_T_1 = eq(_miss_T, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 211:29]
    node miss = and(io.in.valid, _miss_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 211:26]
    regreset victimWaymask_lfsr : UInt<64>, clock, reset, UInt<64>(0h1234567887654321) @[src/main/scala/utils/LFSR64.scala 25:23]
    node _victimWaymask_xor_T = bits(victimWaymask_lfsr, 0, 0) @[src/main/scala/utils/LFSR64.scala 26:19]
    node _victimWaymask_xor_T_1 = bits(victimWaymask_lfsr, 1, 1) @[src/main/scala/utils/LFSR64.scala 26:29]
    node _victimWaymask_xor_T_2 = xor(_victimWaymask_xor_T, _victimWaymask_xor_T_1) @[src/main/scala/utils/LFSR64.scala 26:23]
    node _victimWaymask_xor_T_3 = bits(victimWaymask_lfsr, 3, 3) @[src/main/scala/utils/LFSR64.scala 26:39]
    node _victimWaymask_xor_T_4 = xor(_victimWaymask_xor_T_2, _victimWaymask_xor_T_3) @[src/main/scala/utils/LFSR64.scala 26:33]
    node _victimWaymask_xor_T_5 = bits(victimWaymask_lfsr, 4, 4) @[src/main/scala/utils/LFSR64.scala 26:49]
    node victimWaymask_xor = xor(_victimWaymask_xor_T_4, _victimWaymask_xor_T_5) @[src/main/scala/utils/LFSR64.scala 26:43]
    when UInt<1>(0h1) : @[src/main/scala/utils/LFSR64.scala 27:22]
      node _victimWaymask_lfsr_T = eq(victimWaymask_lfsr, UInt<1>(0h0)) @[src/main/scala/utils/LFSR64.scala 28:24]
      node _victimWaymask_lfsr_T_1 = bits(victimWaymask_lfsr, 63, 1) @[src/main/scala/utils/LFSR64.scala 28:51]
      node _victimWaymask_lfsr_T_2 = cat(victimWaymask_xor, _victimWaymask_lfsr_T_1) @[src/main/scala/utils/LFSR64.scala 28:41]
      node _victimWaymask_lfsr_T_3 = mux(_victimWaymask_lfsr_T, UInt<1>(0h1), _victimWaymask_lfsr_T_2) @[src/main/scala/utils/LFSR64.scala 28:18]
      connect victimWaymask_lfsr, _victimWaymask_lfsr_T_3 @[src/main/scala/utils/LFSR64.scala 28:12]
    node _victimWaymask_T = bits(victimWaymask_lfsr, 1, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 213:53]
    node victimWaymask = dshl(UInt<1>(0h1), _victimWaymask_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 213:42]
    node waymask = mux(hit, hitVec, victimWaymask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 214:20]
    wire loadPF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 216:24]
    connect loadPF, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 216:24]
    wire storePF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 217:25]
    connect storePF, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 217:25]
    node _hitMeta_T = bits(waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_1 = bits(waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_2 = bits(waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_3 = bits(waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_4 = mux(_hitMeta_T, io.md[0], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_5 = mux(_hitMeta_T_1, io.md[1], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_6 = mux(_hitMeta_T_2, io.md[2], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_7 = mux(_hitMeta_T_3, io.md[3], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_8 = or(_hitMeta_T_4, _hitMeta_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_9 = or(_hitMeta_T_8, _hitMeta_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_10 = or(_hitMeta_T_9, _hitMeta_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitMeta_WIRE : UInt<121> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _hitMeta_WIRE, _hitMeta_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitMeta_WIRE_1 : { meta : UInt<69>, data : UInt<52>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    wire _hitMeta_WIRE_2 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    connect _hitMeta_WIRE_2, _hitMeta_WIRE @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    node _hitMeta_T_11 = bits(_hitMeta_WIRE_2, 51, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    connect _hitMeta_WIRE_1.data, _hitMeta_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    node _hitMeta_T_12 = bits(_hitMeta_WIRE_2, 120, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    connect _hitMeta_WIRE_1.meta, _hitMeta_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    wire hitMeta : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    wire _hitMeta_WIRE_3 : UInt<69> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    connect _hitMeta_WIRE_3, _hitMeta_WIRE_1.meta @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_13 = bits(_hitMeta_WIRE_3, 7, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    connect hitMeta.flag, _hitMeta_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_14 = bits(_hitMeta_WIRE_3, 25, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    connect hitMeta.mask, _hitMeta_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_15 = bits(_hitMeta_WIRE_3, 41, 26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    connect hitMeta.asid, _hitMeta_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_16 = bits(_hitMeta_WIRE_3, 68, 42) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    connect hitMeta.vpn, _hitMeta_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitData_T = bits(waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_1 = bits(waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_2 = bits(waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_3 = bits(waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_4 = mux(_hitData_T, io.md[0], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_5 = mux(_hitData_T_1, io.md[1], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_6 = mux(_hitData_T_2, io.md[2], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_7 = mux(_hitData_T_3, io.md[3], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_8 = or(_hitData_T_4, _hitData_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_9 = or(_hitData_T_8, _hitData_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_10 = or(_hitData_T_9, _hitData_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitData_WIRE : UInt<121> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _hitData_WIRE, _hitData_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitData_WIRE_1 : { meta : UInt<69>, data : UInt<52>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    wire _hitData_WIRE_2 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    connect _hitData_WIRE_2, _hitData_WIRE @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    node _hitData_T_11 = bits(_hitData_WIRE_2, 51, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    connect _hitData_WIRE_1.data, _hitData_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    node _hitData_T_12 = bits(_hitData_WIRE_2, 120, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    connect _hitData_WIRE_1.meta, _hitData_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    wire hitData : { ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    wire _hitData_WIRE_3 : UInt<52> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    connect _hitData_WIRE_3, _hitData_WIRE_1.data @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    node _hitData_T_13 = bits(_hitData_WIRE_3, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    connect hitData.pteaddr, _hitData_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    node _hitData_T_14 = bits(_hitData_WIRE_3, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    connect hitData.ppn, _hitData_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    wire hitFlag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    wire _hitFlag_WIRE : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect _hitFlag_WIRE, hitMeta.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T = bits(_hitFlag_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.v, _hitFlag_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_1 = bits(_hitFlag_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.r, _hitFlag_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_2 = bits(_hitFlag_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.w, _hitFlag_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_3 = bits(_hitFlag_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.x, _hitFlag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_4 = bits(_hitFlag_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.u, _hitFlag_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_5 = bits(_hitFlag_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.g, _hitFlag_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_6 = bits(_hitFlag_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.a, _hitFlag_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_7 = bits(_hitFlag_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.d, _hitFlag_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    wire hitinstrPF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 225:28]
    connect hitinstrPF, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 225:28]
    node _hitWB_T = eq(hitFlag.a, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:23]
    node _hitWB_T_1 = eq(hitFlag.d, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:37]
    node _hitWB_T_2 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _hitWB_T_3 = and(_hitWB_T_1, _hitWB_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:48]
    node _hitWB_T_4 = or(_hitWB_T, _hitWB_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:34]
    node _hitWB_T_5 = and(hit, _hitWB_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:19]
    node _hitWB_T_6 = eq(hitinstrPF, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:69]
    node _hitWB_T_7 = and(_hitWB_T_5, _hitWB_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:66]
    node _hitWB_T_8 = or(loadPF, storePF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:93]
    node _hitWB_T_9 = or(io.pf.loadPF, io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _hitWB_T_10 = or(_hitWB_T_8, _hitWB_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:104]
    node _hitWB_T_11 = eq(_hitWB_T_10, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:84]
    node hitWB = and(_hitWB_T_7, _hitWB_T_11) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:81]
    node _hitRefillFlag_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node hitRefillFlag_hi = cat(_hitRefillFlag_T, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:26]
    node _hitRefillFlag_T_1 = cat(hitRefillFlag_hi, UInt<6>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:26]
    node hitRefillFlag_lo_lo = cat(hitFlag.r, hitFlag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_lo_hi = cat(hitFlag.x, hitFlag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_lo = cat(hitRefillFlag_lo_hi, hitRefillFlag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_hi_lo = cat(hitFlag.g, hitFlag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_hi_hi = cat(hitFlag.d, hitFlag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_hi_1 = cat(hitRefillFlag_hi_hi, hitRefillFlag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node _hitRefillFlag_T_2 = cat(hitRefillFlag_hi_1, hitRefillFlag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag = or(_hitRefillFlag_T_1, _hitRefillFlag_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:69]
    node hitWBStore_lo = cat(UInt<2>(0h0), hitRefillFlag) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:33]
    node hitWBStore_hi = cat(UInt<10>(0h0), hitData.ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:33]
    node _hitWBStore_T = cat(hitWBStore_hi, hitWBStore_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:33]
    reg hitWBStore : UInt<40>, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:29]
    when hitWB : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:29]
      connect hitWBStore, _hitWBStore_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:29]
    node _hitCheck_T = eq(io.pf.privilegeMode, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:61]
    node _hitCheck_T_1 = eq(hitFlag.u, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:74]
    node _hitCheck_T_2 = and(_hitCheck_T, _hitCheck_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:71]
    node _hitCheck_T_3 = eq(_hitCheck_T_2, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:42]
    node _hitCheck_T_4 = and(hit, _hitCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:39]
    node _hitCheck_T_5 = eq(io.pf.privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:108]
    node _hitCheck_T_6 = and(_hitCheck_T_5, hitFlag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:118]
    node _hitCheck_T_7 = eq(io.pf.status_sum, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:135]
    node _hitCheck_T_8 = or(_hitCheck_T_7, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:150]
    node _hitCheck_T_9 = and(_hitCheck_T_6, _hitCheck_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:131]
    node _hitCheck_T_10 = eq(_hitCheck_T_9, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:89]
    node hitCheck = and(_hitCheck_T_4, _hitCheck_T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:86]
    node _hitADCheck_T = eq(hitFlag.a, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:67]
    node _hitADCheck_T_1 = eq(hitFlag.d, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:81]
    node _hitADCheck_T_2 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _hitADCheck_T_3 = and(_hitADCheck_T_1, _hitADCheck_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:92]
    node hitADCheck = or(_hitADCheck_T, _hitADCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:78]
    node _hitExec_T = eq(hitADCheck, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 233:29]
    node _hitExec_T_1 = and(hitCheck, _hitExec_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 233:26]
    node hitExec = and(_hitExec_T_1, hitFlag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 233:41]
    node _hitLoad_T = eq(hitADCheck, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:29]
    node _hitLoad_T_1 = and(hitCheck, _hitLoad_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:26]
    node _hitLoad_T_2 = and(io.pf.status_mxr, hitFlag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:72]
    node _hitLoad_T_3 = or(hitFlag.r, _hitLoad_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:55]
    node hitLoad = and(_hitLoad_T_1, _hitLoad_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:41]
    node _hitStore_T = eq(hitADCheck, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 235:30]
    node _hitStore_T_1 = and(hitCheck, _hitStore_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 235:27]
    node hitStore = and(_hitStore_T_1, hitFlag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 235:42]
    wire isAMO : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 237:23]
    connect isAMO, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 237:23]
    regreset io_pf_loadPF_REG : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:26]
    connect io_pf_loadPF_REG, loadPF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:26]
    connect io.pf.loadPF, io_pf_loadPF_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:16]
    regreset io_pf_storePF_REG : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 243:27]
    connect io_pf_storePF_REG, storePF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 243:27]
    connect io.pf.storePF, io_pf_storePF_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 243:17]
    node _hitinstrPF_T = eq(hitExec, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 245:42]
    node _hitinstrPF_T_1 = and(_hitinstrPF_T, hit) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 245:52]
    connect hitinstrPF, _hitinstrPF_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 245:39]
    regreset state : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:22]
    regreset level : UInt<2>, clock, reset, UInt<2>(0h3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 254:22]
    reg memRespStore : UInt<64>, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 256:25]
    wire missMask : UInt<18> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:26]
    connect missMask, UInt<18>(0h3ffff) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:26]
    reg missMaskStore : UInt<18>, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 258:26]
    wire missMetaRefill : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:32]
    connect missMetaRefill, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:32]
    wire missRefillFlag : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 260:32]
    connect missRefillFlag, UInt<8>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 260:32]
    wire memRdata : { reserved : UInt<34>, ppn : UInt<20>, rsw : UInt<2>, flag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>}} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    wire _memRdata_WIRE : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect _memRdata_WIRE, io.mem.resp.bits.rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T = bits(_memRdata_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.v, _memRdata_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_1 = bits(_memRdata_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.r, _memRdata_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_2 = bits(_memRdata_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.w, _memRdata_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_3 = bits(_memRdata_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.x, _memRdata_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_4 = bits(_memRdata_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.u, _memRdata_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_5 = bits(_memRdata_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.g, _memRdata_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_6 = bits(_memRdata_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.a, _memRdata_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_7 = bits(_memRdata_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.d, _memRdata_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_8 = bits(_memRdata_WIRE, 9, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.rsw, _memRdata_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_9 = bits(_memRdata_WIRE, 29, 10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.ppn, _memRdata_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_10 = bits(_memRdata_WIRE, 63, 30) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.reserved, _memRdata_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    reg raddr : UInt<32>, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18]
    node _alreadyOutFire_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset alreadyOutFire : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:33]
    when _alreadyOutFire_T : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:33]
      connect alreadyOutFire, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:33]
    regreset needFlush : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 266:26]
    node isFlush = or(needFlush, io.flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 268:27]
    node _T = neq(state, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:27]
    node _T_1 = and(io.flush, _T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:17]
    when _T_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:40]
      connect needFlush, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:52]
    node _T_2 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_3 = and(_T_2, needFlush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:21]
    when _T_3 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:35]
      connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:47]
    regreset missIPF : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 272:24]
    node _T_4 = eq(UInt<3>(0h0), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    when _T_4 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
      node _T_5 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:13]
      node _T_6 = and(_T_5, hitWB) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:22]
      when _T_6 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:32]
        connect state, UInt<3>(0h3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 278:15]
        connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 279:19]
        connect alreadyOutFire, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 280:24]
      else :
        node _T_7 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:27]
        node _T_8 = and(miss, _T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:24]
        when _T_8 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:37]
          connect state, UInt<3>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 282:15]
          node _raddr_T = cat(satp.ppn, vpn.vpn2) @[src/main/scala/nutcore/mem/TLB.scala 89:12]
          node _raddr_T_1 = cat(_raddr_T, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 89:8]
          connect raddr, _raddr_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 283:15]
          connect level, UInt<2>(0h3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 284:15]
          connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 285:19]
          connect alreadyOutFire, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 286:24]
    else :
      node _T_9 = eq(UInt<3>(0h1), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
      when _T_9 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
        when isFlush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 291:22]
          connect state, UInt<3>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 292:15]
          connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 293:19]
        else :
          node _T_10 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_10 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 294:36]
            connect state, UInt<3>(0h2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 294:44]
      else :
        node _T_11 = eq(UInt<3>(0h2), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
        when _T_11 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
          wire missflag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node missflag_lo_lo = cat(memRdata.flag.r, memRdata.flag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node missflag_lo_hi = cat(memRdata.flag.x, memRdata.flag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node missflag_lo = cat(missflag_lo_hi, missflag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node missflag_hi_lo = cat(memRdata.flag.g, memRdata.flag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node missflag_hi_hi = cat(memRdata.flag.d, memRdata.flag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node missflag_hi = cat(missflag_hi_hi, missflag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T = cat(missflag_hi, missflag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          wire _missflag_WIRE : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect _missflag_WIRE, _missflag_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_1 = bits(_missflag_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.v, _missflag_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_2 = bits(_missflag_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.r, _missflag_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_3 = bits(_missflag_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.w, _missflag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_4 = bits(_missflag_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.x, _missflag_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_5 = bits(_missflag_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.u, _missflag_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_6 = bits(_missflag_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.g, _missflag_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_7 = bits(_missflag_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.a, _missflag_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_8 = bits(_missflag_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.d, _missflag_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _T_12 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_12 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 299:31]
            when isFlush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24]
              connect state, UInt<3>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 301:17]
              connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 302:21]
            else :
              node _T_13 = or(missflag.r, missflag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:34]
              node _T_14 = eq(_T_13, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:21]
              node _T_15 = eq(level, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:58]
              node _T_16 = eq(level, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:73]
              node _T_17 = or(_T_15, _T_16) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:65]
              node _T_18 = and(_T_14, _T_17) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:49]
              when _T_18 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:82]
                node _T_19 = eq(missflag.v, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:16]
                node _T_20 = eq(missflag.r, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:32]
                node _T_21 = and(_T_20, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:44]
                node _T_22 = or(_T_19, _T_21) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:28]
                when _T_22 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:60]
                  connect state, UInt<3>(0h4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 305:43]
                  connect missIPF, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:45]
                else :
                  connect state, UInt<3>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 316:19]
                  node _raddr_T_2 = eq(level, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 317:57]
                  node _raddr_T_3 = mux(_raddr_T_2, vpn.vpn1, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 317:50]
                  node _raddr_T_4 = cat(memRdata.ppn, _raddr_T_3) @[src/main/scala/nutcore/mem/TLB.scala 89:12]
                  node _raddr_T_5 = cat(_raddr_T_4, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 89:8]
                  connect raddr, _raddr_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 317:19]
              else :
                node _T_23 = neq(level, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:27]
                when _T_23 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:36]
                  node _permCheck_T = eq(io.pf.privilegeMode, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:60]
                  node _permCheck_T_1 = eq(missflag.u, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:73]
                  node _permCheck_T_2 = and(_permCheck_T, _permCheck_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:70]
                  node _permCheck_T_3 = eq(_permCheck_T_2, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:41]
                  node _permCheck_T_4 = and(missflag.v, _permCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:38]
                  node _permCheck_T_5 = eq(io.pf.privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:108]
                  node _permCheck_T_6 = and(_permCheck_T_5, missflag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:118]
                  node _permCheck_T_7 = eq(io.pf.status_sum, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:136]
                  node _permCheck_T_8 = or(_permCheck_T_7, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:151]
                  node _permCheck_T_9 = and(_permCheck_T_6, _permCheck_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:132]
                  node _permCheck_T_10 = eq(_permCheck_T_9, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:89]
                  node permCheck = and(_permCheck_T_4, _permCheck_T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:86]
                  node _permAD_T = eq(missflag.a, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:71]
                  node _permAD_T_1 = eq(missflag.d, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:87]
                  node _permAD_T_2 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node _permAD_T_3 = and(_permAD_T_1, _permAD_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:99]
                  node permAD = or(_permAD_T, _permAD_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:83]
                  node _permExec_T = eq(permAD, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:39]
                  node _permExec_T_1 = and(permCheck, _permExec_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:36]
                  node permExec = and(_permExec_T_1, missflag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:47]
                  node _permLoad_T = eq(permAD, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:39]
                  node _permLoad_T_1 = and(permCheck, _permLoad_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:36]
                  node _permLoad_T_2 = and(io.pf.status_mxr, missflag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:79]
                  node _permLoad_T_3 = or(missflag.r, _permLoad_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:62]
                  node permLoad = and(_permLoad_T_1, _permLoad_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:47]
                  node _permStore_T = eq(permAD, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:40]
                  node _permStore_T_1 = and(permCheck, _permStore_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:37]
                  node permStore = and(_permStore_T_1, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:48]
                  node _updateData_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node updateData_lo = cat(UInt<1>(0h1), UInt<6>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:31]
                  node updateData_hi = cat(UInt<56>(0h0), _updateData_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:31]
                  node updateData = cat(updateData_hi, updateData_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:31]
                  node _missRefillFlag_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node missRefillFlag_hi = cat(_missRefillFlag_T, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:32]
                  node _missRefillFlag_T_1 = cat(missRefillFlag_hi, UInt<6>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:32]
                  node missRefillFlag_lo_lo = cat(missflag.r, missflag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node missRefillFlag_lo_hi = cat(missflag.x, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node missRefillFlag_lo = cat(missRefillFlag_lo_hi, missRefillFlag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node missRefillFlag_hi_lo = cat(missflag.g, missflag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node missRefillFlag_hi_hi = cat(missflag.d, missflag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node missRefillFlag_hi_1 = cat(missRefillFlag_hi_hi, missRefillFlag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node _missRefillFlag_T_2 = cat(missRefillFlag_hi_1, missRefillFlag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node _missRefillFlag_T_3 = or(_missRefillFlag_T_1, _missRefillFlag_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:68]
                  connect missRefillFlag, _missRefillFlag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:26]
                  node _memRespStore_T = or(io.mem.resp.bits.rdata, updateData) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 328:50]
                  connect memRespStore, _memRespStore_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 328:24]
                  node _T_24 = eq(permExec, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 330:19]
                  when _T_24 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 330:30]
                    connect missIPF, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 330:40]
                    connect state, UInt<3>(0h4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 330:58]
                  else :
                    node _state_T = mux(UInt<1>(0h0), UInt<3>(0h3), UInt<3>(0h4)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 332:27]
                    connect state, _state_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 332:21]
                    connect missMetaRefill, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 333:30]
                  node _missMask_T = eq(level, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:32]
                  node _missMask_T_1 = eq(level, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:65]
                  node _missMask_T_2 = mux(_missMask_T_1, UInt<18>(0h3fe00), UInt<18>(0h3ffff)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:59]
                  node _missMask_T_3 = mux(_missMask_T, UInt<18>(0h0), _missMask_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:26]
                  connect missMask, _missMask_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:20]
                  connect missMaskStore, missMask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 347:25]
            node _level_T = sub(level, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 349:24]
            node _level_T_1 = tail(_level_T, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 349:24]
            connect level, _level_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 349:15]
        else :
          node _T_25 = eq(UInt<3>(0h3), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
          when _T_25 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
            when isFlush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 354:22]
              connect state, UInt<3>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:15]
              connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 356:19]
            else :
              node _T_26 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
              when _T_26 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 357:36]
                connect state, UInt<3>(0h4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 357:44]
          else :
            node _T_27 = eq(UInt<3>(0h4), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
            when _T_27 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
              node _T_28 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
              node _T_29 = or(_T_28, io.flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:42]
              node _T_30 = or(_T_29, alreadyOutFire) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:53]
              when _T_30 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:71]
                connect state, UInt<3>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 361:13]
                connect missIPF, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 362:15]
                connect alreadyOutFire, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 363:22]
            else :
              node _T_31 = eq(UInt<3>(0h5), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
              when _T_31 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
                connect state, UInt<3>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 367:13]
    node _cmd_T = eq(state, UInt<3>(0h3)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 372:23]
    node cmd = mux(_cmd_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 372:16]
    node _T_32 = mux(hitWB, hitData.pteaddr, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 373:35]
    node _T_33 = mux(hitWB, hitWBStore, memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 373:138]
    connect io.mem.req.bits.addr, _T_32 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    connect io.mem.req.bits.cmd, cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    connect io.mem.req.bits.size, UInt<2>(0h3) @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    connect io.mem.req.bits.wdata, _T_33 @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    connect io.mem.req.bits.wmask, UInt<8>(0hff) @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    node _io_mem_req_valid_T = eq(state, UInt<3>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:31]
    node _io_mem_req_valid_T_1 = eq(state, UInt<3>(0h3)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:57]
    node _io_mem_req_valid_T_2 = or(_io_mem_req_valid_T, _io_mem_req_valid_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:48]
    node _io_mem_req_valid_T_3 = eq(isFlush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:77]
    node _io_mem_req_valid_T_4 = and(_io_mem_req_valid_T_2, _io_mem_req_valid_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:74]
    connect io.mem.req.valid, _io_mem_req_valid_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:20]
    connect io.mem.resp.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 375:21]
    node _T_34 = eq(isFlush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:53]
    node _T_35 = and(missMetaRefill, _T_34) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:50]
    node _T_36 = eq(state, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:82]
    node _T_37 = and(hitWB, _T_36) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:73]
    node _T_38 = eq(isFlush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:96]
    node _T_39 = and(_T_37, _T_38) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:93]
    node _T_40 = or(_T_35, _T_39) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:63]
    regreset REG : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:33]
    connect REG, _T_40 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:33]
    wire _WIRE : { tag : UInt<26>, index : UInt<1>, off : UInt<12>} @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    wire _WIRE_1 : UInt<39> @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _WIRE_1, io.in.bits.addr @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    node _T_41 = bits(_WIRE_1, 11, 0) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _WIRE.off, _T_41 @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    node _T_42 = bits(_WIRE_1, 12, 12) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _WIRE.index, _T_42 @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    node _T_43 = bits(_WIRE_1, 38, 13) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _WIRE.tag, _T_43 @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    reg REG_1 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:21]
    connect REG_1, _WIRE.index @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:21]
    reg REG_2 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:60]
    connect REG_2, waymask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:60]
    node hi = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:89]
    node _T_44 = cat(hi, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:89]
    reg REG_3 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:84]
    connect REG_3, _T_44 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:84]
    node _T_45 = mux(hitWB, hitMeta.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:23]
    reg REG_4 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:19]
    connect REG_4, _T_45 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:19]
    node _T_46 = mux(hitWB, hitMeta.mask, missMask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:76]
    reg REG_5 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:72]
    connect REG_5, _T_46 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:72]
    node _T_47 = mux(hitWB, hitRefillFlag, missRefillFlag) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:23]
    reg REG_6 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:19]
    connect REG_6, _T_47 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:19]
    node _T_48 = mux(hitWB, hitData.ppn, memRdata.ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:81]
    reg REG_7 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:77]
    connect REG_7, _T_48 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:77]
    node _T_49 = mux(hitWB, hitData.pteaddr, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 382:27]
    reg REG_8 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 382:22]
    connect REG_8, _T_49 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 382:22]
    connect io.mdWrite.wen, REG @[src/main/scala/nutcore/mem/TLB.scala 214:14]
    connect io.mdWrite.windex, REG_1 @[src/main/scala/nutcore/mem/TLB.scala 215:17]
    connect io.mdWrite.waymask, REG_2 @[src/main/scala/nutcore/mem/TLB.scala 216:18]
    node io_mdWrite_wdata_lo_hi = cat(REG_6, REG_7) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node io_mdWrite_wdata_lo = cat(io_mdWrite_wdata_lo_hi, REG_8) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node io_mdWrite_wdata_hi_hi = cat(REG_3, REG_4) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node io_mdWrite_wdata_hi = cat(io_mdWrite_wdata_hi_hi, REG_5) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node _io_mdWrite_wdata_T = cat(io_mdWrite_wdata_hi, io_mdWrite_wdata_lo) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    connect io.mdWrite.wdata, _io_mdWrite_wdata_T @[src/main/scala/nutcore/mem/TLB.scala 217:16]
    connect io.out.bits, io.in.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:15]
    node _io_out_bits_addr_T = bits(io.in.bits.addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:63]
    node _io_out_bits_addr_T_1 = cat(hitData.ppn, UInt<12>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 127:24]
    node _io_out_bits_addr_T_2 = mux(UInt<1>(0h1), UInt<2>(0h3), UInt<2>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 127:54]
    node io_out_bits_addr_hi = cat(_io_out_bits_addr_T_2, hitMeta.mask) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_3 = cat(io_out_bits_addr_hi, UInt<12>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_4 = and(_io_out_bits_addr_T_1, _io_out_bits_addr_T_3) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _io_out_bits_addr_T_5 = not(_io_out_bits_addr_T_3) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _io_out_bits_addr_T_6 = and(_io_out_bits_addr_T, _io_out_bits_addr_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _io_out_bits_addr_T_7 = or(_io_out_bits_addr_T_4, _io_out_bits_addr_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
    wire _io_out_bits_addr_WIRE : { reserved : UInt<34>, ppn : UInt<20>, rsw : UInt<2>, flag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>}} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    wire _io_out_bits_addr_WIRE_1 : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE_1, memRespStore @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_8 = bits(_io_out_bits_addr_WIRE_1, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.v, _io_out_bits_addr_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_9 = bits(_io_out_bits_addr_WIRE_1, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.r, _io_out_bits_addr_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_10 = bits(_io_out_bits_addr_WIRE_1, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.w, _io_out_bits_addr_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_11 = bits(_io_out_bits_addr_WIRE_1, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.x, _io_out_bits_addr_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_12 = bits(_io_out_bits_addr_WIRE_1, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.u, _io_out_bits_addr_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_13 = bits(_io_out_bits_addr_WIRE_1, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.g, _io_out_bits_addr_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_14 = bits(_io_out_bits_addr_WIRE_1, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.a, _io_out_bits_addr_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_15 = bits(_io_out_bits_addr_WIRE_1, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.d, _io_out_bits_addr_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_16 = bits(_io_out_bits_addr_WIRE_1, 9, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.rsw, _io_out_bits_addr_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_17 = bits(_io_out_bits_addr_WIRE_1, 29, 10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.ppn, _io_out_bits_addr_T_17 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_18 = bits(_io_out_bits_addr_WIRE_1, 63, 30) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.reserved, _io_out_bits_addr_T_18 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_19 = bits(io.in.bits.addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:147]
    node _io_out_bits_addr_T_20 = cat(_io_out_bits_addr_WIRE.ppn, UInt<12>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 127:24]
    node _io_out_bits_addr_T_21 = mux(UInt<1>(0h1), UInt<2>(0h3), UInt<2>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 127:54]
    node io_out_bits_addr_hi_1 = cat(_io_out_bits_addr_T_21, missMaskStore) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_22 = cat(io_out_bits_addr_hi_1, UInt<12>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_23 = and(_io_out_bits_addr_T_20, _io_out_bits_addr_T_22) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _io_out_bits_addr_T_24 = not(_io_out_bits_addr_T_22) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _io_out_bits_addr_T_25 = and(_io_out_bits_addr_T_19, _io_out_bits_addr_T_24) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _io_out_bits_addr_T_26 = or(_io_out_bits_addr_T_23, _io_out_bits_addr_T_25) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _io_out_bits_addr_T_27 = mux(hit, _io_out_bits_addr_T_7, _io_out_bits_addr_T_26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:26]
    connect io.out.bits.addr, _io_out_bits_addr_T_27 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:20]
    node _io_out_valid_T = eq(hitWB, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:45]
    node _io_out_valid_T_1 = and(hit, _io_out_valid_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:42]
    node _io_out_valid_T_2 = or(io.pf.loadPF, io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _io_out_valid_T_3 = or(_io_out_valid_T_2, loadPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:68]
    node _io_out_valid_T_4 = or(_io_out_valid_T_3, storePF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:78]
    node _io_out_valid_T_5 = eq(_io_out_valid_T_4, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:53]
    node _io_out_valid_T_6 = eq(state, UInt<3>(0h4)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:97]
    node _io_out_valid_T_7 = mux(_io_out_valid_T_1, _io_out_valid_T_5, _io_out_valid_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:37]
    node _io_out_valid_T_8 = and(io.in.valid, _io_out_valid_T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:31]
    connect io.out.valid, _io_out_valid_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:16]
    node _io_in_ready_T = eq(state, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:41]
    node _io_in_ready_T_1 = and(io.out.ready, _io_in_ready_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:31]
    node _io_in_ready_T_2 = eq(miss, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:56]
    node _io_in_ready_T_3 = and(_io_in_ready_T_1, _io_in_ready_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:53]
    node _io_in_ready_T_4 = eq(hitWB, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:65]
    node _io_in_ready_T_5 = and(_io_in_ready_T_3, _io_in_ready_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:62]
    node _io_in_ready_T_6 = and(_io_in_ready_T_5, io.mdReady) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:72]
    node _io_in_ready_T_7 = or(io.pf.loadPF, io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _io_in_ready_T_8 = eq(_io_in_ready_T_7, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:90]
    node _io_in_ready_T_9 = eq(loadPF, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:107]
    node _io_in_ready_T_10 = and(_io_in_ready_T_8, _io_in_ready_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:104]
    node _io_in_ready_T_11 = eq(storePF, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:118]
    node _io_in_ready_T_12 = and(_io_in_ready_T_10, _io_in_ready_T_11) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:115]
    node _io_in_ready_T_13 = and(_io_in_ready_T_6, _io_in_ready_T_12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:86]
    connect io.in.ready, _io_in_ready_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:15]
    node _io_ipf_T = mux(hit, hitinstrPF, missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:16]
    connect io.ipf, _io_ipf_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:10]
    node _io_isFinish_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_isFinish_T_1 = or(io.pf.loadPF, io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _io_isFinish_T_2 = or(_io_isFinish_T, _io_isFinish_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:30]
    connect io.isFinish, _io_isFinish_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:15]
    node lo_lo = cat(hitFlag.r, hitFlag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node lo_hi = cat(hitFlag.x, hitFlag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node hi_lo = cat(hitFlag.g, hitFlag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node hi_hi = cat(hitFlag.d, hitFlag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node hi_1 = cat(hi_hi, hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node _T_50 = cat(hi_1, lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node lo_lo_1 = cat(memRdata.flag.r, memRdata.flag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node lo_hi_1 = cat(memRdata.flag.x, memRdata.flag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_lo_1 = cat(memRdata.flag.g, memRdata.flag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_hi_1 = cat(memRdata.flag.d, memRdata.flag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_2 = cat(hi_hi_1, hi_lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node _T_51 = cat(hi_2, lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node lo_2 = cat(memRdata.rsw, _T_51) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_3 = cat(memRdata.reserved, memRdata.ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node _T_52 = cat(hi_3, lo_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    wire _WIRE_2 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    wire _WIRE_3 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_3, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _T_53 = bits(_WIRE_3, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_2.pteaddr, _T_53 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _T_54 = bits(_WIRE_3, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_2.ppn, _T_54 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _T_55 = bits(_WIRE_3, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_2.flag, _T_55 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _T_56 = bits(_WIRE_3, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_2.mask, _T_56 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _T_57 = bits(_WIRE_3, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_2.asid, _T_57 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _T_58 = bits(_WIRE_3, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_2.vpn, _T_58 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    wire _WIRE_4 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    wire _WIRE_5 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_5, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    node _T_59 = bits(_WIRE_5, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_4.pteaddr, _T_59 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    node _T_60 = bits(_WIRE_5, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_4.ppn, _T_60 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    node _T_61 = bits(_WIRE_5, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_4.flag, _T_61 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    node _T_62 = bits(_WIRE_5, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_4.mask, _T_62 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    node _T_63 = bits(_WIRE_5, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_4.asid, _T_63 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    node _T_64 = bits(_WIRE_5, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_4.vpn, _T_64 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    wire _WIRE_6 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    wire _WIRE_7 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_7, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    node _T_65 = bits(_WIRE_7, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_6.pteaddr, _T_65 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    node _T_66 = bits(_WIRE_7, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_6.ppn, _T_66 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    node _T_67 = bits(_WIRE_7, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_6.flag, _T_67 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    node _T_68 = bits(_WIRE_7, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_6.mask, _T_68 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    node _T_69 = bits(_WIRE_7, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_6.asid, _T_69 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    node _T_70 = bits(_WIRE_7, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_6.vpn, _T_70 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    wire _WIRE_8 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    wire _WIRE_9 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_9, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _T_71 = bits(_WIRE_9, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_8.pteaddr, _T_71 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _T_72 = bits(_WIRE_9, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_8.ppn, _T_72 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _T_73 = bits(_WIRE_9, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_8.flag, _T_73 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _T_74 = bits(_WIRE_9, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_8.mask, _T_74 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _T_75 = bits(_WIRE_9, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_8.asid, _T_75 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _T_76 = bits(_WIRE_9, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_8.vpn, _T_76 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    wire _WIRE_10 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    wire _WIRE_11 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_11, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    node _T_77 = bits(_WIRE_11, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_10.pteaddr, _T_77 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    node _T_78 = bits(_WIRE_11, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_10.ppn, _T_78 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    node _T_79 = bits(_WIRE_11, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_10.flag, _T_79 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    node _T_80 = bits(_WIRE_11, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_10.mask, _T_80 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    node _T_81 = bits(_WIRE_11, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_10.asid, _T_81 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    node _T_82 = bits(_WIRE_11, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_10.vpn, _T_82 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    wire _WIRE_12 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    wire _WIRE_13 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_13, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    node _T_83 = bits(_WIRE_13, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_12.pteaddr, _T_83 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    node _T_84 = bits(_WIRE_13, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_12.ppn, _T_84 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    node _T_85 = bits(_WIRE_13, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_12.flag, _T_85 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    node _T_86 = bits(_WIRE_13, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_12.mask, _T_86 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    node _T_87 = bits(_WIRE_13, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_12.asid, _T_87 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    node _T_88 = bits(_WIRE_13, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_12.vpn, _T_88 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    wire _WIRE_14 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    wire _WIRE_15 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_15, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _T_89 = bits(_WIRE_15, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_14.pteaddr, _T_89 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _T_90 = bits(_WIRE_15, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_14.ppn, _T_90 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _T_91 = bits(_WIRE_15, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_14.flag, _T_91 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _T_92 = bits(_WIRE_15, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_14.mask, _T_92 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _T_93 = bits(_WIRE_15, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_14.asid, _T_93 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _T_94 = bits(_WIRE_15, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_14.vpn, _T_94 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    wire _WIRE_16 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    wire _WIRE_17 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_17, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    node _T_95 = bits(_WIRE_17, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_16.pteaddr, _T_95 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    node _T_96 = bits(_WIRE_17, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_16.ppn, _T_96 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    node _T_97 = bits(_WIRE_17, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_16.flag, _T_97 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    node _T_98 = bits(_WIRE_17, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_16.mask, _T_98 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    node _T_99 = bits(_WIRE_17, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_16.asid, _T_99 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    node _T_100 = bits(_WIRE_17, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_16.vpn, _T_100 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    wire _WIRE_18 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    wire _WIRE_19 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_19, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    node _T_101 = bits(_WIRE_19, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_18.pteaddr, _T_101 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    node _T_102 = bits(_WIRE_19, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_18.ppn, _T_102 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    node _T_103 = bits(_WIRE_19, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_18.flag, _T_103 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    node _T_104 = bits(_WIRE_19, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_18.mask, _T_104 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    node _T_105 = bits(_WIRE_19, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_18.asid, _T_105 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    node _T_106 = bits(_WIRE_19, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_18.vpn, _T_106 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    wire _WIRE_20 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    wire _WIRE_21 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_21, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _T_107 = bits(_WIRE_21, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_20.pteaddr, _T_107 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _T_108 = bits(_WIRE_21, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_20.ppn, _T_108 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _T_109 = bits(_WIRE_21, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_20.flag, _T_109 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _T_110 = bits(_WIRE_21, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_20.mask, _T_110 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _T_111 = bits(_WIRE_21, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_20.asid, _T_111 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _T_112 = bits(_WIRE_21, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_20.vpn, _T_112 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    wire _WIRE_22 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    wire _WIRE_23 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_23, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    node _T_113 = bits(_WIRE_23, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_22.pteaddr, _T_113 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    node _T_114 = bits(_WIRE_23, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_22.ppn, _T_114 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    node _T_115 = bits(_WIRE_23, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_22.flag, _T_115 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    node _T_116 = bits(_WIRE_23, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_22.mask, _T_116 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    node _T_117 = bits(_WIRE_23, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_22.asid, _T_117 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    node _T_118 = bits(_WIRE_23, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_22.vpn, _T_118 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    wire _WIRE_24 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    wire _WIRE_25 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_25, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    node _T_119 = bits(_WIRE_25, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_24.pteaddr, _T_119 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    node _T_120 = bits(_WIRE_25, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_24.ppn, _T_120 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    node _T_121 = bits(_WIRE_25, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_24.flag, _T_121 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    node _T_122 = bits(_WIRE_25, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_24.mask, _T_122 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    node _T_123 = bits(_WIRE_25, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_24.asid, _T_123 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    node _T_124 = bits(_WIRE_25, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_24.vpn, _T_124 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    wire _WIRE_26 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    wire _WIRE_27 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_27, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _T_125 = bits(_WIRE_27, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_26.pteaddr, _T_125 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _T_126 = bits(_WIRE_27, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_26.ppn, _T_126 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _T_127 = bits(_WIRE_27, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_26.flag, _T_127 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _T_128 = bits(_WIRE_27, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_26.mask, _T_128 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _T_129 = bits(_WIRE_27, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_26.asid, _T_129 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _T_130 = bits(_WIRE_27, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_26.vpn, _T_130 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    wire _WIRE_28 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    wire _WIRE_29 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_29, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    node _T_131 = bits(_WIRE_29, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_28.pteaddr, _T_131 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    node _T_132 = bits(_WIRE_29, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_28.ppn, _T_132 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    node _T_133 = bits(_WIRE_29, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_28.flag, _T_133 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    node _T_134 = bits(_WIRE_29, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_28.mask, _T_134 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    node _T_135 = bits(_WIRE_29, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_28.asid, _T_135 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    node _T_136 = bits(_WIRE_29, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_28.vpn, _T_136 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    wire _WIRE_30 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    wire _WIRE_31 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_31, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    node _T_137 = bits(_WIRE_31, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_30.pteaddr, _T_137 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    node _T_138 = bits(_WIRE_31, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_30.ppn, _T_138 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    node _T_139 = bits(_WIRE_31, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_30.flag, _T_139 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    node _T_140 = bits(_WIRE_31, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_30.mask, _T_140 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    node _T_141 = bits(_WIRE_31, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_30.asid, _T_141 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    node _T_142 = bits(_WIRE_31, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_30.vpn, _T_142 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    wire _WIRE_32 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    wire _WIRE_33 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_33, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    node _T_143 = bits(_WIRE_33, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_32.pteaddr, _T_143 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    node _T_144 = bits(_WIRE_33, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_32.ppn, _T_144 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    node _T_145 = bits(_WIRE_33, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_32.flag, _T_145 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    node _T_146 = bits(_WIRE_33, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_32.mask, _T_146 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    node _T_147 = bits(_WIRE_33, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_32.asid, _T_147 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    node _T_148 = bits(_WIRE_33, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_32.vpn, _T_148 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    wire _WIRE_34 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    wire _WIRE_35 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_35, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    node _T_149 = bits(_WIRE_35, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_34.pteaddr, _T_149 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    node _T_150 = bits(_WIRE_35, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_34.ppn, _T_150 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    node _T_151 = bits(_WIRE_35, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_34.flag, _T_151 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    node _T_152 = bits(_WIRE_35, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_34.mask, _T_152 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    node _T_153 = bits(_WIRE_35, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_34.asid, _T_153 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    node _T_154 = bits(_WIRE_35, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_34.vpn, _T_154 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    wire _WIRE_36 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    wire _WIRE_37 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_37, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    node _T_155 = bits(_WIRE_37, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_36.pteaddr, _T_155 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    node _T_156 = bits(_WIRE_37, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_36.ppn, _T_156 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    node _T_157 = bits(_WIRE_37, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_36.flag, _T_157 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    node _T_158 = bits(_WIRE_37, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_36.mask, _T_158 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    node _T_159 = bits(_WIRE_37, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_36.asid, _T_159 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    node _T_160 = bits(_WIRE_37, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_36.vpn, _T_160 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    wire _WIRE_38 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    wire _WIRE_39 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_39, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    node _T_161 = bits(_WIRE_39, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_38.pteaddr, _T_161 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    node _T_162 = bits(_WIRE_39, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_38.ppn, _T_162 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    node _T_163 = bits(_WIRE_39, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_38.flag, _T_163 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    node _T_164 = bits(_WIRE_39, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_38.mask, _T_164 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    node _T_165 = bits(_WIRE_39, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_38.asid, _T_165 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    node _T_166 = bits(_WIRE_39, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_38.vpn, _T_166 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]

  module EmbeddedTLBEmpty : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 404:7]
    input clock : Clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 404:7]
    input reset : Reset @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 404:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]

    connect io.out, io.in @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 410:10]

  module EmbeddedTLBMD : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 40:7]
    input clock : Clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 40:7]
    input reset : Reset @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 40:7]
    output io : { tlbmd : UInt<121>[4], flip write : { wen : UInt<1>, windex : UInt<1>, waymask : UInt<4>, wdata : UInt<121>}, flip rindex : UInt<1>, ready : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]

    reg tlbmd : UInt<121>[4][1], clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    connect io.tlbmd, tlbmd[UInt<1>(0h0)] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    regreset resetState : UInt<1>, clock, reset, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 53:27]
    wire resetSet : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect resetSet, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire resetFinish : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect resetFinish, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when resetState : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      connect resetFinish, UInt<1>(0h1) @[src/main/scala/chisel3/util/Counter.scala 118:23]
    when resetFinish : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 55:22]
      connect resetState, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 55:35]
    node wen = mux(resetState, UInt<1>(0h1), io.write.wen) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 62:16]
    node setIdx = mux(resetState, resetSet, io.write.windex) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 63:19]
    node _waymask_T = mux(UInt<1>(0h1), UInt<4>(0hf), UInt<4>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 64:37]
    node waymask = mux(resetState, _waymask_T, io.write.waymask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 64:20]
    node dataword = mux(resetState, UInt<1>(0h0), io.write.wdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 65:21]
    wire wdata : UInt<121>[4] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:22]
    connect wdata[0], dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:22]
    connect wdata[1], dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:22]
    connect wdata[2], dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:22]
    connect wdata[3], dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:22]
    node _T = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_1 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_2 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_3 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_4 = and(wen, _T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    when _T_4 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:21]
      connect tlbmd[UInt<1>(0h0)][0], wdata[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 70:24]
    node _T_5 = and(wen, _T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    when _T_5 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:21]
      connect tlbmd[UInt<1>(0h0)][1], wdata[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 70:24]
    node _T_6 = and(wen, _T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    when _T_6 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:21]
      connect tlbmd[UInt<1>(0h0)][2], wdata[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 70:24]
    node _T_7 = and(wen, _T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    when _T_7 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:21]
      connect tlbmd[UInt<1>(0h0)][3], wdata[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 70:24]
    node _io_ready_T = eq(resetState, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 74:15]
    connect io.ready, _io_ready_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 74:12]

  module EmbeddedTLB : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 79:7]
    input clock : Clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 79:7]
    input reset : Reset @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 79:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<87>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<87>}}}, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<1>, csrMMU : { flip privilegeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<39>}, flip cacheEmpty : UInt<1>, ipf : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]

    wire satp : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 81:22]
    connect satp, UInt<64>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 81:22]
    inst tlbExec of EmbeddedTLBExec @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 85:23]
    connect tlbExec.clock, clock
    connect tlbExec.reset, reset
    inst tlbEmpty of EmbeddedTLBEmpty @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 86:24]
    connect tlbEmpty.clock, clock
    connect tlbEmpty.reset, reset
    inst mdTLB of EmbeddedTLBMD @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 87:21]
    connect mdTLB.clock, clock
    connect mdTLB.reset, reset
    wire mdUpdate : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 88:22]
    connect tlbExec.io.flush, io.flush @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:20]
    connect tlbExec.io.satp, satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 91:19]
    connect tlbExec.io.mem.resp, io.mem.resp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    connect io.mem.req.bits, tlbExec.io.mem.req.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    connect io.mem.req.valid, tlbExec.io.mem.req.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    connect tlbExec.io.mem.req.ready, io.mem.req.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    connect io.csrMMU.addr, tlbExec.io.pf.addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    connect io.csrMMU.storePF, tlbExec.io.pf.storePF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    connect io.csrMMU.loadPF, tlbExec.io.pf.loadPF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    connect tlbExec.io.pf.status_mxr, io.csrMMU.status_mxr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    connect tlbExec.io.pf.status_sum, io.csrMMU.status_sum @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    connect tlbExec.io.pf.privilegeMode, io.csrMMU.privilegeMode @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    reg r : UInt<121>[4], clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
    when mdUpdate : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
      connect r, mdTLB.io.tlbmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
    connect tlbExec.io.md, r @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:17]
    connect tlbExec.io.mdReady, mdTLB.io.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:22]
    wire _mdTLB_io_rindex_WIRE : { tag : UInt<26>, index : UInt<1>, off : UInt<12>} @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    wire _mdTLB_io_rindex_WIRE_1 : UInt<39> @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _mdTLB_io_rindex_WIRE_1, io.in.req.bits.addr @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    node _mdTLB_io_rindex_T = bits(_mdTLB_io_rindex_WIRE_1, 11, 0) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _mdTLB_io_rindex_WIRE.off, _mdTLB_io_rindex_T @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    node _mdTLB_io_rindex_T_1 = bits(_mdTLB_io_rindex_WIRE_1, 12, 12) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _mdTLB_io_rindex_WIRE.index, _mdTLB_io_rindex_T_1 @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    node _mdTLB_io_rindex_T_2 = bits(_mdTLB_io_rindex_WIRE_1, 38, 13) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _mdTLB_io_rindex_WIRE.tag, _mdTLB_io_rindex_T_2 @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect mdTLB.io.rindex, _mdTLB_io_rindex_WIRE.index @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 96:19]
    connect mdTLB.io.write, tlbExec.io.mdWrite @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 97:18]
    connect io.ipf, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 99:10]
    wire flushTLB : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 102:26]
    connect flushTLB, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 102:26]
    node _mdTLB_reset_T = asUInt(reset) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:24]
    node _mdTLB_reset_T_1 = or(_mdTLB_reset_T, flushTLB) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:31]
    connect mdTLB.reset, _mdTLB_reset_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:15]
    wire _vmEnable_WIRE : { mode : UInt<4>, asid : UInt<16>, res : UInt<24>, ppn : UInt<20>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    wire _vmEnable_WIRE_1 : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    connect _vmEnable_WIRE_1, satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    node _vmEnable_T = bits(_vmEnable_WIRE_1, 19, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    connect _vmEnable_WIRE.ppn, _vmEnable_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    node _vmEnable_T_1 = bits(_vmEnable_WIRE_1, 43, 20) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    connect _vmEnable_WIRE.res, _vmEnable_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    node _vmEnable_T_2 = bits(_vmEnable_WIRE_1, 59, 44) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    connect _vmEnable_WIRE.asid, _vmEnable_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    node _vmEnable_T_3 = bits(_vmEnable_WIRE_1, 63, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    connect _vmEnable_WIRE.mode, _vmEnable_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    node _vmEnable_T_4 = eq(_vmEnable_WIRE.mode, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:49]
    node _vmEnable_T_5 = lt(io.csrMMU.privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:85]
    node vmEnable = and(_vmEnable_T_4, _vmEnable_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:57]
    invalidate tlbEmpty.io.in.bits.user @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.bits.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.bits.wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.bits.cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.bits.size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.bits.addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.out.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 123:25]
    regreset valid : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 110:24]
    when tlbExec.io.isFinish : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 111:25]
      connect valid, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 111:33]
    node _T = and(io.in.req.valid, tlbExec.io.in.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:22]
    node _T_1 = and(_T, vmEnable) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:37]
    when _T_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:50]
      connect valid, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:58]
    when io.flush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:20]
      connect valid, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:28]
    connect io.in.req.ready, tlbExec.io.in.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 115:16]
    node _tlbExec_io_in_bits_T = and(io.in.req.valid, tlbExec.io.in.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:51]
    reg tlbExec_io_in_bits_r : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    when _tlbExec_io_in_bits_T : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
      connect tlbExec_io_in_bits_r, io.in.req.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    connect tlbExec.io.in.bits, tlbExec_io_in_bits_r @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    connect tlbExec.io.in.valid, valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 117:17]
    node _mdUpdate_T = and(io.in.req.valid, tlbExec.io.in.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 119:26]
    connect mdUpdate, _mdUpdate_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 119:12]
    node _T_2 = eq(vmEnable, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:8]
    when _T_2 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19]
      connect tlbExec.io.out.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 129:26]
      connect io.out.req.valid, io.in.req.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 131:22]
      connect io.in.req.ready, io.out.req.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 132:21]
      node _io_out_req_bits_addr_T = bits(io.in.req.bits.addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 133:48]
      connect io.out.req.bits.addr, _io_out_req_bits_addr_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 133:26]
      connect io.out.req.bits.size, io.in.req.bits.size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 134:26]
      connect io.out.req.bits.cmd, io.in.req.bits.cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 135:25]
      connect io.out.req.bits.wmask, io.in.req.bits.wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 136:27]
      connect io.out.req.bits.wdata, io.in.req.bits.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 137:27]
      connect io.out.req.bits.user, io.in.req.bits.user @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:32]
    else :
      connect io.out.req.bits, tlbExec.io.out.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 141:23]
      connect io.out.req.valid, tlbExec.io.out.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 141:23]
      connect tlbExec.io.out.ready, io.out.req.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 141:23]
    connect io.in.resp, io.out.resp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 143:15]
    node _T_3 = and(tlbExec.io.ipf, vmEnable) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 157:26]
    when _T_3 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 157:39]
      node _tlbExec_io_out_ready_T = and(io.cacheEmpty, io.in.resp.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 158:45]
      connect tlbExec.io.out.ready, _tlbExec_io_out_ready_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 158:28]
      connect io.out.req.valid, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 159:24]
    node _T_4 = and(tlbExec.io.ipf, vmEnable) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 162:26]
    node _T_5 = and(_T_4, io.cacheEmpty) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 162:38]
    when _T_5 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 162:56]
      connect io.in.resp.valid, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 163:24]
      connect io.in.resp.bits.rdata, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 164:29]
      connect io.in.resp.bits.cmd, UInt<3>(0h6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 165:27]
      connect io.in.resp.bits.user, tlbExec.io.in.bits.user @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 166:34]
      connect io.ipf, tlbExec.io.ipf @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 167:14]


  module CacheStage1 : @[src/main/scala/nutcore/mem/Cache.scala 126:14]
    input clock : Clock @[src/main/scala/nutcore/mem/Cache.scala 126:14]
    input reset : Reset @[src/main/scala/nutcore/mem/Cache.scala 126:14]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}}, metaReadBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>}}, flip resp : { data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4]}}, dataReadBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>}}, flip resp : { data : { data : UInt<64>}[4]}}} @[src/main/scala/nutcore/mem/Cache.scala 133:14]

    node _T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    when _T : @[src/main/scala/nutcore/mem/Cache.scala 135:29]
      node _T_1 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
      node _T_2 = eq(_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 135:38]
      node _T_3 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 135:37]
      node _T_4 = eq(_T_3, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 135:37]
      when _T_4 : @[src/main/scala/nutcore/mem/Cache.scala 135:37]
        node _T_5 = eq(_T_2, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 135:37]
        when _T_5 : @[src/main/scala/nutcore/mem/Cache.scala 135:37]
          skip
        assert(clock, _T_2, UInt<1>(0h1), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 135:37]
    node _T_6 = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node readBusValid = and(io.in.valid, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 139:34]
    wire _WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_1, io.in.bits.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_7 = bits(_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.byteOffset, _T_7 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_8 = bits(_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.wordIndex, _T_8 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_9 = bits(_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.index, _T_9 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_10 = bits(_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.tag, _T_10 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect io.metaReadBus.req.bits.setIdx, _WIRE.index @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect io.metaReadBus.req.valid, readBusValid @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    wire _WIRE_2 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    wire _WIRE_3 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_3, io.in.bits.addr @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _T_11 = bits(_WIRE_3, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_2.byteOffset, _T_11 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _T_12 = bits(_WIRE_3, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_2.wordIndex, _T_12 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _T_13 = bits(_WIRE_3, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_2.index, _T_13 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _T_14 = bits(_WIRE_3, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_2.tag, _T_14 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    wire _WIRE_4 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    wire _WIRE_5 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_5, io.in.bits.addr @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_15 = bits(_WIRE_5, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_4.byteOffset, _T_15 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_16 = bits(_WIRE_5, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_4.wordIndex, _T_16 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_17 = bits(_WIRE_5, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_4.index, _T_17 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_18 = bits(_WIRE_5, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_4.tag, _T_18 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_19 = cat(_WIRE_2.index, _WIRE_4.wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 78:35]
    connect io.dataReadBus.req.bits.setIdx, _T_19 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect io.dataReadBus.req.valid, readBusValid @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    connect io.out.bits.req, io.in.bits @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    node _io_out_valid_T = and(io.in.valid, io.metaReadBus.req.ready) @[src/main/scala/nutcore/mem/Cache.scala 144:31]
    node _io_out_valid_T_1 = and(_io_out_valid_T, io.dataReadBus.req.ready) @[src/main/scala/nutcore/mem/Cache.scala 144:59]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/nutcore/mem/Cache.scala 144:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 145:19]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 145:32]
    node _io_in_ready_T_3 = and(_io_in_ready_T_2, io.metaReadBus.req.ready) @[src/main/scala/nutcore/mem/Cache.scala 145:48]
    node _io_in_ready_T_4 = and(_io_in_ready_T_3, io.dataReadBus.req.ready) @[src/main/scala/nutcore/mem/Cache.scala 145:76]
    connect io.in.ready, _io_in_ready_T_4 @[src/main/scala/nutcore/mem/Cache.scala 145:15]

  module CacheStage2 : @[src/main/scala/nutcore/mem/Cache.scala 162:14]
    input clock : Clock @[src/main/scala/nutcore/mem/Cache.scala 162:14]
    input reset : Reset @[src/main/scala/nutcore/mem/Cache.scala 162:14]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}, metas : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4], datas : { data : UInt<64>}[4], hit : UInt<1>, waymask : UInt<4>, mmio : UInt<1>, isForwardData : UInt<1>, forwardData : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}}, flip metaReadResp : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4], flip dataReadResp : { data : UInt<64>}[4], flip metaWriteBus : { req : { ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}}, flip dataWriteBus : { req : { ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}}} @[src/main/scala/nutcore/mem/Cache.scala 171:14]

    wire addr : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    wire _addr_WIRE : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect _addr_WIRE, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _addr_T = bits(_addr_WIRE, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect addr.byteOffset, _addr_T @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _addr_T_1 = bits(_addr_WIRE, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect addr.wordIndex, _addr_T_1 @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _addr_T_2 = bits(_addr_WIRE, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect addr.index, _addr_T_2 @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _addr_T_3 = bits(_addr_WIRE, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect addr.tag, _addr_T_3 @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _isForwardMeta_T = and(io.in.valid, io.metaWriteBus.req.valid) @[src/main/scala/nutcore/mem/Cache.scala 176:35]
    wire _isForwardMeta_WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _isForwardMeta_WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_1 = bits(_isForwardMeta_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE.byteOffset, _isForwardMeta_T_1 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_2 = bits(_isForwardMeta_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE.wordIndex, _isForwardMeta_T_2 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_3 = bits(_isForwardMeta_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE.index, _isForwardMeta_T_3 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_4 = bits(_isForwardMeta_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE.tag, _isForwardMeta_T_4 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_5 = eq(io.metaWriteBus.req.bits.setIdx, _isForwardMeta_WIRE.index) @[src/main/scala/nutcore/mem/Cache.scala 176:99]
    node isForwardMeta = and(_isForwardMeta_T, _isForwardMeta_T_5) @[src/main/scala/nutcore/mem/Cache.scala 176:64]
    regreset isForwardMetaReg : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 177:33]
    when isForwardMeta : @[src/main/scala/nutcore/mem/Cache.scala 178:24]
      connect isForwardMetaReg, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 178:43]
    node _T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_1 = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 179:23]
    node _T_2 = or(_T, _T_1) @[src/main/scala/nutcore/mem/Cache.scala 179:20]
    when _T_2 : @[src/main/scala/nutcore/mem/Cache.scala 179:37]
      connect isForwardMetaReg, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 179:56]
    reg forwardMetaReg : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}, clock @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    when isForwardMeta : @[src/main/scala/nutcore/mem/Cache.scala 180:33]
      connect forwardMetaReg, io.metaWriteBus.req.bits @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    wire metaWay : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4] @[src/main/scala/nutcore/mem/Cache.scala 182:21]
    node pickForwardMeta = or(isForwardMetaReg, isForwardMeta) @[src/main/scala/nutcore/mem/Cache.scala 183:42]
    node forwardMeta = mux(isForwardMeta, io.metaWriteBus.req.bits, forwardMetaReg) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardWaymask_0 = bits(forwardMeta.waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_1 = bits(forwardMeta.waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_2 = bits(forwardMeta.waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_3 = bits(forwardMeta.waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node _metaWay_0_T = and(pickForwardMeta, forwardWaymask_0) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_0_T_1 = mux(_metaWay_0_T, forwardMeta.data, io.metaReadResp[0]) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    connect metaWay[0], _metaWay_0_T_1 @[src/main/scala/nutcore/mem/Cache.scala 187:16]
    node _metaWay_1_T = and(pickForwardMeta, forwardWaymask_1) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_1_T_1 = mux(_metaWay_1_T, forwardMeta.data, io.metaReadResp[1]) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    connect metaWay[1], _metaWay_1_T_1 @[src/main/scala/nutcore/mem/Cache.scala 187:16]
    node _metaWay_2_T = and(pickForwardMeta, forwardWaymask_2) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_2_T_1 = mux(_metaWay_2_T, forwardMeta.data, io.metaReadResp[2]) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    connect metaWay[2], _metaWay_2_T_1 @[src/main/scala/nutcore/mem/Cache.scala 187:16]
    node _metaWay_3_T = and(pickForwardMeta, forwardWaymask_3) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_3_T_1 = mux(_metaWay_3_T, forwardMeta.data, io.metaReadResp[3]) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    connect metaWay[3], _metaWay_3_T_1 @[src/main/scala/nutcore/mem/Cache.scala 187:16]
    node _hitVec_T = eq(metaWay[0].tag, addr.tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node _hitVec_T_1 = and(metaWay[0].valid, _hitVec_T) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_2 = and(_hitVec_T_1, io.in.valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node _hitVec_T_3 = eq(metaWay[1].tag, addr.tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node _hitVec_T_4 = and(metaWay[1].valid, _hitVec_T_3) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_5 = and(_hitVec_T_4, io.in.valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node _hitVec_T_6 = eq(metaWay[2].tag, addr.tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node _hitVec_T_7 = and(metaWay[2].valid, _hitVec_T_6) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_8 = and(_hitVec_T_7, io.in.valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node _hitVec_T_9 = eq(metaWay[3].tag, addr.tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node _hitVec_T_10 = and(metaWay[3].valid, _hitVec_T_9) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_11 = and(_hitVec_T_10, io.in.valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    wire _hitVec_WIRE : UInt<1>[4] @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    connect _hitVec_WIRE[0], _hitVec_T_2 @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    connect _hitVec_WIRE[1], _hitVec_T_5 @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    connect _hitVec_WIRE[2], _hitVec_T_8 @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    connect _hitVec_WIRE[3], _hitVec_T_11 @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    node hitVec_lo = cat(_hitVec_WIRE[1], _hitVec_WIRE[0]) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    node hitVec_hi = cat(_hitVec_WIRE[3], _hitVec_WIRE[2]) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    node hitVec = cat(hitVec_hi, hitVec_lo) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    regreset victimWaymask_lfsr : UInt<64>, clock, reset, UInt<64>(0h1234567887654321) @[src/main/scala/utils/LFSR64.scala 25:23]
    node _victimWaymask_xor_T = bits(victimWaymask_lfsr, 0, 0) @[src/main/scala/utils/LFSR64.scala 26:19]
    node _victimWaymask_xor_T_1 = bits(victimWaymask_lfsr, 1, 1) @[src/main/scala/utils/LFSR64.scala 26:29]
    node _victimWaymask_xor_T_2 = xor(_victimWaymask_xor_T, _victimWaymask_xor_T_1) @[src/main/scala/utils/LFSR64.scala 26:23]
    node _victimWaymask_xor_T_3 = bits(victimWaymask_lfsr, 3, 3) @[src/main/scala/utils/LFSR64.scala 26:39]
    node _victimWaymask_xor_T_4 = xor(_victimWaymask_xor_T_2, _victimWaymask_xor_T_3) @[src/main/scala/utils/LFSR64.scala 26:33]
    node _victimWaymask_xor_T_5 = bits(victimWaymask_lfsr, 4, 4) @[src/main/scala/utils/LFSR64.scala 26:49]
    node victimWaymask_xor = xor(_victimWaymask_xor_T_4, _victimWaymask_xor_T_5) @[src/main/scala/utils/LFSR64.scala 26:43]
    when UInt<1>(0h1) : @[src/main/scala/utils/LFSR64.scala 27:22]
      node _victimWaymask_lfsr_T = eq(victimWaymask_lfsr, UInt<1>(0h0)) @[src/main/scala/utils/LFSR64.scala 28:24]
      node _victimWaymask_lfsr_T_1 = bits(victimWaymask_lfsr, 63, 1) @[src/main/scala/utils/LFSR64.scala 28:51]
      node _victimWaymask_lfsr_T_2 = cat(victimWaymask_xor, _victimWaymask_lfsr_T_1) @[src/main/scala/utils/LFSR64.scala 28:41]
      node _victimWaymask_lfsr_T_3 = mux(_victimWaymask_lfsr_T, UInt<1>(0h1), _victimWaymask_lfsr_T_2) @[src/main/scala/utils/LFSR64.scala 28:18]
      connect victimWaymask_lfsr, _victimWaymask_lfsr_T_3 @[src/main/scala/utils/LFSR64.scala 28:12]
    node _victimWaymask_T = bits(victimWaymask_lfsr, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 191:53]
    node victimWaymask = dshl(UInt<1>(0h1), _victimWaymask_T) @[src/main/scala/nutcore/mem/Cache.scala 191:42]
    node _invalidVec_T = eq(metaWay[0].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_1 = eq(metaWay[1].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_2 = eq(metaWay[2].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_3 = eq(metaWay[3].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    wire _invalidVec_WIRE : UInt<1>[4] @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    connect _invalidVec_WIRE[0], _invalidVec_T @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    connect _invalidVec_WIRE[1], _invalidVec_T_1 @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    connect _invalidVec_WIRE[2], _invalidVec_T_2 @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    connect _invalidVec_WIRE[3], _invalidVec_T_3 @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    node invalidVec_lo = cat(_invalidVec_WIRE[1], _invalidVec_WIRE[0]) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node invalidVec_hi = cat(_invalidVec_WIRE[3], _invalidVec_WIRE[2]) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node invalidVec = cat(invalidVec_hi, invalidVec_lo) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node hasInvalidWay = orr(invalidVec) @[src/main/scala/nutcore/mem/Cache.scala 194:34]
    node _refillInvalidWaymask_T = geq(invalidVec, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 195:45]
    node _refillInvalidWaymask_T_1 = geq(invalidVec, UInt<3>(0h4)) @[src/main/scala/nutcore/mem/Cache.scala 196:20]
    node _refillInvalidWaymask_T_2 = geq(invalidVec, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 197:20]
    node _refillInvalidWaymask_T_3 = mux(_refillInvalidWaymask_T_2, UInt<2>(0h2), UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 197:8]
    node _refillInvalidWaymask_T_4 = mux(_refillInvalidWaymask_T_1, UInt<3>(0h4), _refillInvalidWaymask_T_3) @[src/main/scala/nutcore/mem/Cache.scala 196:8]
    node refillInvalidWaymask = mux(_refillInvalidWaymask_T, UInt<4>(0h8), _refillInvalidWaymask_T_4) @[src/main/scala/nutcore/mem/Cache.scala 195:33]
    node _waymask_T = mux(hasInvalidWay, refillInvalidWaymask, victimWaymask) @[src/main/scala/nutcore/mem/Cache.scala 200:49]
    node waymask = mux(io.out.bits.hit, hitVec, _waymask_T) @[src/main/scala/nutcore/mem/Cache.scala 200:20]
    node _T_3 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_4 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_5 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_6 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_7 = add(_T_3, _T_4) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_8 = bits(_T_7, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_9 = add(_T_5, _T_6) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_10 = bits(_T_9, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_11 = add(_T_8, _T_10) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_12 = bits(_T_11, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_13 = gt(_T_12, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 201:26]
    when _T_13 : @[src/main/scala/nutcore/mem/Cache.scala 201:32]
      skip
    node _T_14 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_15 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_16 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_17 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_18 = add(_T_14, _T_15) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_19 = bits(_T_18, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_20 = add(_T_16, _T_17) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_21 = bits(_T_20, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_22 = add(_T_19, _T_21) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_23 = bits(_T_22, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_24 = gt(_T_23, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 207:26]
    when _T_24 : @[src/main/scala/nutcore/mem/Cache.scala 207:32]
      skip
    node _T_25 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_26 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_27 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_28 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_29 = add(_T_25, _T_26) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_30 = bits(_T_29, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_31 = add(_T_27, _T_28) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_32 = bits(_T_31, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_33 = add(_T_30, _T_32) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_34 = bits(_T_33, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_35 = gt(_T_34, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 208:45]
    node _T_36 = and(io.in.valid, _T_35) @[src/main/scala/nutcore/mem/Cache.scala 208:24]
    node _T_37 = eq(_T_36, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 208:10]
    node _T_38 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    node _T_39 = eq(_T_38, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    when _T_39 : @[src/main/scala/nutcore/mem/Cache.scala 208:9]
      node _T_40 = eq(_T_37, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
      when _T_40 : @[src/main/scala/nutcore/mem/Cache.scala 208:9]
        skip
      assert(clock, _T_37, UInt<1>(0h1), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    connect io.out.bits.metas, metaWay @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    node _io_out_bits_hit_T = orr(hitVec) @[src/main/scala/nutcore/mem/Cache.scala 211:44]
    node _io_out_bits_hit_T_1 = and(io.in.valid, _io_out_bits_hit_T) @[src/main/scala/nutcore/mem/Cache.scala 211:34]
    connect io.out.bits.hit, _io_out_bits_hit_T_1 @[src/main/scala/nutcore/mem/Cache.scala 211:19]
    connect io.out.bits.waymask, waymask @[src/main/scala/nutcore/mem/Cache.scala 212:23]
    connect io.out.bits.datas, io.dataReadResp @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    node _io_out_bits_mmio_T = xor(io.in.bits.req.addr, UInt<30>(0h30000000)) @[src/main/scala/nutcore/NutCore.scala 86:11]
    node _io_out_bits_mmio_T_1 = bits(_io_out_bits_mmio_T, 31, 28) @[src/main/scala/nutcore/NutCore.scala 86:24]
    node _io_out_bits_mmio_T_2 = eq(_io_out_bits_mmio_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/NutCore.scala 86:44]
    node _io_out_bits_mmio_T_3 = xor(io.in.bits.req.addr, UInt<31>(0h40000000)) @[src/main/scala/nutcore/NutCore.scala 86:11]
    node _io_out_bits_mmio_T_4 = bits(_io_out_bits_mmio_T_3, 31, 30) @[src/main/scala/nutcore/NutCore.scala 86:24]
    node _io_out_bits_mmio_T_5 = eq(_io_out_bits_mmio_T_4, UInt<1>(0h0)) @[src/main/scala/nutcore/NutCore.scala 86:44]
    node _io_out_bits_mmio_T_6 = or(_io_out_bits_mmio_T_2, _io_out_bits_mmio_T_5) @[src/main/scala/nutcore/NutCore.scala 87:15]
    connect io.out.bits.mmio, _io_out_bits_mmio_T_6 @[src/main/scala/nutcore/mem/Cache.scala 214:20]
    wire _isForwardData_WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    wire _isForwardData_WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _isForwardData_T = bits(_isForwardData_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE.byteOffset, _isForwardData_T @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _isForwardData_T_1 = bits(_isForwardData_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE.wordIndex, _isForwardData_T_1 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _isForwardData_T_2 = bits(_isForwardData_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE.index, _isForwardData_T_2 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _isForwardData_T_3 = bits(_isForwardData_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE.tag, _isForwardData_T_3 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    wire _isForwardData_WIRE_2 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    wire _isForwardData_WIRE_3 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_3, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_4 = bits(_isForwardData_WIRE_3, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_2.byteOffset, _isForwardData_T_4 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_5 = bits(_isForwardData_WIRE_3, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_2.wordIndex, _isForwardData_T_5 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_6 = bits(_isForwardData_WIRE_3, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_2.index, _isForwardData_T_6 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_7 = bits(_isForwardData_WIRE_3, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_2.tag, _isForwardData_T_7 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_8 = cat(_isForwardData_WIRE.index, _isForwardData_WIRE_2.wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 78:35]
    node _isForwardData_T_9 = eq(io.dataWriteBus.req.bits.setIdx, _isForwardData_T_8) @[src/main/scala/nutcore/mem/Cache.scala 217:30]
    node _isForwardData_T_10 = and(io.dataWriteBus.req.valid, _isForwardData_T_9) @[src/main/scala/nutcore/mem/Cache.scala 217:13]
    node isForwardData = and(io.in.valid, _isForwardData_T_10) @[src/main/scala/nutcore/mem/Cache.scala 216:35]
    regreset isForwardDataReg : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 219:33]
    when isForwardData : @[src/main/scala/nutcore/mem/Cache.scala 220:24]
      connect isForwardDataReg, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 220:43]
    node _T_41 = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_42 = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 221:23]
    node _T_43 = or(_T_41, _T_42) @[src/main/scala/nutcore/mem/Cache.scala 221:20]
    when _T_43 : @[src/main/scala/nutcore/mem/Cache.scala 221:37]
      connect isForwardDataReg, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 221:56]
    reg forwardDataReg : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}, clock @[src/main/scala/nutcore/mem/Cache.scala 222:33]
    when isForwardData : @[src/main/scala/nutcore/mem/Cache.scala 222:33]
      connect forwardDataReg, io.dataWriteBus.req.bits @[src/main/scala/nutcore/mem/Cache.scala 222:33]
    node _io_out_bits_isForwardData_T = or(isForwardDataReg, isForwardData) @[src/main/scala/nutcore/mem/Cache.scala 223:49]
    connect io.out.bits.isForwardData, _io_out_bits_isForwardData_T @[src/main/scala/nutcore/mem/Cache.scala 223:29]
    node _io_out_bits_forwardData_T = mux(isForwardData, io.dataWriteBus.req.bits, forwardDataReg) @[src/main/scala/nutcore/mem/Cache.scala 224:33]
    connect io.out.bits.forwardData, _io_out_bits_forwardData_T @[src/main/scala/nutcore/mem/Cache.scala 224:27]
    connect io.out.bits.req, io.in.bits.req @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    connect io.out.valid, io.in.valid @[src/main/scala/nutcore/mem/Cache.scala 227:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 228:18]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 228:31]
    connect io.in.ready, _io_in_ready_T_2 @[src/main/scala/nutcore/mem/Cache.scala 228:15]
    node _T_44 = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire _WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_45 = bits(_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.byteOffset, _T_45 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_46 = bits(_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.wordIndex, _T_46 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_47 = bits(_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.index, _T_47 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_48 = bits(_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.tag, _T_48 @[src/main/scala/nutcore/mem/Cache.scala 77:45]

  module Arbiter2_SRAMBundleAW : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module Arbiter2_SRAMBundleAW_1 : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module CacheStage3 : @[src/main/scala/nutcore/mem/Cache.scala 235:14]
    input clock : Clock @[src/main/scala/nutcore/mem/Cache.scala 235:14]
    input reset : Reset @[src/main/scala/nutcore/mem/Cache.scala 235:14]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}, metas : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4], datas : { data : UInt<64>}[4], hit : UInt<1>, waymask : UInt<4>, mmio : UInt<1>, isForwardData : UInt<1>, forwardData : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<87>}}, isFinish : UInt<1>, flip flush : UInt<1>, dataReadBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>}}, flip resp : { data : { data : UInt<64>}[4]}}, dataWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}}, metaWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}}, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, cohResp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}, dataReadRespToL1 : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 252:14]

    inst metaWriteArb of Arbiter2_SRAMBundleAW @[src/main/scala/nutcore/mem/Cache.scala 254:28]
    connect metaWriteArb.clock, clock
    connect metaWriteArb.reset, reset
    inst dataWriteArb of Arbiter2_SRAMBundleAW_1 @[src/main/scala/nutcore/mem/Cache.scala 255:28]
    connect dataWriteArb.clock, clock
    connect dataWriteArb.reset, reset
    wire addr : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    wire _addr_WIRE : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect _addr_WIRE, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T = bits(_addr_WIRE, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect addr.byteOffset, _addr_T @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_1 = bits(_addr_WIRE, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect addr.wordIndex, _addr_T_1 @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_2 = bits(_addr_WIRE, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect addr.index, _addr_T_2 @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_3 = bits(_addr_WIRE, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect addr.tag, _addr_T_3 @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node mmio = and(io.in.valid, io.in.bits.mmio) @[src/main/scala/nutcore/mem/Cache.scala 259:26]
    node hit = and(io.in.valid, io.in.bits.hit) @[src/main/scala/nutcore/mem/Cache.scala 260:25]
    node _miss_T = eq(io.in.bits.hit, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 261:29]
    node miss = and(io.in.valid, _miss_T) @[src/main/scala/nutcore/mem/Cache.scala 261:26]
    node _probe_T = and(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 262:27]
    node _probe_T_1 = eq(io.in.bits.req.cmd, UInt<4>(0h8)) @[src/main/scala/bus/simplebus/SimpleBus.scala 79:23]
    node probe = and(_probe_T, _probe_T_1) @[src/main/scala/nutcore/mem/Cache.scala 262:39]
    node _hitReadBurst_T = eq(io.in.bits.req.cmd, UInt<2>(0h2)) @[src/main/scala/bus/simplebus/SimpleBus.scala 76:27]
    node hitReadBurst = and(hit, _hitReadBurst_T) @[src/main/scala/nutcore/mem/Cache.scala 263:26]
    node _meta_T = bits(io.in.bits.waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_1 = bits(io.in.bits.waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_2 = bits(io.in.bits.waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_3 = bits(io.in.bits.waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    wire meta : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_4 = mux(_meta_T, io.in.bits.metas[0].dirty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_5 = mux(_meta_T_1, io.in.bits.metas[1].dirty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_6 = mux(_meta_T_2, io.in.bits.metas[2].dirty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_7 = mux(_meta_T_3, io.in.bits.metas[3].dirty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_8 = or(_meta_T_4, _meta_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_9 = or(_meta_T_8, _meta_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_10 = or(_meta_T_9, _meta_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _meta_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _meta_WIRE, _meta_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect meta.dirty, _meta_WIRE @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_11 = mux(_meta_T, io.in.bits.metas[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_12 = mux(_meta_T_1, io.in.bits.metas[1].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_13 = mux(_meta_T_2, io.in.bits.metas[2].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_14 = mux(_meta_T_3, io.in.bits.metas[3].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_15 = or(_meta_T_11, _meta_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_16 = or(_meta_T_15, _meta_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_17 = or(_meta_T_16, _meta_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _meta_WIRE_1 : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _meta_WIRE_1, _meta_T_17 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect meta.valid, _meta_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_18 = mux(_meta_T, io.in.bits.metas[0].tag, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_19 = mux(_meta_T_1, io.in.bits.metas[1].tag, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_20 = mux(_meta_T_2, io.in.bits.metas[2].tag, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_21 = mux(_meta_T_3, io.in.bits.metas[3].tag, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_22 = or(_meta_T_18, _meta_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_23 = or(_meta_T_22, _meta_T_20) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_24 = or(_meta_T_23, _meta_T_21) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _meta_WIRE_2 : UInt<19> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _meta_WIRE_2, _meta_T_24 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect meta.tag, _meta_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T = and(mmio, hit) @[src/main/scala/nutcore/mem/Cache.scala 265:17]
    node _T_1 = eq(_T, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 265:10]
    node _T_2 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _T_3 = eq(_T_2, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    when _T_3 : @[src/main/scala/nutcore/mem/Cache.scala 265:9]
      node _T_4 = eq(_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
      when _T_4 : @[src/main/scala/nutcore/mem/Cache.scala 265:9]
        skip
      assert(clock, _T_1, UInt<1>(0h1), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _useForwardData_T = eq(io.in.bits.waymask, io.in.bits.forwardData.waymask) @[src/main/scala/nutcore/mem/Cache.scala 273:71]
    node useForwardData = and(io.in.bits.isForwardData, _useForwardData_T) @[src/main/scala/nutcore/mem/Cache.scala 273:49]
    node _dataReadArray_T = bits(io.in.bits.waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_1 = bits(io.in.bits.waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_2 = bits(io.in.bits.waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_3 = bits(io.in.bits.waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    wire _dataReadArray_WIRE : { data : UInt<64>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_4 = mux(_dataReadArray_T, io.in.bits.datas[0].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_5 = mux(_dataReadArray_T_1, io.in.bits.datas[1].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_6 = mux(_dataReadArray_T_2, io.in.bits.datas[2].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_7 = mux(_dataReadArray_T_3, io.in.bits.datas[3].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_8 = or(_dataReadArray_T_4, _dataReadArray_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_9 = or(_dataReadArray_T_8, _dataReadArray_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_10 = or(_dataReadArray_T_9, _dataReadArray_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _dataReadArray_WIRE_1 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _dataReadArray_WIRE_1, _dataReadArray_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _dataReadArray_WIRE.data, _dataReadArray_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node dataRead = mux(useForwardData, io.in.bits.forwardData.data.data, _dataReadArray_WIRE.data) @[src/main/scala/nutcore/mem/Cache.scala 275:21]
    node _wordMask_T = eq(UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 276:22]
    node _wordMask_T_1 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wordMask_T_2 = and(_wordMask_T, _wordMask_T_1) @[src/main/scala/nutcore/mem/Cache.scala 276:28]
    node _wordMask_T_3 = bits(io.in.bits.req.wmask, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_4 = bits(io.in.bits.req.wmask, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_5 = bits(io.in.bits.req.wmask, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_6 = bits(io.in.bits.req.wmask, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_7 = bits(io.in.bits.req.wmask, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_8 = bits(io.in.bits.req.wmask, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_9 = bits(io.in.bits.req.wmask, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_10 = bits(io.in.bits.req.wmask, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_11 = mux(_wordMask_T_3, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_12 = mux(_wordMask_T_4, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_13 = mux(_wordMask_T_5, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_14 = mux(_wordMask_T_6, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_15 = mux(_wordMask_T_7, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_16 = mux(_wordMask_T_8, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_17 = mux(_wordMask_T_9, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_18 = mux(_wordMask_T_10, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node wordMask_lo_lo = cat(_wordMask_T_12, _wordMask_T_11) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_lo_hi = cat(_wordMask_T_14, _wordMask_T_13) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_lo = cat(wordMask_lo_hi, wordMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi_lo = cat(_wordMask_T_16, _wordMask_T_15) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi_hi = cat(_wordMask_T_18, _wordMask_T_17) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi = cat(wordMask_hi_hi, wordMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _wordMask_T_19 = cat(wordMask_hi, wordMask_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask = mux(_wordMask_T_2, _wordMask_T_19, UInt<64>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 276:21]
    regreset writeL2BeatCnt_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_5 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_6 = eq(io.in.bits.req.cmd, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 279:32]
    node _T_7 = eq(io.in.bits.req.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _T_8 = or(_T_6, _T_7) @[src/main/scala/nutcore/mem/Cache.scala 279:60]
    node _T_9 = and(_T_5, _T_8) @[src/main/scala/nutcore/mem/Cache.scala 279:20]
    when _T_9 : @[src/main/scala/nutcore/mem/Cache.scala 279:83]
      node wrap = eq(writeL2BeatCnt_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(writeL2BeatCnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect writeL2BeatCnt_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _hitWrite_T = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node hitWrite = and(hit, _hitWrite_T) @[src/main/scala/nutcore/mem/Cache.scala 283:22]
    wire dataHitWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}} @[src/main/scala/nutcore/mem/Cache.scala 284:29]
    wire dataHitWriteBus_x1 : { data : UInt<64>} @[src/main/scala/nutcore/mem/Cache.scala 285:16]
    node _dataHitWriteBus_x1_T = and(io.in.bits.req.wdata, wordMask) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dataHitWriteBus_x1_T_1 = not(wordMask) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dataHitWriteBus_x1_T_2 = and(dataRead, _dataHitWriteBus_x1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _dataHitWriteBus_x1_T_3 = or(_dataHitWriteBus_x1_T, _dataHitWriteBus_x1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    connect dataHitWriteBus_x1.data, _dataHitWriteBus_x1_T_3 @[src/main/scala/nutcore/mem/Cache.scala 104:15]
    node _dataHitWriteBus_x3_T = eq(io.in.bits.req.cmd, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 286:60]
    node _dataHitWriteBus_x3_T_1 = eq(io.in.bits.req.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _dataHitWriteBus_x3_T_2 = or(_dataHitWriteBus_x3_T, _dataHitWriteBus_x3_T_1) @[src/main/scala/nutcore/mem/Cache.scala 286:88]
    node _dataHitWriteBus_x3_T_3 = mux(_dataHitWriteBus_x3_T_2, writeL2BeatCnt_value, addr.wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 286:51]
    node dataHitWriteBus_x3 = cat(addr.index, _dataHitWriteBus_x3_T_3) @[src/main/scala/nutcore/mem/Cache.scala 286:35]
    connect dataHitWriteBus.req.bits.setIdx, dataHitWriteBus_x3 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect dataHitWriteBus.req.bits.data, dataHitWriteBus_x1 @[src/main/scala/utils/SRAMTemplate.scala 37:15]
    connect dataHitWriteBus.req.bits.waymask, io.in.bits.waymask @[src/main/scala/utils/SRAMTemplate.scala 38:24]
    connect dataHitWriteBus.req.valid, hitWrite @[src/main/scala/utils/SRAMTemplate.scala 63:20]
    wire metaHitWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}} @[src/main/scala/nutcore/mem/Cache.scala 288:29]
    node _metaHitWriteBus_x5_T = eq(meta.dirty, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 289:25]
    node metaHitWriteBus_x5 = and(hitWrite, _metaHitWriteBus_x5_T) @[src/main/scala/nutcore/mem/Cache.scala 289:22]
    wire _metaHitWriteBus_x6_WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _metaHitWriteBus_x6_WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaHitWriteBus_x6_T = bits(_metaHitWriteBus_x6_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE.byteOffset, _metaHitWriteBus_x6_T @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaHitWriteBus_x6_T_1 = bits(_metaHitWriteBus_x6_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE.wordIndex, _metaHitWriteBus_x6_T_1 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaHitWriteBus_x6_T_2 = bits(_metaHitWriteBus_x6_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE.index, _metaHitWriteBus_x6_T_2 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaHitWriteBus_x6_T_3 = bits(_metaHitWriteBus_x6_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE.tag, _metaHitWriteBus_x6_T_3 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire metaHitWriteBus_x8 : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 290:16]
    connect metaHitWriteBus_x8.tag, meta.tag @[src/main/scala/nutcore/mem/Cache.scala 93:14]
    connect metaHitWriteBus_x8.valid, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 94:16]
    connect metaHitWriteBus_x8.dirty, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 95:16]
    connect metaHitWriteBus.req.bits.setIdx, _metaHitWriteBus_x6_WIRE.index @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect metaHitWriteBus.req.bits.data, metaHitWriteBus_x8 @[src/main/scala/utils/SRAMTemplate.scala 37:15]
    connect metaHitWriteBus.req.bits.waymask, io.in.bits.waymask @[src/main/scala/utils/SRAMTemplate.scala 38:24]
    connect metaHitWriteBus.req.valid, metaHitWriteBus_x5 @[src/main/scala/utils/SRAMTemplate.scala 63:20]
    regreset state : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 294:22]
    regreset needFlush : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 295:26]
    node _T_10 = neq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 297:28]
    node _T_11 = and(io.flush, _T_10) @[src/main/scala/nutcore/mem/Cache.scala 297:18]
    when _T_11 : @[src/main/scala/nutcore/mem/Cache.scala 297:41]
      connect needFlush, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 297:53]
    node _T_12 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_13 = and(_T_12, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 298:21]
    when _T_13 : @[src/main/scala/nutcore/mem/Cache.scala 298:35]
      connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 298:47]
    regreset readBeatCnt_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset writeBeatCnt_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset state2 : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 304:23]
    node _T_14 = eq(state, UInt<4>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 306:39]
    node _T_15 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 306:66]
    node _T_16 = or(_T_14, _T_15) @[src/main/scala/nutcore/mem/Cache.scala 306:57]
    node _T_17 = eq(state2, UInt<2>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 306:92]
    node _T_18 = and(_T_16, _T_17) @[src/main/scala/nutcore/mem/Cache.scala 306:81]
    node _T_19 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 307:40]
    node _T_20 = mux(_T_19, readBeatCnt_value, writeBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 307:33]
    node _T_21 = cat(addr.index, _T_20) @[src/main/scala/nutcore/mem/Cache.scala 307:17]
    connect io.dataReadBus.req.bits.setIdx, _T_21 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect io.dataReadBus.req.valid, _T_18 @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    node _dataWay_T = eq(state2, UInt<2>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 308:60]
    reg dataWay : { data : UInt<64>}[4], clock @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    when _dataWay_T : @[src/main/scala/nutcore/mem/Cache.scala 308:26]
      connect dataWay, io.dataReadBus.resp.data @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    node _dataHitWay_T = bits(io.in.bits.waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_1 = bits(io.in.bits.waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_2 = bits(io.in.bits.waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_3 = bits(io.in.bits.waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    wire _dataHitWay_WIRE : { data : UInt<64>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_4 = mux(_dataHitWay_T, dataWay[0].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_5 = mux(_dataHitWay_T_1, dataWay[1].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_6 = mux(_dataHitWay_T_2, dataWay[2].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_7 = mux(_dataHitWay_T_3, dataWay[3].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_8 = or(_dataHitWay_T_4, _dataHitWay_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_9 = or(_dataHitWay_T_8, _dataHitWay_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_10 = or(_dataHitWay_T_9, _dataHitWay_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _dataHitWay_WIRE_1 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _dataHitWay_WIRE_1, _dataHitWay_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _dataHitWay_WIRE.data, _dataHitWay_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_22 = eq(UInt<2>(0h0), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    when _T_22 : @[src/main/scala/nutcore/mem/Cache.scala 311:19]
      node _T_23 = and(io.dataReadBus.req.ready, io.dataReadBus.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_23 : @[src/main/scala/nutcore/mem/Cache.scala 312:51]
        connect state2, UInt<2>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 312:60]
    else :
      node _T_24 = eq(UInt<2>(0h1), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
      when _T_24 : @[src/main/scala/nutcore/mem/Cache.scala 311:19]
        connect state2, UInt<2>(0h2) @[src/main/scala/nutcore/mem/Cache.scala 313:35]
      else :
        node _T_25 = eq(UInt<2>(0h2), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
        when _T_25 : @[src/main/scala/nutcore/mem/Cache.scala 311:19]
          node _T_26 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          node _T_27 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          node _T_28 = or(_T_26, _T_27) @[src/main/scala/nutcore/mem/Cache.scala 314:44]
          node _T_29 = and(hitReadBurst, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 314:79]
          node _T_30 = or(_T_28, _T_29) @[src/main/scala/nutcore/mem/Cache.scala 314:63]
          when _T_30 : @[src/main/scala/nutcore/mem/Cache.scala 314:96]
            connect state2, UInt<2>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 314:105]
    node _raddr_T = bits(io.in.bits.req.addr, 31, 3) @[src/main/scala/nutcore/mem/Cache.scala 318:44]
    node raddr = cat(_raddr_T, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 318:35]
    node waddr_hi = cat(meta.tag, addr.index) @[src/main/scala/nutcore/mem/Cache.scala 321:18]
    node waddr = cat(waddr_hi, UInt<6>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 321:18]
    node _cmd_T = eq(state, UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 322:23]
    node _cmd_T_1 = eq(writeBeatCnt_value, UInt<3>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 323:29]
    node _cmd_T_2 = mux(_cmd_T_1, UInt<3>(0h7), UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 323:8]
    node cmd = mux(_cmd_T, UInt<2>(0h2), _cmd_T_2) @[src/main/scala/nutcore/mem/Cache.scala 322:16]
    node _T_31 = eq(state, UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 324:42]
    node _T_32 = mux(_T_31, raddr, waddr) @[src/main/scala/nutcore/mem/Cache.scala 324:35]
    node _T_33 = mux(UInt<1>(0h1), UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 326:37]
    connect io.mem.req.bits.addr, _T_32 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    connect io.mem.req.bits.cmd, cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    connect io.mem.req.bits.size, UInt<2>(0h3) @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    connect io.mem.req.bits.wdata, _dataHitWay_WIRE.data @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    connect io.mem.req.bits.wmask, _T_33 @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    connect io.mem.resp.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 328:21]
    node _io_mem_req_valid_T = eq(state, UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 329:30]
    node _io_mem_req_valid_T_1 = eq(state, UInt<4>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 329:59]
    node _io_mem_req_valid_T_2 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 329:89]
    node _io_mem_req_valid_T_3 = and(_io_mem_req_valid_T_1, _io_mem_req_valid_T_2) @[src/main/scala/nutcore/mem/Cache.scala 329:78]
    node _io_mem_req_valid_T_4 = or(_io_mem_req_valid_T, _io_mem_req_valid_T_3) @[src/main/scala/nutcore/mem/Cache.scala 329:48]
    connect io.mem.req.valid, _io_mem_req_valid_T_4 @[src/main/scala/nutcore/mem/Cache.scala 329:20]
    connect io.mmio.req.bits.wdata, io.in.bits.req.wdata @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    connect io.mmio.req.bits.wmask, io.in.bits.req.wmask @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    connect io.mmio.req.bits.cmd, io.in.bits.req.cmd @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    connect io.mmio.req.bits.size, io.in.bits.req.size @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    connect io.mmio.req.bits.addr, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    connect io.mmio.resp.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 333:22]
    node _io_mmio_req_valid_T = eq(state, UInt<4>(0h5)) @[src/main/scala/nutcore/mem/Cache.scala 334:31]
    connect io.mmio.req.valid, _io_mmio_req_valid_T @[src/main/scala/nutcore/mem/Cache.scala 334:21]
    regreset afterFirstRead : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 336:31]
    node _alreadyOutFire_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset alreadyOutFire : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 337:33]
    when _alreadyOutFire_T : @[src/main/scala/nutcore/mem/Cache.scala 337:33]
      connect alreadyOutFire, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 337:33]
    node _readingFirst_T = eq(afterFirstRead, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 338:22]
    node _readingFirst_T_1 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _readingFirst_T_2 = and(_readingFirst_T, _readingFirst_T_1) @[src/main/scala/nutcore/mem/Cache.scala 338:38]
    node _readingFirst_T_3 = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 338:68]
    node readingFirst = and(_readingFirst_T_2, _readingFirst_T_3) @[src/main/scala/nutcore/mem/Cache.scala 338:58]
    node _inRdataRegDemand_T = mux(mmio, io.mmio.resp.bits.rdata, io.mem.resp.bits.rdata) @[src/main/scala/nutcore/mem/Cache.scala 339:39]
    node _inRdataRegDemand_T_1 = eq(state, UInt<4>(0h6)) @[src/main/scala/nutcore/mem/Cache.scala 340:52]
    node _inRdataRegDemand_T_2 = mux(mmio, _inRdataRegDemand_T_1, readingFirst) @[src/main/scala/nutcore/mem/Cache.scala 340:39]
    reg inRdataRegDemand : UInt<64>, clock @[src/main/scala/nutcore/mem/Cache.scala 339:35]
    when _inRdataRegDemand_T_2 : @[src/main/scala/nutcore/mem/Cache.scala 339:35]
      connect inRdataRegDemand, _inRdataRegDemand_T @[src/main/scala/nutcore/mem/Cache.scala 339:35]
    node _io_cohResp_valid_T = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 343:31]
    node _io_cohResp_valid_T_1 = and(_io_cohResp_valid_T, probe) @[src/main/scala/nutcore/mem/Cache.scala 343:43]
    node _io_cohResp_valid_T_2 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 344:31]
    node _io_cohResp_valid_T_3 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 344:57]
    node _io_cohResp_valid_T_4 = and(_io_cohResp_valid_T_2, _io_cohResp_valid_T_3) @[src/main/scala/nutcore/mem/Cache.scala 344:46]
    node _io_cohResp_valid_T_5 = or(_io_cohResp_valid_T_1, _io_cohResp_valid_T_4) @[src/main/scala/nutcore/mem/Cache.scala 343:53]
    connect io.cohResp.valid, _io_cohResp_valid_T_5 @[src/main/scala/nutcore/mem/Cache.scala 343:20]
    connect io.cohResp.bits.rdata, _dataHitWay_WIRE.data @[src/main/scala/nutcore/mem/Cache.scala 345:25]
    node _releaseLast_T = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 346:35]
    node _releaseLast_T_1 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _releaseLast_T_2 = and(_releaseLast_T, _releaseLast_T_1) @[src/main/scala/nutcore/mem/Cache.scala 346:49]
    regreset releaseLast_c_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire releaseLast : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect releaseLast, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _releaseLast_T_2 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node releaseLast_wrap_wrap = eq(releaseLast_c_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _releaseLast_wrap_value_T = add(releaseLast_c_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _releaseLast_wrap_value_T_1 = tail(_releaseLast_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect releaseLast_c_value, _releaseLast_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect releaseLast, releaseLast_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _io_cohResp_bits_cmd_T = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 347:36]
    node _io_cohResp_bits_cmd_T_1 = mux(releaseLast, UInt<3>(0h6), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 347:54]
    node _io_cohResp_bits_cmd_T_2 = mux(hit, UInt<4>(0hc), UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 348:8]
    node _io_cohResp_bits_cmd_T_3 = mux(_io_cohResp_bits_cmd_T, _io_cohResp_bits_cmd_T_1, _io_cohResp_bits_cmd_T_2) @[src/main/scala/nutcore/mem/Cache.scala 347:29]
    connect io.cohResp.bits.cmd, _io_cohResp_bits_cmd_T_3 @[src/main/scala/nutcore/mem/Cache.scala 347:23]
    node _respToL1Fire_T = and(hitReadBurst, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 350:35]
    node _respToL1Fire_T_1 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 350:61]
    node respToL1Fire = and(_respToL1Fire_T, _respToL1Fire_T_1) @[src/main/scala/nutcore/mem/Cache.scala 350:51]
    node _respToL1Last_T = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 351:37]
    node _respToL1Last_T_1 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 351:57]
    node _respToL1Last_T_2 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 351:81]
    node _respToL1Last_T_3 = and(_respToL1Last_T_1, _respToL1Last_T_2) @[src/main/scala/nutcore/mem/Cache.scala 351:71]
    node _respToL1Last_T_4 = or(_respToL1Last_T, _respToL1Last_T_3) @[src/main/scala/nutcore/mem/Cache.scala 351:48]
    node _respToL1Last_T_5 = and(_respToL1Last_T_4, hitReadBurst) @[src/main/scala/nutcore/mem/Cache.scala 351:96]
    node _respToL1Last_T_6 = and(_respToL1Last_T_5, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 351:112]
    regreset respToL1Last_c_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire respToL1Last : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect respToL1Last, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _respToL1Last_T_6 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node respToL1Last_wrap_wrap = eq(respToL1Last_c_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _respToL1Last_wrap_value_T = add(respToL1Last_c_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _respToL1Last_wrap_value_T_1 = tail(_respToL1Last_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect respToL1Last_c_value, _respToL1Last_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect respToL1Last, respToL1Last_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _T_34 = eq(UInt<4>(0h0), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    when _T_34 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
      connect afterFirstRead, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 355:22]
      connect alreadyOutFire, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 356:22]
      when probe : @[src/main/scala/nutcore/mem/Cache.scala 358:20]
        node _T_35 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_35 : @[src/main/scala/nutcore/mem/Cache.scala 359:32]
          node _state_T = mux(hit, UInt<4>(0h8), UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 360:23]
          connect state, _state_T @[src/main/scala/nutcore/mem/Cache.scala 360:17]
          connect readBeatCnt_value, addr.wordIndex @[src/main/scala/nutcore/mem/Cache.scala 361:29]
      else :
        node _T_36 = and(hitReadBurst, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 363:33]
        when _T_36 : @[src/main/scala/nutcore/mem/Cache.scala 363:50]
          connect state, UInt<4>(0h8) @[src/main/scala/nutcore/mem/Cache.scala 364:15]
          node _value_T_2 = eq(addr.wordIndex, UInt<3>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 365:49]
          node _value_T_3 = add(addr.wordIndex, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 365:93]
          node _value_T_4 = tail(_value_T_3, 1) @[src/main/scala/nutcore/mem/Cache.scala 365:93]
          node _value_T_5 = mux(_value_T_2, UInt<1>(0h0), _value_T_4) @[src/main/scala/nutcore/mem/Cache.scala 365:33]
          connect readBeatCnt_value, _value_T_5 @[src/main/scala/nutcore/mem/Cache.scala 365:27]
        else :
          node _T_37 = or(miss, mmio) @[src/main/scala/nutcore/mem/Cache.scala 366:26]
          node _T_38 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 366:38]
          node _T_39 = and(_T_37, _T_38) @[src/main/scala/nutcore/mem/Cache.scala 366:35]
          when _T_39 : @[src/main/scala/nutcore/mem/Cache.scala 366:49]
            node _state_T_1 = eq(UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 367:43]
            node _state_T_2 = and(_state_T_1, meta.dirty) @[src/main/scala/nutcore/mem/Cache.scala 367:49]
            node _state_T_3 = mux(_state_T_2, UInt<4>(0h3), UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 367:42]
            node _state_T_4 = mux(mmio, UInt<4>(0h5), _state_T_3) @[src/main/scala/nutcore/mem/Cache.scala 367:21]
            connect state, _state_T_4 @[src/main/scala/nutcore/mem/Cache.scala 367:15]
    else :
      node _T_40 = eq(UInt<4>(0h5), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
      when _T_40 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
        node _T_41 = and(io.mmio.req.ready, io.mmio.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_41 : @[src/main/scala/nutcore/mem/Cache.scala 371:46]
          connect state, UInt<4>(0h6) @[src/main/scala/nutcore/mem/Cache.scala 371:54]
      else :
        node _T_42 = eq(UInt<4>(0h6), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
        when _T_42 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
          node _T_43 = and(io.mmio.resp.ready, io.mmio.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_43 : @[src/main/scala/nutcore/mem/Cache.scala 372:48]
            connect state, UInt<4>(0h7) @[src/main/scala/nutcore/mem/Cache.scala 372:56]
        else :
          node _T_44 = eq(UInt<4>(0h8), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
          when _T_44 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
            node _T_45 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
            node _T_46 = or(_T_45, respToL1Fire) @[src/main/scala/nutcore/mem/Cache.scala 375:29]
            when _T_46 : @[src/main/scala/nutcore/mem/Cache.scala 375:46]
              node wrap_1 = eq(readBeatCnt_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
              node _value_T_6 = add(readBeatCnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
              node _value_T_7 = tail(_value_T_6, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
              connect readBeatCnt_value, _value_T_7 @[src/main/scala/chisel3/util/Counter.scala 77:15]
            node _T_47 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
            node _T_48 = and(probe, _T_47) @[src/main/scala/nutcore/mem/Cache.scala 376:19]
            node _T_49 = and(_T_48, releaseLast) @[src/main/scala/nutcore/mem/Cache.scala 376:38]
            node _T_50 = and(respToL1Fire, respToL1Last) @[src/main/scala/nutcore/mem/Cache.scala 376:69]
            node _T_51 = or(_T_49, _T_50) @[src/main/scala/nutcore/mem/Cache.scala 376:53]
            when _T_51 : @[src/main/scala/nutcore/mem/Cache.scala 376:86]
              connect state, UInt<4>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 376:94]
          else :
            node _T_52 = eq(UInt<4>(0h1), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
            when _T_52 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
              node _T_53 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
              when _T_53 : @[src/main/scala/nutcore/mem/Cache.scala 379:48]
                connect state, UInt<4>(0h2) @[src/main/scala/nutcore/mem/Cache.scala 380:13]
                connect readBeatCnt_value, addr.wordIndex @[src/main/scala/nutcore/mem/Cache.scala 381:25]
            else :
              node _T_54 = eq(UInt<4>(0h2), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
              when _T_54 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                node _T_55 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                when _T_55 : @[src/main/scala/nutcore/mem/Cache.scala 385:31]
                  connect afterFirstRead, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 386:24]
                  node wrap_2 = eq(readBeatCnt_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
                  node _value_T_8 = add(readBeatCnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
                  node _value_T_9 = tail(_value_T_8, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
                  connect readBeatCnt_value, _value_T_9 @[src/main/scala/chisel3/util/Counter.scala 77:15]
                  node _T_56 = eq(io.in.bits.req.cmd, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 388:23]
                  when _T_56 : @[src/main/scala/nutcore/mem/Cache.scala 388:52]
                    connect writeL2BeatCnt_value, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 388:75]
                  node _T_57 = eq(io.mem.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
                  when _T_57 : @[src/main/scala/nutcore/mem/Cache.scala 389:44]
                    connect state, UInt<4>(0h7) @[src/main/scala/nutcore/mem/Cache.scala 389:52]
              else :
                node _T_58 = eq(UInt<4>(0h3), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                when _T_58 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                  node _T_59 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                  when _T_59 : @[src/main/scala/nutcore/mem/Cache.scala 394:30]
                    node wrap_3 = eq(writeBeatCnt_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
                    node _value_T_10 = add(writeBeatCnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
                    node _value_T_11 = tail(_value_T_10, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
                    connect writeBeatCnt_value, _value_T_11 @[src/main/scala/chisel3/util/Counter.scala 77:15]
                  node _T_60 = eq(io.mem.req.bits.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
                  node _T_61 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                  node _T_62 = and(_T_60, _T_61) @[src/main/scala/nutcore/mem/Cache.scala 395:43]
                  when _T_62 : @[src/main/scala/nutcore/mem/Cache.scala 395:63]
                    connect state, UInt<4>(0h4) @[src/main/scala/nutcore/mem/Cache.scala 395:71]
                else :
                  node _T_63 = eq(UInt<4>(0h4), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                  when _T_63 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                    node _T_64 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                    when _T_64 : @[src/main/scala/nutcore/mem/Cache.scala 398:51]
                      connect state, UInt<4>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 398:59]
                  else :
                    node _T_65 = eq(UInt<4>(0h7), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                    when _T_65 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                      node _T_66 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                      node _T_67 = or(_T_66, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 399:42]
                      node _T_68 = or(_T_67, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 399:55]
                      when _T_68 : @[src/main/scala/nutcore/mem/Cache.scala 399:74]
                        connect state, UInt<4>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 399:82]
    node _dataRefill_T = mux(readingFirst, wordMask, UInt<64>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 402:67]
    node _dataRefill_T_1 = and(io.in.bits.req.wdata, _dataRefill_T) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dataRefill_T_2 = not(_dataRefill_T) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dataRefill_T_3 = and(io.mem.resp.bits.rdata, _dataRefill_T_2) @[src/main/scala/utils/BitUtils.scala 34:37]
    node dataRefill = or(_dataRefill_T_1, _dataRefill_T_3) @[src/main/scala/utils/BitUtils.scala 34:26]
    wire dataRefillWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}} @[src/main/scala/nutcore/mem/Cache.scala 403:32]
    node _dataRefillWriteBus_x9_T = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 404:20]
    node _dataRefillWriteBus_x9_T_1 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node dataRefillWriteBus_x9 = and(_dataRefillWriteBus_x9_T, _dataRefillWriteBus_x9_T_1) @[src/main/scala/nutcore/mem/Cache.scala 404:39]
    node dataRefillWriteBus_x10 = cat(addr.index, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 404:72]
    wire dataRefillWriteBus_x11 : { data : UInt<64>} @[src/main/scala/nutcore/mem/Cache.scala 405:16]
    connect dataRefillWriteBus_x11.data, dataRefill @[src/main/scala/nutcore/mem/Cache.scala 104:15]
    connect dataRefillWriteBus.req.bits.setIdx, dataRefillWriteBus_x10 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect dataRefillWriteBus.req.bits.data, dataRefillWriteBus_x11 @[src/main/scala/utils/SRAMTemplate.scala 37:15]
    connect dataRefillWriteBus.req.bits.waymask, io.in.bits.waymask @[src/main/scala/utils/SRAMTemplate.scala 38:24]
    connect dataRefillWriteBus.req.valid, dataRefillWriteBus_x9 @[src/main/scala/utils/SRAMTemplate.scala 63:20]
    connect dataWriteArb.io.in[0], dataHitWriteBus.req @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    connect dataWriteArb.io.in[1], dataRefillWriteBus.req @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    connect io.dataWriteBus.req.bits, dataWriteArb.io.out.bits @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    connect io.dataWriteBus.req.valid, dataWriteArb.io.out.valid @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    connect dataWriteArb.io.out.ready, io.dataWriteBus.req.ready @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    wire metaRefillWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}} @[src/main/scala/nutcore/mem/Cache.scala 411:32]
    node _metaRefillWriteBus_T = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 412:20]
    node _metaRefillWriteBus_T_1 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _metaRefillWriteBus_T_2 = and(_metaRefillWriteBus_T, _metaRefillWriteBus_T_1) @[src/main/scala/nutcore/mem/Cache.scala 412:39]
    node _metaRefillWriteBus_T_3 = eq(io.mem.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _metaRefillWriteBus_T_4 = and(_metaRefillWriteBus_T_2, _metaRefillWriteBus_T_3) @[src/main/scala/nutcore/mem/Cache.scala 412:59]
    wire metaRefillWriteBus_qual4 : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 413:16]
    node _metaRefillWriteBus_x15_T = eq(UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 413:79]
    node _metaRefillWriteBus_x15_T_1 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node metaRefillWriteBus_x15 = and(_metaRefillWriteBus_x15_T, _metaRefillWriteBus_x15_T_1) @[src/main/scala/nutcore/mem/Cache.scala 413:85]
    connect metaRefillWriteBus_qual4.tag, addr.tag @[src/main/scala/nutcore/mem/Cache.scala 93:14]
    connect metaRefillWriteBus_qual4.valid, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 94:16]
    connect metaRefillWriteBus_qual4.dirty, metaRefillWriteBus_x15 @[src/main/scala/nutcore/mem/Cache.scala 95:16]
    wire _metaRefillWriteBus_WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _metaRefillWriteBus_WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaRefillWriteBus_T_5 = bits(_metaRefillWriteBus_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE.byteOffset, _metaRefillWriteBus_T_5 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaRefillWriteBus_T_6 = bits(_metaRefillWriteBus_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE.wordIndex, _metaRefillWriteBus_T_6 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaRefillWriteBus_T_7 = bits(_metaRefillWriteBus_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE.index, _metaRefillWriteBus_T_7 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaRefillWriteBus_T_8 = bits(_metaRefillWriteBus_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE.tag, _metaRefillWriteBus_T_8 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect metaRefillWriteBus.req.bits.setIdx, _metaRefillWriteBus_WIRE.index @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect metaRefillWriteBus.req.bits.data, metaRefillWriteBus_qual4 @[src/main/scala/utils/SRAMTemplate.scala 37:15]
    connect metaRefillWriteBus.req.bits.waymask, io.in.bits.waymask @[src/main/scala/utils/SRAMTemplate.scala 38:24]
    connect metaRefillWriteBus.req.valid, _metaRefillWriteBus_T_4 @[src/main/scala/utils/SRAMTemplate.scala 63:20]
    connect metaWriteArb.io.in[0], metaHitWriteBus.req @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    connect metaWriteArb.io.in[1], metaRefillWriteBus.req @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    connect io.metaWriteBus.req.bits, metaWriteArb.io.out.bits @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    connect io.metaWriteBus.req.valid, metaWriteArb.io.out.valid @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    connect metaWriteArb.io.out.ready, io.metaWriteBus.req.ready @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    node _io_out_bits_rdata_T = mux(hit, dataRead, inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 439:29]
    connect io.out.bits.rdata, _io_out_bits_rdata_T @[src/main/scala/nutcore/mem/Cache.scala 439:23]
    node _io_out_bits_cmd_T = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_bits_cmd_T_1 = eq(_io_out_bits_cmd_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_bits_cmd_T_2 = bits(io.in.bits.req.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_bits_cmd_T_3 = eq(_io_out_bits_cmd_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_bits_cmd_T_4 = and(_io_out_bits_cmd_T_1, _io_out_bits_cmd_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_bits_cmd_T_5 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    wire _io_out_bits_cmd_WIRE : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 440:79]
    invalidate _io_out_bits_cmd_WIRE @[src/main/scala/nutcore/mem/Cache.scala 440:79]
    node _io_out_bits_cmd_T_6 = mux(_io_out_bits_cmd_T_5, UInt<3>(0h5), _io_out_bits_cmd_WIRE) @[src/main/scala/nutcore/mem/Cache.scala 440:79]
    node _io_out_bits_cmd_T_7 = mux(_io_out_bits_cmd_T_4, UInt<3>(0h6), _io_out_bits_cmd_T_6) @[src/main/scala/nutcore/mem/Cache.scala 440:27]
    connect io.out.bits.cmd, _io_out_bits_cmd_T_7 @[src/main/scala/nutcore/mem/Cache.scala 440:21]
    connect io.out.bits.user, io.in.bits.req.user @[src/main/scala/nutcore/mem/Cache.scala 442:56]
    node _io_out_valid_T = bits(io.in.bits.req.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _io_out_valid_T_1 = and(_io_out_valid_T, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 445:52]
    node _io_out_valid_T_2 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_valid_T_3 = eq(hit, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 446:34]
    node _io_out_valid_T_4 = eq(state, UInt<4>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 446:48]
    node _io_out_valid_T_5 = and(_io_out_valid_T_3, _io_out_valid_T_4) @[src/main/scala/nutcore/mem/Cache.scala 446:39]
    node _io_out_valid_T_6 = or(hit, _io_out_valid_T_5) @[src/main/scala/nutcore/mem/Cache.scala 446:31]
    node _io_out_valid_T_7 = and(_io_out_valid_T_2, _io_out_valid_T_6) @[src/main/scala/nutcore/mem/Cache.scala 446:23]
    node _io_out_valid_T_8 = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 446:81]
    node _io_out_valid_T_9 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_out_valid_T_10 = and(_io_out_valid_T_8, _io_out_valid_T_9) @[src/main/scala/nutcore/mem/Cache.scala 446:99]
    node _io_out_valid_T_11 = eq(io.in.bits.req.cmd, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 446:130]
    node _io_out_valid_T_12 = and(_io_out_valid_T_10, _io_out_valid_T_11) @[src/main/scala/nutcore/mem/Cache.scala 446:119]
    node _io_out_valid_T_13 = mux(_io_out_valid_T_7, UInt<1>(0h1), _io_out_valid_T_12) @[src/main/scala/nutcore/mem/Cache.scala 446:8]
    node _io_out_valid_T_14 = and(respToL1Fire, respToL1Last) @[src/main/scala/nutcore/mem/Cache.scala 446:176]
    node _io_out_valid_T_15 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 446:201]
    node _io_out_valid_T_16 = and(_io_out_valid_T_14, _io_out_valid_T_15) @[src/main/scala/nutcore/mem/Cache.scala 446:192]
    node _io_out_valid_T_17 = or(_io_out_valid_T_13, _io_out_valid_T_16) @[src/main/scala/nutcore/mem/Cache.scala 446:159]
    node _io_out_valid_T_18 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_valid_T_19 = or(_io_out_valid_T_18, mmio) @[src/main/scala/nutcore/mem/Cache.scala 447:60]
    node _io_out_valid_T_20 = eq(state, UInt<4>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 447:75]
    node _io_out_valid_T_21 = eq(alreadyOutFire, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 447:110]
    node _io_out_valid_T_22 = and(afterFirstRead, _io_out_valid_T_21) @[src/main/scala/nutcore/mem/Cache.scala 447:107]
    node _io_out_valid_T_23 = mux(_io_out_valid_T_19, _io_out_valid_T_20, _io_out_valid_T_22) @[src/main/scala/nutcore/mem/Cache.scala 447:45]
    node _io_out_valid_T_24 = mux(hit, UInt<1>(0h1), _io_out_valid_T_23) @[src/main/scala/nutcore/mem/Cache.scala 447:28]
    node _io_out_valid_T_25 = mux(probe, UInt<1>(0h0), _io_out_valid_T_24) @[src/main/scala/nutcore/mem/Cache.scala 447:8]
    node _io_out_valid_T_26 = mux(_io_out_valid_T_1, _io_out_valid_T_17, _io_out_valid_T_25) @[src/main/scala/nutcore/mem/Cache.scala 445:37]
    node _io_out_valid_T_27 = and(io.in.valid, _io_out_valid_T_26) @[src/main/scala/nutcore/mem/Cache.scala 445:31]
    connect io.out.valid, _io_out_valid_T_27 @[src/main/scala/nutcore/mem/Cache.scala 445:16]
    node _io_isFinish_T = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_isFinish_T_1 = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 454:64]
    node _io_isFinish_T_2 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 454:83]
    node _io_isFinish_T_3 = and(_io_isFinish_T_2, releaseLast) @[src/main/scala/nutcore/mem/Cache.scala 454:98]
    node _io_isFinish_T_4 = mux(miss, _io_isFinish_T_1, _io_isFinish_T_3) @[src/main/scala/nutcore/mem/Cache.scala 454:51]
    node _io_isFinish_T_5 = and(_io_isFinish_T, _io_isFinish_T_4) @[src/main/scala/nutcore/mem/Cache.scala 454:45]
    node _io_isFinish_T_6 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_isFinish_T_7 = or(hit, _io_isFinish_T_6) @[src/main/scala/nutcore/mem/Cache.scala 455:13]
    node _io_isFinish_T_8 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_isFinish_T_9 = eq(state, UInt<4>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 455:51]
    node _io_isFinish_T_10 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_isFinish_T_11 = or(_io_isFinish_T_10, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 455:84]
    node _io_isFinish_T_12 = and(_io_isFinish_T_9, _io_isFinish_T_11) @[src/main/scala/nutcore/mem/Cache.scala 455:68]
    node _io_isFinish_T_13 = mux(_io_isFinish_T_7, _io_isFinish_T_8, _io_isFinish_T_12) @[src/main/scala/nutcore/mem/Cache.scala 455:8]
    node _io_isFinish_T_14 = mux(probe, _io_isFinish_T_5, _io_isFinish_T_13) @[src/main/scala/nutcore/mem/Cache.scala 454:21]
    connect io.isFinish, _io_isFinish_T_14 @[src/main/scala/nutcore/mem/Cache.scala 454:15]
    node _io_in_ready_T = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 458:41]
    node _io_in_ready_T_1 = eq(hitReadBurst, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 458:55]
    node _io_in_ready_T_2 = and(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 458:52]
    node _io_in_ready_T_3 = and(io.out.ready, _io_in_ready_T_2) @[src/main/scala/nutcore/mem/Cache.scala 458:31]
    node _io_in_ready_T_4 = eq(miss, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 458:73]
    node _io_in_ready_T_5 = and(_io_in_ready_T_3, _io_in_ready_T_4) @[src/main/scala/nutcore/mem/Cache.scala 458:70]
    node _io_in_ready_T_6 = eq(probe, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 458:82]
    node _io_in_ready_T_7 = and(_io_in_ready_T_5, _io_in_ready_T_6) @[src/main/scala/nutcore/mem/Cache.scala 458:79]
    connect io.in.ready, _io_in_ready_T_7 @[src/main/scala/nutcore/mem/Cache.scala 458:15]
    node _io_dataReadRespToL1_T = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 459:49]
    node _io_dataReadRespToL1_T_1 = and(_io_dataReadRespToL1_T, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 459:60]
    node _io_dataReadRespToL1_T_2 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 459:85]
    node _io_dataReadRespToL1_T_3 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 459:109]
    node _io_dataReadRespToL1_T_4 = and(_io_dataReadRespToL1_T_2, _io_dataReadRespToL1_T_3) @[src/main/scala/nutcore/mem/Cache.scala 459:99]
    node _io_dataReadRespToL1_T_5 = or(_io_dataReadRespToL1_T_1, _io_dataReadRespToL1_T_4) @[src/main/scala/nutcore/mem/Cache.scala 459:76]
    node _io_dataReadRespToL1_T_6 = and(hitReadBurst, _io_dataReadRespToL1_T_5) @[src/main/scala/nutcore/mem/Cache.scala 459:39]
    connect io.dataReadRespToL1, _io_dataReadRespToL1_T_6 @[src/main/scala/nutcore/mem/Cache.scala 459:23]
    node _T_69 = and(metaHitWriteBus.req.valid, metaRefillWriteBus.req.valid) @[src/main/scala/nutcore/mem/Cache.scala 461:38]
    node _T_70 = eq(_T_69, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 461:10]
    node _T_71 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node _T_72 = eq(_T_71, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    when _T_72 : @[src/main/scala/nutcore/mem/Cache.scala 461:9]
      node _T_73 = eq(_T_70, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
      when _T_73 : @[src/main/scala/nutcore/mem/Cache.scala 461:9]
        skip
      assert(clock, _T_70, UInt<1>(0h1), "") : assert_1 @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node _T_74 = and(dataHitWriteBus.req.valid, dataRefillWriteBus.req.valid) @[src/main/scala/nutcore/mem/Cache.scala 462:38]
    node _T_75 = eq(_T_74, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 462:10]
    node _T_76 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_77 = eq(_T_76, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    when _T_77 : @[src/main/scala/nutcore/mem/Cache.scala 462:9]
      node _T_78 = eq(_T_75, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
      when _T_78 : @[src/main/scala/nutcore/mem/Cache.scala 462:9]
        skip
      assert(clock, _T_75, UInt<1>(0h1), "") : assert_2 @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_79 = eq(UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 463:12]
    node _T_80 = and(_T_79, io.flush) @[src/main/scala/nutcore/mem/Cache.scala 463:18]
    node _T_81 = eq(_T_80, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 463:10]
    node _T_82 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    node _T_83 = eq(_T_82, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    when _T_83 : @[src/main/scala/nutcore/mem/Cache.scala 463:9]
      node _T_84 = eq(_T_81, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
      when _T_84 : @[src/main/scala/nutcore/mem/Cache.scala 463:9]
        skip
      assert(clock, _T_81, UInt<1>(0h1), "") : assert_3 @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    wire _WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_85 = bits(_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.byteOffset, _T_85 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_86 = bits(_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.wordIndex, _T_86 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_87 = bits(_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.index, _T_87 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_88 = bits(_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.tag, _T_88 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node lo = cat(io.in.bits.datas[1].data, io.in.bits.datas[0].data) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node hi = cat(io.in.bits.datas[3].data, io.in.bits.datas[2].data) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node _T_89 = cat(hi, lo) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node _T_90 = and(io.metaWriteBus.req.ready, io.metaWriteBus.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset c : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>(0h1)) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    connect c, _c_T_1 @[src/main/scala/utils/GTimer.scala 25:7]
    node lo_1 = cat(io.in.bits.datas[1].data, io.in.bits.datas[0].data) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node hi_1 = cat(io.in.bits.datas[3].data, io.in.bits.datas[2].data) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node _T_91 = cat(hi_1, lo_1) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node _T_92 = and(io.dataWriteBus.req.ready, io.dataWriteBus.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_93 = eq(state, UInt<4>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 473:16]
    node _T_94 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_95 = and(_T_93, _T_94) @[src/main/scala/nutcore/mem/Cache.scala 473:35]
    wire _WIRE_2 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_3 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_3, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_96 = bits(_WIRE_3, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_2.byteOffset, _T_96 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_97 = bits(_WIRE_3, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_2.wordIndex, _T_97 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_98 = bits(_WIRE_3, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_2.index, _T_98 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_99 = bits(_WIRE_3, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_2.tag, _T_99 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_100 = eq(state, UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 474:16]
    node _T_101 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_102 = and(_T_100, _T_101) @[src/main/scala/nutcore/mem/Cache.scala 474:34]
    wire _WIRE_4 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_5 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_5, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_103 = bits(_WIRE_5, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_4.byteOffset, _T_103 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_104 = bits(_WIRE_5, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_4.wordIndex, _T_104 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_105 = bits(_WIRE_5, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_4.index, _T_105 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_106 = bits(_WIRE_5, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_4.tag, _T_106 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_107 = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 475:16]
    node _T_108 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_109 = and(_T_107, _T_108) @[src/main/scala/nutcore/mem/Cache.scala 475:35]
    wire _WIRE_6 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_7 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_7, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_110 = bits(_WIRE_7, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_6.byteOffset, _T_110 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_111 = bits(_WIRE_7, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_6.wordIndex, _T_111 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_112 = bits(_WIRE_7, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_6.index, _T_112 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_113 = bits(_WIRE_7, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_6.tag, _T_113 @[src/main/scala/nutcore/mem/Cache.scala 77:45]

  module SRAMTemplate_1 : @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>}}, flip resp : { data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4]}}, flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}}} @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    smem array : UInt<21>[4] [128] @[src/main/scala/utils/SRAMTemplate.scala 76:26]
    wire resetState : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    connect resetState, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    wire resetSet : UInt @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    connect resetSet, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    regreset _resetState : UInt<1>, clock, reset, UInt<1>(0h1) @[src/main/scala/utils/SRAMTemplate.scala 80:30]
    regreset _resetSet : UInt<7>, clock, reset, UInt<7>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire resetFinish : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect resetFinish, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _resetState : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(_resetSet, UInt<7>(0h7f)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(_resetSet, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect _resetSet, _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect resetFinish, wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    when resetFinish : @[src/main/scala/utils/SRAMTemplate.scala 82:24]
      connect _resetState, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 82:38]
    connect resetState, _resetState @[src/main/scala/utils/SRAMTemplate.scala 84:16]
    connect resetSet, _resetSet @[src/main/scala/utils/SRAMTemplate.scala 85:14]
    node wen = or(io.w.req.valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io.r.req.valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node setIdx = mux(resetState, resetSet, io.w.req.bits.setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    wire _wdataword_WIRE : UInt<21> @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    connect _wdataword_WIRE, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    node wdataword_hi = cat(io.w.req.bits.data.tag, io.w.req.bits.data.valid) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node _wdataword_T = cat(wdataword_hi, io.w.req.bits.data.dirty) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node wdataword = mux(resetState, _wdataword_WIRE, _wdataword_T) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node _waymask_T = mux(UInt<1>(0h1), UInt<4>(0hf), UInt<4>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 93:37]
    node waymask = mux(resetState, _waymask_T, io.w.req.bits.waymask) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    wire wdata : UInt<21>[4] @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[0], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[1], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[2], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[3], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    when wen : @[src/main/scala/utils/SRAMTemplate.scala 95:14]
      node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_1 = bits(waymask, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_2 = bits(waymask, 2, 2) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_3 = bits(waymask, 3, 3) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_4 = or(setIdx, UInt<7>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      node _T_5 = bits(_T_4, 6, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      write mport MPORT = array[_T_5], clock @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[0], wdata[0] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_1 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[1], wdata[1] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_2 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[2], wdata[2] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_3 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[3], wdata[3] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
    wire _rdata_WIRE : UInt<7> @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    invalidate _rdata_WIRE @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    when realRen : @[src/main/scala/utils/SRAMTemplate.scala 98:31]
      connect _rdata_WIRE, io.r.req.bits.setIdx @[src/main/scala/utils/SRAMTemplate.scala 98:31]
      read mport rdata_MPORT = array[_rdata_WIRE], clock @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    wire rdata_0 : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_1 : UInt<21> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_1, rdata_MPORT[0] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T = bits(_rdata_WIRE_1, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.dirty, _rdata_T @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_1 = bits(_rdata_WIRE_1, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.valid, _rdata_T_1 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_2 = bits(_rdata_WIRE_1, 20, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.tag, _rdata_T_2 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_1 : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_2 : UInt<21> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_2, rdata_MPORT[1] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_3 = bits(_rdata_WIRE_2, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_1.dirty, _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_4 = bits(_rdata_WIRE_2, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_1.valid, _rdata_T_4 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_5 = bits(_rdata_WIRE_2, 20, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_1.tag, _rdata_T_5 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_2 : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_3 : UInt<21> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_3, rdata_MPORT[2] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_6 = bits(_rdata_WIRE_3, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_2.dirty, _rdata_T_6 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_7 = bits(_rdata_WIRE_3, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_2.valid, _rdata_T_7 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_8 = bits(_rdata_WIRE_3, 20, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_2.tag, _rdata_T_8 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_3 : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_4 : UInt<21> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_4, rdata_MPORT[3] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_9 = bits(_rdata_WIRE_4, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_3.dirty, _rdata_T_9 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_10 = bits(_rdata_WIRE_4, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_3.valid, _rdata_T_10 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_11 = bits(_rdata_WIRE_4, 20, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_3.tag, _rdata_T_11 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _WIRE : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4] @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[0], rdata_0 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[1], rdata_1 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[2], rdata_2 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[3], rdata_3 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect io.r.resp.data, _WIRE @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    node _io_r_req_ready_T = eq(resetState, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    connect io.r.req.ready, _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    connect io.w.req.ready, UInt<1>(0h1) @[src/main/scala/utils/SRAMTemplate.scala 102:18]

  module Arbiter1_SRAMBundleA : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>}}[1], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>}}, chosen : UInt<0>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[0].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module SRAMTemplateWithArbiter : @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>}}, flip resp : { data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4]}}[1], flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}}} @[src/main/scala/utils/SRAMTemplate.scala 116:14]

    inst ram of SRAMTemplate_1 @[src/main/scala/utils/SRAMTemplate.scala 121:19]
    connect ram.clock, clock
    connect ram.reset, reset
    connect ram.io.w, io.w @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    inst readArb of Arbiter1_SRAMBundleA @[src/main/scala/utils/SRAMTemplate.scala 124:23]
    connect readArb.clock, clock
    connect readArb.reset, reset
    connect readArb.io.in[0], io.r[0].req @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    connect ram.io.r.req, readArb.io.out @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    node _T = and(io.r[0].req.ready, io.r[0].req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg REG : UInt<1>, clock @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    connect REG, _T @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    wire _WIRE : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4] @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[0].dirty, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[0].valid, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[0].tag, UInt<19>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[1].dirty, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[1].valid, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[1].tag, UInt<19>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[2].dirty, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[2].valid, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[2].tag, UInt<19>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[3].dirty, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[3].valid, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[3].tag, UInt<19>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    regreset r : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4], clock, reset, _WIRE @[src/main/scala/utils/Hold.scala 23:65]
    when REG : @[src/main/scala/utils/Hold.scala 23:65]
      connect r, ram.io.r.resp.data @[src/main/scala/utils/Hold.scala 23:65]
    node _T_1 = mux(REG, ram.io.r.resp.data, r) @[src/main/scala/utils/Hold.scala 23:48]
    connect io.r[0].resp.data, _T_1 @[src/main/scala/utils/SRAMTemplate.scala 130:17]

  module SRAMTemplate_2 : @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>}}, flip resp : { data : { data : UInt<64>}[4]}}, flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}}} @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    smem array : UInt<64>[4] [1024] @[src/main/scala/utils/SRAMTemplate.scala 76:26]
    wire resetState : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    connect resetState, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    wire resetSet : UInt @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    connect resetSet, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    node wen = or(io.w.req.valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io.r.req.valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node setIdx = mux(resetState, resetSet, io.w.req.bits.setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    wire _wdataword_WIRE : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    connect _wdataword_WIRE, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    node wdataword = mux(resetState, _wdataword_WIRE, io.w.req.bits.data.data) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node _waymask_T = mux(UInt<1>(0h1), UInt<4>(0hf), UInt<4>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 93:37]
    node waymask = mux(resetState, _waymask_T, io.w.req.bits.waymask) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    wire wdata : UInt<64>[4] @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[0], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[1], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[2], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[3], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    when wen : @[src/main/scala/utils/SRAMTemplate.scala 95:14]
      node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_1 = bits(waymask, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_2 = bits(waymask, 2, 2) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_3 = bits(waymask, 3, 3) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_4 = or(setIdx, UInt<10>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      node _T_5 = bits(_T_4, 9, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      write mport MPORT = array[_T_5], clock @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[0], wdata[0] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_1 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[1], wdata[1] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_2 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[2], wdata[2] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_3 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[3], wdata[3] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
    wire _rdata_WIRE : UInt<10> @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    invalidate _rdata_WIRE @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    when realRen : @[src/main/scala/utils/SRAMTemplate.scala 98:31]
      connect _rdata_WIRE, io.r.req.bits.setIdx @[src/main/scala/utils/SRAMTemplate.scala 98:31]
      read mport rdata_MPORT = array[_rdata_WIRE], clock @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    wire rdata_0 : { data : UInt<64>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_1 : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_1, rdata_MPORT[0] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T = bits(_rdata_WIRE_1, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.data, _rdata_T @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_1 : { data : UInt<64>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_2 : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_2, rdata_MPORT[1] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_1 = bits(_rdata_WIRE_2, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_1.data, _rdata_T_1 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_2 : { data : UInt<64>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_3 : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_3, rdata_MPORT[2] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_2 = bits(_rdata_WIRE_3, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_2.data, _rdata_T_2 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_3 : { data : UInt<64>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_4 : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_4, rdata_MPORT[3] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_3 = bits(_rdata_WIRE_4, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_3.data, _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _WIRE : { data : UInt<64>}[4] @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[0], rdata_0 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[1], rdata_1 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[2], rdata_2 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[3], rdata_3 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect io.r.resp.data, _WIRE @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    node _io_r_req_ready_T = eq(resetState, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    connect io.r.req.ready, _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    connect io.w.req.ready, UInt<1>(0h1) @[src/main/scala/utils/SRAMTemplate.scala 102:18]

  module Arbiter2_SRAMBundleA : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module SRAMTemplateWithArbiter_1 : @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>}}, flip resp : { data : { data : UInt<64>}[4]}}[2], flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}}} @[src/main/scala/utils/SRAMTemplate.scala 116:14]

    inst ram of SRAMTemplate_2 @[src/main/scala/utils/SRAMTemplate.scala 121:19]
    connect ram.clock, clock
    connect ram.reset, reset
    connect ram.io.w, io.w @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    inst readArb of Arbiter2_SRAMBundleA @[src/main/scala/utils/SRAMTemplate.scala 124:23]
    connect readArb.clock, clock
    connect readArb.reset, reset
    connect readArb.io.in[0], io.r[0].req @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    connect readArb.io.in[1], io.r[1].req @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    connect ram.io.r.req, readArb.io.out @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    node _T = and(io.r[0].req.ready, io.r[0].req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg REG : UInt<1>, clock @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    connect REG, _T @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    wire _WIRE : { data : UInt<64>}[4] @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[0].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[1].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[2].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[3].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    regreset r : { data : UInt<64>}[4], clock, reset, _WIRE @[src/main/scala/utils/Hold.scala 23:65]
    when REG : @[src/main/scala/utils/Hold.scala 23:65]
      connect r, ram.io.r.resp.data @[src/main/scala/utils/Hold.scala 23:65]
    node _T_1 = mux(REG, ram.io.r.resp.data, r) @[src/main/scala/utils/Hold.scala 23:48]
    connect io.r[0].resp.data, _T_1 @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    node _T_2 = and(io.r[1].req.ready, io.r[1].req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg REG_1 : UInt<1>, clock @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    connect REG_1, _T_2 @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    wire _WIRE_1 : { data : UInt<64>}[4] @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE_1[0].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE_1[1].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE_1[2].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE_1[3].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    regreset r_1 : { data : UInt<64>}[4], clock, reset, _WIRE_1 @[src/main/scala/utils/Hold.scala 23:65]
    when REG_1 : @[src/main/scala/utils/Hold.scala 23:65]
      connect r_1, ram.io.r.resp.data @[src/main/scala/utils/Hold.scala 23:65]
    node _T_3 = mux(REG_1, ram.io.r.resp.data, r_1) @[src/main/scala/utils/Hold.scala 23:48]
    connect io.r[1].resp.data, _T_3 @[src/main/scala/utils/SRAMTemplate.scala 130:17]

  module Arbiter1_SimpleBusReqBundle : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}[1], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, chosen : UInt<0>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[0].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module Cache : @[src/main/scala/nutcore/mem/Cache.scala 478:7]
    input clock : Clock @[src/main/scala/nutcore/mem/Cache.scala 478:7]
    input reset : Reset @[src/main/scala/nutcore/mem/Cache.scala 478:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<87>}}}, flip flush : UInt<2>, out : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, empty : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 122:14]

    inst s1 of CacheStage1 @[src/main/scala/nutcore/mem/Cache.scala 480:18]
    connect s1.clock, clock
    connect s1.reset, reset
    inst s2 of CacheStage2 @[src/main/scala/nutcore/mem/Cache.scala 481:18]
    connect s2.clock, clock
    connect s2.reset, reset
    inst s3 of CacheStage3 @[src/main/scala/nutcore/mem/Cache.scala 482:18]
    connect s3.clock, clock
    connect s3.reset, reset
    inst metaArray of SRAMTemplateWithArbiter @[src/main/scala/nutcore/mem/Cache.scala 483:25]
    connect metaArray.clock, clock
    connect metaArray.reset, reset
    inst dataArray of SRAMTemplateWithArbiter_1 @[src/main/scala/nutcore/mem/Cache.scala 484:25]
    connect dataArray.clock, clock
    connect dataArray.reset, reset
    wire flushICache : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 488:31]
    connect flushICache, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 488:31]
    node _metaArray_reset_T = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 490:30]
    node _metaArray_reset_T_1 = or(_metaArray_reset_T, flushICache) @[src/main/scala/nutcore/mem/Cache.scala 490:37]
    connect metaArray.reset, _metaArray_reset_T_1 @[src/main/scala/nutcore/mem/Cache.scala 490:21]
    inst arb of Arbiter1_SimpleBusReqBundle @[src/main/scala/nutcore/mem/Cache.scala 493:19]
    connect arb.clock, clock
    connect arb.reset, reset
    connect arb.io.in[0], io.in.req @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    connect s1.io.in, arb.io.out @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    node _T = and(s2.io.out.ready, s2.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_1 = bits(io.flush, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 502:64]
    regreset valid : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 24:24]
    when _T : @[src/main/scala/utils/Pipeline.scala 25:25]
      connect valid, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_2 = and(s1.io.out.valid, s2.io.in.ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_2 : @[src/main/scala/utils/Pipeline.scala 26:38]
      connect valid, UInt<1>(0h1) @[src/main/scala/utils/Pipeline.scala 26:46]
    when _T_1 : @[src/main/scala/utils/Pipeline.scala 27:20]
      connect valid, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 27:28]
    connect s1.io.out.ready, s2.io.in.ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _s2_io_in_bits_T = and(s1.io.out.valid, s2.io.in.ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg s2_io_in_bits_r : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, clock @[src/main/scala/utils/Pipeline.scala 30:28]
    when _s2_io_in_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      connect s2_io_in_bits_r, s1.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    connect s2.io.in.bits.req.user, s2_io_in_bits_r.req.user @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.wdata, s2_io_in_bits_r.req.wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.wmask, s2_io_in_bits_r.req.wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.cmd, s2_io_in_bits_r.req.cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.size, s2_io_in_bits_r.req.size @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.addr, s2_io_in_bits_r.req.addr @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.valid, valid @[src/main/scala/utils/Pipeline.scala 31:17]
    node _T_3 = bits(io.flush, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 503:64]
    regreset valid_1 : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 24:24]
    when s3.io.isFinish : @[src/main/scala/utils/Pipeline.scala 25:25]
      connect valid_1, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_4 = and(s2.io.out.valid, s3.io.in.ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_4 : @[src/main/scala/utils/Pipeline.scala 26:38]
      connect valid_1, UInt<1>(0h1) @[src/main/scala/utils/Pipeline.scala 26:46]
    when _T_3 : @[src/main/scala/utils/Pipeline.scala 27:20]
      connect valid_1, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 27:28]
    connect s2.io.out.ready, s3.io.in.ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _s3_io_in_bits_T = and(s2.io.out.valid, s3.io.in.ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg s3_io_in_bits_r : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}, metas : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4], datas : { data : UInt<64>}[4], hit : UInt<1>, waymask : UInt<4>, mmio : UInt<1>, isForwardData : UInt<1>, forwardData : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}, clock @[src/main/scala/utils/Pipeline.scala 30:28]
    when _s3_io_in_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      connect s3_io_in_bits_r, s2.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    connect s3.io.in.bits.forwardData.waymask, s3_io_in_bits_r.forwardData.waymask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.forwardData.data.data, s3_io_in_bits_r.forwardData.data.data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.forwardData.setIdx, s3_io_in_bits_r.forwardData.setIdx @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.isForwardData, s3_io_in_bits_r.isForwardData @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.mmio, s3_io_in_bits_r.mmio @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.waymask, s3_io_in_bits_r.waymask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.hit, s3_io_in_bits_r.hit @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.datas[0].data, s3_io_in_bits_r.datas[0].data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.datas[1].data, s3_io_in_bits_r.datas[1].data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.datas[2].data, s3_io_in_bits_r.datas[2].data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.datas[3].data, s3_io_in_bits_r.datas[3].data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[0].dirty, s3_io_in_bits_r.metas[0].dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[0].valid, s3_io_in_bits_r.metas[0].valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[0].tag, s3_io_in_bits_r.metas[0].tag @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[1].dirty, s3_io_in_bits_r.metas[1].dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[1].valid, s3_io_in_bits_r.metas[1].valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[1].tag, s3_io_in_bits_r.metas[1].tag @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[2].dirty, s3_io_in_bits_r.metas[2].dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[2].valid, s3_io_in_bits_r.metas[2].valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[2].tag, s3_io_in_bits_r.metas[2].tag @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[3].dirty, s3_io_in_bits_r.metas[3].dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[3].valid, s3_io_in_bits_r.metas[3].valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[3].tag, s3_io_in_bits_r.metas[3].tag @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.user, s3_io_in_bits_r.req.user @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.wdata, s3_io_in_bits_r.req.wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.wmask, s3_io_in_bits_r.req.wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.cmd, s3_io_in_bits_r.req.cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.size, s3_io_in_bits_r.req.size @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.addr, s3_io_in_bits_r.req.addr @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.valid, valid_1 @[src/main/scala/utils/Pipeline.scala 31:17]
    connect io.in.resp.bits, s3.io.out.bits @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    connect io.in.resp.valid, s3.io.out.valid @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    connect s3.io.out.ready, io.in.resp.ready @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    node _s3_io_flush_T = bits(io.flush, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 505:26]
    connect s3.io.flush, _s3_io_flush_T @[src/main/scala/nutcore/mem/Cache.scala 505:15]
    connect s3.io.mem.resp, io.out.mem.resp @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    connect io.out.mem.req.bits, s3.io.mem.req.bits @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    connect io.out.mem.req.valid, s3.io.mem.req.valid @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    connect s3.io.mem.req.ready, io.out.mem.req.ready @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    connect s3.io.mmio.resp, io.mmio.resp @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    connect io.mmio.req.bits, s3.io.mmio.req.bits @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    connect io.mmio.req.valid, s3.io.mmio.req.valid @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    connect s3.io.mmio.req.ready, io.mmio.req.ready @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    node _io_empty_T = eq(s2.io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 508:15]
    node _io_empty_T_1 = eq(s3.io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 508:34]
    node _io_empty_T_2 = and(_io_empty_T, _io_empty_T_1) @[src/main/scala/nutcore/mem/Cache.scala 508:31]
    connect io.empty, _io_empty_T_2 @[src/main/scala/nutcore/mem/Cache.scala 508:12]
    node _io_in_resp_valid_T = eq(s3.io.out.bits.cmd, UInt<3>(0h4)) @[src/main/scala/bus/simplebus/SimpleBus.scala 95:24]
    node _io_in_resp_valid_T_1 = and(s3.io.out.valid, _io_in_resp_valid_T) @[src/main/scala/nutcore/mem/Cache.scala 510:43]
    node _io_in_resp_valid_T_2 = or(s3.io.out.valid, s3.io.dataReadRespToL1) @[src/main/scala/nutcore/mem/Cache.scala 510:98]
    node _io_in_resp_valid_T_3 = mux(_io_in_resp_valid_T_1, UInt<1>(0h0), _io_in_resp_valid_T_2) @[src/main/scala/nutcore/mem/Cache.scala 510:26]
    connect io.in.resp.valid, _io_in_resp_valid_T_3 @[src/main/scala/nutcore/mem/Cache.scala 510:20]
    connect io.out.coh.req.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 522:26]
    invalidate io.out.coh.resp.bits.rdata @[src/main/scala/nutcore/mem/Cache.scala 523:21]
    invalidate io.out.coh.resp.bits.cmd @[src/main/scala/nutcore/mem/Cache.scala 523:21]
    invalidate io.out.coh.resp.valid @[src/main/scala/nutcore/mem/Cache.scala 523:21]
    invalidate io.out.coh.resp.ready @[src/main/scala/nutcore/mem/Cache.scala 523:21]
    connect io.out.coh.resp.valid, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 524:27]
    connect s3.io.cohResp.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 525:25]
    connect metaArray.io.r[0], s1.io.metaReadBus @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    connect dataArray.io.r[0], s1.io.dataReadBus @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    connect dataArray.io.r[1], s3.io.dataReadBus @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    connect metaArray.io.w, s3.io.metaWriteBus @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    connect dataArray.io.w, s3.io.dataWriteBus @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    connect s2.io.metaReadResp[0].dirty, s1.io.metaReadBus.resp.data[0].dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[0].valid, s1.io.metaReadBus.resp.data[0].valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[0].tag, s1.io.metaReadBus.resp.data[0].tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[1].dirty, s1.io.metaReadBus.resp.data[1].dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[1].valid, s1.io.metaReadBus.resp.data[1].valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[1].tag, s1.io.metaReadBus.resp.data[1].tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[2].dirty, s1.io.metaReadBus.resp.data[2].dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[2].valid, s1.io.metaReadBus.resp.data[2].valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[2].tag, s1.io.metaReadBus.resp.data[2].tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[3].dirty, s1.io.metaReadBus.resp.data[3].dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[3].valid, s1.io.metaReadBus.resp.data[3].valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[3].tag, s1.io.metaReadBus.resp.data[3].tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.dataReadResp[0].data, s1.io.dataReadBus.resp.data[0].data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    connect s2.io.dataReadResp[1].data, s1.io.dataReadBus.resp.data[1].data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    connect s2.io.dataReadResp[2].data, s1.io.dataReadBus.resp.data[2].data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    connect s2.io.dataReadResp[3].data, s1.io.dataReadBus.resp.data[3].data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    connect s2.io.dataWriteBus.req.bits.waymask, s3.io.dataWriteBus.req.bits.waymask @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.dataWriteBus.req.bits.data.data, s3.io.dataWriteBus.req.bits.data.data @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.dataWriteBus.req.bits.setIdx, s3.io.dataWriteBus.req.bits.setIdx @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.dataWriteBus.req.valid, s3.io.dataWriteBus.req.valid @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.dataWriteBus.req.ready, s3.io.dataWriteBus.req.ready @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.metaWriteBus.req.bits.waymask, s3.io.metaWriteBus.req.bits.waymask @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.bits.data.dirty, s3.io.metaWriteBus.req.bits.data.dirty @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.bits.data.valid, s3.io.metaWriteBus.req.bits.data.valid @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.bits.data.tag, s3.io.metaWriteBus.req.bits.data.tag @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.bits.setIdx, s3.io.metaWriteBus.req.bits.setIdx @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.valid, s3.io.metaWriteBus.req.valid @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.ready, s3.io.metaWriteBus.req.ready @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    when s1.io.in.valid : @[src/main/scala/nutcore/mem/Cache.scala 548:25]
      skip
    when s2.io.in.valid : @[src/main/scala/nutcore/mem/Cache.scala 549:25]
      skip
    when s3.io.in.valid : @[src/main/scala/nutcore/mem/Cache.scala 550:25]
      skip


  module EmbeddedTLBExec_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 177:7]
    input clock : Clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 177:7]
    input reset : Reset @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 177:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip md : UInt<121>[4], mdWrite : { wen : UInt<1>, windex : UInt<4>, waymask : UInt<4>, wdata : UInt<121>}, flip mdReady : UInt<1>, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<1>, flip satp : UInt<64>, pf : { flip privilegeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<39>}, ipf : UInt<1>, isFinish : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]

    wire _vpn_WIRE : { vpn : UInt<27>, off : UInt<12>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    wire _vpn_WIRE_1 : UInt<39> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    connect _vpn_WIRE_1, io.in.bits.addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    node _vpn_T = bits(_vpn_WIRE_1, 11, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    connect _vpn_WIRE.off, _vpn_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    node _vpn_T_1 = bits(_vpn_WIRE_1, 38, 12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    connect _vpn_WIRE.vpn, _vpn_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    wire vpn : { vpn2 : UInt<9>, vpn1 : UInt<9>, vpn0 : UInt<9>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    wire _vpn_WIRE_2 : UInt<27> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    connect _vpn_WIRE_2, _vpn_WIRE.vpn @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    node _vpn_T_2 = bits(_vpn_WIRE_2, 8, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    connect vpn.vpn0, _vpn_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    node _vpn_T_3 = bits(_vpn_WIRE_2, 17, 9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    connect vpn.vpn1, _vpn_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    node _vpn_T_4 = bits(_vpn_WIRE_2, 26, 18) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    connect vpn.vpn2, _vpn_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    wire satp : { mode : UInt<4>, asid : UInt<16>, res : UInt<24>, ppn : UInt<20>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    wire _satp_WIRE : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    connect _satp_WIRE, io.satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    node _satp_T = bits(_satp_WIRE, 19, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    connect satp.ppn, _satp_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    node _satp_T_1 = bits(_satp_WIRE, 43, 20) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    connect satp.res, _satp_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    node _satp_T_2 = bits(_satp_WIRE, 59, 44) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    connect satp.asid, _satp_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    node _satp_T_3 = bits(_satp_WIRE, 63, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    connect satp.mode, _satp_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    connect io.pf.loadPF, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 204:13]
    connect io.pf.storePF, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 205:14]
    connect io.pf.addr, io.in.bits.addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 206:11]
    wire _hitVec_WIRE : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_1 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_1, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T = bits(_hitVec_WIRE_1, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE.pteaddr, _hitVec_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_1 = bits(_hitVec_WIRE_1, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE.ppn, _hitVec_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_2 = bits(_hitVec_WIRE_1, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE.flag, _hitVec_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_3 = bits(_hitVec_WIRE_1, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE.mask, _hitVec_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_4 = bits(_hitVec_WIRE_1, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE.asid, _hitVec_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_5 = bits(_hitVec_WIRE_1, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE.vpn, _hitVec_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_2 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_3 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_3, _hitVec_WIRE.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_6 = bits(_hitVec_WIRE_3, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.v, _hitVec_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_7 = bits(_hitVec_WIRE_3, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.r, _hitVec_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_8 = bits(_hitVec_WIRE_3, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.w, _hitVec_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_9 = bits(_hitVec_WIRE_3, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.x, _hitVec_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_10 = bits(_hitVec_WIRE_3, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.u, _hitVec_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_11 = bits(_hitVec_WIRE_3, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.g, _hitVec_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_12 = bits(_hitVec_WIRE_3, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.a, _hitVec_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_13 = bits(_hitVec_WIRE_3, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_2.d, _hitVec_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_4 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    wire _hitVec_WIRE_5 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_5, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_14 = bits(_hitVec_WIRE_5, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_4.pteaddr, _hitVec_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_15 = bits(_hitVec_WIRE_5, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_4.ppn, _hitVec_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_16 = bits(_hitVec_WIRE_5, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_4.flag, _hitVec_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_17 = bits(_hitVec_WIRE_5, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_4.mask, _hitVec_T_17 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_18 = bits(_hitVec_WIRE_5, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_4.asid, _hitVec_T_18 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_19 = bits(_hitVec_WIRE_5, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_4.vpn, _hitVec_T_19 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_20 = eq(_hitVec_WIRE_4.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_T_21 = and(_hitVec_WIRE_2.v, _hitVec_T_20) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    wire _hitVec_WIRE_6 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_7 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_7, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_22 = bits(_hitVec_WIRE_7, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_6.pteaddr, _hitVec_T_22 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_23 = bits(_hitVec_WIRE_7, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_6.ppn, _hitVec_T_23 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_24 = bits(_hitVec_WIRE_7, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_6.flag, _hitVec_T_24 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_25 = bits(_hitVec_WIRE_7, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_6.mask, _hitVec_T_25 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_26 = bits(_hitVec_WIRE_7, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_6.asid, _hitVec_T_26 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_27 = bits(_hitVec_WIRE_7, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_6.vpn, _hitVec_T_27 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_8 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    wire _hitVec_WIRE_9 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_9, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_28 = bits(_hitVec_WIRE_9, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_8.pteaddr, _hitVec_T_28 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_29 = bits(_hitVec_WIRE_9, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_8.ppn, _hitVec_T_29 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_30 = bits(_hitVec_WIRE_9, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_8.flag, _hitVec_T_30 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_31 = bits(_hitVec_WIRE_9, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_8.mask, _hitVec_T_31 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_32 = bits(_hitVec_WIRE_9, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_8.asid, _hitVec_T_32 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_33 = bits(_hitVec_WIRE_9, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_8.vpn, _hitVec_T_33 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_34 = cat(hitVec_hi, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_35 = cat(UInt<9>(0h1ff), _hitVec_WIRE_6.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_36 = and(_hitVec_T_35, _hitVec_WIRE_8.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_37 = cat(UInt<9>(0h1ff), _hitVec_WIRE_6.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_38 = and(_hitVec_T_37, _hitVec_T_34) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_39 = eq(_hitVec_T_36, _hitVec_T_38) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_40 = and(_hitVec_T_21, _hitVec_T_39) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    wire _hitVec_WIRE_10 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_11 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_11, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_41 = bits(_hitVec_WIRE_11, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_10.pteaddr, _hitVec_T_41 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_42 = bits(_hitVec_WIRE_11, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_10.ppn, _hitVec_T_42 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_43 = bits(_hitVec_WIRE_11, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_10.flag, _hitVec_T_43 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_44 = bits(_hitVec_WIRE_11, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_10.mask, _hitVec_T_44 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_45 = bits(_hitVec_WIRE_11, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_10.asid, _hitVec_T_45 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_46 = bits(_hitVec_WIRE_11, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_10.vpn, _hitVec_T_46 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_12 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_13 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_13, _hitVec_WIRE_10.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_47 = bits(_hitVec_WIRE_13, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.v, _hitVec_T_47 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_48 = bits(_hitVec_WIRE_13, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.r, _hitVec_T_48 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_49 = bits(_hitVec_WIRE_13, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.w, _hitVec_T_49 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_50 = bits(_hitVec_WIRE_13, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.x, _hitVec_T_50 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_51 = bits(_hitVec_WIRE_13, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.u, _hitVec_T_51 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_52 = bits(_hitVec_WIRE_13, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.g, _hitVec_T_52 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_53 = bits(_hitVec_WIRE_13, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.a, _hitVec_T_53 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_54 = bits(_hitVec_WIRE_13, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_12.d, _hitVec_T_54 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_14 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    wire _hitVec_WIRE_15 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_15, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_55 = bits(_hitVec_WIRE_15, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_14.pteaddr, _hitVec_T_55 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_56 = bits(_hitVec_WIRE_15, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_14.ppn, _hitVec_T_56 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_57 = bits(_hitVec_WIRE_15, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_14.flag, _hitVec_T_57 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_58 = bits(_hitVec_WIRE_15, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_14.mask, _hitVec_T_58 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_59 = bits(_hitVec_WIRE_15, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_14.asid, _hitVec_T_59 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_60 = bits(_hitVec_WIRE_15, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_14.vpn, _hitVec_T_60 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_61 = eq(_hitVec_WIRE_14.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_T_62 = and(_hitVec_WIRE_12.v, _hitVec_T_61) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    wire _hitVec_WIRE_16 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_17 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_17, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_63 = bits(_hitVec_WIRE_17, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_16.pteaddr, _hitVec_T_63 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_64 = bits(_hitVec_WIRE_17, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_16.ppn, _hitVec_T_64 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_65 = bits(_hitVec_WIRE_17, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_16.flag, _hitVec_T_65 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_66 = bits(_hitVec_WIRE_17, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_16.mask, _hitVec_T_66 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_67 = bits(_hitVec_WIRE_17, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_16.asid, _hitVec_T_67 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_68 = bits(_hitVec_WIRE_17, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_16.vpn, _hitVec_T_68 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_18 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    wire _hitVec_WIRE_19 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_19, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_69 = bits(_hitVec_WIRE_19, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_18.pteaddr, _hitVec_T_69 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_70 = bits(_hitVec_WIRE_19, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_18.ppn, _hitVec_T_70 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_71 = bits(_hitVec_WIRE_19, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_18.flag, _hitVec_T_71 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_72 = bits(_hitVec_WIRE_19, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_18.mask, _hitVec_T_72 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_73 = bits(_hitVec_WIRE_19, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_18.asid, _hitVec_T_73 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_74 = bits(_hitVec_WIRE_19, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_18.vpn, _hitVec_T_74 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi_1 = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_75 = cat(hitVec_hi_1, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_76 = cat(UInt<9>(0h1ff), _hitVec_WIRE_16.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_77 = and(_hitVec_T_76, _hitVec_WIRE_18.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_78 = cat(UInt<9>(0h1ff), _hitVec_WIRE_16.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_79 = and(_hitVec_T_78, _hitVec_T_75) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_80 = eq(_hitVec_T_77, _hitVec_T_79) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_81 = and(_hitVec_T_62, _hitVec_T_80) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    wire _hitVec_WIRE_20 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_21 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_21, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_82 = bits(_hitVec_WIRE_21, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_20.pteaddr, _hitVec_T_82 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_83 = bits(_hitVec_WIRE_21, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_20.ppn, _hitVec_T_83 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_84 = bits(_hitVec_WIRE_21, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_20.flag, _hitVec_T_84 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_85 = bits(_hitVec_WIRE_21, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_20.mask, _hitVec_T_85 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_86 = bits(_hitVec_WIRE_21, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_20.asid, _hitVec_T_86 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_87 = bits(_hitVec_WIRE_21, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_20.vpn, _hitVec_T_87 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_22 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_23 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_23, _hitVec_WIRE_20.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_88 = bits(_hitVec_WIRE_23, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.v, _hitVec_T_88 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_89 = bits(_hitVec_WIRE_23, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.r, _hitVec_T_89 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_90 = bits(_hitVec_WIRE_23, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.w, _hitVec_T_90 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_91 = bits(_hitVec_WIRE_23, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.x, _hitVec_T_91 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_92 = bits(_hitVec_WIRE_23, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.u, _hitVec_T_92 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_93 = bits(_hitVec_WIRE_23, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.g, _hitVec_T_93 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_94 = bits(_hitVec_WIRE_23, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.a, _hitVec_T_94 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_95 = bits(_hitVec_WIRE_23, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_22.d, _hitVec_T_95 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_24 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    wire _hitVec_WIRE_25 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_25, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_96 = bits(_hitVec_WIRE_25, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_24.pteaddr, _hitVec_T_96 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_97 = bits(_hitVec_WIRE_25, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_24.ppn, _hitVec_T_97 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_98 = bits(_hitVec_WIRE_25, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_24.flag, _hitVec_T_98 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_99 = bits(_hitVec_WIRE_25, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_24.mask, _hitVec_T_99 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_100 = bits(_hitVec_WIRE_25, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_24.asid, _hitVec_T_100 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_101 = bits(_hitVec_WIRE_25, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_24.vpn, _hitVec_T_101 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_102 = eq(_hitVec_WIRE_24.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_T_103 = and(_hitVec_WIRE_22.v, _hitVec_T_102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    wire _hitVec_WIRE_26 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_27 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_27, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_104 = bits(_hitVec_WIRE_27, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_26.pteaddr, _hitVec_T_104 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_105 = bits(_hitVec_WIRE_27, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_26.ppn, _hitVec_T_105 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_106 = bits(_hitVec_WIRE_27, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_26.flag, _hitVec_T_106 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_107 = bits(_hitVec_WIRE_27, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_26.mask, _hitVec_T_107 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_108 = bits(_hitVec_WIRE_27, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_26.asid, _hitVec_T_108 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_109 = bits(_hitVec_WIRE_27, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_26.vpn, _hitVec_T_109 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_28 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    wire _hitVec_WIRE_29 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_29, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_110 = bits(_hitVec_WIRE_29, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_28.pteaddr, _hitVec_T_110 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_111 = bits(_hitVec_WIRE_29, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_28.ppn, _hitVec_T_111 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_112 = bits(_hitVec_WIRE_29, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_28.flag, _hitVec_T_112 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_113 = bits(_hitVec_WIRE_29, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_28.mask, _hitVec_T_113 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_114 = bits(_hitVec_WIRE_29, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_28.asid, _hitVec_T_114 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_115 = bits(_hitVec_WIRE_29, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_28.vpn, _hitVec_T_115 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi_2 = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_116 = cat(hitVec_hi_2, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_117 = cat(UInt<9>(0h1ff), _hitVec_WIRE_26.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_118 = and(_hitVec_T_117, _hitVec_WIRE_28.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_119 = cat(UInt<9>(0h1ff), _hitVec_WIRE_26.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_120 = and(_hitVec_T_119, _hitVec_T_116) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_121 = eq(_hitVec_T_118, _hitVec_T_120) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_122 = and(_hitVec_T_103, _hitVec_T_121) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    wire _hitVec_WIRE_30 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_31 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_31, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_123 = bits(_hitVec_WIRE_31, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_30.pteaddr, _hitVec_T_123 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_124 = bits(_hitVec_WIRE_31, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_30.ppn, _hitVec_T_124 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_125 = bits(_hitVec_WIRE_31, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_30.flag, _hitVec_T_125 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_126 = bits(_hitVec_WIRE_31, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_30.mask, _hitVec_T_126 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_127 = bits(_hitVec_WIRE_31, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_30.asid, _hitVec_T_127 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    node _hitVec_T_128 = bits(_hitVec_WIRE_31, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    connect _hitVec_WIRE_30.vpn, _hitVec_T_128 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    wire _hitVec_WIRE_32 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_33 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_33, _hitVec_WIRE_30.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_129 = bits(_hitVec_WIRE_33, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.v, _hitVec_T_129 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_130 = bits(_hitVec_WIRE_33, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.r, _hitVec_T_130 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_131 = bits(_hitVec_WIRE_33, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.w, _hitVec_T_131 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_132 = bits(_hitVec_WIRE_33, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.x, _hitVec_T_132 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_133 = bits(_hitVec_WIRE_33, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.u, _hitVec_T_133 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_134 = bits(_hitVec_WIRE_33, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.g, _hitVec_T_134 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_135 = bits(_hitVec_WIRE_33, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.a, _hitVec_T_135 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    node _hitVec_T_136 = bits(_hitVec_WIRE_33, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    connect _hitVec_WIRE_32.d, _hitVec_T_136 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    wire _hitVec_WIRE_34 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    wire _hitVec_WIRE_35 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_35, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_137 = bits(_hitVec_WIRE_35, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_34.pteaddr, _hitVec_T_137 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_138 = bits(_hitVec_WIRE_35, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_34.ppn, _hitVec_T_138 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_139 = bits(_hitVec_WIRE_35, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_34.flag, _hitVec_T_139 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_140 = bits(_hitVec_WIRE_35, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_34.mask, _hitVec_T_140 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_141 = bits(_hitVec_WIRE_35, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_34.asid, _hitVec_T_141 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_142 = bits(_hitVec_WIRE_35, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    connect _hitVec_WIRE_34.vpn, _hitVec_T_142 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    node _hitVec_T_143 = eq(_hitVec_WIRE_34.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_T_144 = and(_hitVec_WIRE_32.v, _hitVec_T_143) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    wire _hitVec_WIRE_36 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_37 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_37, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_145 = bits(_hitVec_WIRE_37, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_36.pteaddr, _hitVec_T_145 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_146 = bits(_hitVec_WIRE_37, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_36.ppn, _hitVec_T_146 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_147 = bits(_hitVec_WIRE_37, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_36.flag, _hitVec_T_147 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_148 = bits(_hitVec_WIRE_37, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_36.mask, _hitVec_T_148 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_149 = bits(_hitVec_WIRE_37, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_36.asid, _hitVec_T_149 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    node _hitVec_T_150 = bits(_hitVec_WIRE_37, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    connect _hitVec_WIRE_36.vpn, _hitVec_T_150 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    wire _hitVec_WIRE_38 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    wire _hitVec_WIRE_39 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_39, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_151 = bits(_hitVec_WIRE_39, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_38.pteaddr, _hitVec_T_151 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_152 = bits(_hitVec_WIRE_39, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_38.ppn, _hitVec_T_152 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_153 = bits(_hitVec_WIRE_39, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_38.flag, _hitVec_T_153 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_154 = bits(_hitVec_WIRE_39, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_38.mask, _hitVec_T_154 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_155 = bits(_hitVec_WIRE_39, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_38.asid, _hitVec_T_155 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node _hitVec_T_156 = bits(_hitVec_WIRE_39, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    connect _hitVec_WIRE_38.vpn, _hitVec_T_156 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi_3 = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_157 = cat(hitVec_hi_3, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_158 = cat(UInt<9>(0h1ff), _hitVec_WIRE_36.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_159 = and(_hitVec_T_158, _hitVec_WIRE_38.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_160 = cat(UInt<9>(0h1ff), _hitVec_WIRE_36.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_161 = and(_hitVec_T_160, _hitVec_T_157) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_162 = eq(_hitVec_T_159, _hitVec_T_161) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_163 = and(_hitVec_T_144, _hitVec_T_162) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    wire _hitVec_WIRE_40 : UInt<1>[4] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:23]
    connect _hitVec_WIRE_40[0], _hitVec_T_40 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:23]
    connect _hitVec_WIRE_40[1], _hitVec_T_81 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:23]
    connect _hitVec_WIRE_40[2], _hitVec_T_122 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:23]
    connect _hitVec_WIRE_40[3], _hitVec_T_163 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:23]
    node hitVec_lo = cat(_hitVec_WIRE_40[1], _hitVec_WIRE_40[0]) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:211]
    node hitVec_hi_4 = cat(_hitVec_WIRE_40[3], _hitVec_WIRE_40[2]) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:211]
    node hitVec = cat(hitVec_hi_4, hitVec_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:211]
    node _hit_T = orr(hitVec) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:35]
    node hit = and(io.in.valid, _hit_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:25]
    node _miss_T = orr(hitVec) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 211:37]
    node _miss_T_1 = eq(_miss_T, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 211:29]
    node miss = and(io.in.valid, _miss_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 211:26]
    regreset victimWaymask_lfsr : UInt<64>, clock, reset, UInt<64>(0h1234567887654321) @[src/main/scala/utils/LFSR64.scala 25:23]
    node _victimWaymask_xor_T = bits(victimWaymask_lfsr, 0, 0) @[src/main/scala/utils/LFSR64.scala 26:19]
    node _victimWaymask_xor_T_1 = bits(victimWaymask_lfsr, 1, 1) @[src/main/scala/utils/LFSR64.scala 26:29]
    node _victimWaymask_xor_T_2 = xor(_victimWaymask_xor_T, _victimWaymask_xor_T_1) @[src/main/scala/utils/LFSR64.scala 26:23]
    node _victimWaymask_xor_T_3 = bits(victimWaymask_lfsr, 3, 3) @[src/main/scala/utils/LFSR64.scala 26:39]
    node _victimWaymask_xor_T_4 = xor(_victimWaymask_xor_T_2, _victimWaymask_xor_T_3) @[src/main/scala/utils/LFSR64.scala 26:33]
    node _victimWaymask_xor_T_5 = bits(victimWaymask_lfsr, 4, 4) @[src/main/scala/utils/LFSR64.scala 26:49]
    node victimWaymask_xor = xor(_victimWaymask_xor_T_4, _victimWaymask_xor_T_5) @[src/main/scala/utils/LFSR64.scala 26:43]
    when UInt<1>(0h1) : @[src/main/scala/utils/LFSR64.scala 27:22]
      node _victimWaymask_lfsr_T = eq(victimWaymask_lfsr, UInt<1>(0h0)) @[src/main/scala/utils/LFSR64.scala 28:24]
      node _victimWaymask_lfsr_T_1 = bits(victimWaymask_lfsr, 63, 1) @[src/main/scala/utils/LFSR64.scala 28:51]
      node _victimWaymask_lfsr_T_2 = cat(victimWaymask_xor, _victimWaymask_lfsr_T_1) @[src/main/scala/utils/LFSR64.scala 28:41]
      node _victimWaymask_lfsr_T_3 = mux(_victimWaymask_lfsr_T, UInt<1>(0h1), _victimWaymask_lfsr_T_2) @[src/main/scala/utils/LFSR64.scala 28:18]
      connect victimWaymask_lfsr, _victimWaymask_lfsr_T_3 @[src/main/scala/utils/LFSR64.scala 28:12]
    node _victimWaymask_T = bits(victimWaymask_lfsr, 1, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 213:53]
    node victimWaymask = dshl(UInt<1>(0h1), _victimWaymask_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 213:42]
    node waymask = mux(hit, hitVec, victimWaymask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 214:20]
    wire loadPF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 216:24]
    connect loadPF, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 216:24]
    wire storePF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 217:25]
    connect storePF, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 217:25]
    node _hitMeta_T = bits(waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_1 = bits(waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_2 = bits(waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_3 = bits(waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_4 = mux(_hitMeta_T, io.md[0], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_5 = mux(_hitMeta_T_1, io.md[1], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_6 = mux(_hitMeta_T_2, io.md[2], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_7 = mux(_hitMeta_T_3, io.md[3], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_8 = or(_hitMeta_T_4, _hitMeta_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_9 = or(_hitMeta_T_8, _hitMeta_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_10 = or(_hitMeta_T_9, _hitMeta_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitMeta_WIRE : UInt<121> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _hitMeta_WIRE, _hitMeta_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitMeta_WIRE_1 : { meta : UInt<69>, data : UInt<52>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    wire _hitMeta_WIRE_2 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    connect _hitMeta_WIRE_2, _hitMeta_WIRE @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    node _hitMeta_T_11 = bits(_hitMeta_WIRE_2, 51, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    connect _hitMeta_WIRE_1.data, _hitMeta_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    node _hitMeta_T_12 = bits(_hitMeta_WIRE_2, 120, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    connect _hitMeta_WIRE_1.meta, _hitMeta_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    wire hitMeta : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    wire _hitMeta_WIRE_3 : UInt<69> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    connect _hitMeta_WIRE_3, _hitMeta_WIRE_1.meta @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_13 = bits(_hitMeta_WIRE_3, 7, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    connect hitMeta.flag, _hitMeta_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_14 = bits(_hitMeta_WIRE_3, 25, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    connect hitMeta.mask, _hitMeta_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_15 = bits(_hitMeta_WIRE_3, 41, 26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    connect hitMeta.asid, _hitMeta_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_16 = bits(_hitMeta_WIRE_3, 68, 42) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    connect hitMeta.vpn, _hitMeta_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitData_T = bits(waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_1 = bits(waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_2 = bits(waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_3 = bits(waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_4 = mux(_hitData_T, io.md[0], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_5 = mux(_hitData_T_1, io.md[1], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_6 = mux(_hitData_T_2, io.md[2], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_7 = mux(_hitData_T_3, io.md[3], UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_8 = or(_hitData_T_4, _hitData_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_9 = or(_hitData_T_8, _hitData_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_10 = or(_hitData_T_9, _hitData_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitData_WIRE : UInt<121> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _hitData_WIRE, _hitData_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitData_WIRE_1 : { meta : UInt<69>, data : UInt<52>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    wire _hitData_WIRE_2 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    connect _hitData_WIRE_2, _hitData_WIRE @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    node _hitData_T_11 = bits(_hitData_WIRE_2, 51, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    connect _hitData_WIRE_1.data, _hitData_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    node _hitData_T_12 = bits(_hitData_WIRE_2, 120, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    connect _hitData_WIRE_1.meta, _hitData_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    wire hitData : { ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    wire _hitData_WIRE_3 : UInt<52> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    connect _hitData_WIRE_3, _hitData_WIRE_1.data @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    node _hitData_T_13 = bits(_hitData_WIRE_3, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    connect hitData.pteaddr, _hitData_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    node _hitData_T_14 = bits(_hitData_WIRE_3, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    connect hitData.ppn, _hitData_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    wire hitFlag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    wire _hitFlag_WIRE : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect _hitFlag_WIRE, hitMeta.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T = bits(_hitFlag_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.v, _hitFlag_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_1 = bits(_hitFlag_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.r, _hitFlag_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_2 = bits(_hitFlag_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.w, _hitFlag_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_3 = bits(_hitFlag_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.x, _hitFlag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_4 = bits(_hitFlag_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.u, _hitFlag_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_5 = bits(_hitFlag_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.g, _hitFlag_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_6 = bits(_hitFlag_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.a, _hitFlag_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_7 = bits(_hitFlag_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    connect hitFlag.d, _hitFlag_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    wire hitinstrPF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 225:28]
    connect hitinstrPF, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 225:28]
    node _hitWB_T = eq(hitFlag.a, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:23]
    node _hitWB_T_1 = eq(hitFlag.d, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:37]
    node _hitWB_T_2 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _hitWB_T_3 = and(_hitWB_T_1, _hitWB_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:48]
    node _hitWB_T_4 = or(_hitWB_T, _hitWB_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:34]
    node _hitWB_T_5 = and(hit, _hitWB_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:19]
    node _hitWB_T_6 = eq(hitinstrPF, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:69]
    node _hitWB_T_7 = and(_hitWB_T_5, _hitWB_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:66]
    node _hitWB_T_8 = or(loadPF, storePF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:93]
    node _hitWB_T_9 = or(io.pf.loadPF, io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _hitWB_T_10 = or(_hitWB_T_8, _hitWB_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:104]
    node _hitWB_T_11 = eq(_hitWB_T_10, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:84]
    node hitWB = and(_hitWB_T_7, _hitWB_T_11) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:81]
    node _hitRefillFlag_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node hitRefillFlag_hi = cat(_hitRefillFlag_T, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:26]
    node _hitRefillFlag_T_1 = cat(hitRefillFlag_hi, UInt<6>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:26]
    node hitRefillFlag_lo_lo = cat(hitFlag.r, hitFlag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_lo_hi = cat(hitFlag.x, hitFlag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_lo = cat(hitRefillFlag_lo_hi, hitRefillFlag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_hi_lo = cat(hitFlag.g, hitFlag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_hi_hi = cat(hitFlag.d, hitFlag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_hi_1 = cat(hitRefillFlag_hi_hi, hitRefillFlag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node _hitRefillFlag_T_2 = cat(hitRefillFlag_hi_1, hitRefillFlag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag = or(_hitRefillFlag_T_1, _hitRefillFlag_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:69]
    node hitWBStore_lo = cat(UInt<2>(0h0), hitRefillFlag) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:33]
    node hitWBStore_hi = cat(UInt<10>(0h0), hitData.ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:33]
    node _hitWBStore_T = cat(hitWBStore_hi, hitWBStore_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:33]
    reg hitWBStore : UInt<40>, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:29]
    when hitWB : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:29]
      connect hitWBStore, _hitWBStore_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:29]
    node _hitCheck_T = eq(io.pf.privilegeMode, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:61]
    node _hitCheck_T_1 = eq(hitFlag.u, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:74]
    node _hitCheck_T_2 = and(_hitCheck_T, _hitCheck_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:71]
    node _hitCheck_T_3 = eq(_hitCheck_T_2, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:42]
    node _hitCheck_T_4 = and(hit, _hitCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:39]
    node _hitCheck_T_5 = eq(io.pf.privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:108]
    node _hitCheck_T_6 = and(_hitCheck_T_5, hitFlag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:118]
    node _hitCheck_T_7 = eq(io.pf.status_sum, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:135]
    node _hitCheck_T_8 = or(_hitCheck_T_7, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:150]
    node _hitCheck_T_9 = and(_hitCheck_T_6, _hitCheck_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:131]
    node _hitCheck_T_10 = eq(_hitCheck_T_9, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:89]
    node hitCheck = and(_hitCheck_T_4, _hitCheck_T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:86]
    node _hitADCheck_T = eq(hitFlag.a, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:67]
    node _hitADCheck_T_1 = eq(hitFlag.d, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:81]
    node _hitADCheck_T_2 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _hitADCheck_T_3 = and(_hitADCheck_T_1, _hitADCheck_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:92]
    node hitADCheck = or(_hitADCheck_T, _hitADCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:78]
    node _hitExec_T = eq(hitADCheck, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 233:29]
    node _hitExec_T_1 = and(hitCheck, _hitExec_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 233:26]
    node hitExec = and(_hitExec_T_1, hitFlag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 233:41]
    node _hitLoad_T = eq(hitADCheck, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:29]
    node _hitLoad_T_1 = and(hitCheck, _hitLoad_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:26]
    node _hitLoad_T_2 = and(io.pf.status_mxr, hitFlag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:72]
    node _hitLoad_T_3 = or(hitFlag.r, _hitLoad_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:55]
    node hitLoad = and(_hitLoad_T_1, _hitLoad_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:41]
    node _hitStore_T = eq(hitADCheck, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 235:30]
    node _hitStore_T_1 = and(hitCheck, _hitStore_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 235:27]
    node hitStore = and(_hitStore_T_1, hitFlag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 235:42]
    wire isAMO : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 237:23]
    connect isAMO, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 237:23]
    regreset io_pf_loadPF_REG : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:26]
    connect io_pf_loadPF_REG, loadPF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:26]
    connect io.pf.loadPF, io_pf_loadPF_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:16]
    regreset io_pf_storePF_REG : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 243:27]
    connect io_pf_storePF_REG, storePF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 243:27]
    connect io.pf.storePF, io_pf_storePF_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 243:17]
    node _loadPF_T = eq(hitLoad, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:15]
    node _loadPF_T_1 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _loadPF_T_2 = eq(_loadPF_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _loadPF_T_3 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _loadPF_T_4 = eq(_loadPF_T_3, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _loadPF_T_5 = and(_loadPF_T_2, _loadPF_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _loadPF_T_6 = and(_loadPF_T, _loadPF_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:24]
    node _loadPF_T_7 = and(_loadPF_T_6, hit) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:40]
    node _loadPF_T_8 = eq(isAMO, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:50]
    node _loadPF_T_9 = and(_loadPF_T_7, _loadPF_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:47]
    connect loadPF, _loadPF_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:12]
    node _storePF_T = eq(hitStore, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:17]
    node _storePF_T_1 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _storePF_T_2 = and(_storePF_T, _storePF_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:27]
    node _storePF_T_3 = and(_storePF_T_2, hit) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:44]
    node _storePF_T_4 = eq(hitLoad, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:56]
    node _storePF_T_5 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _storePF_T_6 = eq(_storePF_T_5, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _storePF_T_7 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _storePF_T_8 = eq(_storePF_T_7, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _storePF_T_9 = and(_storePF_T_6, _storePF_T_8) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _storePF_T_10 = and(_storePF_T_4, _storePF_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:65]
    node _storePF_T_11 = and(_storePF_T_10, hit) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:81]
    node _storePF_T_12 = and(_storePF_T_11, isAMO) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:88]
    node _storePF_T_13 = or(_storePF_T_3, _storePF_T_12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:52]
    connect storePF, _storePF_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:13]
    regreset state : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:22]
    regreset level : UInt<2>, clock, reset, UInt<2>(0h3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 254:22]
    reg memRespStore : UInt<64>, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 256:25]
    wire missMask : UInt<18> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:26]
    connect missMask, UInt<18>(0h3ffff) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:26]
    reg missMaskStore : UInt<18>, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 258:26]
    wire missMetaRefill : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:32]
    connect missMetaRefill, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:32]
    wire missRefillFlag : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 260:32]
    connect missRefillFlag, UInt<8>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 260:32]
    wire memRdata : { reserved : UInt<34>, ppn : UInt<20>, rsw : UInt<2>, flag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>}} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    wire _memRdata_WIRE : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect _memRdata_WIRE, io.mem.resp.bits.rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T = bits(_memRdata_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.v, _memRdata_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_1 = bits(_memRdata_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.r, _memRdata_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_2 = bits(_memRdata_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.w, _memRdata_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_3 = bits(_memRdata_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.x, _memRdata_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_4 = bits(_memRdata_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.u, _memRdata_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_5 = bits(_memRdata_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.g, _memRdata_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_6 = bits(_memRdata_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.a, _memRdata_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_7 = bits(_memRdata_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.flag.d, _memRdata_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_8 = bits(_memRdata_WIRE, 9, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.rsw, _memRdata_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_9 = bits(_memRdata_WIRE, 29, 10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.ppn, _memRdata_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_10 = bits(_memRdata_WIRE, 63, 30) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    connect memRdata.reserved, _memRdata_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    reg raddr : UInt<32>, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18]
    node _alreadyOutFire_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset alreadyOutFire : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:33]
    when _alreadyOutFire_T : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:33]
      connect alreadyOutFire, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:33]
    regreset needFlush : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 266:26]
    node isFlush = or(needFlush, io.flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 268:27]
    node _T = neq(state, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:27]
    node _T_1 = and(io.flush, _T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:17]
    when _T_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:40]
      connect needFlush, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:52]
    node _T_2 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_3 = and(_T_2, needFlush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:21]
    when _T_3 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:35]
      connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:47]
    regreset missIPF : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 272:24]
    node _T_4 = eq(UInt<3>(0h0), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    when _T_4 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
      node _T_5 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:13]
      node _T_6 = and(_T_5, hitWB) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:22]
      when _T_6 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:32]
        connect state, UInt<3>(0h3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 278:15]
        connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 279:19]
        connect alreadyOutFire, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 280:24]
      else :
        node _T_7 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:27]
        node _T_8 = and(miss, _T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:24]
        when _T_8 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:37]
          connect state, UInt<3>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 282:15]
          node _raddr_T = cat(satp.ppn, vpn.vpn2) @[src/main/scala/nutcore/mem/TLB.scala 89:12]
          node _raddr_T_1 = cat(_raddr_T, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 89:8]
          connect raddr, _raddr_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 283:15]
          connect level, UInt<2>(0h3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 284:15]
          connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 285:19]
          connect alreadyOutFire, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 286:24]
    else :
      node _T_9 = eq(UInt<3>(0h1), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
      when _T_9 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
        when isFlush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 291:22]
          connect state, UInt<3>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 292:15]
          connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 293:19]
        else :
          node _T_10 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_10 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 294:36]
            connect state, UInt<3>(0h2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 294:44]
      else :
        node _T_11 = eq(UInt<3>(0h2), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
        when _T_11 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
          wire missflag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node missflag_lo_lo = cat(memRdata.flag.r, memRdata.flag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node missflag_lo_hi = cat(memRdata.flag.x, memRdata.flag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node missflag_lo = cat(missflag_lo_hi, missflag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node missflag_hi_lo = cat(memRdata.flag.g, memRdata.flag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node missflag_hi_hi = cat(memRdata.flag.d, memRdata.flag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node missflag_hi = cat(missflag_hi_hi, missflag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T = cat(missflag_hi, missflag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          wire _missflag_WIRE : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect _missflag_WIRE, _missflag_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_1 = bits(_missflag_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.v, _missflag_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_2 = bits(_missflag_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.r, _missflag_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_3 = bits(_missflag_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.w, _missflag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_4 = bits(_missflag_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.x, _missflag_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_5 = bits(_missflag_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.u, _missflag_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_6 = bits(_missflag_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.g, _missflag_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_7 = bits(_missflag_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.a, _missflag_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _missflag_T_8 = bits(_missflag_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          connect missflag.d, _missflag_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
          node _T_12 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_12 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 299:31]
            when isFlush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24]
              connect state, UInt<3>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 301:17]
              connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 302:21]
            else :
              node _T_13 = or(missflag.r, missflag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:34]
              node _T_14 = eq(_T_13, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:21]
              node _T_15 = eq(level, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:58]
              node _T_16 = eq(level, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:73]
              node _T_17 = or(_T_15, _T_16) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:65]
              node _T_18 = and(_T_14, _T_17) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:49]
              when _T_18 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:82]
                node _T_19 = eq(missflag.v, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:16]
                node _T_20 = eq(missflag.r, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:32]
                node _T_21 = and(_T_20, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:44]
                node _T_22 = or(_T_19, _T_21) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:28]
                when _T_22 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:60]
                  connect state, UInt<3>(0h5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 305:73]
                  node _loadPF_T_10 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
                  node _loadPF_T_11 = eq(_loadPF_T_10, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
                  node _loadPF_T_12 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
                  node _loadPF_T_13 = eq(_loadPF_T_12, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
                  node _loadPF_T_14 = and(_loadPF_T_11, _loadPF_T_13) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
                  node _loadPF_T_15 = eq(isAMO, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 308:41]
                  node _loadPF_T_16 = and(_loadPF_T_14, _loadPF_T_15) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 308:38]
                  connect loadPF, _loadPF_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 308:22]
                  node _storePF_T_14 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node _storePF_T_15 = or(_storePF_T_14, isAMO) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 309:40]
                  connect storePF, _storePF_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 309:23]
                else :
                  connect state, UInt<3>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 316:19]
                  node _raddr_T_2 = eq(level, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 317:57]
                  node _raddr_T_3 = mux(_raddr_T_2, vpn.vpn1, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 317:50]
                  node _raddr_T_4 = cat(memRdata.ppn, _raddr_T_3) @[src/main/scala/nutcore/mem/TLB.scala 89:12]
                  node _raddr_T_5 = cat(_raddr_T_4, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 89:8]
                  connect raddr, _raddr_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 317:19]
              else :
                node _T_23 = neq(level, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:27]
                when _T_23 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:36]
                  node _permCheck_T = eq(io.pf.privilegeMode, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:60]
                  node _permCheck_T_1 = eq(missflag.u, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:73]
                  node _permCheck_T_2 = and(_permCheck_T, _permCheck_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:70]
                  node _permCheck_T_3 = eq(_permCheck_T_2, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:41]
                  node _permCheck_T_4 = and(missflag.v, _permCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:38]
                  node _permCheck_T_5 = eq(io.pf.privilegeMode, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:108]
                  node _permCheck_T_6 = and(_permCheck_T_5, missflag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:118]
                  node _permCheck_T_7 = eq(io.pf.status_sum, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:136]
                  node _permCheck_T_8 = or(_permCheck_T_7, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:151]
                  node _permCheck_T_9 = and(_permCheck_T_6, _permCheck_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:132]
                  node _permCheck_T_10 = eq(_permCheck_T_9, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:89]
                  node permCheck = and(_permCheck_T_4, _permCheck_T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:86]
                  node _permAD_T = eq(missflag.a, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:71]
                  node _permAD_T_1 = eq(missflag.d, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:87]
                  node _permAD_T_2 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node _permAD_T_3 = and(_permAD_T_1, _permAD_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:99]
                  node permAD = or(_permAD_T, _permAD_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:83]
                  node _permExec_T = eq(permAD, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:39]
                  node _permExec_T_1 = and(permCheck, _permExec_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:36]
                  node permExec = and(_permExec_T_1, missflag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:47]
                  node _permLoad_T = eq(permAD, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:39]
                  node _permLoad_T_1 = and(permCheck, _permLoad_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:36]
                  node _permLoad_T_2 = and(io.pf.status_mxr, missflag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:79]
                  node _permLoad_T_3 = or(missflag.r, _permLoad_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:62]
                  node permLoad = and(_permLoad_T_1, _permLoad_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:47]
                  node _permStore_T = eq(permAD, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:40]
                  node _permStore_T_1 = and(permCheck, _permStore_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:37]
                  node permStore = and(_permStore_T_1, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:48]
                  node _updateData_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node updateData_lo = cat(UInt<1>(0h1), UInt<6>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:31]
                  node updateData_hi = cat(UInt<56>(0h0), _updateData_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:31]
                  node updateData = cat(updateData_hi, updateData_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:31]
                  node _missRefillFlag_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node missRefillFlag_hi = cat(_missRefillFlag_T, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:32]
                  node _missRefillFlag_T_1 = cat(missRefillFlag_hi, UInt<6>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:32]
                  node missRefillFlag_lo_lo = cat(missflag.r, missflag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node missRefillFlag_lo_hi = cat(missflag.x, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node missRefillFlag_lo = cat(missRefillFlag_lo_hi, missRefillFlag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node missRefillFlag_hi_lo = cat(missflag.g, missflag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node missRefillFlag_hi_hi = cat(missflag.d, missflag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node missRefillFlag_hi_1 = cat(missRefillFlag_hi_hi, missRefillFlag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node _missRefillFlag_T_2 = cat(missRefillFlag_hi_1, missRefillFlag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
                  node _missRefillFlag_T_3 = or(_missRefillFlag_T_1, _missRefillFlag_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:68]
                  connect missRefillFlag, _missRefillFlag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:26]
                  node _memRespStore_T = or(io.mem.resp.bits.rdata, updateData) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 328:50]
                  connect memRespStore, _memRespStore_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 328:24]
                  node _T_24 = eq(permLoad, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 337:19]
                  node _T_25 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
                  node _T_26 = eq(_T_25, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
                  node _T_27 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
                  node _T_28 = eq(_T_27, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
                  node _T_29 = and(_T_26, _T_28) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
                  node _T_30 = and(_T_24, _T_29) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 337:29]
                  node _T_31 = eq(permStore, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 337:50]
                  node _T_32 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node _T_33 = and(_T_31, _T_32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 337:61]
                  node _T_34 = or(_T_30, _T_33) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 337:46]
                  when _T_34 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 337:80]
                    connect state, UInt<3>(0h5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 338:21]
                    node _loadPF_T_17 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
                    node _loadPF_T_18 = eq(_loadPF_T_17, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
                    node _loadPF_T_19 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
                    node _loadPF_T_20 = eq(_loadPF_T_19, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
                    node _loadPF_T_21 = and(_loadPF_T_18, _loadPF_T_20) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
                    node _loadPF_T_22 = eq(isAMO, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 339:41]
                    node _loadPF_T_23 = and(_loadPF_T_21, _loadPF_T_22) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 339:38]
                    connect loadPF, _loadPF_T_23 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 339:22]
                    node _storePF_T_16 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                    node _storePF_T_17 = or(_storePF_T_16, isAMO) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 340:40]
                    connect storePF, _storePF_T_17 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 340:23]
                  else :
                    node _state_T = mux(UInt<1>(0h0), UInt<3>(0h3), UInt<3>(0h4)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 342:27]
                    connect state, _state_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 342:21]
                    connect missMetaRefill, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 343:30]
                  node _missMask_T = eq(level, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:32]
                  node _missMask_T_1 = eq(level, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:65]
                  node _missMask_T_2 = mux(_missMask_T_1, UInt<18>(0h3fe00), UInt<18>(0h3ffff)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:59]
                  node _missMask_T_3 = mux(_missMask_T, UInt<18>(0h0), _missMask_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:26]
                  connect missMask, _missMask_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:20]
                  connect missMaskStore, missMask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 347:25]
            node _level_T = sub(level, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 349:24]
            node _level_T_1 = tail(_level_T, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 349:24]
            connect level, _level_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 349:15]
        else :
          node _T_35 = eq(UInt<3>(0h3), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
          when _T_35 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
            when isFlush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 354:22]
              connect state, UInt<3>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:15]
              connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 356:19]
            else :
              node _T_36 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
              when _T_36 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 357:36]
                connect state, UInt<3>(0h4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 357:44]
          else :
            node _T_37 = eq(UInt<3>(0h4), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
            when _T_37 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
              node _T_38 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
              node _T_39 = or(_T_38, io.flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:42]
              node _T_40 = or(_T_39, alreadyOutFire) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:53]
              when _T_40 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:71]
                connect state, UInt<3>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 361:13]
                connect missIPF, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 362:15]
                connect alreadyOutFire, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 363:22]
            else :
              node _T_41 = eq(UInt<3>(0h5), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
              when _T_41 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
                connect state, UInt<3>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 367:13]
    node _cmd_T = eq(state, UInt<3>(0h3)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 372:23]
    node cmd = mux(_cmd_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 372:16]
    node _T_42 = mux(hitWB, hitData.pteaddr, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 373:35]
    node _T_43 = mux(hitWB, hitWBStore, memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 373:138]
    connect io.mem.req.bits.addr, _T_42 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    connect io.mem.req.bits.cmd, cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    connect io.mem.req.bits.size, UInt<2>(0h3) @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    connect io.mem.req.bits.wdata, _T_43 @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    connect io.mem.req.bits.wmask, UInt<8>(0hff) @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    node _io_mem_req_valid_T = eq(state, UInt<3>(0h1)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:31]
    node _io_mem_req_valid_T_1 = eq(state, UInt<3>(0h3)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:57]
    node _io_mem_req_valid_T_2 = or(_io_mem_req_valid_T, _io_mem_req_valid_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:48]
    node _io_mem_req_valid_T_3 = eq(isFlush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:77]
    node _io_mem_req_valid_T_4 = and(_io_mem_req_valid_T_2, _io_mem_req_valid_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:74]
    connect io.mem.req.valid, _io_mem_req_valid_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:20]
    connect io.mem.resp.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 375:21]
    node _T_44 = eq(isFlush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:53]
    node _T_45 = and(missMetaRefill, _T_44) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:50]
    node _T_46 = eq(state, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:82]
    node _T_47 = and(hitWB, _T_46) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:73]
    node _T_48 = eq(isFlush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:96]
    node _T_49 = and(_T_47, _T_48) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:93]
    node _T_50 = or(_T_45, _T_49) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:63]
    regreset REG : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:33]
    connect REG, _T_50 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:33]
    wire _WIRE : { tag : UInt<23>, index : UInt<4>, off : UInt<12>} @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    wire _WIRE_1 : UInt<39> @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _WIRE_1, io.in.bits.addr @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    node _T_51 = bits(_WIRE_1, 11, 0) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _WIRE.off, _T_51 @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    node _T_52 = bits(_WIRE_1, 15, 12) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _WIRE.index, _T_52 @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    node _T_53 = bits(_WIRE_1, 38, 16) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _WIRE.tag, _T_53 @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    reg REG_1 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:21]
    connect REG_1, _WIRE.index @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:21]
    reg REG_2 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:60]
    connect REG_2, waymask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:60]
    node hi = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:89]
    node _T_54 = cat(hi, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:89]
    reg REG_3 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:84]
    connect REG_3, _T_54 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:84]
    node _T_55 = mux(hitWB, hitMeta.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:23]
    reg REG_4 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:19]
    connect REG_4, _T_55 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:19]
    node _T_56 = mux(hitWB, hitMeta.mask, missMask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:76]
    reg REG_5 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:72]
    connect REG_5, _T_56 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:72]
    node _T_57 = mux(hitWB, hitRefillFlag, missRefillFlag) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:23]
    reg REG_6 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:19]
    connect REG_6, _T_57 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:19]
    node _T_58 = mux(hitWB, hitData.ppn, memRdata.ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:81]
    reg REG_7 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:77]
    connect REG_7, _T_58 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:77]
    node _T_59 = mux(hitWB, hitData.pteaddr, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 382:27]
    reg REG_8 : UInt, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 382:22]
    connect REG_8, _T_59 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 382:22]
    connect io.mdWrite.wen, REG @[src/main/scala/nutcore/mem/TLB.scala 214:14]
    connect io.mdWrite.windex, REG_1 @[src/main/scala/nutcore/mem/TLB.scala 215:17]
    connect io.mdWrite.waymask, REG_2 @[src/main/scala/nutcore/mem/TLB.scala 216:18]
    node io_mdWrite_wdata_lo_hi = cat(REG_6, REG_7) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node io_mdWrite_wdata_lo = cat(io_mdWrite_wdata_lo_hi, REG_8) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node io_mdWrite_wdata_hi_hi = cat(REG_3, REG_4) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node io_mdWrite_wdata_hi = cat(io_mdWrite_wdata_hi_hi, REG_5) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node _io_mdWrite_wdata_T = cat(io_mdWrite_wdata_hi, io_mdWrite_wdata_lo) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    connect io.mdWrite.wdata, _io_mdWrite_wdata_T @[src/main/scala/nutcore/mem/TLB.scala 217:16]
    connect io.out.bits, io.in.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:15]
    node _io_out_bits_addr_T = bits(io.in.bits.addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:63]
    node _io_out_bits_addr_T_1 = cat(hitData.ppn, UInt<12>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 127:24]
    node _io_out_bits_addr_T_2 = mux(UInt<1>(0h1), UInt<2>(0h3), UInt<2>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 127:54]
    node io_out_bits_addr_hi = cat(_io_out_bits_addr_T_2, hitMeta.mask) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_3 = cat(io_out_bits_addr_hi, UInt<12>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_4 = and(_io_out_bits_addr_T_1, _io_out_bits_addr_T_3) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _io_out_bits_addr_T_5 = not(_io_out_bits_addr_T_3) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _io_out_bits_addr_T_6 = and(_io_out_bits_addr_T, _io_out_bits_addr_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _io_out_bits_addr_T_7 = or(_io_out_bits_addr_T_4, _io_out_bits_addr_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
    wire _io_out_bits_addr_WIRE : { reserved : UInt<34>, ppn : UInt<20>, rsw : UInt<2>, flag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>}} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    wire _io_out_bits_addr_WIRE_1 : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE_1, memRespStore @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_8 = bits(_io_out_bits_addr_WIRE_1, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.v, _io_out_bits_addr_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_9 = bits(_io_out_bits_addr_WIRE_1, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.r, _io_out_bits_addr_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_10 = bits(_io_out_bits_addr_WIRE_1, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.w, _io_out_bits_addr_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_11 = bits(_io_out_bits_addr_WIRE_1, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.x, _io_out_bits_addr_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_12 = bits(_io_out_bits_addr_WIRE_1, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.u, _io_out_bits_addr_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_13 = bits(_io_out_bits_addr_WIRE_1, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.g, _io_out_bits_addr_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_14 = bits(_io_out_bits_addr_WIRE_1, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.a, _io_out_bits_addr_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_15 = bits(_io_out_bits_addr_WIRE_1, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.flag.d, _io_out_bits_addr_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_16 = bits(_io_out_bits_addr_WIRE_1, 9, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.rsw, _io_out_bits_addr_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_17 = bits(_io_out_bits_addr_WIRE_1, 29, 10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.ppn, _io_out_bits_addr_T_17 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_18 = bits(_io_out_bits_addr_WIRE_1, 63, 30) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    connect _io_out_bits_addr_WIRE.reserved, _io_out_bits_addr_T_18 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    node _io_out_bits_addr_T_19 = bits(io.in.bits.addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:147]
    node _io_out_bits_addr_T_20 = cat(_io_out_bits_addr_WIRE.ppn, UInt<12>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 127:24]
    node _io_out_bits_addr_T_21 = mux(UInt<1>(0h1), UInt<2>(0h3), UInt<2>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 127:54]
    node io_out_bits_addr_hi_1 = cat(_io_out_bits_addr_T_21, missMaskStore) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_22 = cat(io_out_bits_addr_hi_1, UInt<12>(0h0)) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_23 = and(_io_out_bits_addr_T_20, _io_out_bits_addr_T_22) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _io_out_bits_addr_T_24 = not(_io_out_bits_addr_T_22) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _io_out_bits_addr_T_25 = and(_io_out_bits_addr_T_19, _io_out_bits_addr_T_24) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _io_out_bits_addr_T_26 = or(_io_out_bits_addr_T_23, _io_out_bits_addr_T_25) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _io_out_bits_addr_T_27 = mux(hit, _io_out_bits_addr_T_7, _io_out_bits_addr_T_26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:26]
    connect io.out.bits.addr, _io_out_bits_addr_T_27 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:20]
    node _io_out_valid_T = eq(hitWB, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:45]
    node _io_out_valid_T_1 = and(hit, _io_out_valid_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:42]
    node _io_out_valid_T_2 = or(io.pf.loadPF, io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _io_out_valid_T_3 = or(_io_out_valid_T_2, loadPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:68]
    node _io_out_valid_T_4 = or(_io_out_valid_T_3, storePF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:78]
    node _io_out_valid_T_5 = eq(_io_out_valid_T_4, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:53]
    node _io_out_valid_T_6 = eq(state, UInt<3>(0h4)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:97]
    node _io_out_valid_T_7 = mux(_io_out_valid_T_1, _io_out_valid_T_5, _io_out_valid_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:37]
    node _io_out_valid_T_8 = and(io.in.valid, _io_out_valid_T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:31]
    connect io.out.valid, _io_out_valid_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:16]
    node _io_in_ready_T = eq(state, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:41]
    node _io_in_ready_T_1 = and(io.out.ready, _io_in_ready_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:31]
    node _io_in_ready_T_2 = eq(miss, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:56]
    node _io_in_ready_T_3 = and(_io_in_ready_T_1, _io_in_ready_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:53]
    node _io_in_ready_T_4 = eq(hitWB, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:65]
    node _io_in_ready_T_5 = and(_io_in_ready_T_3, _io_in_ready_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:62]
    node _io_in_ready_T_6 = and(_io_in_ready_T_5, io.mdReady) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:72]
    node _io_in_ready_T_7 = or(io.pf.loadPF, io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _io_in_ready_T_8 = eq(_io_in_ready_T_7, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:90]
    node _io_in_ready_T_9 = eq(loadPF, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:107]
    node _io_in_ready_T_10 = and(_io_in_ready_T_8, _io_in_ready_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:104]
    node _io_in_ready_T_11 = eq(storePF, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:118]
    node _io_in_ready_T_12 = and(_io_in_ready_T_10, _io_in_ready_T_11) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:115]
    node _io_in_ready_T_13 = and(_io_in_ready_T_6, _io_in_ready_T_12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:86]
    connect io.in.ready, _io_in_ready_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:15]
    node _io_ipf_T = mux(hit, hitinstrPF, missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:16]
    connect io.ipf, _io_ipf_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:10]
    node _io_isFinish_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_isFinish_T_1 = or(io.pf.loadPF, io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _io_isFinish_T_2 = or(_io_isFinish_T, _io_isFinish_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:30]
    connect io.isFinish, _io_isFinish_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:15]
    node lo_lo = cat(hitFlag.r, hitFlag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node lo_hi = cat(hitFlag.x, hitFlag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node hi_lo = cat(hitFlag.g, hitFlag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node hi_hi = cat(hitFlag.d, hitFlag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node hi_1 = cat(hi_hi, hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node _T_60 = cat(hi_1, lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node lo_lo_1 = cat(memRdata.flag.r, memRdata.flag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node lo_hi_1 = cat(memRdata.flag.x, memRdata.flag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_lo_1 = cat(memRdata.flag.g, memRdata.flag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_hi_1 = cat(memRdata.flag.d, memRdata.flag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_2 = cat(hi_hi_1, hi_lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node _T_61 = cat(hi_2, lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node lo_2 = cat(memRdata.rsw, _T_61) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_3 = cat(memRdata.reserved, memRdata.ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node _T_62 = cat(hi_3, lo_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    wire _WIRE_2 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    wire _WIRE_3 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_3, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _T_63 = bits(_WIRE_3, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_2.pteaddr, _T_63 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _T_64 = bits(_WIRE_3, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_2.ppn, _T_64 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _T_65 = bits(_WIRE_3, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_2.flag, _T_65 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _T_66 = bits(_WIRE_3, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_2.mask, _T_66 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _T_67 = bits(_WIRE_3, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_2.asid, _T_67 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _T_68 = bits(_WIRE_3, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    connect _WIRE_2.vpn, _T_68 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    wire _WIRE_4 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    wire _WIRE_5 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_5, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    node _T_69 = bits(_WIRE_5, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_4.pteaddr, _T_69 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    node _T_70 = bits(_WIRE_5, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_4.ppn, _T_70 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    node _T_71 = bits(_WIRE_5, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_4.flag, _T_71 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    node _T_72 = bits(_WIRE_5, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_4.mask, _T_72 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    node _T_73 = bits(_WIRE_5, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_4.asid, _T_73 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    node _T_74 = bits(_WIRE_5, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    connect _WIRE_4.vpn, _T_74 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    wire _WIRE_6 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    wire _WIRE_7 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_7, io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    node _T_75 = bits(_WIRE_7, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_6.pteaddr, _T_75 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    node _T_76 = bits(_WIRE_7, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_6.ppn, _T_76 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    node _T_77 = bits(_WIRE_7, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_6.flag, _T_77 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    node _T_78 = bits(_WIRE_7, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_6.mask, _T_78 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    node _T_79 = bits(_WIRE_7, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_6.asid, _T_79 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    node _T_80 = bits(_WIRE_7, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    connect _WIRE_6.vpn, _T_80 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    wire _WIRE_8 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    wire _WIRE_9 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_9, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _T_81 = bits(_WIRE_9, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_8.pteaddr, _T_81 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _T_82 = bits(_WIRE_9, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_8.ppn, _T_82 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _T_83 = bits(_WIRE_9, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_8.flag, _T_83 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _T_84 = bits(_WIRE_9, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_8.mask, _T_84 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _T_85 = bits(_WIRE_9, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_8.asid, _T_85 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _T_86 = bits(_WIRE_9, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    connect _WIRE_8.vpn, _T_86 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    wire _WIRE_10 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    wire _WIRE_11 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_11, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    node _T_87 = bits(_WIRE_11, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_10.pteaddr, _T_87 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    node _T_88 = bits(_WIRE_11, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_10.ppn, _T_88 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    node _T_89 = bits(_WIRE_11, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_10.flag, _T_89 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    node _T_90 = bits(_WIRE_11, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_10.mask, _T_90 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    node _T_91 = bits(_WIRE_11, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_10.asid, _T_91 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    node _T_92 = bits(_WIRE_11, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    connect _WIRE_10.vpn, _T_92 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    wire _WIRE_12 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    wire _WIRE_13 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_13, io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    node _T_93 = bits(_WIRE_13, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_12.pteaddr, _T_93 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    node _T_94 = bits(_WIRE_13, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_12.ppn, _T_94 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    node _T_95 = bits(_WIRE_13, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_12.flag, _T_95 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    node _T_96 = bits(_WIRE_13, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_12.mask, _T_96 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    node _T_97 = bits(_WIRE_13, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_12.asid, _T_97 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    node _T_98 = bits(_WIRE_13, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    connect _WIRE_12.vpn, _T_98 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    wire _WIRE_14 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    wire _WIRE_15 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_15, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _T_99 = bits(_WIRE_15, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_14.pteaddr, _T_99 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _T_100 = bits(_WIRE_15, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_14.ppn, _T_100 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _T_101 = bits(_WIRE_15, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_14.flag, _T_101 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _T_102 = bits(_WIRE_15, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_14.mask, _T_102 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _T_103 = bits(_WIRE_15, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_14.asid, _T_103 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _T_104 = bits(_WIRE_15, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    connect _WIRE_14.vpn, _T_104 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    wire _WIRE_16 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    wire _WIRE_17 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_17, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    node _T_105 = bits(_WIRE_17, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_16.pteaddr, _T_105 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    node _T_106 = bits(_WIRE_17, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_16.ppn, _T_106 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    node _T_107 = bits(_WIRE_17, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_16.flag, _T_107 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    node _T_108 = bits(_WIRE_17, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_16.mask, _T_108 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    node _T_109 = bits(_WIRE_17, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_16.asid, _T_109 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    node _T_110 = bits(_WIRE_17, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    connect _WIRE_16.vpn, _T_110 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    wire _WIRE_18 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    wire _WIRE_19 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_19, io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    node _T_111 = bits(_WIRE_19, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_18.pteaddr, _T_111 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    node _T_112 = bits(_WIRE_19, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_18.ppn, _T_112 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    node _T_113 = bits(_WIRE_19, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_18.flag, _T_113 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    node _T_114 = bits(_WIRE_19, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_18.mask, _T_114 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    node _T_115 = bits(_WIRE_19, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_18.asid, _T_115 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    node _T_116 = bits(_WIRE_19, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    connect _WIRE_18.vpn, _T_116 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    wire _WIRE_20 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    wire _WIRE_21 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_21, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _T_117 = bits(_WIRE_21, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_20.pteaddr, _T_117 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _T_118 = bits(_WIRE_21, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_20.ppn, _T_118 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _T_119 = bits(_WIRE_21, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_20.flag, _T_119 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _T_120 = bits(_WIRE_21, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_20.mask, _T_120 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _T_121 = bits(_WIRE_21, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_20.asid, _T_121 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _T_122 = bits(_WIRE_21, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    connect _WIRE_20.vpn, _T_122 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    wire _WIRE_22 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    wire _WIRE_23 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_23, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    node _T_123 = bits(_WIRE_23, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_22.pteaddr, _T_123 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    node _T_124 = bits(_WIRE_23, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_22.ppn, _T_124 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    node _T_125 = bits(_WIRE_23, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_22.flag, _T_125 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    node _T_126 = bits(_WIRE_23, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_22.mask, _T_126 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    node _T_127 = bits(_WIRE_23, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_22.asid, _T_127 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    node _T_128 = bits(_WIRE_23, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    connect _WIRE_22.vpn, _T_128 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    wire _WIRE_24 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    wire _WIRE_25 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_25, io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    node _T_129 = bits(_WIRE_25, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_24.pteaddr, _T_129 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    node _T_130 = bits(_WIRE_25, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_24.ppn, _T_130 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    node _T_131 = bits(_WIRE_25, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_24.flag, _T_131 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    node _T_132 = bits(_WIRE_25, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_24.mask, _T_132 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    node _T_133 = bits(_WIRE_25, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_24.asid, _T_133 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    node _T_134 = bits(_WIRE_25, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    connect _WIRE_24.vpn, _T_134 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    wire _WIRE_26 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    wire _WIRE_27 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_27, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _T_135 = bits(_WIRE_27, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_26.pteaddr, _T_135 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _T_136 = bits(_WIRE_27, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_26.ppn, _T_136 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _T_137 = bits(_WIRE_27, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_26.flag, _T_137 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _T_138 = bits(_WIRE_27, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_26.mask, _T_138 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _T_139 = bits(_WIRE_27, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_26.asid, _T_139 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _T_140 = bits(_WIRE_27, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    connect _WIRE_26.vpn, _T_140 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    wire _WIRE_28 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    wire _WIRE_29 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_29, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    node _T_141 = bits(_WIRE_29, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_28.pteaddr, _T_141 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    node _T_142 = bits(_WIRE_29, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_28.ppn, _T_142 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    node _T_143 = bits(_WIRE_29, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_28.flag, _T_143 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    node _T_144 = bits(_WIRE_29, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_28.mask, _T_144 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    node _T_145 = bits(_WIRE_29, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_28.asid, _T_145 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    node _T_146 = bits(_WIRE_29, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    connect _WIRE_28.vpn, _T_146 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    wire _WIRE_30 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    wire _WIRE_31 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_31, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    node _T_147 = bits(_WIRE_31, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_30.pteaddr, _T_147 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    node _T_148 = bits(_WIRE_31, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_30.ppn, _T_148 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    node _T_149 = bits(_WIRE_31, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_30.flag, _T_149 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    node _T_150 = bits(_WIRE_31, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_30.mask, _T_150 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    node _T_151 = bits(_WIRE_31, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_30.asid, _T_151 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    node _T_152 = bits(_WIRE_31, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    connect _WIRE_30.vpn, _T_152 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    wire _WIRE_32 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    wire _WIRE_33 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_33, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    node _T_153 = bits(_WIRE_33, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_32.pteaddr, _T_153 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    node _T_154 = bits(_WIRE_33, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_32.ppn, _T_154 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    node _T_155 = bits(_WIRE_33, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_32.flag, _T_155 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    node _T_156 = bits(_WIRE_33, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_32.mask, _T_156 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    node _T_157 = bits(_WIRE_33, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_32.asid, _T_157 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    node _T_158 = bits(_WIRE_33, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    connect _WIRE_32.vpn, _T_158 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    wire _WIRE_34 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    wire _WIRE_35 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_35, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    node _T_159 = bits(_WIRE_35, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_34.pteaddr, _T_159 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    node _T_160 = bits(_WIRE_35, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_34.ppn, _T_160 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    node _T_161 = bits(_WIRE_35, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_34.flag, _T_161 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    node _T_162 = bits(_WIRE_35, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_34.mask, _T_162 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    node _T_163 = bits(_WIRE_35, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_34.asid, _T_163 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    node _T_164 = bits(_WIRE_35, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    connect _WIRE_34.vpn, _T_164 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    wire _WIRE_36 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    wire _WIRE_37 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_37, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    node _T_165 = bits(_WIRE_37, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_36.pteaddr, _T_165 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    node _T_166 = bits(_WIRE_37, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_36.ppn, _T_166 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    node _T_167 = bits(_WIRE_37, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_36.flag, _T_167 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    node _T_168 = bits(_WIRE_37, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_36.mask, _T_168 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    node _T_169 = bits(_WIRE_37, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_36.asid, _T_169 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    node _T_170 = bits(_WIRE_37, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    connect _WIRE_36.vpn, _T_170 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    wire _WIRE_38 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<20>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    wire _WIRE_39 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_39, io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    node _T_171 = bits(_WIRE_39, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_38.pteaddr, _T_171 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    node _T_172 = bits(_WIRE_39, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_38.ppn, _T_172 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    node _T_173 = bits(_WIRE_39, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_38.flag, _T_173 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    node _T_174 = bits(_WIRE_39, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_38.mask, _T_174 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    node _T_175 = bits(_WIRE_39, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_38.asid, _T_175 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    node _T_176 = bits(_WIRE_39, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    connect _WIRE_38.vpn, _T_176 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]

  module EmbeddedTLBEmpty_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 404:7]
    input clock : Clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 404:7]
    input reset : Reset @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 404:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]

    connect io.out, io.in @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 410:10]

  module EmbeddedTLBMD_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 40:7]
    input clock : Clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 40:7]
    input reset : Reset @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 40:7]
    output io : { tlbmd : UInt<121>[4], flip write : { wen : UInt<1>, windex : UInt<4>, waymask : UInt<4>, wdata : UInt<121>}, flip rindex : UInt<4>, ready : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]

    reg tlbmd : UInt<121>[4][16], clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    connect io.tlbmd, tlbmd[io.rindex] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    regreset resetState : UInt<1>, clock, reset, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 53:27]
    regreset resetSet : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire resetFinish : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect resetFinish, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when resetState : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(resetSet, UInt<4>(0hf)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(resetSet, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect resetSet, _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect resetFinish, wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    when resetFinish : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 55:22]
      connect resetState, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 55:35]
    node wen = mux(resetState, UInt<1>(0h1), io.write.wen) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 62:16]
    node setIdx = mux(resetState, resetSet, io.write.windex) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 63:19]
    node _waymask_T = mux(UInt<1>(0h1), UInt<4>(0hf), UInt<4>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 64:37]
    node waymask = mux(resetState, _waymask_T, io.write.waymask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 64:20]
    node dataword = mux(resetState, UInt<1>(0h0), io.write.wdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 65:21]
    wire wdata : UInt<121>[4] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:22]
    connect wdata[0], dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:22]
    connect wdata[1], dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:22]
    connect wdata[2], dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:22]
    connect wdata[3], dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:22]
    node _T = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_1 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_2 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_3 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_4 = and(wen, _T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    when _T_4 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:21]
      connect tlbmd[setIdx][0], wdata[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 70:24]
    node _T_5 = and(wen, _T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    when _T_5 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:21]
      connect tlbmd[setIdx][1], wdata[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 70:24]
    node _T_6 = and(wen, _T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    when _T_6 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:21]
      connect tlbmd[setIdx][2], wdata[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 70:24]
    node _T_7 = and(wen, _T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    when _T_7 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:21]
      connect tlbmd[setIdx][3], wdata[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 70:24]
    node _io_ready_T = eq(resetState, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 74:15]
    connect io.ready, _io_ready_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 74:12]

  module EmbeddedTLB_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 79:7]
    input clock : Clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 79:7]
    input reset : Reset @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 79:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<1>, csrMMU : { flip privilegeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<39>}, flip cacheEmpty : UInt<1>, ipf : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]

    wire satp : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 81:22]
    connect satp, UInt<64>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 81:22]
    inst tlbExec of EmbeddedTLBExec_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 85:23]
    connect tlbExec.clock, clock
    connect tlbExec.reset, reset
    inst tlbEmpty of EmbeddedTLBEmpty_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 86:24]
    connect tlbEmpty.clock, clock
    connect tlbEmpty.reset, reset
    inst mdTLB of EmbeddedTLBMD_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 87:21]
    connect mdTLB.clock, clock
    connect mdTLB.reset, reset
    wire mdUpdate : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 88:22]
    connect tlbExec.io.flush, io.flush @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:20]
    connect tlbExec.io.satp, satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 91:19]
    connect tlbExec.io.mem.resp, io.mem.resp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    connect io.mem.req.bits, tlbExec.io.mem.req.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    connect io.mem.req.valid, tlbExec.io.mem.req.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    connect tlbExec.io.mem.req.ready, io.mem.req.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    connect io.csrMMU.addr, tlbExec.io.pf.addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    connect io.csrMMU.storePF, tlbExec.io.pf.storePF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    connect io.csrMMU.loadPF, tlbExec.io.pf.loadPF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    connect tlbExec.io.pf.status_mxr, io.csrMMU.status_mxr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    connect tlbExec.io.pf.status_sum, io.csrMMU.status_sum @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    connect tlbExec.io.pf.privilegeMode, io.csrMMU.privilegeMode @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    reg r : UInt<121>[4], clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
    when mdUpdate : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
      connect r, mdTLB.io.tlbmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
    connect tlbExec.io.md, r @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:17]
    connect tlbExec.io.mdReady, mdTLB.io.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:22]
    wire _mdTLB_io_rindex_WIRE : { tag : UInt<23>, index : UInt<4>, off : UInt<12>} @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    wire _mdTLB_io_rindex_WIRE_1 : UInt<39> @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _mdTLB_io_rindex_WIRE_1, io.in.req.bits.addr @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    node _mdTLB_io_rindex_T = bits(_mdTLB_io_rindex_WIRE_1, 11, 0) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _mdTLB_io_rindex_WIRE.off, _mdTLB_io_rindex_T @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    node _mdTLB_io_rindex_T_1 = bits(_mdTLB_io_rindex_WIRE_1, 15, 12) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _mdTLB_io_rindex_WIRE.index, _mdTLB_io_rindex_T_1 @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    node _mdTLB_io_rindex_T_2 = bits(_mdTLB_io_rindex_WIRE_1, 38, 16) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect _mdTLB_io_rindex_WIRE.tag, _mdTLB_io_rindex_T_2 @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    connect mdTLB.io.rindex, _mdTLB_io_rindex_WIRE.index @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 96:19]
    connect mdTLB.io.write, tlbExec.io.mdWrite @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 97:18]
    connect io.ipf, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 99:10]
    wire flushTLB : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 102:26]
    connect flushTLB, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 102:26]
    node _mdTLB_reset_T = asUInt(reset) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:24]
    node _mdTLB_reset_T_1 = or(_mdTLB_reset_T, flushTLB) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:31]
    connect mdTLB.reset, _mdTLB_reset_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:15]
    wire _vmEnable_WIRE : { mode : UInt<4>, asid : UInt<16>, res : UInt<24>, ppn : UInt<20>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    wire _vmEnable_WIRE_1 : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    connect _vmEnable_WIRE_1, satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    node _vmEnable_T = bits(_vmEnable_WIRE_1, 19, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    connect _vmEnable_WIRE.ppn, _vmEnable_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    node _vmEnable_T_1 = bits(_vmEnable_WIRE_1, 43, 20) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    connect _vmEnable_WIRE.res, _vmEnable_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    node _vmEnable_T_2 = bits(_vmEnable_WIRE_1, 59, 44) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    connect _vmEnable_WIRE.asid, _vmEnable_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    node _vmEnable_T_3 = bits(_vmEnable_WIRE_1, 63, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    connect _vmEnable_WIRE.mode, _vmEnable_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    node _vmEnable_T_4 = eq(_vmEnable_WIRE.mode, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:49]
    node _vmEnable_T_5 = lt(io.csrMMU.privilegeMode, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:85]
    node vmEnable = and(_vmEnable_T_4, _vmEnable_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:57]
    invalidate tlbEmpty.io.in.bits.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.bits.wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.bits.cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.bits.size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.bits.addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.in.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 122:18]
    invalidate tlbEmpty.io.out.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 123:25]
    regreset valid : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 110:24]
    when tlbExec.io.isFinish : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 111:25]
      connect valid, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 111:33]
    node _T = and(io.in.req.valid, tlbExec.io.in.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:22]
    node _T_1 = and(_T, vmEnable) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:37]
    when _T_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:50]
      connect valid, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:58]
    when io.flush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:20]
      connect valid, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:28]
    connect io.in.req.ready, tlbExec.io.in.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 115:16]
    node _tlbExec_io_in_bits_T = and(io.in.req.valid, tlbExec.io.in.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:51]
    reg tlbExec_io_in_bits_r : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    when _tlbExec_io_in_bits_T : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
      connect tlbExec_io_in_bits_r, io.in.req.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    connect tlbExec.io.in.bits, tlbExec_io_in_bits_r @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    connect tlbExec.io.in.valid, valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 117:17]
    node _mdUpdate_T = and(io.in.req.valid, tlbExec.io.in.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 119:26]
    connect mdUpdate, _mdUpdate_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 119:12]
    node _T_2 = and(tlbEmpty.io.out.ready, tlbEmpty.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset valid_1 : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 24:24]
    when _T_2 : @[src/main/scala/utils/Pipeline.scala 25:25]
      connect valid_1, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_3 = and(tlbExec.io.out.valid, tlbEmpty.io.in.ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_3 : @[src/main/scala/utils/Pipeline.scala 26:38]
      connect valid_1, UInt<1>(0h1) @[src/main/scala/utils/Pipeline.scala 26:46]
    when io.flush : @[src/main/scala/utils/Pipeline.scala 27:20]
      connect valid_1, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 27:28]
    connect tlbExec.io.out.ready, tlbEmpty.io.in.ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _tlbEmpty_io_in_bits_T = and(tlbExec.io.out.valid, tlbEmpty.io.in.ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg tlbEmpty_io_in_bits_r : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, clock @[src/main/scala/utils/Pipeline.scala 30:28]
    when _tlbEmpty_io_in_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      connect tlbEmpty_io_in_bits_r, tlbExec.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    connect tlbEmpty.io.in.bits.wdata, tlbEmpty_io_in_bits_r.wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    connect tlbEmpty.io.in.bits.wmask, tlbEmpty_io_in_bits_r.wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect tlbEmpty.io.in.bits.cmd, tlbEmpty_io_in_bits_r.cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    connect tlbEmpty.io.in.bits.size, tlbEmpty_io_in_bits_r.size @[src/main/scala/utils/Pipeline.scala 30:16]
    connect tlbEmpty.io.in.bits.addr, tlbEmpty_io_in_bits_r.addr @[src/main/scala/utils/Pipeline.scala 30:16]
    connect tlbEmpty.io.in.valid, valid_1 @[src/main/scala/utils/Pipeline.scala 31:17]
    node _T_4 = eq(vmEnable, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:8]
    when _T_4 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19]
      connect tlbExec.io.out.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 129:26]
      connect tlbEmpty.io.out.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 130:52]
      connect io.out.req.valid, io.in.req.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 131:22]
      connect io.in.req.ready, io.out.req.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 132:21]
      node _io_out_req_bits_addr_T = bits(io.in.req.bits.addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 133:48]
      connect io.out.req.bits.addr, _io_out_req_bits_addr_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 133:26]
      connect io.out.req.bits.size, io.in.req.bits.size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 134:26]
      connect io.out.req.bits.cmd, io.in.req.bits.cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 135:25]
      connect io.out.req.bits.wmask, io.in.req.bits.wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 136:27]
      connect io.out.req.bits.wdata, io.in.req.bits.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 137:27]
    else :
      connect io.out.req.bits, tlbEmpty.io.out.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 140:41]
      connect io.out.req.valid, tlbEmpty.io.out.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 140:41]
      connect tlbEmpty.io.out.ready, io.out.req.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 140:41]
    connect io.in.resp, io.out.resp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 143:15]
    node _alreadyOutFinish_T = eq(tlbExec.io.out.ready, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 147:79]
    node _alreadyOutFinish_T_1 = and(tlbExec.io.out.valid, _alreadyOutFinish_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 147:76]
    regreset alreadyOutFinish : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 147:37]
    when _alreadyOutFinish_T_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 147:37]
      connect alreadyOutFinish, UInt<1>(0h1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 147:37]
    node _T_5 = and(tlbExec.io.out.ready, tlbExec.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_6 = and(alreadyOutFinish, _T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 148:27]
    when _T_6 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 148:51]
      connect alreadyOutFinish, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 148:70]
    node _tlbFinish_T = eq(alreadyOutFinish, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 149:46]
    node _tlbFinish_T_1 = and(tlbExec.io.out.valid, _tlbFinish_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 149:43]
    node _tlbFinish_T_2 = or(tlbExec.io.pf.loadPF, tlbExec.io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node tlbFinish = or(_tlbFinish_T_1, _tlbFinish_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 149:65]
    wire _WIRE : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 150:35]
    connect _WIRE, tlbFinish @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 150:35]
    node _T_7 = or(io.csrMMU.loadPF, io.csrMMU.storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    wire _WIRE_1 : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 151:35]
    connect _WIRE_1, _T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 151:35]
    wire _WIRE_2 : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 152:35]
    connect _WIRE_2, vmEnable @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 152:35]

  module CacheStage1_1 : @[src/main/scala/nutcore/mem/Cache.scala 126:14]
    input clock : Clock @[src/main/scala/nutcore/mem/Cache.scala 126:14]
    input reset : Reset @[src/main/scala/nutcore/mem/Cache.scala 126:14]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}}, metaReadBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>}}, flip resp : { data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4]}}, dataReadBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>}}, flip resp : { data : { data : UInt<64>}[4]}}} @[src/main/scala/nutcore/mem/Cache.scala 133:14]

    node _T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node readBusValid = and(io.in.valid, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 139:34]
    wire _WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_1, io.in.bits.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_1 = bits(_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.byteOffset, _T_1 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_2 = bits(_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.wordIndex, _T_2 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_3 = bits(_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.index, _T_3 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_4 = bits(_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.tag, _T_4 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect io.metaReadBus.req.bits.setIdx, _WIRE.index @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect io.metaReadBus.req.valid, readBusValid @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    wire _WIRE_2 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    wire _WIRE_3 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_3, io.in.bits.addr @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _T_5 = bits(_WIRE_3, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_2.byteOffset, _T_5 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _T_6 = bits(_WIRE_3, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_2.wordIndex, _T_6 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _T_7 = bits(_WIRE_3, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_2.index, _T_7 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _T_8 = bits(_WIRE_3, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_2.tag, _T_8 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    wire _WIRE_4 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    wire _WIRE_5 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_5, io.in.bits.addr @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_9 = bits(_WIRE_5, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_4.byteOffset, _T_9 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_10 = bits(_WIRE_5, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_4.wordIndex, _T_10 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_11 = bits(_WIRE_5, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_4.index, _T_11 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_12 = bits(_WIRE_5, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_4.tag, _T_12 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_13 = cat(_WIRE_2.index, _WIRE_4.wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 78:35]
    connect io.dataReadBus.req.bits.setIdx, _T_13 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect io.dataReadBus.req.valid, readBusValid @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    connect io.out.bits.req, io.in.bits @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    node _io_out_valid_T = and(io.in.valid, io.metaReadBus.req.ready) @[src/main/scala/nutcore/mem/Cache.scala 144:31]
    node _io_out_valid_T_1 = and(_io_out_valid_T, io.dataReadBus.req.ready) @[src/main/scala/nutcore/mem/Cache.scala 144:59]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/nutcore/mem/Cache.scala 144:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 145:19]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 145:32]
    node _io_in_ready_T_3 = and(_io_in_ready_T_2, io.metaReadBus.req.ready) @[src/main/scala/nutcore/mem/Cache.scala 145:48]
    node _io_in_ready_T_4 = and(_io_in_ready_T_3, io.dataReadBus.req.ready) @[src/main/scala/nutcore/mem/Cache.scala 145:76]
    connect io.in.ready, _io_in_ready_T_4 @[src/main/scala/nutcore/mem/Cache.scala 145:15]

  module CacheStage2_1 : @[src/main/scala/nutcore/mem/Cache.scala 162:14]
    input clock : Clock @[src/main/scala/nutcore/mem/Cache.scala 162:14]
    input reset : Reset @[src/main/scala/nutcore/mem/Cache.scala 162:14]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, metas : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4], datas : { data : UInt<64>}[4], hit : UInt<1>, waymask : UInt<4>, mmio : UInt<1>, isForwardData : UInt<1>, forwardData : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}}, flip metaReadResp : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4], flip dataReadResp : { data : UInt<64>}[4], flip metaWriteBus : { req : { ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}}, flip dataWriteBus : { req : { ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}}} @[src/main/scala/nutcore/mem/Cache.scala 171:14]

    wire addr : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    wire _addr_WIRE : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect _addr_WIRE, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _addr_T = bits(_addr_WIRE, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect addr.byteOffset, _addr_T @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _addr_T_1 = bits(_addr_WIRE, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect addr.wordIndex, _addr_T_1 @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _addr_T_2 = bits(_addr_WIRE, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect addr.index, _addr_T_2 @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _addr_T_3 = bits(_addr_WIRE, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect addr.tag, _addr_T_3 @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _isForwardMeta_T = and(io.in.valid, io.metaWriteBus.req.valid) @[src/main/scala/nutcore/mem/Cache.scala 176:35]
    wire _isForwardMeta_WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _isForwardMeta_WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_1 = bits(_isForwardMeta_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE.byteOffset, _isForwardMeta_T_1 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_2 = bits(_isForwardMeta_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE.wordIndex, _isForwardMeta_T_2 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_3 = bits(_isForwardMeta_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE.index, _isForwardMeta_T_3 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_4 = bits(_isForwardMeta_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE.tag, _isForwardMeta_T_4 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_5 = eq(io.metaWriteBus.req.bits.setIdx, _isForwardMeta_WIRE.index) @[src/main/scala/nutcore/mem/Cache.scala 176:99]
    node isForwardMeta = and(_isForwardMeta_T, _isForwardMeta_T_5) @[src/main/scala/nutcore/mem/Cache.scala 176:64]
    regreset isForwardMetaReg : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 177:33]
    when isForwardMeta : @[src/main/scala/nutcore/mem/Cache.scala 178:24]
      connect isForwardMetaReg, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 178:43]
    node _T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_1 = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 179:23]
    node _T_2 = or(_T, _T_1) @[src/main/scala/nutcore/mem/Cache.scala 179:20]
    when _T_2 : @[src/main/scala/nutcore/mem/Cache.scala 179:37]
      connect isForwardMetaReg, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 179:56]
    reg forwardMetaReg : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}, clock @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    when isForwardMeta : @[src/main/scala/nutcore/mem/Cache.scala 180:33]
      connect forwardMetaReg, io.metaWriteBus.req.bits @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    wire metaWay : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4] @[src/main/scala/nutcore/mem/Cache.scala 182:21]
    node pickForwardMeta = or(isForwardMetaReg, isForwardMeta) @[src/main/scala/nutcore/mem/Cache.scala 183:42]
    node forwardMeta = mux(isForwardMeta, io.metaWriteBus.req.bits, forwardMetaReg) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardWaymask_0 = bits(forwardMeta.waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_1 = bits(forwardMeta.waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_2 = bits(forwardMeta.waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_3 = bits(forwardMeta.waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node _metaWay_0_T = and(pickForwardMeta, forwardWaymask_0) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_0_T_1 = mux(_metaWay_0_T, forwardMeta.data, io.metaReadResp[0]) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    connect metaWay[0], _metaWay_0_T_1 @[src/main/scala/nutcore/mem/Cache.scala 187:16]
    node _metaWay_1_T = and(pickForwardMeta, forwardWaymask_1) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_1_T_1 = mux(_metaWay_1_T, forwardMeta.data, io.metaReadResp[1]) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    connect metaWay[1], _metaWay_1_T_1 @[src/main/scala/nutcore/mem/Cache.scala 187:16]
    node _metaWay_2_T = and(pickForwardMeta, forwardWaymask_2) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_2_T_1 = mux(_metaWay_2_T, forwardMeta.data, io.metaReadResp[2]) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    connect metaWay[2], _metaWay_2_T_1 @[src/main/scala/nutcore/mem/Cache.scala 187:16]
    node _metaWay_3_T = and(pickForwardMeta, forwardWaymask_3) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_3_T_1 = mux(_metaWay_3_T, forwardMeta.data, io.metaReadResp[3]) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    connect metaWay[3], _metaWay_3_T_1 @[src/main/scala/nutcore/mem/Cache.scala 187:16]
    node _hitVec_T = eq(metaWay[0].tag, addr.tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node _hitVec_T_1 = and(metaWay[0].valid, _hitVec_T) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_2 = and(_hitVec_T_1, io.in.valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node _hitVec_T_3 = eq(metaWay[1].tag, addr.tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node _hitVec_T_4 = and(metaWay[1].valid, _hitVec_T_3) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_5 = and(_hitVec_T_4, io.in.valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node _hitVec_T_6 = eq(metaWay[2].tag, addr.tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node _hitVec_T_7 = and(metaWay[2].valid, _hitVec_T_6) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_8 = and(_hitVec_T_7, io.in.valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node _hitVec_T_9 = eq(metaWay[3].tag, addr.tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node _hitVec_T_10 = and(metaWay[3].valid, _hitVec_T_9) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_11 = and(_hitVec_T_10, io.in.valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    wire _hitVec_WIRE : UInt<1>[4] @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    connect _hitVec_WIRE[0], _hitVec_T_2 @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    connect _hitVec_WIRE[1], _hitVec_T_5 @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    connect _hitVec_WIRE[2], _hitVec_T_8 @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    connect _hitVec_WIRE[3], _hitVec_T_11 @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    node hitVec_lo = cat(_hitVec_WIRE[1], _hitVec_WIRE[0]) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    node hitVec_hi = cat(_hitVec_WIRE[3], _hitVec_WIRE[2]) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    node hitVec = cat(hitVec_hi, hitVec_lo) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    regreset victimWaymask_lfsr : UInt<64>, clock, reset, UInt<64>(0h1234567887654321) @[src/main/scala/utils/LFSR64.scala 25:23]
    node _victimWaymask_xor_T = bits(victimWaymask_lfsr, 0, 0) @[src/main/scala/utils/LFSR64.scala 26:19]
    node _victimWaymask_xor_T_1 = bits(victimWaymask_lfsr, 1, 1) @[src/main/scala/utils/LFSR64.scala 26:29]
    node _victimWaymask_xor_T_2 = xor(_victimWaymask_xor_T, _victimWaymask_xor_T_1) @[src/main/scala/utils/LFSR64.scala 26:23]
    node _victimWaymask_xor_T_3 = bits(victimWaymask_lfsr, 3, 3) @[src/main/scala/utils/LFSR64.scala 26:39]
    node _victimWaymask_xor_T_4 = xor(_victimWaymask_xor_T_2, _victimWaymask_xor_T_3) @[src/main/scala/utils/LFSR64.scala 26:33]
    node _victimWaymask_xor_T_5 = bits(victimWaymask_lfsr, 4, 4) @[src/main/scala/utils/LFSR64.scala 26:49]
    node victimWaymask_xor = xor(_victimWaymask_xor_T_4, _victimWaymask_xor_T_5) @[src/main/scala/utils/LFSR64.scala 26:43]
    when UInt<1>(0h1) : @[src/main/scala/utils/LFSR64.scala 27:22]
      node _victimWaymask_lfsr_T = eq(victimWaymask_lfsr, UInt<1>(0h0)) @[src/main/scala/utils/LFSR64.scala 28:24]
      node _victimWaymask_lfsr_T_1 = bits(victimWaymask_lfsr, 63, 1) @[src/main/scala/utils/LFSR64.scala 28:51]
      node _victimWaymask_lfsr_T_2 = cat(victimWaymask_xor, _victimWaymask_lfsr_T_1) @[src/main/scala/utils/LFSR64.scala 28:41]
      node _victimWaymask_lfsr_T_3 = mux(_victimWaymask_lfsr_T, UInt<1>(0h1), _victimWaymask_lfsr_T_2) @[src/main/scala/utils/LFSR64.scala 28:18]
      connect victimWaymask_lfsr, _victimWaymask_lfsr_T_3 @[src/main/scala/utils/LFSR64.scala 28:12]
    node _victimWaymask_T = bits(victimWaymask_lfsr, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 191:53]
    node victimWaymask = dshl(UInt<1>(0h1), _victimWaymask_T) @[src/main/scala/nutcore/mem/Cache.scala 191:42]
    node _invalidVec_T = eq(metaWay[0].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_1 = eq(metaWay[1].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_2 = eq(metaWay[2].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_3 = eq(metaWay[3].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    wire _invalidVec_WIRE : UInt<1>[4] @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    connect _invalidVec_WIRE[0], _invalidVec_T @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    connect _invalidVec_WIRE[1], _invalidVec_T_1 @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    connect _invalidVec_WIRE[2], _invalidVec_T_2 @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    connect _invalidVec_WIRE[3], _invalidVec_T_3 @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    node invalidVec_lo = cat(_invalidVec_WIRE[1], _invalidVec_WIRE[0]) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node invalidVec_hi = cat(_invalidVec_WIRE[3], _invalidVec_WIRE[2]) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node invalidVec = cat(invalidVec_hi, invalidVec_lo) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node hasInvalidWay = orr(invalidVec) @[src/main/scala/nutcore/mem/Cache.scala 194:34]
    node _refillInvalidWaymask_T = geq(invalidVec, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 195:45]
    node _refillInvalidWaymask_T_1 = geq(invalidVec, UInt<3>(0h4)) @[src/main/scala/nutcore/mem/Cache.scala 196:20]
    node _refillInvalidWaymask_T_2 = geq(invalidVec, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 197:20]
    node _refillInvalidWaymask_T_3 = mux(_refillInvalidWaymask_T_2, UInt<2>(0h2), UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 197:8]
    node _refillInvalidWaymask_T_4 = mux(_refillInvalidWaymask_T_1, UInt<3>(0h4), _refillInvalidWaymask_T_3) @[src/main/scala/nutcore/mem/Cache.scala 196:8]
    node refillInvalidWaymask = mux(_refillInvalidWaymask_T, UInt<4>(0h8), _refillInvalidWaymask_T_4) @[src/main/scala/nutcore/mem/Cache.scala 195:33]
    node _waymask_T = mux(hasInvalidWay, refillInvalidWaymask, victimWaymask) @[src/main/scala/nutcore/mem/Cache.scala 200:49]
    node waymask = mux(io.out.bits.hit, hitVec, _waymask_T) @[src/main/scala/nutcore/mem/Cache.scala 200:20]
    node _T_3 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_4 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_5 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_6 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_7 = add(_T_3, _T_4) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_8 = bits(_T_7, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_9 = add(_T_5, _T_6) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_10 = bits(_T_9, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_11 = add(_T_8, _T_10) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_12 = bits(_T_11, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_13 = gt(_T_12, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 201:26]
    when _T_13 : @[src/main/scala/nutcore/mem/Cache.scala 201:32]
      skip
    node _T_14 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_15 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_16 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_17 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_18 = add(_T_14, _T_15) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_19 = bits(_T_18, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_20 = add(_T_16, _T_17) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_21 = bits(_T_20, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_22 = add(_T_19, _T_21) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_23 = bits(_T_22, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_24 = gt(_T_23, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 207:26]
    when _T_24 : @[src/main/scala/nutcore/mem/Cache.scala 207:32]
      skip
    node _T_25 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_26 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_27 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_28 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_29 = add(_T_25, _T_26) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_30 = bits(_T_29, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_31 = add(_T_27, _T_28) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_32 = bits(_T_31, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_33 = add(_T_30, _T_32) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_34 = bits(_T_33, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_35 = gt(_T_34, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 208:45]
    node _T_36 = and(io.in.valid, _T_35) @[src/main/scala/nutcore/mem/Cache.scala 208:24]
    node _T_37 = eq(_T_36, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 208:10]
    node _T_38 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    node _T_39 = eq(_T_38, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    when _T_39 : @[src/main/scala/nutcore/mem/Cache.scala 208:9]
      node _T_40 = eq(_T_37, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
      when _T_40 : @[src/main/scala/nutcore/mem/Cache.scala 208:9]
        skip
      assert(clock, _T_37, UInt<1>(0h1), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    connect io.out.bits.metas, metaWay @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    node _io_out_bits_hit_T = orr(hitVec) @[src/main/scala/nutcore/mem/Cache.scala 211:44]
    node _io_out_bits_hit_T_1 = and(io.in.valid, _io_out_bits_hit_T) @[src/main/scala/nutcore/mem/Cache.scala 211:34]
    connect io.out.bits.hit, _io_out_bits_hit_T_1 @[src/main/scala/nutcore/mem/Cache.scala 211:19]
    connect io.out.bits.waymask, waymask @[src/main/scala/nutcore/mem/Cache.scala 212:23]
    connect io.out.bits.datas, io.dataReadResp @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    node _io_out_bits_mmio_T = xor(io.in.bits.req.addr, UInt<30>(0h30000000)) @[src/main/scala/nutcore/NutCore.scala 86:11]
    node _io_out_bits_mmio_T_1 = bits(_io_out_bits_mmio_T, 31, 28) @[src/main/scala/nutcore/NutCore.scala 86:24]
    node _io_out_bits_mmio_T_2 = eq(_io_out_bits_mmio_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/NutCore.scala 86:44]
    node _io_out_bits_mmio_T_3 = xor(io.in.bits.req.addr, UInt<31>(0h40000000)) @[src/main/scala/nutcore/NutCore.scala 86:11]
    node _io_out_bits_mmio_T_4 = bits(_io_out_bits_mmio_T_3, 31, 30) @[src/main/scala/nutcore/NutCore.scala 86:24]
    node _io_out_bits_mmio_T_5 = eq(_io_out_bits_mmio_T_4, UInt<1>(0h0)) @[src/main/scala/nutcore/NutCore.scala 86:44]
    node _io_out_bits_mmio_T_6 = or(_io_out_bits_mmio_T_2, _io_out_bits_mmio_T_5) @[src/main/scala/nutcore/NutCore.scala 87:15]
    connect io.out.bits.mmio, _io_out_bits_mmio_T_6 @[src/main/scala/nutcore/mem/Cache.scala 214:20]
    wire _isForwardData_WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    wire _isForwardData_WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _isForwardData_T = bits(_isForwardData_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE.byteOffset, _isForwardData_T @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _isForwardData_T_1 = bits(_isForwardData_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE.wordIndex, _isForwardData_T_1 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _isForwardData_T_2 = bits(_isForwardData_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE.index, _isForwardData_T_2 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _isForwardData_T_3 = bits(_isForwardData_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE.tag, _isForwardData_T_3 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    wire _isForwardData_WIRE_2 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    wire _isForwardData_WIRE_3 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_3, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_4 = bits(_isForwardData_WIRE_3, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_2.byteOffset, _isForwardData_T_4 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_5 = bits(_isForwardData_WIRE_3, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_2.wordIndex, _isForwardData_T_5 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_6 = bits(_isForwardData_WIRE_3, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_2.index, _isForwardData_T_6 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_7 = bits(_isForwardData_WIRE_3, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_2.tag, _isForwardData_T_7 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_8 = cat(_isForwardData_WIRE.index, _isForwardData_WIRE_2.wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 78:35]
    node _isForwardData_T_9 = eq(io.dataWriteBus.req.bits.setIdx, _isForwardData_T_8) @[src/main/scala/nutcore/mem/Cache.scala 217:30]
    node _isForwardData_T_10 = and(io.dataWriteBus.req.valid, _isForwardData_T_9) @[src/main/scala/nutcore/mem/Cache.scala 217:13]
    node isForwardData = and(io.in.valid, _isForwardData_T_10) @[src/main/scala/nutcore/mem/Cache.scala 216:35]
    regreset isForwardDataReg : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 219:33]
    when isForwardData : @[src/main/scala/nutcore/mem/Cache.scala 220:24]
      connect isForwardDataReg, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 220:43]
    node _T_41 = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_42 = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 221:23]
    node _T_43 = or(_T_41, _T_42) @[src/main/scala/nutcore/mem/Cache.scala 221:20]
    when _T_43 : @[src/main/scala/nutcore/mem/Cache.scala 221:37]
      connect isForwardDataReg, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 221:56]
    reg forwardDataReg : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}, clock @[src/main/scala/nutcore/mem/Cache.scala 222:33]
    when isForwardData : @[src/main/scala/nutcore/mem/Cache.scala 222:33]
      connect forwardDataReg, io.dataWriteBus.req.bits @[src/main/scala/nutcore/mem/Cache.scala 222:33]
    node _io_out_bits_isForwardData_T = or(isForwardDataReg, isForwardData) @[src/main/scala/nutcore/mem/Cache.scala 223:49]
    connect io.out.bits.isForwardData, _io_out_bits_isForwardData_T @[src/main/scala/nutcore/mem/Cache.scala 223:29]
    node _io_out_bits_forwardData_T = mux(isForwardData, io.dataWriteBus.req.bits, forwardDataReg) @[src/main/scala/nutcore/mem/Cache.scala 224:33]
    connect io.out.bits.forwardData, _io_out_bits_forwardData_T @[src/main/scala/nutcore/mem/Cache.scala 224:27]
    connect io.out.bits.req, io.in.bits.req @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    connect io.out.valid, io.in.valid @[src/main/scala/nutcore/mem/Cache.scala 227:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 228:18]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 228:31]
    connect io.in.ready, _io_in_ready_T_2 @[src/main/scala/nutcore/mem/Cache.scala 228:15]
    node _T_44 = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire _WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_45 = bits(_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.byteOffset, _T_45 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_46 = bits(_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.wordIndex, _T_46 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_47 = bits(_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.index, _T_47 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_48 = bits(_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.tag, _T_48 @[src/main/scala/nutcore/mem/Cache.scala 77:45]

  module Arbiter2_SRAMBundleAW_2 : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module Arbiter2_SRAMBundleAW_3 : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module CacheStage3_1 : @[src/main/scala/nutcore/mem/Cache.scala 235:14]
    input clock : Clock @[src/main/scala/nutcore/mem/Cache.scala 235:14]
    input reset : Reset @[src/main/scala/nutcore/mem/Cache.scala 235:14]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, metas : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4], datas : { data : UInt<64>}[4], hit : UInt<1>, waymask : UInt<4>, mmio : UInt<1>, isForwardData : UInt<1>, forwardData : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}, isFinish : UInt<1>, flip flush : UInt<1>, dataReadBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>}}, flip resp : { data : { data : UInt<64>}[4]}}, dataWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}}, metaWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}}, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, cohResp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}, dataReadRespToL1 : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 252:14]

    inst metaWriteArb of Arbiter2_SRAMBundleAW_2 @[src/main/scala/nutcore/mem/Cache.scala 254:28]
    connect metaWriteArb.clock, clock
    connect metaWriteArb.reset, reset
    inst dataWriteArb of Arbiter2_SRAMBundleAW_3 @[src/main/scala/nutcore/mem/Cache.scala 255:28]
    connect dataWriteArb.clock, clock
    connect dataWriteArb.reset, reset
    wire addr : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    wire _addr_WIRE : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect _addr_WIRE, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T = bits(_addr_WIRE, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect addr.byteOffset, _addr_T @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_1 = bits(_addr_WIRE, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect addr.wordIndex, _addr_T_1 @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_2 = bits(_addr_WIRE, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect addr.index, _addr_T_2 @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_3 = bits(_addr_WIRE, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect addr.tag, _addr_T_3 @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node mmio = and(io.in.valid, io.in.bits.mmio) @[src/main/scala/nutcore/mem/Cache.scala 259:26]
    node hit = and(io.in.valid, io.in.bits.hit) @[src/main/scala/nutcore/mem/Cache.scala 260:25]
    node _miss_T = eq(io.in.bits.hit, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 261:29]
    node miss = and(io.in.valid, _miss_T) @[src/main/scala/nutcore/mem/Cache.scala 261:26]
    node _probe_T = and(io.in.valid, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 262:27]
    node _probe_T_1 = eq(io.in.bits.req.cmd, UInt<4>(0h8)) @[src/main/scala/bus/simplebus/SimpleBus.scala 79:23]
    node probe = and(_probe_T, _probe_T_1) @[src/main/scala/nutcore/mem/Cache.scala 262:39]
    node _hitReadBurst_T = eq(io.in.bits.req.cmd, UInt<2>(0h2)) @[src/main/scala/bus/simplebus/SimpleBus.scala 76:27]
    node hitReadBurst = and(hit, _hitReadBurst_T) @[src/main/scala/nutcore/mem/Cache.scala 263:26]
    node _meta_T = bits(io.in.bits.waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_1 = bits(io.in.bits.waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_2 = bits(io.in.bits.waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_3 = bits(io.in.bits.waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    wire meta : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_4 = mux(_meta_T, io.in.bits.metas[0].dirty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_5 = mux(_meta_T_1, io.in.bits.metas[1].dirty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_6 = mux(_meta_T_2, io.in.bits.metas[2].dirty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_7 = mux(_meta_T_3, io.in.bits.metas[3].dirty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_8 = or(_meta_T_4, _meta_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_9 = or(_meta_T_8, _meta_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_10 = or(_meta_T_9, _meta_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _meta_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _meta_WIRE, _meta_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect meta.dirty, _meta_WIRE @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_11 = mux(_meta_T, io.in.bits.metas[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_12 = mux(_meta_T_1, io.in.bits.metas[1].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_13 = mux(_meta_T_2, io.in.bits.metas[2].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_14 = mux(_meta_T_3, io.in.bits.metas[3].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_15 = or(_meta_T_11, _meta_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_16 = or(_meta_T_15, _meta_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_17 = or(_meta_T_16, _meta_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _meta_WIRE_1 : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _meta_WIRE_1, _meta_T_17 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect meta.valid, _meta_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_18 = mux(_meta_T, io.in.bits.metas[0].tag, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_19 = mux(_meta_T_1, io.in.bits.metas[1].tag, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_20 = mux(_meta_T_2, io.in.bits.metas[2].tag, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_21 = mux(_meta_T_3, io.in.bits.metas[3].tag, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_22 = or(_meta_T_18, _meta_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_23 = or(_meta_T_22, _meta_T_20) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_24 = or(_meta_T_23, _meta_T_21) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _meta_WIRE_2 : UInt<19> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _meta_WIRE_2, _meta_T_24 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect meta.tag, _meta_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T = and(mmio, hit) @[src/main/scala/nutcore/mem/Cache.scala 265:17]
    node _T_1 = eq(_T, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 265:10]
    node _T_2 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _T_3 = eq(_T_2, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    when _T_3 : @[src/main/scala/nutcore/mem/Cache.scala 265:9]
      node _T_4 = eq(_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
      when _T_4 : @[src/main/scala/nutcore/mem/Cache.scala 265:9]
        skip
      assert(clock, _T_1, UInt<1>(0h1), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    wire _WIRE : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 270:35]
    connect _WIRE, mmio @[src/main/scala/nutcore/mem/Cache.scala 270:35]
    node _useForwardData_T = eq(io.in.bits.waymask, io.in.bits.forwardData.waymask) @[src/main/scala/nutcore/mem/Cache.scala 273:71]
    node useForwardData = and(io.in.bits.isForwardData, _useForwardData_T) @[src/main/scala/nutcore/mem/Cache.scala 273:49]
    node _dataReadArray_T = bits(io.in.bits.waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_1 = bits(io.in.bits.waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_2 = bits(io.in.bits.waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_3 = bits(io.in.bits.waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    wire _dataReadArray_WIRE : { data : UInt<64>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_4 = mux(_dataReadArray_T, io.in.bits.datas[0].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_5 = mux(_dataReadArray_T_1, io.in.bits.datas[1].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_6 = mux(_dataReadArray_T_2, io.in.bits.datas[2].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_7 = mux(_dataReadArray_T_3, io.in.bits.datas[3].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_8 = or(_dataReadArray_T_4, _dataReadArray_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_9 = or(_dataReadArray_T_8, _dataReadArray_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_10 = or(_dataReadArray_T_9, _dataReadArray_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _dataReadArray_WIRE_1 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _dataReadArray_WIRE_1, _dataReadArray_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _dataReadArray_WIRE.data, _dataReadArray_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node dataRead = mux(useForwardData, io.in.bits.forwardData.data.data, _dataReadArray_WIRE.data) @[src/main/scala/nutcore/mem/Cache.scala 275:21]
    node _wordMask_T = eq(UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 276:22]
    node _wordMask_T_1 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wordMask_T_2 = and(_wordMask_T, _wordMask_T_1) @[src/main/scala/nutcore/mem/Cache.scala 276:28]
    node _wordMask_T_3 = bits(io.in.bits.req.wmask, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_4 = bits(io.in.bits.req.wmask, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_5 = bits(io.in.bits.req.wmask, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_6 = bits(io.in.bits.req.wmask, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_7 = bits(io.in.bits.req.wmask, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_8 = bits(io.in.bits.req.wmask, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_9 = bits(io.in.bits.req.wmask, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_10 = bits(io.in.bits.req.wmask, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_11 = mux(_wordMask_T_3, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_12 = mux(_wordMask_T_4, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_13 = mux(_wordMask_T_5, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_14 = mux(_wordMask_T_6, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_15 = mux(_wordMask_T_7, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_16 = mux(_wordMask_T_8, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_17 = mux(_wordMask_T_9, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_18 = mux(_wordMask_T_10, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node wordMask_lo_lo = cat(_wordMask_T_12, _wordMask_T_11) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_lo_hi = cat(_wordMask_T_14, _wordMask_T_13) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_lo = cat(wordMask_lo_hi, wordMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi_lo = cat(_wordMask_T_16, _wordMask_T_15) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi_hi = cat(_wordMask_T_18, _wordMask_T_17) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi = cat(wordMask_hi_hi, wordMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _wordMask_T_19 = cat(wordMask_hi, wordMask_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask = mux(_wordMask_T_2, _wordMask_T_19, UInt<64>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 276:21]
    regreset writeL2BeatCnt_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_5 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_6 = eq(io.in.bits.req.cmd, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 279:32]
    node _T_7 = eq(io.in.bits.req.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _T_8 = or(_T_6, _T_7) @[src/main/scala/nutcore/mem/Cache.scala 279:60]
    node _T_9 = and(_T_5, _T_8) @[src/main/scala/nutcore/mem/Cache.scala 279:20]
    when _T_9 : @[src/main/scala/nutcore/mem/Cache.scala 279:83]
      node wrap = eq(writeL2BeatCnt_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(writeL2BeatCnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect writeL2BeatCnt_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _hitWrite_T = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node hitWrite = and(hit, _hitWrite_T) @[src/main/scala/nutcore/mem/Cache.scala 283:22]
    wire dataHitWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}} @[src/main/scala/nutcore/mem/Cache.scala 284:29]
    wire dataHitWriteBus_x1 : { data : UInt<64>} @[src/main/scala/nutcore/mem/Cache.scala 285:16]
    node _dataHitWriteBus_x1_T = and(io.in.bits.req.wdata, wordMask) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dataHitWriteBus_x1_T_1 = not(wordMask) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dataHitWriteBus_x1_T_2 = and(dataRead, _dataHitWriteBus_x1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _dataHitWriteBus_x1_T_3 = or(_dataHitWriteBus_x1_T, _dataHitWriteBus_x1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    connect dataHitWriteBus_x1.data, _dataHitWriteBus_x1_T_3 @[src/main/scala/nutcore/mem/Cache.scala 104:15]
    node _dataHitWriteBus_x3_T = eq(io.in.bits.req.cmd, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 286:60]
    node _dataHitWriteBus_x3_T_1 = eq(io.in.bits.req.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _dataHitWriteBus_x3_T_2 = or(_dataHitWriteBus_x3_T, _dataHitWriteBus_x3_T_1) @[src/main/scala/nutcore/mem/Cache.scala 286:88]
    node _dataHitWriteBus_x3_T_3 = mux(_dataHitWriteBus_x3_T_2, writeL2BeatCnt_value, addr.wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 286:51]
    node dataHitWriteBus_x3 = cat(addr.index, _dataHitWriteBus_x3_T_3) @[src/main/scala/nutcore/mem/Cache.scala 286:35]
    connect dataHitWriteBus.req.bits.setIdx, dataHitWriteBus_x3 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect dataHitWriteBus.req.bits.data, dataHitWriteBus_x1 @[src/main/scala/utils/SRAMTemplate.scala 37:15]
    connect dataHitWriteBus.req.bits.waymask, io.in.bits.waymask @[src/main/scala/utils/SRAMTemplate.scala 38:24]
    connect dataHitWriteBus.req.valid, hitWrite @[src/main/scala/utils/SRAMTemplate.scala 63:20]
    wire metaHitWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}} @[src/main/scala/nutcore/mem/Cache.scala 288:29]
    node _metaHitWriteBus_x5_T = eq(meta.dirty, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 289:25]
    node metaHitWriteBus_x5 = and(hitWrite, _metaHitWriteBus_x5_T) @[src/main/scala/nutcore/mem/Cache.scala 289:22]
    wire _metaHitWriteBus_x6_WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _metaHitWriteBus_x6_WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaHitWriteBus_x6_T = bits(_metaHitWriteBus_x6_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE.byteOffset, _metaHitWriteBus_x6_T @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaHitWriteBus_x6_T_1 = bits(_metaHitWriteBus_x6_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE.wordIndex, _metaHitWriteBus_x6_T_1 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaHitWriteBus_x6_T_2 = bits(_metaHitWriteBus_x6_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE.index, _metaHitWriteBus_x6_T_2 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaHitWriteBus_x6_T_3 = bits(_metaHitWriteBus_x6_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE.tag, _metaHitWriteBus_x6_T_3 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire metaHitWriteBus_x8 : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 290:16]
    connect metaHitWriteBus_x8.tag, meta.tag @[src/main/scala/nutcore/mem/Cache.scala 93:14]
    connect metaHitWriteBus_x8.valid, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 94:16]
    connect metaHitWriteBus_x8.dirty, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 95:16]
    connect metaHitWriteBus.req.bits.setIdx, _metaHitWriteBus_x6_WIRE.index @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect metaHitWriteBus.req.bits.data, metaHitWriteBus_x8 @[src/main/scala/utils/SRAMTemplate.scala 37:15]
    connect metaHitWriteBus.req.bits.waymask, io.in.bits.waymask @[src/main/scala/utils/SRAMTemplate.scala 38:24]
    connect metaHitWriteBus.req.valid, metaHitWriteBus_x5 @[src/main/scala/utils/SRAMTemplate.scala 63:20]
    regreset state : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 294:22]
    regreset needFlush : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 295:26]
    node _T_10 = neq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 297:28]
    node _T_11 = and(io.flush, _T_10) @[src/main/scala/nutcore/mem/Cache.scala 297:18]
    when _T_11 : @[src/main/scala/nutcore/mem/Cache.scala 297:41]
      connect needFlush, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 297:53]
    node _T_12 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_13 = and(_T_12, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 298:21]
    when _T_13 : @[src/main/scala/nutcore/mem/Cache.scala 298:35]
      connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 298:47]
    regreset readBeatCnt_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset writeBeatCnt_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset state2 : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 304:23]
    node _T_14 = eq(state, UInt<4>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 306:39]
    node _T_15 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 306:66]
    node _T_16 = or(_T_14, _T_15) @[src/main/scala/nutcore/mem/Cache.scala 306:57]
    node _T_17 = eq(state2, UInt<2>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 306:92]
    node _T_18 = and(_T_16, _T_17) @[src/main/scala/nutcore/mem/Cache.scala 306:81]
    node _T_19 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 307:40]
    node _T_20 = mux(_T_19, readBeatCnt_value, writeBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 307:33]
    node _T_21 = cat(addr.index, _T_20) @[src/main/scala/nutcore/mem/Cache.scala 307:17]
    connect io.dataReadBus.req.bits.setIdx, _T_21 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect io.dataReadBus.req.valid, _T_18 @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    node _dataWay_T = eq(state2, UInt<2>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 308:60]
    reg dataWay : { data : UInt<64>}[4], clock @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    when _dataWay_T : @[src/main/scala/nutcore/mem/Cache.scala 308:26]
      connect dataWay, io.dataReadBus.resp.data @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    node _dataHitWay_T = bits(io.in.bits.waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_1 = bits(io.in.bits.waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_2 = bits(io.in.bits.waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_3 = bits(io.in.bits.waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    wire _dataHitWay_WIRE : { data : UInt<64>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_4 = mux(_dataHitWay_T, dataWay[0].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_5 = mux(_dataHitWay_T_1, dataWay[1].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_6 = mux(_dataHitWay_T_2, dataWay[2].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_7 = mux(_dataHitWay_T_3, dataWay[3].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_8 = or(_dataHitWay_T_4, _dataHitWay_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_9 = or(_dataHitWay_T_8, _dataHitWay_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_10 = or(_dataHitWay_T_9, _dataHitWay_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _dataHitWay_WIRE_1 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _dataHitWay_WIRE_1, _dataHitWay_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _dataHitWay_WIRE.data, _dataHitWay_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_22 = eq(UInt<2>(0h0), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    when _T_22 : @[src/main/scala/nutcore/mem/Cache.scala 311:19]
      node _T_23 = and(io.dataReadBus.req.ready, io.dataReadBus.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_23 : @[src/main/scala/nutcore/mem/Cache.scala 312:51]
        connect state2, UInt<2>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 312:60]
    else :
      node _T_24 = eq(UInt<2>(0h1), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
      when _T_24 : @[src/main/scala/nutcore/mem/Cache.scala 311:19]
        connect state2, UInt<2>(0h2) @[src/main/scala/nutcore/mem/Cache.scala 313:35]
      else :
        node _T_25 = eq(UInt<2>(0h2), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
        when _T_25 : @[src/main/scala/nutcore/mem/Cache.scala 311:19]
          node _T_26 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          node _T_27 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          node _T_28 = or(_T_26, _T_27) @[src/main/scala/nutcore/mem/Cache.scala 314:44]
          node _T_29 = and(hitReadBurst, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 314:79]
          node _T_30 = or(_T_28, _T_29) @[src/main/scala/nutcore/mem/Cache.scala 314:63]
          when _T_30 : @[src/main/scala/nutcore/mem/Cache.scala 314:96]
            connect state2, UInt<2>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 314:105]
    node _raddr_T = bits(io.in.bits.req.addr, 31, 3) @[src/main/scala/nutcore/mem/Cache.scala 318:44]
    node raddr = cat(_raddr_T, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 318:35]
    node waddr_hi = cat(meta.tag, addr.index) @[src/main/scala/nutcore/mem/Cache.scala 321:18]
    node waddr = cat(waddr_hi, UInt<6>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 321:18]
    node _cmd_T = eq(state, UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 322:23]
    node _cmd_T_1 = eq(writeBeatCnt_value, UInt<3>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 323:29]
    node _cmd_T_2 = mux(_cmd_T_1, UInt<3>(0h7), UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 323:8]
    node cmd = mux(_cmd_T, UInt<2>(0h2), _cmd_T_2) @[src/main/scala/nutcore/mem/Cache.scala 322:16]
    node _T_31 = eq(state, UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 324:42]
    node _T_32 = mux(_T_31, raddr, waddr) @[src/main/scala/nutcore/mem/Cache.scala 324:35]
    node _T_33 = mux(UInt<1>(0h1), UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 326:37]
    connect io.mem.req.bits.addr, _T_32 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    connect io.mem.req.bits.cmd, cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    connect io.mem.req.bits.size, UInt<2>(0h3) @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    connect io.mem.req.bits.wdata, _dataHitWay_WIRE.data @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    connect io.mem.req.bits.wmask, _T_33 @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    connect io.mem.resp.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 328:21]
    node _io_mem_req_valid_T = eq(state, UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 329:30]
    node _io_mem_req_valid_T_1 = eq(state, UInt<4>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 329:59]
    node _io_mem_req_valid_T_2 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 329:89]
    node _io_mem_req_valid_T_3 = and(_io_mem_req_valid_T_1, _io_mem_req_valid_T_2) @[src/main/scala/nutcore/mem/Cache.scala 329:78]
    node _io_mem_req_valid_T_4 = or(_io_mem_req_valid_T, _io_mem_req_valid_T_3) @[src/main/scala/nutcore/mem/Cache.scala 329:48]
    connect io.mem.req.valid, _io_mem_req_valid_T_4 @[src/main/scala/nutcore/mem/Cache.scala 329:20]
    connect io.mmio.req.bits, io.in.bits.req @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    connect io.mmio.resp.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 333:22]
    node _io_mmio_req_valid_T = eq(state, UInt<4>(0h5)) @[src/main/scala/nutcore/mem/Cache.scala 334:31]
    connect io.mmio.req.valid, _io_mmio_req_valid_T @[src/main/scala/nutcore/mem/Cache.scala 334:21]
    regreset afterFirstRead : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 336:31]
    node _alreadyOutFire_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset alreadyOutFire : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 337:33]
    when _alreadyOutFire_T : @[src/main/scala/nutcore/mem/Cache.scala 337:33]
      connect alreadyOutFire, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 337:33]
    node _readingFirst_T = eq(afterFirstRead, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 338:22]
    node _readingFirst_T_1 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _readingFirst_T_2 = and(_readingFirst_T, _readingFirst_T_1) @[src/main/scala/nutcore/mem/Cache.scala 338:38]
    node _readingFirst_T_3 = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 338:68]
    node readingFirst = and(_readingFirst_T_2, _readingFirst_T_3) @[src/main/scala/nutcore/mem/Cache.scala 338:58]
    node _inRdataRegDemand_T = mux(mmio, io.mmio.resp.bits.rdata, io.mem.resp.bits.rdata) @[src/main/scala/nutcore/mem/Cache.scala 339:39]
    node _inRdataRegDemand_T_1 = eq(state, UInt<4>(0h6)) @[src/main/scala/nutcore/mem/Cache.scala 340:52]
    node _inRdataRegDemand_T_2 = mux(mmio, _inRdataRegDemand_T_1, readingFirst) @[src/main/scala/nutcore/mem/Cache.scala 340:39]
    reg inRdataRegDemand : UInt<64>, clock @[src/main/scala/nutcore/mem/Cache.scala 339:35]
    when _inRdataRegDemand_T_2 : @[src/main/scala/nutcore/mem/Cache.scala 339:35]
      connect inRdataRegDemand, _inRdataRegDemand_T @[src/main/scala/nutcore/mem/Cache.scala 339:35]
    node _io_cohResp_valid_T = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 343:31]
    node _io_cohResp_valid_T_1 = and(_io_cohResp_valid_T, probe) @[src/main/scala/nutcore/mem/Cache.scala 343:43]
    node _io_cohResp_valid_T_2 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 344:31]
    node _io_cohResp_valid_T_3 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 344:57]
    node _io_cohResp_valid_T_4 = and(_io_cohResp_valid_T_2, _io_cohResp_valid_T_3) @[src/main/scala/nutcore/mem/Cache.scala 344:46]
    node _io_cohResp_valid_T_5 = or(_io_cohResp_valid_T_1, _io_cohResp_valid_T_4) @[src/main/scala/nutcore/mem/Cache.scala 343:53]
    connect io.cohResp.valid, _io_cohResp_valid_T_5 @[src/main/scala/nutcore/mem/Cache.scala 343:20]
    connect io.cohResp.bits.rdata, _dataHitWay_WIRE.data @[src/main/scala/nutcore/mem/Cache.scala 345:25]
    node _releaseLast_T = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 346:35]
    node _releaseLast_T_1 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _releaseLast_T_2 = and(_releaseLast_T, _releaseLast_T_1) @[src/main/scala/nutcore/mem/Cache.scala 346:49]
    regreset releaseLast_c_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire releaseLast : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect releaseLast, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _releaseLast_T_2 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node releaseLast_wrap_wrap = eq(releaseLast_c_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _releaseLast_wrap_value_T = add(releaseLast_c_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _releaseLast_wrap_value_T_1 = tail(_releaseLast_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect releaseLast_c_value, _releaseLast_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect releaseLast, releaseLast_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _io_cohResp_bits_cmd_T = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 347:36]
    node _io_cohResp_bits_cmd_T_1 = mux(releaseLast, UInt<3>(0h6), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 347:54]
    node _io_cohResp_bits_cmd_T_2 = mux(hit, UInt<4>(0hc), UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 348:8]
    node _io_cohResp_bits_cmd_T_3 = mux(_io_cohResp_bits_cmd_T, _io_cohResp_bits_cmd_T_1, _io_cohResp_bits_cmd_T_2) @[src/main/scala/nutcore/mem/Cache.scala 347:29]
    connect io.cohResp.bits.cmd, _io_cohResp_bits_cmd_T_3 @[src/main/scala/nutcore/mem/Cache.scala 347:23]
    node _respToL1Fire_T = and(hitReadBurst, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 350:35]
    node _respToL1Fire_T_1 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 350:61]
    node respToL1Fire = and(_respToL1Fire_T, _respToL1Fire_T_1) @[src/main/scala/nutcore/mem/Cache.scala 350:51]
    node _respToL1Last_T = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 351:37]
    node _respToL1Last_T_1 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 351:57]
    node _respToL1Last_T_2 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 351:81]
    node _respToL1Last_T_3 = and(_respToL1Last_T_1, _respToL1Last_T_2) @[src/main/scala/nutcore/mem/Cache.scala 351:71]
    node _respToL1Last_T_4 = or(_respToL1Last_T, _respToL1Last_T_3) @[src/main/scala/nutcore/mem/Cache.scala 351:48]
    node _respToL1Last_T_5 = and(_respToL1Last_T_4, hitReadBurst) @[src/main/scala/nutcore/mem/Cache.scala 351:96]
    node _respToL1Last_T_6 = and(_respToL1Last_T_5, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 351:112]
    regreset respToL1Last_c_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire respToL1Last : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect respToL1Last, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _respToL1Last_T_6 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node respToL1Last_wrap_wrap = eq(respToL1Last_c_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _respToL1Last_wrap_value_T = add(respToL1Last_c_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _respToL1Last_wrap_value_T_1 = tail(_respToL1Last_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect respToL1Last_c_value, _respToL1Last_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect respToL1Last, respToL1Last_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _T_34 = eq(UInt<4>(0h0), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    when _T_34 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
      connect afterFirstRead, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 355:22]
      connect alreadyOutFire, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 356:22]
      when probe : @[src/main/scala/nutcore/mem/Cache.scala 358:20]
        node _T_35 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_35 : @[src/main/scala/nutcore/mem/Cache.scala 359:32]
          node _state_T = mux(hit, UInt<4>(0h8), UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 360:23]
          connect state, _state_T @[src/main/scala/nutcore/mem/Cache.scala 360:17]
          connect readBeatCnt_value, addr.wordIndex @[src/main/scala/nutcore/mem/Cache.scala 361:29]
      else :
        node _T_36 = and(hitReadBurst, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 363:33]
        when _T_36 : @[src/main/scala/nutcore/mem/Cache.scala 363:50]
          connect state, UInt<4>(0h8) @[src/main/scala/nutcore/mem/Cache.scala 364:15]
          node _value_T_2 = eq(addr.wordIndex, UInt<3>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 365:49]
          node _value_T_3 = add(addr.wordIndex, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 365:93]
          node _value_T_4 = tail(_value_T_3, 1) @[src/main/scala/nutcore/mem/Cache.scala 365:93]
          node _value_T_5 = mux(_value_T_2, UInt<1>(0h0), _value_T_4) @[src/main/scala/nutcore/mem/Cache.scala 365:33]
          connect readBeatCnt_value, _value_T_5 @[src/main/scala/nutcore/mem/Cache.scala 365:27]
        else :
          node _T_37 = or(miss, mmio) @[src/main/scala/nutcore/mem/Cache.scala 366:26]
          node _T_38 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 366:38]
          node _T_39 = and(_T_37, _T_38) @[src/main/scala/nutcore/mem/Cache.scala 366:35]
          when _T_39 : @[src/main/scala/nutcore/mem/Cache.scala 366:49]
            node _state_T_1 = eq(UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 367:43]
            node _state_T_2 = and(_state_T_1, meta.dirty) @[src/main/scala/nutcore/mem/Cache.scala 367:49]
            node _state_T_3 = mux(_state_T_2, UInt<4>(0h3), UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 367:42]
            node _state_T_4 = mux(mmio, UInt<4>(0h5), _state_T_3) @[src/main/scala/nutcore/mem/Cache.scala 367:21]
            connect state, _state_T_4 @[src/main/scala/nutcore/mem/Cache.scala 367:15]
    else :
      node _T_40 = eq(UInt<4>(0h5), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
      when _T_40 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
        node _T_41 = and(io.mmio.req.ready, io.mmio.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_41 : @[src/main/scala/nutcore/mem/Cache.scala 371:46]
          connect state, UInt<4>(0h6) @[src/main/scala/nutcore/mem/Cache.scala 371:54]
      else :
        node _T_42 = eq(UInt<4>(0h6), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
        when _T_42 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
          node _T_43 = and(io.mmio.resp.ready, io.mmio.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_43 : @[src/main/scala/nutcore/mem/Cache.scala 372:48]
            connect state, UInt<4>(0h7) @[src/main/scala/nutcore/mem/Cache.scala 372:56]
        else :
          node _T_44 = eq(UInt<4>(0h8), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
          when _T_44 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
            node _T_45 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
            node _T_46 = or(_T_45, respToL1Fire) @[src/main/scala/nutcore/mem/Cache.scala 375:29]
            when _T_46 : @[src/main/scala/nutcore/mem/Cache.scala 375:46]
              node wrap_1 = eq(readBeatCnt_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
              node _value_T_6 = add(readBeatCnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
              node _value_T_7 = tail(_value_T_6, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
              connect readBeatCnt_value, _value_T_7 @[src/main/scala/chisel3/util/Counter.scala 77:15]
            node _T_47 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
            node _T_48 = and(probe, _T_47) @[src/main/scala/nutcore/mem/Cache.scala 376:19]
            node _T_49 = and(_T_48, releaseLast) @[src/main/scala/nutcore/mem/Cache.scala 376:38]
            node _T_50 = and(respToL1Fire, respToL1Last) @[src/main/scala/nutcore/mem/Cache.scala 376:69]
            node _T_51 = or(_T_49, _T_50) @[src/main/scala/nutcore/mem/Cache.scala 376:53]
            when _T_51 : @[src/main/scala/nutcore/mem/Cache.scala 376:86]
              connect state, UInt<4>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 376:94]
          else :
            node _T_52 = eq(UInt<4>(0h1), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
            when _T_52 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
              node _T_53 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
              when _T_53 : @[src/main/scala/nutcore/mem/Cache.scala 379:48]
                connect state, UInt<4>(0h2) @[src/main/scala/nutcore/mem/Cache.scala 380:13]
                connect readBeatCnt_value, addr.wordIndex @[src/main/scala/nutcore/mem/Cache.scala 381:25]
            else :
              node _T_54 = eq(UInt<4>(0h2), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
              when _T_54 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                node _T_55 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                when _T_55 : @[src/main/scala/nutcore/mem/Cache.scala 385:31]
                  connect afterFirstRead, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 386:24]
                  node wrap_2 = eq(readBeatCnt_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
                  node _value_T_8 = add(readBeatCnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
                  node _value_T_9 = tail(_value_T_8, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
                  connect readBeatCnt_value, _value_T_9 @[src/main/scala/chisel3/util/Counter.scala 77:15]
                  node _T_56 = eq(io.in.bits.req.cmd, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 388:23]
                  when _T_56 : @[src/main/scala/nutcore/mem/Cache.scala 388:52]
                    connect writeL2BeatCnt_value, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 388:75]
                  node _T_57 = eq(io.mem.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
                  when _T_57 : @[src/main/scala/nutcore/mem/Cache.scala 389:44]
                    connect state, UInt<4>(0h7) @[src/main/scala/nutcore/mem/Cache.scala 389:52]
              else :
                node _T_58 = eq(UInt<4>(0h3), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                when _T_58 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                  node _T_59 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                  when _T_59 : @[src/main/scala/nutcore/mem/Cache.scala 394:30]
                    node wrap_3 = eq(writeBeatCnt_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
                    node _value_T_10 = add(writeBeatCnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
                    node _value_T_11 = tail(_value_T_10, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
                    connect writeBeatCnt_value, _value_T_11 @[src/main/scala/chisel3/util/Counter.scala 77:15]
                  node _T_60 = eq(io.mem.req.bits.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
                  node _T_61 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                  node _T_62 = and(_T_60, _T_61) @[src/main/scala/nutcore/mem/Cache.scala 395:43]
                  when _T_62 : @[src/main/scala/nutcore/mem/Cache.scala 395:63]
                    connect state, UInt<4>(0h4) @[src/main/scala/nutcore/mem/Cache.scala 395:71]
                else :
                  node _T_63 = eq(UInt<4>(0h4), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                  when _T_63 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                    node _T_64 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                    when _T_64 : @[src/main/scala/nutcore/mem/Cache.scala 398:51]
                      connect state, UInt<4>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 398:59]
                  else :
                    node _T_65 = eq(UInt<4>(0h7), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                    when _T_65 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                      node _T_66 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                      node _T_67 = or(_T_66, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 399:42]
                      node _T_68 = or(_T_67, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 399:55]
                      when _T_68 : @[src/main/scala/nutcore/mem/Cache.scala 399:74]
                        connect state, UInt<4>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 399:82]
    node _dataRefill_T = mux(readingFirst, wordMask, UInt<64>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 402:67]
    node _dataRefill_T_1 = and(io.in.bits.req.wdata, _dataRefill_T) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dataRefill_T_2 = not(_dataRefill_T) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dataRefill_T_3 = and(io.mem.resp.bits.rdata, _dataRefill_T_2) @[src/main/scala/utils/BitUtils.scala 34:37]
    node dataRefill = or(_dataRefill_T_1, _dataRefill_T_3) @[src/main/scala/utils/BitUtils.scala 34:26]
    wire dataRefillWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}} @[src/main/scala/nutcore/mem/Cache.scala 403:32]
    node _dataRefillWriteBus_x9_T = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 404:20]
    node _dataRefillWriteBus_x9_T_1 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node dataRefillWriteBus_x9 = and(_dataRefillWriteBus_x9_T, _dataRefillWriteBus_x9_T_1) @[src/main/scala/nutcore/mem/Cache.scala 404:39]
    node dataRefillWriteBus_x10 = cat(addr.index, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 404:72]
    wire dataRefillWriteBus_x11 : { data : UInt<64>} @[src/main/scala/nutcore/mem/Cache.scala 405:16]
    connect dataRefillWriteBus_x11.data, dataRefill @[src/main/scala/nutcore/mem/Cache.scala 104:15]
    connect dataRefillWriteBus.req.bits.setIdx, dataRefillWriteBus_x10 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect dataRefillWriteBus.req.bits.data, dataRefillWriteBus_x11 @[src/main/scala/utils/SRAMTemplate.scala 37:15]
    connect dataRefillWriteBus.req.bits.waymask, io.in.bits.waymask @[src/main/scala/utils/SRAMTemplate.scala 38:24]
    connect dataRefillWriteBus.req.valid, dataRefillWriteBus_x9 @[src/main/scala/utils/SRAMTemplate.scala 63:20]
    connect dataWriteArb.io.in[0], dataHitWriteBus.req @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    connect dataWriteArb.io.in[1], dataRefillWriteBus.req @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    connect io.dataWriteBus.req.bits, dataWriteArb.io.out.bits @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    connect io.dataWriteBus.req.valid, dataWriteArb.io.out.valid @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    connect dataWriteArb.io.out.ready, io.dataWriteBus.req.ready @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    wire metaRefillWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}} @[src/main/scala/nutcore/mem/Cache.scala 411:32]
    node _metaRefillWriteBus_T = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 412:20]
    node _metaRefillWriteBus_T_1 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _metaRefillWriteBus_T_2 = and(_metaRefillWriteBus_T, _metaRefillWriteBus_T_1) @[src/main/scala/nutcore/mem/Cache.scala 412:39]
    node _metaRefillWriteBus_T_3 = eq(io.mem.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _metaRefillWriteBus_T_4 = and(_metaRefillWriteBus_T_2, _metaRefillWriteBus_T_3) @[src/main/scala/nutcore/mem/Cache.scala 412:59]
    wire metaRefillWriteBus_qual4 : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 413:16]
    node _metaRefillWriteBus_x15_T = eq(UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 413:79]
    node _metaRefillWriteBus_x15_T_1 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node metaRefillWriteBus_x15 = and(_metaRefillWriteBus_x15_T, _metaRefillWriteBus_x15_T_1) @[src/main/scala/nutcore/mem/Cache.scala 413:85]
    connect metaRefillWriteBus_qual4.tag, addr.tag @[src/main/scala/nutcore/mem/Cache.scala 93:14]
    connect metaRefillWriteBus_qual4.valid, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 94:16]
    connect metaRefillWriteBus_qual4.dirty, metaRefillWriteBus_x15 @[src/main/scala/nutcore/mem/Cache.scala 95:16]
    wire _metaRefillWriteBus_WIRE : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _metaRefillWriteBus_WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaRefillWriteBus_T_5 = bits(_metaRefillWriteBus_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE.byteOffset, _metaRefillWriteBus_T_5 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaRefillWriteBus_T_6 = bits(_metaRefillWriteBus_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE.wordIndex, _metaRefillWriteBus_T_6 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaRefillWriteBus_T_7 = bits(_metaRefillWriteBus_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE.index, _metaRefillWriteBus_T_7 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaRefillWriteBus_T_8 = bits(_metaRefillWriteBus_WIRE_1, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE.tag, _metaRefillWriteBus_T_8 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect metaRefillWriteBus.req.bits.setIdx, _metaRefillWriteBus_WIRE.index @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect metaRefillWriteBus.req.bits.data, metaRefillWriteBus_qual4 @[src/main/scala/utils/SRAMTemplate.scala 37:15]
    connect metaRefillWriteBus.req.bits.waymask, io.in.bits.waymask @[src/main/scala/utils/SRAMTemplate.scala 38:24]
    connect metaRefillWriteBus.req.valid, _metaRefillWriteBus_T_4 @[src/main/scala/utils/SRAMTemplate.scala 63:20]
    connect metaWriteArb.io.in[0], metaHitWriteBus.req @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    connect metaWriteArb.io.in[1], metaRefillWriteBus.req @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    connect io.metaWriteBus.req.bits, metaWriteArb.io.out.bits @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    connect io.metaWriteBus.req.valid, metaWriteArb.io.out.valid @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    connect metaWriteArb.io.out.ready, io.metaWriteBus.req.ready @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    node _io_out_bits_rdata_T = mux(hit, dataRead, inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 439:29]
    connect io.out.bits.rdata, _io_out_bits_rdata_T @[src/main/scala/nutcore/mem/Cache.scala 439:23]
    node _io_out_bits_cmd_T = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_bits_cmd_T_1 = eq(_io_out_bits_cmd_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_bits_cmd_T_2 = bits(io.in.bits.req.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_bits_cmd_T_3 = eq(_io_out_bits_cmd_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_bits_cmd_T_4 = and(_io_out_bits_cmd_T_1, _io_out_bits_cmd_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_bits_cmd_T_5 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    wire _io_out_bits_cmd_WIRE : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 440:79]
    invalidate _io_out_bits_cmd_WIRE @[src/main/scala/nutcore/mem/Cache.scala 440:79]
    node _io_out_bits_cmd_T_6 = mux(_io_out_bits_cmd_T_5, UInt<3>(0h5), _io_out_bits_cmd_WIRE) @[src/main/scala/nutcore/mem/Cache.scala 440:79]
    node _io_out_bits_cmd_T_7 = mux(_io_out_bits_cmd_T_4, UInt<3>(0h6), _io_out_bits_cmd_T_6) @[src/main/scala/nutcore/mem/Cache.scala 440:27]
    connect io.out.bits.cmd, _io_out_bits_cmd_T_7 @[src/main/scala/nutcore/mem/Cache.scala 440:21]
    node _io_out_valid_T = bits(io.in.bits.req.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _io_out_valid_T_1 = and(_io_out_valid_T, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 445:52]
    node _io_out_valid_T_2 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_valid_T_3 = eq(hit, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 446:34]
    node _io_out_valid_T_4 = eq(state, UInt<4>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 446:48]
    node _io_out_valid_T_5 = and(_io_out_valid_T_3, _io_out_valid_T_4) @[src/main/scala/nutcore/mem/Cache.scala 446:39]
    node _io_out_valid_T_6 = or(hit, _io_out_valid_T_5) @[src/main/scala/nutcore/mem/Cache.scala 446:31]
    node _io_out_valid_T_7 = and(_io_out_valid_T_2, _io_out_valid_T_6) @[src/main/scala/nutcore/mem/Cache.scala 446:23]
    node _io_out_valid_T_8 = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 446:81]
    node _io_out_valid_T_9 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_out_valid_T_10 = and(_io_out_valid_T_8, _io_out_valid_T_9) @[src/main/scala/nutcore/mem/Cache.scala 446:99]
    node _io_out_valid_T_11 = eq(io.in.bits.req.cmd, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 446:130]
    node _io_out_valid_T_12 = and(_io_out_valid_T_10, _io_out_valid_T_11) @[src/main/scala/nutcore/mem/Cache.scala 446:119]
    node _io_out_valid_T_13 = mux(_io_out_valid_T_7, UInt<1>(0h1), _io_out_valid_T_12) @[src/main/scala/nutcore/mem/Cache.scala 446:8]
    node _io_out_valid_T_14 = and(respToL1Fire, respToL1Last) @[src/main/scala/nutcore/mem/Cache.scala 446:176]
    node _io_out_valid_T_15 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 446:201]
    node _io_out_valid_T_16 = and(_io_out_valid_T_14, _io_out_valid_T_15) @[src/main/scala/nutcore/mem/Cache.scala 446:192]
    node _io_out_valid_T_17 = or(_io_out_valid_T_13, _io_out_valid_T_16) @[src/main/scala/nutcore/mem/Cache.scala 446:159]
    node _io_out_valid_T_18 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_valid_T_19 = or(_io_out_valid_T_18, mmio) @[src/main/scala/nutcore/mem/Cache.scala 447:60]
    node _io_out_valid_T_20 = eq(state, UInt<4>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 447:75]
    node _io_out_valid_T_21 = eq(alreadyOutFire, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 447:110]
    node _io_out_valid_T_22 = and(afterFirstRead, _io_out_valid_T_21) @[src/main/scala/nutcore/mem/Cache.scala 447:107]
    node _io_out_valid_T_23 = mux(_io_out_valid_T_19, _io_out_valid_T_20, _io_out_valid_T_22) @[src/main/scala/nutcore/mem/Cache.scala 447:45]
    node _io_out_valid_T_24 = mux(hit, UInt<1>(0h1), _io_out_valid_T_23) @[src/main/scala/nutcore/mem/Cache.scala 447:28]
    node _io_out_valid_T_25 = mux(probe, UInt<1>(0h0), _io_out_valid_T_24) @[src/main/scala/nutcore/mem/Cache.scala 447:8]
    node _io_out_valid_T_26 = mux(_io_out_valid_T_1, _io_out_valid_T_17, _io_out_valid_T_25) @[src/main/scala/nutcore/mem/Cache.scala 445:37]
    node _io_out_valid_T_27 = and(io.in.valid, _io_out_valid_T_26) @[src/main/scala/nutcore/mem/Cache.scala 445:31]
    connect io.out.valid, _io_out_valid_T_27 @[src/main/scala/nutcore/mem/Cache.scala 445:16]
    node _io_isFinish_T = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_isFinish_T_1 = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 454:64]
    node _io_isFinish_T_2 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 454:83]
    node _io_isFinish_T_3 = and(_io_isFinish_T_2, releaseLast) @[src/main/scala/nutcore/mem/Cache.scala 454:98]
    node _io_isFinish_T_4 = mux(miss, _io_isFinish_T_1, _io_isFinish_T_3) @[src/main/scala/nutcore/mem/Cache.scala 454:51]
    node _io_isFinish_T_5 = and(_io_isFinish_T, _io_isFinish_T_4) @[src/main/scala/nutcore/mem/Cache.scala 454:45]
    node _io_isFinish_T_6 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_isFinish_T_7 = or(hit, _io_isFinish_T_6) @[src/main/scala/nutcore/mem/Cache.scala 455:13]
    node _io_isFinish_T_8 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_isFinish_T_9 = eq(state, UInt<4>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 455:51]
    node _io_isFinish_T_10 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_isFinish_T_11 = or(_io_isFinish_T_10, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 455:84]
    node _io_isFinish_T_12 = and(_io_isFinish_T_9, _io_isFinish_T_11) @[src/main/scala/nutcore/mem/Cache.scala 455:68]
    node _io_isFinish_T_13 = mux(_io_isFinish_T_7, _io_isFinish_T_8, _io_isFinish_T_12) @[src/main/scala/nutcore/mem/Cache.scala 455:8]
    node _io_isFinish_T_14 = mux(probe, _io_isFinish_T_5, _io_isFinish_T_13) @[src/main/scala/nutcore/mem/Cache.scala 454:21]
    connect io.isFinish, _io_isFinish_T_14 @[src/main/scala/nutcore/mem/Cache.scala 454:15]
    node _io_in_ready_T = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 458:41]
    node _io_in_ready_T_1 = eq(hitReadBurst, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 458:55]
    node _io_in_ready_T_2 = and(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 458:52]
    node _io_in_ready_T_3 = and(io.out.ready, _io_in_ready_T_2) @[src/main/scala/nutcore/mem/Cache.scala 458:31]
    node _io_in_ready_T_4 = eq(miss, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 458:73]
    node _io_in_ready_T_5 = and(_io_in_ready_T_3, _io_in_ready_T_4) @[src/main/scala/nutcore/mem/Cache.scala 458:70]
    node _io_in_ready_T_6 = eq(probe, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 458:82]
    node _io_in_ready_T_7 = and(_io_in_ready_T_5, _io_in_ready_T_6) @[src/main/scala/nutcore/mem/Cache.scala 458:79]
    connect io.in.ready, _io_in_ready_T_7 @[src/main/scala/nutcore/mem/Cache.scala 458:15]
    node _io_dataReadRespToL1_T = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 459:49]
    node _io_dataReadRespToL1_T_1 = and(_io_dataReadRespToL1_T, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 459:60]
    node _io_dataReadRespToL1_T_2 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 459:85]
    node _io_dataReadRespToL1_T_3 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 459:109]
    node _io_dataReadRespToL1_T_4 = and(_io_dataReadRespToL1_T_2, _io_dataReadRespToL1_T_3) @[src/main/scala/nutcore/mem/Cache.scala 459:99]
    node _io_dataReadRespToL1_T_5 = or(_io_dataReadRespToL1_T_1, _io_dataReadRespToL1_T_4) @[src/main/scala/nutcore/mem/Cache.scala 459:76]
    node _io_dataReadRespToL1_T_6 = and(hitReadBurst, _io_dataReadRespToL1_T_5) @[src/main/scala/nutcore/mem/Cache.scala 459:39]
    connect io.dataReadRespToL1, _io_dataReadRespToL1_T_6 @[src/main/scala/nutcore/mem/Cache.scala 459:23]
    node _T_69 = and(metaHitWriteBus.req.valid, metaRefillWriteBus.req.valid) @[src/main/scala/nutcore/mem/Cache.scala 461:38]
    node _T_70 = eq(_T_69, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 461:10]
    node _T_71 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node _T_72 = eq(_T_71, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    when _T_72 : @[src/main/scala/nutcore/mem/Cache.scala 461:9]
      node _T_73 = eq(_T_70, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
      when _T_73 : @[src/main/scala/nutcore/mem/Cache.scala 461:9]
        skip
      assert(clock, _T_70, UInt<1>(0h1), "") : assert_1 @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node _T_74 = and(dataHitWriteBus.req.valid, dataRefillWriteBus.req.valid) @[src/main/scala/nutcore/mem/Cache.scala 462:38]
    node _T_75 = eq(_T_74, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 462:10]
    node _T_76 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_77 = eq(_T_76, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    when _T_77 : @[src/main/scala/nutcore/mem/Cache.scala 462:9]
      node _T_78 = eq(_T_75, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
      when _T_78 : @[src/main/scala/nutcore/mem/Cache.scala 462:9]
        skip
      assert(clock, _T_75, UInt<1>(0h1), "") : assert_2 @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_79 = eq(UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 463:12]
    node _T_80 = and(_T_79, io.flush) @[src/main/scala/nutcore/mem/Cache.scala 463:18]
    node _T_81 = eq(_T_80, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 463:10]
    node _T_82 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    node _T_83 = eq(_T_82, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    when _T_83 : @[src/main/scala/nutcore/mem/Cache.scala 463:9]
      node _T_84 = eq(_T_81, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
      when _T_84 : @[src/main/scala/nutcore/mem/Cache.scala 463:9]
        skip
      assert(clock, _T_81, UInt<1>(0h1), "") : assert_3 @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    wire _WIRE_1 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_2 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_2, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_85 = bits(_WIRE_2, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_1.byteOffset, _T_85 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_86 = bits(_WIRE_2, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_1.wordIndex, _T_86 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_87 = bits(_WIRE_2, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_1.index, _T_87 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_88 = bits(_WIRE_2, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_1.tag, _T_88 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node lo = cat(io.in.bits.datas[1].data, io.in.bits.datas[0].data) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node hi = cat(io.in.bits.datas[3].data, io.in.bits.datas[2].data) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node _T_89 = cat(hi, lo) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node _T_90 = and(io.metaWriteBus.req.ready, io.metaWriteBus.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset c : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>(0h1)) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    connect c, _c_T_1 @[src/main/scala/utils/GTimer.scala 25:7]
    node lo_1 = cat(io.in.bits.datas[1].data, io.in.bits.datas[0].data) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node hi_1 = cat(io.in.bits.datas[3].data, io.in.bits.datas[2].data) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node _T_91 = cat(hi_1, lo_1) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node _T_92 = and(io.dataWriteBus.req.ready, io.dataWriteBus.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_93 = eq(state, UInt<4>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 473:16]
    node _T_94 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_95 = and(_T_93, _T_94) @[src/main/scala/nutcore/mem/Cache.scala 473:35]
    wire _WIRE_3 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_4 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_4, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_96 = bits(_WIRE_4, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_3.byteOffset, _T_96 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_97 = bits(_WIRE_4, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_3.wordIndex, _T_97 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_98 = bits(_WIRE_4, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_3.index, _T_98 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_99 = bits(_WIRE_4, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_3.tag, _T_99 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_100 = eq(state, UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 474:16]
    node _T_101 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_102 = and(_T_100, _T_101) @[src/main/scala/nutcore/mem/Cache.scala 474:34]
    wire _WIRE_5 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_6 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_6, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_103 = bits(_WIRE_6, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_5.byteOffset, _T_103 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_104 = bits(_WIRE_6, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_5.wordIndex, _T_104 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_105 = bits(_WIRE_6, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_5.index, _T_105 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_106 = bits(_WIRE_6, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_5.tag, _T_106 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_107 = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 475:16]
    node _T_108 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_109 = and(_T_107, _T_108) @[src/main/scala/nutcore/mem/Cache.scala 475:35]
    wire _WIRE_7 : { tag : UInt<19>, index : UInt<7>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_8 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_8, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_110 = bits(_WIRE_8, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_7.byteOffset, _T_110 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_111 = bits(_WIRE_8, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_7.wordIndex, _T_111 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_112 = bits(_WIRE_8, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_7.index, _T_112 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_113 = bits(_WIRE_8, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_7.tag, _T_113 @[src/main/scala/nutcore/mem/Cache.scala 77:45]

  module SRAMTemplate_3 : @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>}}, flip resp : { data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4]}}, flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}}} @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    smem array : UInt<21>[4] [128] @[src/main/scala/utils/SRAMTemplate.scala 76:26]
    wire resetState : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    connect resetState, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    wire resetSet : UInt @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    connect resetSet, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    regreset _resetState : UInt<1>, clock, reset, UInt<1>(0h1) @[src/main/scala/utils/SRAMTemplate.scala 80:30]
    regreset _resetSet : UInt<7>, clock, reset, UInt<7>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire resetFinish : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect resetFinish, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _resetState : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(_resetSet, UInt<7>(0h7f)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(_resetSet, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect _resetSet, _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect resetFinish, wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    when resetFinish : @[src/main/scala/utils/SRAMTemplate.scala 82:24]
      connect _resetState, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 82:38]
    connect resetState, _resetState @[src/main/scala/utils/SRAMTemplate.scala 84:16]
    connect resetSet, _resetSet @[src/main/scala/utils/SRAMTemplate.scala 85:14]
    node wen = or(io.w.req.valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io.r.req.valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node setIdx = mux(resetState, resetSet, io.w.req.bits.setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    wire _wdataword_WIRE : UInt<21> @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    connect _wdataword_WIRE, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    node wdataword_hi = cat(io.w.req.bits.data.tag, io.w.req.bits.data.valid) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node _wdataword_T = cat(wdataword_hi, io.w.req.bits.data.dirty) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node wdataword = mux(resetState, _wdataword_WIRE, _wdataword_T) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node _waymask_T = mux(UInt<1>(0h1), UInt<4>(0hf), UInt<4>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 93:37]
    node waymask = mux(resetState, _waymask_T, io.w.req.bits.waymask) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    wire wdata : UInt<21>[4] @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[0], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[1], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[2], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[3], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    when wen : @[src/main/scala/utils/SRAMTemplate.scala 95:14]
      node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_1 = bits(waymask, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_2 = bits(waymask, 2, 2) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_3 = bits(waymask, 3, 3) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_4 = or(setIdx, UInt<7>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      node _T_5 = bits(_T_4, 6, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      write mport MPORT = array[_T_5], clock @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[0], wdata[0] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_1 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[1], wdata[1] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_2 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[2], wdata[2] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_3 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[3], wdata[3] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
    wire _rdata_WIRE : UInt<7> @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    invalidate _rdata_WIRE @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    when realRen : @[src/main/scala/utils/SRAMTemplate.scala 98:31]
      connect _rdata_WIRE, io.r.req.bits.setIdx @[src/main/scala/utils/SRAMTemplate.scala 98:31]
      read mport rdata_MPORT = array[_rdata_WIRE], clock @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    wire rdata_0 : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_1 : UInt<21> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_1, rdata_MPORT[0] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T = bits(_rdata_WIRE_1, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.dirty, _rdata_T @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_1 = bits(_rdata_WIRE_1, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.valid, _rdata_T_1 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_2 = bits(_rdata_WIRE_1, 20, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.tag, _rdata_T_2 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_1 : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_2 : UInt<21> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_2, rdata_MPORT[1] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_3 = bits(_rdata_WIRE_2, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_1.dirty, _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_4 = bits(_rdata_WIRE_2, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_1.valid, _rdata_T_4 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_5 = bits(_rdata_WIRE_2, 20, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_1.tag, _rdata_T_5 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_2 : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_3 : UInt<21> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_3, rdata_MPORT[2] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_6 = bits(_rdata_WIRE_3, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_2.dirty, _rdata_T_6 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_7 = bits(_rdata_WIRE_3, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_2.valid, _rdata_T_7 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_8 = bits(_rdata_WIRE_3, 20, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_2.tag, _rdata_T_8 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_3 : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_4 : UInt<21> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_4, rdata_MPORT[3] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_9 = bits(_rdata_WIRE_4, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_3.dirty, _rdata_T_9 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_10 = bits(_rdata_WIRE_4, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_3.valid, _rdata_T_10 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_11 = bits(_rdata_WIRE_4, 20, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_3.tag, _rdata_T_11 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _WIRE : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4] @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[0], rdata_0 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[1], rdata_1 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[2], rdata_2 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[3], rdata_3 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect io.r.resp.data, _WIRE @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    node _io_r_req_ready_T = eq(resetState, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    connect io.r.req.ready, _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    connect io.w.req.ready, UInt<1>(0h1) @[src/main/scala/utils/SRAMTemplate.scala 102:18]

  module Arbiter1_SRAMBundleA_1 : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>}}[1], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>}}, chosen : UInt<0>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[0].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module SRAMTemplateWithArbiter_2 : @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>}}, flip resp : { data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4]}}[1], flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<7>, data : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}}} @[src/main/scala/utils/SRAMTemplate.scala 116:14]

    inst ram of SRAMTemplate_3 @[src/main/scala/utils/SRAMTemplate.scala 121:19]
    connect ram.clock, clock
    connect ram.reset, reset
    connect ram.io.w, io.w @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    inst readArb of Arbiter1_SRAMBundleA_1 @[src/main/scala/utils/SRAMTemplate.scala 124:23]
    connect readArb.clock, clock
    connect readArb.reset, reset
    connect readArb.io.in[0], io.r[0].req @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    connect ram.io.r.req, readArb.io.out @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    node _T = and(io.r[0].req.ready, io.r[0].req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg REG : UInt<1>, clock @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    connect REG, _T @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    wire _WIRE : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4] @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[0].dirty, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[0].valid, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[0].tag, UInt<19>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[1].dirty, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[1].valid, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[1].tag, UInt<19>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[2].dirty, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[2].valid, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[2].tag, UInt<19>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[3].dirty, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[3].valid, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[3].tag, UInt<19>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    regreset r : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4], clock, reset, _WIRE @[src/main/scala/utils/Hold.scala 23:65]
    when REG : @[src/main/scala/utils/Hold.scala 23:65]
      connect r, ram.io.r.resp.data @[src/main/scala/utils/Hold.scala 23:65]
    node _T_1 = mux(REG, ram.io.r.resp.data, r) @[src/main/scala/utils/Hold.scala 23:48]
    connect io.r[0].resp.data, _T_1 @[src/main/scala/utils/SRAMTemplate.scala 130:17]

  module SRAMTemplate_4 : @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>}}, flip resp : { data : { data : UInt<64>}[4]}}, flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}}} @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    smem array : UInt<64>[4] [1024] @[src/main/scala/utils/SRAMTemplate.scala 76:26]
    wire resetState : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    connect resetState, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    wire resetSet : UInt @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    connect resetSet, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    node wen = or(io.w.req.valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io.r.req.valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node setIdx = mux(resetState, resetSet, io.w.req.bits.setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    wire _wdataword_WIRE : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    connect _wdataword_WIRE, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    node wdataword = mux(resetState, _wdataword_WIRE, io.w.req.bits.data.data) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node _waymask_T = mux(UInt<1>(0h1), UInt<4>(0hf), UInt<4>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 93:37]
    node waymask = mux(resetState, _waymask_T, io.w.req.bits.waymask) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    wire wdata : UInt<64>[4] @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[0], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[1], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[2], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[3], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    when wen : @[src/main/scala/utils/SRAMTemplate.scala 95:14]
      node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_1 = bits(waymask, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_2 = bits(waymask, 2, 2) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_3 = bits(waymask, 3, 3) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_4 = or(setIdx, UInt<10>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      node _T_5 = bits(_T_4, 9, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      write mport MPORT = array[_T_5], clock @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[0], wdata[0] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_1 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[1], wdata[1] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_2 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[2], wdata[2] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_3 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[3], wdata[3] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
    wire _rdata_WIRE : UInt<10> @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    invalidate _rdata_WIRE @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    when realRen : @[src/main/scala/utils/SRAMTemplate.scala 98:31]
      connect _rdata_WIRE, io.r.req.bits.setIdx @[src/main/scala/utils/SRAMTemplate.scala 98:31]
      read mport rdata_MPORT = array[_rdata_WIRE], clock @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    wire rdata_0 : { data : UInt<64>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_1 : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_1, rdata_MPORT[0] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T = bits(_rdata_WIRE_1, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.data, _rdata_T @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_1 : { data : UInt<64>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_2 : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_2, rdata_MPORT[1] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_1 = bits(_rdata_WIRE_2, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_1.data, _rdata_T_1 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_2 : { data : UInt<64>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_3 : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_3, rdata_MPORT[2] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_2 = bits(_rdata_WIRE_3, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_2.data, _rdata_T_2 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_3 : { data : UInt<64>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_4 : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_4, rdata_MPORT[3] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_3 = bits(_rdata_WIRE_4, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_3.data, _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _WIRE : { data : UInt<64>}[4] @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[0], rdata_0 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[1], rdata_1 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[2], rdata_2 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[3], rdata_3 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect io.r.resp.data, _WIRE @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    node _io_r_req_ready_T = eq(resetState, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    connect io.r.req.ready, _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    connect io.w.req.ready, UInt<1>(0h1) @[src/main/scala/utils/SRAMTemplate.scala 102:18]

  module Arbiter2_SRAMBundleA_1 : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module SRAMTemplateWithArbiter_3 : @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>}}, flip resp : { data : { data : UInt<64>}[4]}}[2], flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}}} @[src/main/scala/utils/SRAMTemplate.scala 116:14]

    inst ram of SRAMTemplate_4 @[src/main/scala/utils/SRAMTemplate.scala 121:19]
    connect ram.clock, clock
    connect ram.reset, reset
    connect ram.io.w, io.w @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    inst readArb of Arbiter2_SRAMBundleA_1 @[src/main/scala/utils/SRAMTemplate.scala 124:23]
    connect readArb.clock, clock
    connect readArb.reset, reset
    connect readArb.io.in[0], io.r[0].req @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    connect readArb.io.in[1], io.r[1].req @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    connect ram.io.r.req, readArb.io.out @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    node _T = and(io.r[0].req.ready, io.r[0].req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg REG : UInt<1>, clock @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    connect REG, _T @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    wire _WIRE : { data : UInt<64>}[4] @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[0].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[1].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[2].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[3].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    regreset r : { data : UInt<64>}[4], clock, reset, _WIRE @[src/main/scala/utils/Hold.scala 23:65]
    when REG : @[src/main/scala/utils/Hold.scala 23:65]
      connect r, ram.io.r.resp.data @[src/main/scala/utils/Hold.scala 23:65]
    node _T_1 = mux(REG, ram.io.r.resp.data, r) @[src/main/scala/utils/Hold.scala 23:48]
    connect io.r[0].resp.data, _T_1 @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    node _T_2 = and(io.r[1].req.ready, io.r[1].req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg REG_1 : UInt<1>, clock @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    connect REG_1, _T_2 @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    wire _WIRE_1 : { data : UInt<64>}[4] @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE_1[0].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE_1[1].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE_1[2].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE_1[3].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    regreset r_1 : { data : UInt<64>}[4], clock, reset, _WIRE_1 @[src/main/scala/utils/Hold.scala 23:65]
    when REG_1 : @[src/main/scala/utils/Hold.scala 23:65]
      connect r_1, ram.io.r.resp.data @[src/main/scala/utils/Hold.scala 23:65]
    node _T_3 = mux(REG_1, ram.io.r.resp.data, r_1) @[src/main/scala/utils/Hold.scala 23:48]
    connect io.r[1].resp.data, _T_3 @[src/main/scala/utils/SRAMTemplate.scala 130:17]

  module Arbiter2_SimpleBusReqBundle : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module Cache_1 : @[src/main/scala/nutcore/mem/Cache.scala 478:7]
    input clock : Clock @[src/main/scala/nutcore/mem/Cache.scala 478:7]
    input reset : Reset @[src/main/scala/nutcore/mem/Cache.scala 478:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<2>, out : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, empty : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 122:14]

    inst s1 of CacheStage1_1 @[src/main/scala/nutcore/mem/Cache.scala 480:18]
    connect s1.clock, clock
    connect s1.reset, reset
    inst s2 of CacheStage2_1 @[src/main/scala/nutcore/mem/Cache.scala 481:18]
    connect s2.clock, clock
    connect s2.reset, reset
    inst s3 of CacheStage3_1 @[src/main/scala/nutcore/mem/Cache.scala 482:18]
    connect s3.clock, clock
    connect s3.reset, reset
    inst metaArray of SRAMTemplateWithArbiter_2 @[src/main/scala/nutcore/mem/Cache.scala 483:25]
    connect metaArray.clock, clock
    connect metaArray.reset, reset
    inst dataArray of SRAMTemplateWithArbiter_3 @[src/main/scala/nutcore/mem/Cache.scala 484:25]
    connect dataArray.clock, clock
    connect dataArray.reset, reset
    inst arb of Arbiter2_SimpleBusReqBundle @[src/main/scala/nutcore/mem/Cache.scala 493:19]
    connect arb.clock, clock
    connect arb.reset, reset
    connect arb.io.in[1], io.in.req @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    connect s1.io.in, arb.io.out @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    node _T = and(s2.io.out.ready, s2.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_1 = bits(io.flush, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 502:64]
    regreset valid : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 24:24]
    when _T : @[src/main/scala/utils/Pipeline.scala 25:25]
      connect valid, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_2 = and(s1.io.out.valid, s2.io.in.ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_2 : @[src/main/scala/utils/Pipeline.scala 26:38]
      connect valid, UInt<1>(0h1) @[src/main/scala/utils/Pipeline.scala 26:46]
    when _T_1 : @[src/main/scala/utils/Pipeline.scala 27:20]
      connect valid, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 27:28]
    connect s1.io.out.ready, s2.io.in.ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _s2_io_in_bits_T = and(s1.io.out.valid, s2.io.in.ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg s2_io_in_bits_r : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, clock @[src/main/scala/utils/Pipeline.scala 30:28]
    when _s2_io_in_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      connect s2_io_in_bits_r, s1.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    connect s2.io.in.bits.req.wdata, s2_io_in_bits_r.req.wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.wmask, s2_io_in_bits_r.req.wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.cmd, s2_io_in_bits_r.req.cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.size, s2_io_in_bits_r.req.size @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.addr, s2_io_in_bits_r.req.addr @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.valid, valid @[src/main/scala/utils/Pipeline.scala 31:17]
    node _T_3 = bits(io.flush, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 503:64]
    regreset valid_1 : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 24:24]
    when s3.io.isFinish : @[src/main/scala/utils/Pipeline.scala 25:25]
      connect valid_1, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_4 = and(s2.io.out.valid, s3.io.in.ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_4 : @[src/main/scala/utils/Pipeline.scala 26:38]
      connect valid_1, UInt<1>(0h1) @[src/main/scala/utils/Pipeline.scala 26:46]
    when _T_3 : @[src/main/scala/utils/Pipeline.scala 27:20]
      connect valid_1, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 27:28]
    connect s2.io.out.ready, s3.io.in.ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _s3_io_in_bits_T = and(s2.io.out.valid, s3.io.in.ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg s3_io_in_bits_r : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, metas : { tag : UInt<19>, valid : UInt<1>, dirty : UInt<1>}[4], datas : { data : UInt<64>}[4], hit : UInt<1>, waymask : UInt<4>, mmio : UInt<1>, isForwardData : UInt<1>, forwardData : { setIdx : UInt<10>, data : { data : UInt<64>}, waymask : UInt<4>}}, clock @[src/main/scala/utils/Pipeline.scala 30:28]
    when _s3_io_in_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      connect s3_io_in_bits_r, s2.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    connect s3.io.in.bits.forwardData.waymask, s3_io_in_bits_r.forwardData.waymask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.forwardData.data.data, s3_io_in_bits_r.forwardData.data.data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.forwardData.setIdx, s3_io_in_bits_r.forwardData.setIdx @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.isForwardData, s3_io_in_bits_r.isForwardData @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.mmio, s3_io_in_bits_r.mmio @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.waymask, s3_io_in_bits_r.waymask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.hit, s3_io_in_bits_r.hit @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.datas[0].data, s3_io_in_bits_r.datas[0].data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.datas[1].data, s3_io_in_bits_r.datas[1].data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.datas[2].data, s3_io_in_bits_r.datas[2].data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.datas[3].data, s3_io_in_bits_r.datas[3].data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[0].dirty, s3_io_in_bits_r.metas[0].dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[0].valid, s3_io_in_bits_r.metas[0].valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[0].tag, s3_io_in_bits_r.metas[0].tag @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[1].dirty, s3_io_in_bits_r.metas[1].dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[1].valid, s3_io_in_bits_r.metas[1].valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[1].tag, s3_io_in_bits_r.metas[1].tag @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[2].dirty, s3_io_in_bits_r.metas[2].dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[2].valid, s3_io_in_bits_r.metas[2].valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[2].tag, s3_io_in_bits_r.metas[2].tag @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[3].dirty, s3_io_in_bits_r.metas[3].dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[3].valid, s3_io_in_bits_r.metas[3].valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[3].tag, s3_io_in_bits_r.metas[3].tag @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.wdata, s3_io_in_bits_r.req.wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.wmask, s3_io_in_bits_r.req.wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.cmd, s3_io_in_bits_r.req.cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.size, s3_io_in_bits_r.req.size @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.addr, s3_io_in_bits_r.req.addr @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.valid, valid_1 @[src/main/scala/utils/Pipeline.scala 31:17]
    connect io.in.resp.bits, s3.io.out.bits @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    connect io.in.resp.valid, s3.io.out.valid @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    connect s3.io.out.ready, io.in.resp.ready @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    node _s3_io_flush_T = bits(io.flush, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 505:26]
    connect s3.io.flush, _s3_io_flush_T @[src/main/scala/nutcore/mem/Cache.scala 505:15]
    connect s3.io.mem.resp, io.out.mem.resp @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    connect io.out.mem.req.bits, s3.io.mem.req.bits @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    connect io.out.mem.req.valid, s3.io.mem.req.valid @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    connect s3.io.mem.req.ready, io.out.mem.req.ready @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    connect s3.io.mmio.resp, io.mmio.resp @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    connect io.mmio.req.bits, s3.io.mmio.req.bits @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    connect io.mmio.req.valid, s3.io.mmio.req.valid @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    connect s3.io.mmio.req.ready, io.mmio.req.ready @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    node _io_empty_T = eq(s2.io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 508:15]
    node _io_empty_T_1 = eq(s3.io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 508:34]
    node _io_empty_T_2 = and(_io_empty_T, _io_empty_T_1) @[src/main/scala/nutcore/mem/Cache.scala 508:31]
    connect io.empty, _io_empty_T_2 @[src/main/scala/nutcore/mem/Cache.scala 508:12]
    node _io_in_resp_valid_T = eq(s3.io.out.bits.cmd, UInt<3>(0h4)) @[src/main/scala/bus/simplebus/SimpleBus.scala 95:24]
    node _io_in_resp_valid_T_1 = and(s3.io.out.valid, _io_in_resp_valid_T) @[src/main/scala/nutcore/mem/Cache.scala 510:43]
    node _io_in_resp_valid_T_2 = or(s3.io.out.valid, s3.io.dataReadRespToL1) @[src/main/scala/nutcore/mem/Cache.scala 510:98]
    node _io_in_resp_valid_T_3 = mux(_io_in_resp_valid_T_1, UInt<1>(0h0), _io_in_resp_valid_T_2) @[src/main/scala/nutcore/mem/Cache.scala 510:26]
    connect io.in.resp.valid, _io_in_resp_valid_T_3 @[src/main/scala/nutcore/mem/Cache.scala 510:20]
    wire coh : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>} @[src/main/scala/nutcore/mem/Cache.scala 515:19]
    connect coh.addr, io.out.coh.req.bits.addr @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    connect coh.cmd, io.out.coh.req.bits.cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    connect coh.size, io.out.coh.req.bits.size @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    connect coh.wdata, io.out.coh.req.bits.wdata @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    connect coh.wmask, io.out.coh.req.bits.wmask @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    connect arb.io.in[0].bits.wdata, coh.wdata @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    connect arb.io.in[0].bits.wmask, coh.wmask @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    connect arb.io.in[0].bits.cmd, coh.cmd @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    connect arb.io.in[0].bits.size, coh.size @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    connect arb.io.in[0].bits.addr, coh.addr @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    connect arb.io.in[0].valid, io.out.coh.req.valid @[src/main/scala/nutcore/mem/Cache.scala 518:24]
    connect io.out.coh.req.ready, arb.io.in[0].ready @[src/main/scala/nutcore/mem/Cache.scala 519:26]
    connect io.out.coh.resp.bits, s3.io.cohResp.bits @[src/main/scala/nutcore/mem/Cache.scala 520:21]
    connect io.out.coh.resp.valid, s3.io.cohResp.valid @[src/main/scala/nutcore/mem/Cache.scala 520:21]
    connect s3.io.cohResp.ready, io.out.coh.resp.ready @[src/main/scala/nutcore/mem/Cache.scala 520:21]
    connect metaArray.io.r[0], s1.io.metaReadBus @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    connect dataArray.io.r[0], s1.io.dataReadBus @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    connect dataArray.io.r[1], s3.io.dataReadBus @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    connect metaArray.io.w, s3.io.metaWriteBus @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    connect dataArray.io.w, s3.io.dataWriteBus @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    connect s2.io.metaReadResp[0].dirty, s1.io.metaReadBus.resp.data[0].dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[0].valid, s1.io.metaReadBus.resp.data[0].valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[0].tag, s1.io.metaReadBus.resp.data[0].tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[1].dirty, s1.io.metaReadBus.resp.data[1].dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[1].valid, s1.io.metaReadBus.resp.data[1].valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[1].tag, s1.io.metaReadBus.resp.data[1].tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[2].dirty, s1.io.metaReadBus.resp.data[2].dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[2].valid, s1.io.metaReadBus.resp.data[2].valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[2].tag, s1.io.metaReadBus.resp.data[2].tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[3].dirty, s1.io.metaReadBus.resp.data[3].dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[3].valid, s1.io.metaReadBus.resp.data[3].valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[3].tag, s1.io.metaReadBus.resp.data[3].tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.dataReadResp[0].data, s1.io.dataReadBus.resp.data[0].data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    connect s2.io.dataReadResp[1].data, s1.io.dataReadBus.resp.data[1].data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    connect s2.io.dataReadResp[2].data, s1.io.dataReadBus.resp.data[2].data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    connect s2.io.dataReadResp[3].data, s1.io.dataReadBus.resp.data[3].data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    connect s2.io.dataWriteBus.req.bits.waymask, s3.io.dataWriteBus.req.bits.waymask @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.dataWriteBus.req.bits.data.data, s3.io.dataWriteBus.req.bits.data.data @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.dataWriteBus.req.bits.setIdx, s3.io.dataWriteBus.req.bits.setIdx @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.dataWriteBus.req.valid, s3.io.dataWriteBus.req.valid @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.dataWriteBus.req.ready, s3.io.dataWriteBus.req.ready @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.metaWriteBus.req.bits.waymask, s3.io.metaWriteBus.req.bits.waymask @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.bits.data.dirty, s3.io.metaWriteBus.req.bits.data.dirty @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.bits.data.valid, s3.io.metaWriteBus.req.bits.data.valid @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.bits.data.tag, s3.io.metaWriteBus.req.bits.data.tag @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.bits.setIdx, s3.io.metaWriteBus.req.bits.setIdx @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.valid, s3.io.metaWriteBus.req.valid @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.ready, s3.io.metaWriteBus.req.ready @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    when s1.io.in.valid : @[src/main/scala/nutcore/mem/Cache.scala 548:25]
      skip
    when s2.io.in.valid : @[src/main/scala/nutcore/mem/Cache.scala 549:25]
      skip
    when s3.io.in.valid : @[src/main/scala/nutcore/mem/Cache.scala 550:25]
      skip


  module NutCore : @[src/main/scala/nutcore/NutCore.scala 90:7]
    input clock : Clock @[src/main/scala/nutcore/NutCore.scala 90:7]
    input reset : Reset @[src/main/scala/nutcore/NutCore.scala 90:7]
    output io : { imem : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}}, dmem : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip frontend : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/nutcore/NutCore.scala 97:14]

    inst frontend of Frontend_inorder @[src/main/scala/nutcore/NutCore.scala 103:34]
    connect frontend.clock, clock
    connect frontend.reset, reset
    inst backend of Backend_inorder @[src/main/scala/nutcore/NutCore.scala 146:25]
    connect backend.clock, clock
    connect backend.reset, reset
    node _T = bits(frontend.io.flushVec, 1, 1) @[src/main/scala/nutcore/NutCore.scala 148:138]
    wire _dataBuffer_WIRE : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}} @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.data.imm, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.data.src2, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.data.src1, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.isBlocked, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.noSpecExec, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.isSrc2Forward, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.isSrc1Forward, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.isNutCoreTrap, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.rfDest, UInt<5>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.rfWen, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.rfSrc2, UInt<5>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.rfSrc1, UInt<5>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.fuOpType, UInt<7>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.fuType, UInt<3>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.src2Type, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.ctrl.src1Type, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.isBranch, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.runahead_checkpoint_id, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.crossPageIPFFix, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.isRVC, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.brIdx, UInt<4>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.intrVec[0], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.intrVec[1], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.intrVec[2], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.intrVec[3], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.intrVec[4], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.intrVec[5], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.intrVec[6], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.intrVec[7], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.intrVec[8], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.intrVec[9], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.intrVec[10], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.intrVec[11], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[0], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[1], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[2], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[3], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[4], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[5], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[6], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[7], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[8], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[9], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[10], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[11], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[12], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[13], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[14], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.exceptionVec[15], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.redirect.valid, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.redirect.rtype, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.redirect.target, UInt<39>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.pnpc, UInt<39>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.pc, UInt<39>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE.cf.instr, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    wire _dataBuffer_WIRE_1 : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}} @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.data.imm, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.data.src2, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.data.src1, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.isBlocked, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.noSpecExec, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.isSrc2Forward, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.isSrc1Forward, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.isNutCoreTrap, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.rfDest, UInt<5>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.rfWen, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.rfSrc2, UInt<5>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.rfSrc1, UInt<5>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.fuOpType, UInt<7>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.fuType, UInt<3>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.src2Type, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.ctrl.src1Type, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.isBranch, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.runahead_checkpoint_id, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.crossPageIPFFix, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.isRVC, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.brIdx, UInt<4>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.intrVec[0], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.intrVec[1], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.intrVec[2], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.intrVec[3], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.intrVec[4], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.intrVec[5], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.intrVec[6], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.intrVec[7], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.intrVec[8], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.intrVec[9], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.intrVec[10], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.intrVec[11], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[0], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[1], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[2], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[3], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[4], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[5], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[6], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[7], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[8], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[9], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[10], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[11], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[12], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[13], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[14], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.exceptionVec[15], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.redirect.valid, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.redirect.rtype, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.redirect.target, UInt<39>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.pnpc, UInt<39>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.pc, UInt<39>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_1.cf.instr, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    wire _dataBuffer_WIRE_2 : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}} @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.data.imm, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.data.src2, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.data.src1, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.isBlocked, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.noSpecExec, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.isSrc2Forward, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.isSrc1Forward, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.isNutCoreTrap, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.rfDest, UInt<5>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.rfWen, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.rfSrc2, UInt<5>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.rfSrc1, UInt<5>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.fuOpType, UInt<7>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.fuType, UInt<3>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.src2Type, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.ctrl.src1Type, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.isBranch, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.runahead_checkpoint_id, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.crossPageIPFFix, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.isRVC, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.brIdx, UInt<4>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.intrVec[0], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.intrVec[1], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.intrVec[2], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.intrVec[3], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.intrVec[4], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.intrVec[5], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.intrVec[6], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.intrVec[7], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.intrVec[8], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.intrVec[9], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.intrVec[10], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.intrVec[11], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[0], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[1], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[2], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[3], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[4], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[5], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[6], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[7], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[8], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[9], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[10], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[11], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[12], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[13], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[14], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.exceptionVec[15], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.redirect.valid, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.redirect.rtype, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.redirect.target, UInt<39>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.pnpc, UInt<39>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.pc, UInt<39>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_2.cf.instr, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    wire _dataBuffer_WIRE_3 : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}} @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.data.imm, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.data.src2, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.data.src1, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.isBlocked, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.noSpecExec, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.isSrc2Forward, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.isSrc1Forward, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.isNutCoreTrap, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.rfDest, UInt<5>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.rfWen, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.rfSrc2, UInt<5>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.rfSrc1, UInt<5>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.fuOpType, UInt<7>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.fuType, UInt<3>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.src2Type, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.ctrl.src1Type, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.isBranch, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.runahead_checkpoint_id, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.crossPageIPFFix, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.isRVC, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.brIdx, UInt<4>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.intrVec[0], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.intrVec[1], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.intrVec[2], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.intrVec[3], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.intrVec[4], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.intrVec[5], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.intrVec[6], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.intrVec[7], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.intrVec[8], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.intrVec[9], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.intrVec[10], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.intrVec[11], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[0], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[1], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[2], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[3], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[4], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[5], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[6], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[7], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[8], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[9], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[10], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[11], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[12], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[13], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[14], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.exceptionVec[15], UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.redirect.valid, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.redirect.rtype, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.redirect.target, UInt<39>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.pnpc, UInt<39>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.pc, UInt<39>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    connect _dataBuffer_WIRE_3.cf.instr, UInt<64>(0h0) @[src/main/scala/utils/PipelineVector.scala 29:71]
    wire _dataBuffer_WIRE_4 : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}[4] @[src/main/scala/utils/PipelineVector.scala 29:37]
    connect _dataBuffer_WIRE_4[0], _dataBuffer_WIRE @[src/main/scala/utils/PipelineVector.scala 29:37]
    connect _dataBuffer_WIRE_4[1], _dataBuffer_WIRE_1 @[src/main/scala/utils/PipelineVector.scala 29:37]
    connect _dataBuffer_WIRE_4[2], _dataBuffer_WIRE_2 @[src/main/scala/utils/PipelineVector.scala 29:37]
    connect _dataBuffer_WIRE_4[3], _dataBuffer_WIRE_3 @[src/main/scala/utils/PipelineVector.scala 29:37]
    regreset dataBuffer : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}[4], clock, reset, _dataBuffer_WIRE_4 @[src/main/scala/utils/PipelineVector.scala 29:29]
    regreset ringBufferHead : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/utils/PipelineVector.scala 30:33]
    regreset ringBufferTail : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/utils/PipelineVector.scala 31:33]
    node ringBufferEmpty = eq(ringBufferHead, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 32:42]
    node _ringBufferAllowin_T = add(ringBufferHead, UInt<1>(0h1)) @[src/main/scala/utils/PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_1 = tail(_ringBufferAllowin_T, 1) @[src/main/scala/utils/PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_2 = neq(_ringBufferAllowin_T_1, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 33:74]
    node _ringBufferAllowin_T_3 = add(ringBufferHead, UInt<2>(0h2)) @[src/main/scala/utils/PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_4 = tail(_ringBufferAllowin_T_3, 1) @[src/main/scala/utils/PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_5 = neq(_ringBufferAllowin_T_4, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 33:74]
    node _ringBufferAllowin_T_6 = and(_ringBufferAllowin_T_5, UInt<1>(0h1)) @[src/main/scala/utils/PipelineVector.scala 33:124]
    node ringBufferAllowin = and(_ringBufferAllowin_T_2, _ringBufferAllowin_T_6) @[src/main/scala/utils/PipelineVector.scala 33:124]
    wire needEnqueue : UInt<1>[2] @[src/main/scala/utils/PipelineVector.scala 36:27]
    connect needEnqueue[0], frontend.io.out[0].valid @[src/main/scala/utils/PipelineVector.scala 37:20]
    connect needEnqueue[1], frontend.io.out[1].valid @[src/main/scala/utils/PipelineVector.scala 38:20]
    node enqueueSize = add(needEnqueue[0], needEnqueue[1]) @[src/main/scala/utils/PipelineVector.scala 40:44]
    node enqueueFire_0 = geq(enqueueSize, UInt<1>(0h1)) @[src/main/scala/utils/PipelineVector.scala 41:53]
    node enqueueFire_1 = geq(enqueueSize, UInt<2>(0h2)) @[src/main/scala/utils/PipelineVector.scala 41:53]
    node _wen_T = and(frontend.io.out[0].ready, frontend.io.out[0].valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wen_T_1 = and(frontend.io.out[1].ready, frontend.io.out[1].valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node wen = or(_wen_T, _wen_T_1) @[src/main/scala/utils/PipelineVector.scala 43:24]
    when wen : @[src/main/scala/utils/PipelineVector.scala 44:14]
      when enqueueFire_0 : @[src/main/scala/utils/PipelineVector.scala 45:29]
        node _T_1 = add(UInt<1>(0h0), ringBufferHead) @[src/main/scala/utils/PipelineVector.scala 45:45]
        node _T_2 = tail(_T_1, 1) @[src/main/scala/utils/PipelineVector.scala 45:45]
        node _dataBuffer_T = mux(needEnqueue[0], frontend.io.out[0].bits, frontend.io.out[1].bits) @[src/main/scala/utils/PipelineVector.scala 45:69]
        connect dataBuffer[_T_2], _dataBuffer_T @[src/main/scala/utils/PipelineVector.scala 45:63]
      when enqueueFire_1 : @[src/main/scala/utils/PipelineVector.scala 46:29]
        node _T_3 = add(UInt<1>(0h1), ringBufferHead) @[src/main/scala/utils/PipelineVector.scala 46:45]
        node _T_4 = tail(_T_3, 1) @[src/main/scala/utils/PipelineVector.scala 46:45]
        connect dataBuffer[_T_4], frontend.io.out[1].bits @[src/main/scala/utils/PipelineVector.scala 46:63]
      node _ringBufferHead_T = add(ringBufferHead, enqueueSize) @[src/main/scala/utils/PipelineVector.scala 47:42]
      node _ringBufferHead_T_1 = tail(_ringBufferHead_T, 1) @[src/main/scala/utils/PipelineVector.scala 47:42]
      connect ringBufferHead, _ringBufferHead_T_1 @[src/main/scala/utils/PipelineVector.scala 47:24]
    node _frontend_io_out_0_ready_T = eq(frontend.io.out[0].valid, UInt<1>(0h0)) @[src/main/scala/utils/PipelineVector.scala 50:39]
    node _frontend_io_out_0_ready_T_1 = or(ringBufferAllowin, _frontend_io_out_0_ready_T) @[src/main/scala/utils/PipelineVector.scala 50:36]
    connect frontend.io.out[0].ready, _frontend_io_out_0_ready_T_1 @[src/main/scala/utils/PipelineVector.scala 50:15]
    node _frontend_io_out_1_ready_T = eq(frontend.io.out[1].valid, UInt<1>(0h0)) @[src/main/scala/utils/PipelineVector.scala 51:39]
    node _frontend_io_out_1_ready_T_1 = or(ringBufferAllowin, _frontend_io_out_1_ready_T) @[src/main/scala/utils/PipelineVector.scala 51:36]
    connect frontend.io.out[1].ready, _frontend_io_out_1_ready_T_1 @[src/main/scala/utils/PipelineVector.scala 51:15]
    connect backend.io.in[0].bits.data.imm, dataBuffer[ringBufferTail].data.imm @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.data.src2, dataBuffer[ringBufferTail].data.src2 @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.data.src1, dataBuffer[ringBufferTail].data.src1 @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.isBlocked, dataBuffer[ringBufferTail].ctrl.isBlocked @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.noSpecExec, dataBuffer[ringBufferTail].ctrl.noSpecExec @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.isSrc2Forward, dataBuffer[ringBufferTail].ctrl.isSrc2Forward @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.isSrc1Forward, dataBuffer[ringBufferTail].ctrl.isSrc1Forward @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.isNutCoreTrap, dataBuffer[ringBufferTail].ctrl.isNutCoreTrap @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.rfDest, dataBuffer[ringBufferTail].ctrl.rfDest @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.rfWen, dataBuffer[ringBufferTail].ctrl.rfWen @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.rfSrc2, dataBuffer[ringBufferTail].ctrl.rfSrc2 @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.rfSrc1, dataBuffer[ringBufferTail].ctrl.rfSrc1 @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.fuOpType, dataBuffer[ringBufferTail].ctrl.fuOpType @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.fuType, dataBuffer[ringBufferTail].ctrl.fuType @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.src2Type, dataBuffer[ringBufferTail].ctrl.src2Type @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.ctrl.src1Type, dataBuffer[ringBufferTail].ctrl.src1Type @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.isBranch, dataBuffer[ringBufferTail].cf.isBranch @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.runahead_checkpoint_id, dataBuffer[ringBufferTail].cf.runahead_checkpoint_id @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.crossPageIPFFix, dataBuffer[ringBufferTail].cf.crossPageIPFFix @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.isRVC, dataBuffer[ringBufferTail].cf.isRVC @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.brIdx, dataBuffer[ringBufferTail].cf.brIdx @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.intrVec[0], dataBuffer[ringBufferTail].cf.intrVec[0] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.intrVec[1], dataBuffer[ringBufferTail].cf.intrVec[1] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.intrVec[2], dataBuffer[ringBufferTail].cf.intrVec[2] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.intrVec[3], dataBuffer[ringBufferTail].cf.intrVec[3] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.intrVec[4], dataBuffer[ringBufferTail].cf.intrVec[4] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.intrVec[5], dataBuffer[ringBufferTail].cf.intrVec[5] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.intrVec[6], dataBuffer[ringBufferTail].cf.intrVec[6] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.intrVec[7], dataBuffer[ringBufferTail].cf.intrVec[7] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.intrVec[8], dataBuffer[ringBufferTail].cf.intrVec[8] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.intrVec[9], dataBuffer[ringBufferTail].cf.intrVec[9] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.intrVec[10], dataBuffer[ringBufferTail].cf.intrVec[10] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.intrVec[11], dataBuffer[ringBufferTail].cf.intrVec[11] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[0], dataBuffer[ringBufferTail].cf.exceptionVec[0] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[1], dataBuffer[ringBufferTail].cf.exceptionVec[1] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[2], dataBuffer[ringBufferTail].cf.exceptionVec[2] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[3], dataBuffer[ringBufferTail].cf.exceptionVec[3] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[4], dataBuffer[ringBufferTail].cf.exceptionVec[4] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[5], dataBuffer[ringBufferTail].cf.exceptionVec[5] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[6], dataBuffer[ringBufferTail].cf.exceptionVec[6] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[7], dataBuffer[ringBufferTail].cf.exceptionVec[7] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[8], dataBuffer[ringBufferTail].cf.exceptionVec[8] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[9], dataBuffer[ringBufferTail].cf.exceptionVec[9] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[10], dataBuffer[ringBufferTail].cf.exceptionVec[10] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[11], dataBuffer[ringBufferTail].cf.exceptionVec[11] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[12], dataBuffer[ringBufferTail].cf.exceptionVec[12] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[13], dataBuffer[ringBufferTail].cf.exceptionVec[13] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[14], dataBuffer[ringBufferTail].cf.exceptionVec[14] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.exceptionVec[15], dataBuffer[ringBufferTail].cf.exceptionVec[15] @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.redirect.valid, dataBuffer[ringBufferTail].cf.redirect.valid @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.redirect.rtype, dataBuffer[ringBufferTail].cf.redirect.rtype @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.redirect.target, dataBuffer[ringBufferTail].cf.redirect.target @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.pnpc, dataBuffer[ringBufferTail].cf.pnpc @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.pc, dataBuffer[ringBufferTail].cf.pc @[src/main/scala/utils/PipelineVector.scala 55:15]
    connect backend.io.in[0].bits.cf.instr, dataBuffer[ringBufferTail].cf.instr @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _backend_io_in_0_valid_T = neq(ringBufferHead, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 56:34]
    connect backend.io.in[0].valid, _backend_io_in_0_valid_T @[src/main/scala/utils/PipelineVector.scala 56:16]
    node _deq2_StartIndex_T = add(ringBufferTail, UInt<1>(0h1)) @[src/main/scala/utils/PipelineVector.scala 59:42]
    node deq2_StartIndex = tail(_deq2_StartIndex_T, 1) @[src/main/scala/utils/PipelineVector.scala 59:42]
    connect backend.io.in[1].bits.data.imm, dataBuffer[deq2_StartIndex].data.imm @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.data.src2, dataBuffer[deq2_StartIndex].data.src2 @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.data.src1, dataBuffer[deq2_StartIndex].data.src1 @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.isBlocked, dataBuffer[deq2_StartIndex].ctrl.isBlocked @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.noSpecExec, dataBuffer[deq2_StartIndex].ctrl.noSpecExec @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.isSrc2Forward, dataBuffer[deq2_StartIndex].ctrl.isSrc2Forward @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.isSrc1Forward, dataBuffer[deq2_StartIndex].ctrl.isSrc1Forward @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.isNutCoreTrap, dataBuffer[deq2_StartIndex].ctrl.isNutCoreTrap @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.rfDest, dataBuffer[deq2_StartIndex].ctrl.rfDest @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.rfWen, dataBuffer[deq2_StartIndex].ctrl.rfWen @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.rfSrc2, dataBuffer[deq2_StartIndex].ctrl.rfSrc2 @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.rfSrc1, dataBuffer[deq2_StartIndex].ctrl.rfSrc1 @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.fuOpType, dataBuffer[deq2_StartIndex].ctrl.fuOpType @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.fuType, dataBuffer[deq2_StartIndex].ctrl.fuType @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.src2Type, dataBuffer[deq2_StartIndex].ctrl.src2Type @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.ctrl.src1Type, dataBuffer[deq2_StartIndex].ctrl.src1Type @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.isBranch, dataBuffer[deq2_StartIndex].cf.isBranch @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.runahead_checkpoint_id, dataBuffer[deq2_StartIndex].cf.runahead_checkpoint_id @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.crossPageIPFFix, dataBuffer[deq2_StartIndex].cf.crossPageIPFFix @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.isRVC, dataBuffer[deq2_StartIndex].cf.isRVC @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.brIdx, dataBuffer[deq2_StartIndex].cf.brIdx @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.intrVec[0], dataBuffer[deq2_StartIndex].cf.intrVec[0] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.intrVec[1], dataBuffer[deq2_StartIndex].cf.intrVec[1] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.intrVec[2], dataBuffer[deq2_StartIndex].cf.intrVec[2] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.intrVec[3], dataBuffer[deq2_StartIndex].cf.intrVec[3] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.intrVec[4], dataBuffer[deq2_StartIndex].cf.intrVec[4] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.intrVec[5], dataBuffer[deq2_StartIndex].cf.intrVec[5] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.intrVec[6], dataBuffer[deq2_StartIndex].cf.intrVec[6] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.intrVec[7], dataBuffer[deq2_StartIndex].cf.intrVec[7] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.intrVec[8], dataBuffer[deq2_StartIndex].cf.intrVec[8] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.intrVec[9], dataBuffer[deq2_StartIndex].cf.intrVec[9] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.intrVec[10], dataBuffer[deq2_StartIndex].cf.intrVec[10] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.intrVec[11], dataBuffer[deq2_StartIndex].cf.intrVec[11] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[0], dataBuffer[deq2_StartIndex].cf.exceptionVec[0] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[1], dataBuffer[deq2_StartIndex].cf.exceptionVec[1] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[2], dataBuffer[deq2_StartIndex].cf.exceptionVec[2] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[3], dataBuffer[deq2_StartIndex].cf.exceptionVec[3] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[4], dataBuffer[deq2_StartIndex].cf.exceptionVec[4] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[5], dataBuffer[deq2_StartIndex].cf.exceptionVec[5] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[6], dataBuffer[deq2_StartIndex].cf.exceptionVec[6] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[7], dataBuffer[deq2_StartIndex].cf.exceptionVec[7] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[8], dataBuffer[deq2_StartIndex].cf.exceptionVec[8] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[9], dataBuffer[deq2_StartIndex].cf.exceptionVec[9] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[10], dataBuffer[deq2_StartIndex].cf.exceptionVec[10] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[11], dataBuffer[deq2_StartIndex].cf.exceptionVec[11] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[12], dataBuffer[deq2_StartIndex].cf.exceptionVec[12] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[13], dataBuffer[deq2_StartIndex].cf.exceptionVec[13] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[14], dataBuffer[deq2_StartIndex].cf.exceptionVec[14] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.exceptionVec[15], dataBuffer[deq2_StartIndex].cf.exceptionVec[15] @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.redirect.valid, dataBuffer[deq2_StartIndex].cf.redirect.valid @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.redirect.rtype, dataBuffer[deq2_StartIndex].cf.redirect.rtype @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.redirect.target, dataBuffer[deq2_StartIndex].cf.redirect.target @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.pnpc, dataBuffer[deq2_StartIndex].cf.pnpc @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.pc, dataBuffer[deq2_StartIndex].cf.pc @[src/main/scala/utils/PipelineVector.scala 60:15]
    connect backend.io.in[1].bits.cf.instr, dataBuffer[deq2_StartIndex].cf.instr @[src/main/scala/utils/PipelineVector.scala 60:15]
    node _backend_io_in_1_valid_T = neq(ringBufferHead, deq2_StartIndex) @[src/main/scala/utils/PipelineVector.scala 61:34]
    node _backend_io_in_1_valid_T_1 = and(_backend_io_in_1_valid_T, backend.io.in[0].valid) @[src/main/scala/utils/PipelineVector.scala 61:54]
    connect backend.io.in[1].valid, _backend_io_in_1_valid_T_1 @[src/main/scala/utils/PipelineVector.scala 61:16]
    node _dequeueSize_T = and(backend.io.in[0].ready, backend.io.in[0].valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _dequeueSize_T_1 = and(backend.io.in[1].ready, backend.io.in[1].valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node dequeueSize = add(_dequeueSize_T, _dequeueSize_T_1) @[src/main/scala/utils/PipelineVector.scala 64:40]
    node dequeueFire = gt(dequeueSize, UInt<1>(0h0)) @[src/main/scala/utils/PipelineVector.scala 65:35]
    when dequeueFire : @[src/main/scala/utils/PipelineVector.scala 66:22]
      node _ringBufferTail_T = add(ringBufferTail, dequeueSize) @[src/main/scala/utils/PipelineVector.scala 67:42]
      node _ringBufferTail_T_1 = tail(_ringBufferTail_T, 1) @[src/main/scala/utils/PipelineVector.scala 67:42]
      connect ringBufferTail, _ringBufferTail_T_1 @[src/main/scala/utils/PipelineVector.scala 67:24]
    when _T : @[src/main/scala/utils/PipelineVector.scala 71:16]
      connect ringBufferHead, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 72:24]
      connect ringBufferTail, UInt<1>(0h0) @[src/main/scala/utils/PipelineVector.scala 73:24]
    inst mmioXbar of SimpleBusCrossbarNto1 @[src/main/scala/nutcore/NutCore.scala 150:26]
    connect mmioXbar.clock, clock
    connect mmioXbar.reset, reset
    inst dmemXbar of SimpleBusCrossbarNto1_1 @[src/main/scala/nutcore/NutCore.scala 151:26]
    connect dmemXbar.clock, clock
    connect dmemXbar.reset, reset
    node _T_5 = bits(frontend.io.flushVec, 0, 0) @[src/main/scala/nutcore/NutCore.scala 153:104]
    node _T_6 = or(_T_5, frontend.io.bpFlush) @[src/main/scala/nutcore/NutCore.scala 153:108]
    inst itlb of EmbeddedTLB @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 426:13]
    connect itlb.clock, clock
    connect itlb.reset, reset
    connect itlb.io.in, frontend.io.imem @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    connect dmemXbar.io.in[1], itlb.io.mem @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    connect itlb.io.flush, _T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 432:18]
    connect backend.io.memMMU.imem, itlb.io.csrMMU @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 433:19]
    connect frontend.io.ipf, itlb.io.ipf @[src/main/scala/nutcore/NutCore.scala 154:21]
    node _io_imem_T = bits(frontend.io.flushVec, 0, 0) @[src/main/scala/nutcore/NutCore.scala 155:107]
    node _io_imem_T_1 = or(_io_imem_T, frontend.io.bpFlush) @[src/main/scala/nutcore/NutCore.scala 155:111]
    node _io_imem_T_2 = mux(_io_imem_T_1, UInt<2>(0h3), UInt<2>(0h0)) @[src/main/scala/nutcore/NutCore.scala 155:83]
    inst io_imem_cache of Cache @[src/main/scala/nutcore/mem/Cache.scala 668:35]
    connect io_imem_cache.clock, clock
    connect io_imem_cache.reset, reset
    connect io_imem_cache.io.flush, _io_imem_T_2 @[src/main/scala/nutcore/mem/Cache.scala 673:20]
    connect io_imem_cache.io.in, itlb.io.out @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    connect mmioXbar.io.in[0], io_imem_cache.io.mmio @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    connect itlb.io.cacheEmpty, io_imem_cache.io.empty @[src/main/scala/nutcore/mem/Cache.scala 676:11]
    connect io_imem_cache.io.out.coh, io.imem.coh @[src/main/scala/nutcore/NutCore.scala 155:13]
    connect io_imem_cache.io.out.mem.resp, io.imem.mem.resp @[src/main/scala/nutcore/NutCore.scala 155:13]
    connect io.imem.mem.req.bits, io_imem_cache.io.out.mem.req.bits @[src/main/scala/nutcore/NutCore.scala 155:13]
    connect io.imem.mem.req.valid, io_imem_cache.io.out.mem.req.valid @[src/main/scala/nutcore/NutCore.scala 155:13]
    connect io_imem_cache.io.out.mem.req.ready, io.imem.mem.req.ready @[src/main/scala/nutcore/NutCore.scala 155:13]
    inst dtlb of EmbeddedTLB_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 426:13]
    connect dtlb.clock, clock
    connect dtlb.reset, reset
    connect dtlb.io.in, backend.io.dmem @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    connect dmemXbar.io.in[2], dtlb.io.mem @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    connect dtlb.io.flush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 432:18]
    connect backend.io.memMMU.dmem, dtlb.io.csrMMU @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 433:19]
    connect dmemXbar.io.in[0], dtlb.io.out @[src/main/scala/nutcore/NutCore.scala 159:23]
    inst io_dmem_cache of Cache_1 @[src/main/scala/nutcore/mem/Cache.scala 668:35]
    connect io_dmem_cache.clock, clock
    connect io_dmem_cache.reset, reset
    connect io_dmem_cache.io.flush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 673:20]
    connect io_dmem_cache.io.in, dmemXbar.io.out @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    connect mmioXbar.io.in[1], io_dmem_cache.io.mmio @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    connect dtlb.io.cacheEmpty, io_dmem_cache.io.empty @[src/main/scala/nutcore/mem/Cache.scala 676:11]
    connect io_dmem_cache.io.out.coh, io.dmem.coh @[src/main/scala/nutcore/NutCore.scala 160:13]
    connect io_dmem_cache.io.out.mem.resp, io.dmem.mem.resp @[src/main/scala/nutcore/NutCore.scala 160:13]
    connect io.dmem.mem.req.bits, io_dmem_cache.io.out.mem.req.bits @[src/main/scala/nutcore/NutCore.scala 160:13]
    connect io.dmem.mem.req.valid, io_dmem_cache.io.out.mem.req.valid @[src/main/scala/nutcore/NutCore.scala 160:13]
    connect io_dmem_cache.io.out.mem.req.ready, io.dmem.mem.req.ready @[src/main/scala/nutcore/NutCore.scala 160:13]
    connect frontend.io.redirect, backend.io.redirect @[src/main/scala/nutcore/NutCore.scala 163:26]
    node _backend_io_flush_T = bits(frontend.io.flushVec, 3, 2) @[src/main/scala/nutcore/NutCore.scala 164:45]
    connect backend.io.flush, _backend_io_flush_T @[src/main/scala/nutcore/NutCore.scala 164:22]
    connect dmemXbar.io.in[3], io.frontend @[src/main/scala/nutcore/NutCore.scala 167:23]
    connect mmioXbar.io.out.resp, io.mmio.resp @[src/main/scala/nutcore/NutCore.scala 169:13]
    connect io.mmio.req.bits, mmioXbar.io.out.req.bits @[src/main/scala/nutcore/NutCore.scala 169:13]
    connect io.mmio.req.valid, mmioXbar.io.out.req.valid @[src/main/scala/nutcore/NutCore.scala 169:13]
    connect mmioXbar.io.out.req.ready, io.mmio.req.ready @[src/main/scala/nutcore/NutCore.scala 169:13]

  module CoherenceManager : @[src/main/scala/system/Coherence.scala 30:7]
    input clock : Clock @[src/main/scala/system/Coherence.scala 30:7]
    input reset : Reset @[src/main/scala/system/Coherence.scala 30:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}}} @[src/main/scala/system/Coherence.scala 31:14]

    regreset state : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/system/Coherence.scala 45:22]
    node inflight = neq(state, UInt<3>(0h0)) @[src/main/scala/system/Coherence.scala 46:24]
    node _T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_1 = eq(_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_3 = eq(_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_5 = eq(_T_4, UInt<1>(0h0)) @[src/main/scala/system/Coherence.scala 49:29]
    node _T_6 = and(io.in.req.valid, _T_5) @[src/main/scala/system/Coherence.scala 49:26]
    node _T_7 = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_8 = eq(_T_7, UInt<1>(0h0)) @[src/main/scala/system/Coherence.scala 49:55]
    node _T_9 = and(_T_6, _T_8) @[src/main/scala/system/Coherence.scala 49:52]
    node _T_10 = eq(_T_9, UInt<1>(0h0)) @[src/main/scala/system/Coherence.scala 49:10]
    node _T_11 = asUInt(reset) @[src/main/scala/system/Coherence.scala 49:9]
    node _T_12 = eq(_T_11, UInt<1>(0h0)) @[src/main/scala/system/Coherence.scala 49:9]
    when _T_12 : @[src/main/scala/system/Coherence.scala 49:9]
      node _T_13 = eq(_T_10, UInt<1>(0h0)) @[src/main/scala/system/Coherence.scala 49:9]
      when _T_13 : @[src/main/scala/system/Coherence.scala 49:9]
        skip
      assert(clock, _T_10, UInt<1>(0h1), "") : assert @[src/main/scala/system/Coherence.scala 49:9]
    node _reqLatch_T = eq(inflight, UInt<1>(0h0)) @[src/main/scala/system/Coherence.scala 52:42]
    node _reqLatch_T_1 = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _reqLatch_T_2 = eq(_reqLatch_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _reqLatch_T_3 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _reqLatch_T_4 = eq(_reqLatch_T_3, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _reqLatch_T_5 = and(_reqLatch_T_2, _reqLatch_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _reqLatch_T_6 = and(_reqLatch_T, _reqLatch_T_5) @[src/main/scala/system/Coherence.scala 52:52]
    reg reqLatch : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, clock @[src/main/scala/system/Coherence.scala 52:27]
    when _reqLatch_T_6 : @[src/main/scala/system/Coherence.scala 52:27]
      connect reqLatch, io.in.req.bits @[src/main/scala/system/Coherence.scala 52:27]
    connect io.out.coh.req.bits, io.in.req.bits @[src/main/scala/system/Coherence.scala 54:16]
    connect io.out.coh.req.bits.cmd, UInt<4>(0h8) @[src/main/scala/system/Coherence.scala 55:20]
    connect io.out.coh.resp.ready, UInt<1>(0h1) @[src/main/scala/system/Coherence.scala 56:18]
    connect io.out.mem.req.bits, io.in.req.bits @[src/main/scala/system/Coherence.scala 59:23]
    connect io.out.mem.req.valid, UInt<1>(0h0) @[src/main/scala/system/Coherence.scala 61:24]
    connect io.in.req.ready, UInt<1>(0h0) @[src/main/scala/system/Coherence.scala 62:17]
    connect io.out.coh.req.valid, UInt<1>(0h0) @[src/main/scala/system/Coherence.scala 63:24]
    node _T_14 = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    when _T_14 : @[src/main/scala/system/Coherence.scala 64:61]
      node _io_out_mem_req_valid_T = eq(inflight, UInt<1>(0h0)) @[src/main/scala/system/Coherence.scala 65:46]
      node _io_out_mem_req_valid_T_1 = and(io.in.req.valid, _io_out_mem_req_valid_T) @[src/main/scala/system/Coherence.scala 65:43]
      connect io.out.mem.req.valid, _io_out_mem_req_valid_T_1 @[src/main/scala/system/Coherence.scala 65:26]
      node _io_in_req_ready_T = eq(inflight, UInt<1>(0h0)) @[src/main/scala/system/Coherence.scala 66:46]
      node _io_in_req_ready_T_1 = and(io.out.mem.req.ready, _io_in_req_ready_T) @[src/main/scala/system/Coherence.scala 66:43]
      connect io.in.req.ready, _io_in_req_ready_T_1 @[src/main/scala/system/Coherence.scala 66:19]
    else :
      node _T_15 = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
      node _T_16 = eq(_T_15, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
      node _T_17 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
      node _T_18 = eq(_T_17, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
      node _T_19 = and(_T_16, _T_18) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
      when _T_19 : @[src/main/scala/system/Coherence.scala 67:39]
        node _io_out_coh_req_valid_T = eq(inflight, UInt<1>(0h0)) @[src/main/scala/system/Coherence.scala 68:46]
        node _io_out_coh_req_valid_T_1 = and(io.in.req.valid, _io_out_coh_req_valid_T) @[src/main/scala/system/Coherence.scala 68:43]
        connect io.out.coh.req.valid, _io_out_coh_req_valid_T_1 @[src/main/scala/system/Coherence.scala 68:26]
        node _io_in_req_ready_T_2 = eq(inflight, UInt<1>(0h0)) @[src/main/scala/system/Coherence.scala 69:46]
        node _io_in_req_ready_T_3 = and(io.out.coh.req.ready, _io_in_req_ready_T_2) @[src/main/scala/system/Coherence.scala 69:43]
        connect io.in.req.ready, _io_in_req_ready_T_3 @[src/main/scala/system/Coherence.scala 69:19]
    connect io.in.resp, io.out.mem.resp @[src/main/scala/system/Coherence.scala 72:14]
    node _T_20 = eq(UInt<3>(0h0), state) @[src/main/scala/system/Coherence.scala 74:18]
    when _T_20 : @[src/main/scala/system/Coherence.scala 74:18]
      node _T_21 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_21 : @[src/main/scala/system/Coherence.scala 76:27]
        node _T_22 = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
        node _T_23 = eq(_T_22, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
        node _T_24 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
        node _T_25 = eq(_T_24, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
        node _T_26 = and(_T_23, _T_25) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
        when _T_26 : @[src/main/scala/system/Coherence.scala 77:38]
          node _state_T = mux(UInt<1>(0h1), UInt<3>(0h1), UInt<3>(0h4)) @[src/main/scala/system/Coherence.scala 77:52]
          connect state, _state_T @[src/main/scala/system/Coherence.scala 77:46]
        else :
          node _T_27 = eq(io.in.req.bits.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
          when _T_27 : @[src/main/scala/system/Coherence.scala 78:48]
            connect state, UInt<3>(0h5) @[src/main/scala/system/Coherence.scala 78:56]
    else :
      node _T_28 = eq(UInt<3>(0h1), state) @[src/main/scala/system/Coherence.scala 74:18]
      when _T_28 : @[src/main/scala/system/Coherence.scala 74:18]
        node _T_29 = and(io.out.coh.resp.ready, io.out.coh.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_29 : @[src/main/scala/system/Coherence.scala 82:35]
          node _state_T_1 = eq(io.out.coh.resp.bits.cmd, UInt<4>(0hc)) @[src/main/scala/bus/simplebus/SimpleBus.scala 92:24]
          node _state_T_2 = mux(_state_T_1, UInt<3>(0h2), UInt<3>(0h3)) @[src/main/scala/system/Coherence.scala 83:21]
          connect state, _state_T_2 @[src/main/scala/system/Coherence.scala 83:15]
      else :
        node _T_30 = eq(UInt<3>(0h2), state) @[src/main/scala/system/Coherence.scala 74:18]
        when _T_30 : @[src/main/scala/system/Coherence.scala 74:18]
          connect io.in.resp, io.out.coh.resp @[src/main/scala/system/Coherence.scala 88:16]
          node _T_31 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          node _T_32 = eq(io.in.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
          node _T_33 = and(_T_31, _T_32) @[src/main/scala/system/Coherence.scala 89:27]
          when _T_33 : @[src/main/scala/system/Coherence.scala 89:56]
            connect state, UInt<3>(0h0) @[src/main/scala/system/Coherence.scala 89:64]
        else :
          node _T_34 = eq(UInt<3>(0h3), state) @[src/main/scala/system/Coherence.scala 74:18]
          when _T_34 : @[src/main/scala/system/Coherence.scala 74:18]
            connect io.out.mem.req.bits, reqLatch @[src/main/scala/system/Coherence.scala 92:27]
            connect io.out.mem.req.valid, UInt<1>(0h1) @[src/main/scala/system/Coherence.scala 93:28]
            node _T_35 = and(io.out.mem.req.ready, io.out.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
            when _T_35 : @[src/main/scala/system/Coherence.scala 94:34]
              connect state, UInt<3>(0h4) @[src/main/scala/system/Coherence.scala 94:42]
          else :
            node _T_36 = eq(UInt<3>(0h4), state) @[src/main/scala/system/Coherence.scala 74:18]
            when _T_36 : @[src/main/scala/system/Coherence.scala 74:18]
              node _T_37 = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
              node _T_38 = eq(io.out.mem.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
              node _T_39 = and(_T_37, _T_38) @[src/main/scala/system/Coherence.scala 96:53]
              when _T_39 : @[src/main/scala/system/Coherence.scala 96:89]
                connect state, UInt<3>(0h0) @[src/main/scala/system/Coherence.scala 96:97]
            else :
              node _T_40 = eq(UInt<3>(0h5), state) @[src/main/scala/system/Coherence.scala 74:18]
              when _T_40 : @[src/main/scala/system/Coherence.scala 74:18]
                node _T_41 = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                when _T_41 : @[src/main/scala/system/Coherence.scala 97:55]
                  connect state, UInt<3>(0h0) @[src/main/scala/system/Coherence.scala 97:63]


  module LockingArbiter_2 : @[src/main/scala/chisel3/util/Arbiter.scala 97:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 97:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 97:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 52:14]

    wire io_chosen_choice : UInt @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    connect io_chosen_choice, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    connect io.chosen, io_chosen_choice @[src/main/scala/chisel3/util/Arbiter.scala 54:13]
    connect io.out.valid, io.in[io.chosen].valid @[src/main/scala/chisel3/util/Arbiter.scala 55:16]
    connect io.out.bits, io.in[io.chosen].bits @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    regreset lockCount_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg lockIdx : UInt, clock @[src/main/scala/chisel3/util/Arbiter.scala 60:22]
    node locked = neq(lockCount_value, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 61:34]
    node _wantsLock_T = bits(io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wantsLock_T_1 = bits(io.out.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node wantsLock = and(_wantsLock_T, _wantsLock_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 94:62]
    node _T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_1 = and(_T, wantsLock) @[src/main/scala/chisel3/util/Arbiter.scala 64:22]
    when _T_1 : @[src/main/scala/chisel3/util/Arbiter.scala 64:36]
      connect lockIdx, io.chosen @[src/main/scala/chisel3/util/Arbiter.scala 65:15]
      node wrap = eq(lockCount_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(lockCount_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect lockCount_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when locked : @[src/main/scala/chisel3/util/Arbiter.scala 69:18]
      connect io.chosen, lockIdx @[src/main/scala/chisel3/util/Arbiter.scala 69:30]
    node _T_2 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = eq(lockIdx, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_0_ready_T_1 = mux(locked, _io_in_0_ready_T, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_0_ready_T_2 = and(_io_in_0_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    connect io.in[0].ready, _io_in_0_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    node _io_in_1_ready_T = eq(lockIdx, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_1_ready_T_1 = mux(locked, _io_in_1_ready_T, _T_2) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_1_ready_T_2 = and(_io_in_1_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    connect io.in[1].ready, _io_in_1_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 103:26]
      connect io_chosen_choice, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 103:35]


  module SimpleBusCrossbarNto1_2 : @[src/main/scala/bus/simplebus/Crossbar.scala 85:7]
    input clock : Clock @[src/main/scala/bus/simplebus/Crossbar.scala 85:7]
    input reset : Reset @[src/main/scala/bus/simplebus/Crossbar.scala 85:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}[2], out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]

    regreset state : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 92:22]
    inst inputArb of LockingArbiter_2 @[src/main/scala/bus/simplebus/Crossbar.scala 95:24]
    connect inputArb.clock, clock
    connect inputArb.reset, reset
    connect inputArb.io.in[0], io.in[0].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    connect inputArb.io.in[1], io.in[1].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    node _T = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_1 = eq(_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_2 = bits(inputArb.io.out.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_3 = eq(_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_5 = eq(_T_4, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:29]
    node _T_6 = and(inputArb.io.out.valid, _T_5) @[src/main/scala/bus/simplebus/Crossbar.scala 98:26]
    node _T_7 = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_8 = eq(_T_7, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:55]
    node _T_9 = and(_T_6, _T_8) @[src/main/scala/bus/simplebus/Crossbar.scala 98:52]
    node _T_10 = eq(_T_9, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:10]
    node _T_11 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    node _T_12 = eq(_T_11, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    when _T_12 : @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      node _T_13 = eq(_T_10, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      when _T_13 : @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
        skip
      assert(clock, _T_10, UInt<1>(0h1), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    regreset inflightSrc : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 99:28]
    connect io.out.req.bits, inputArb.io.out.bits @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    node _io_out_req_valid_T = eq(state, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 103:47]
    node _io_out_req_valid_T_1 = and(inputArb.io.out.valid, _io_out_req_valid_T) @[src/main/scala/bus/simplebus/Crossbar.scala 103:37]
    connect io.out.req.valid, _io_out_req_valid_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 103:20]
    node _inputArb_io_out_ready_T = eq(state, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 104:47]
    node _inputArb_io_out_ready_T_1 = and(io.out.req.ready, _inputArb_io_out_ready_T) @[src/main/scala/bus/simplebus/Crossbar.scala 104:37]
    connect inputArb.io.out.ready, _inputArb_io_out_ready_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 104:17]
    connect io.in[0].resp.bits, io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    connect io.in[1].resp.bits, io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    connect io.in[0].resp.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    connect io.in[1].resp.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    connect io.in[inflightSrc].resp.valid, io.out.resp.valid @[src/main/scala/bus/simplebus/Crossbar.scala 109:13]
    connect io.out.resp.ready, io.in[inflightSrc].resp.ready @[src/main/scala/bus/simplebus/Crossbar.scala 110:13]
    node _T_14 = eq(UInt<2>(0h0), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    when _T_14 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
      node _T_15 = and(inputArb.io.out.ready, inputArb.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_15 : @[src/main/scala/bus/simplebus/Crossbar.scala 115:27]
        connect inflightSrc, inputArb.io.chosen @[src/main/scala/bus/simplebus/Crossbar.scala 116:21]
        node _T_16 = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
        node _T_17 = eq(_T_16, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
        node _T_18 = bits(inputArb.io.out.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
        node _T_19 = eq(_T_18, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
        node _T_20 = and(_T_17, _T_19) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
        when _T_20 : @[src/main/scala/bus/simplebus/Crossbar.scala 117:38]
          connect state, UInt<2>(0h1) @[src/main/scala/bus/simplebus/Crossbar.scala 117:46]
        else :
          node _T_21 = eq(inputArb.io.out.bits.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
          node _T_22 = eq(inputArb.io.out.bits.cmd, UInt<1>(0h1)) @[src/main/scala/bus/simplebus/SimpleBus.scala 77:29]
          node _T_23 = or(_T_21, _T_22) @[src/main/scala/bus/simplebus/Crossbar.scala 118:47]
          when _T_23 : @[src/main/scala/bus/simplebus/Crossbar.scala 118:80]
            connect state, UInt<2>(0h2) @[src/main/scala/bus/simplebus/Crossbar.scala 118:88]
    else :
      node _T_24 = eq(UInt<2>(0h1), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
      when _T_24 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
        node _T_25 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        node _T_26 = eq(io.out.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
        node _T_27 = and(_T_25, _T_26) @[src/main/scala/bus/simplebus/Crossbar.scala 121:46]
        when _T_27 : @[src/main/scala/bus/simplebus/Crossbar.scala 121:78]
          connect state, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 121:86]
      else :
        node _T_28 = eq(UInt<2>(0h2), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
        when _T_28 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
          node _T_29 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_29 : @[src/main/scala/bus/simplebus/Crossbar.scala 122:48]
            connect state, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 122:56]


  module AXI42SimpleBusConverter : @[src/main/scala/bus/simplebus/ToAXI4.scala 25:7]
    input clock : Clock @[src/main/scala/bus/simplebus/ToAXI4.scala 25:7]
    input reset : Reset @[src/main/scala/bus/simplebus/ToAXI4.scala 25:7]
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<18>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<18>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<18>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<18>, user : UInt<1>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]

    regreset inflight_id_reg : UInt, clock, reset, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 38:32]
    regreset inflight_type : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 40:30]
    wire default_mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    connect default_mem.resp.bits.rdata, UInt<64>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    connect default_mem.resp.bits.cmd, UInt<4>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    connect default_mem.resp.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    connect default_mem.resp.ready, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    connect default_mem.req.bits.wdata, UInt<64>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    connect default_mem.req.bits.wmask, UInt<8>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    connect default_mem.req.bits.cmd, UInt<4>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    connect default_mem.req.bits.size, UInt<3>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    connect default_mem.req.bits.addr, UInt<32>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    connect default_mem.req.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    connect default_mem.req.ready, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    wire default_axi : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.r.bits.user, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.r.bits.id, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.r.bits.last, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.r.bits.data, UInt<64>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.r.bits.resp, UInt<2>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.r.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.r.ready, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.ar.bits.qos, UInt<4>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.ar.bits.cache, UInt<4>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.ar.bits.lock, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.ar.bits.burst, UInt<2>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.ar.bits.size, UInt<3>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.ar.bits.len, UInt<8>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.ar.bits.user, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.ar.bits.id, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.ar.bits.prot, UInt<3>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.ar.bits.addr, UInt<32>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.ar.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.ar.ready, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.b.bits.user, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.b.bits.id, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.b.bits.resp, UInt<2>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.b.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.b.ready, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.w.bits.last, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.w.bits.strb, UInt<8>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.w.bits.data, UInt<64>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.w.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.w.ready, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.aw.bits.qos, UInt<4>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.aw.bits.cache, UInt<4>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.aw.bits.lock, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.aw.bits.burst, UInt<2>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.aw.bits.size, UInt<3>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.aw.bits.len, UInt<8>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.aw.bits.user, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.aw.bits.id, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.aw.bits.prot, UInt<3>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.aw.bits.addr, UInt<32>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.aw.valid, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect default_axi.aw.ready, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    connect io.out.req.bits, default_mem.req.bits @[src/main/scala/bus/simplebus/ToAXI4.scala 59:7]
    connect io.in.r.bits, default_axi.r.bits @[src/main/scala/bus/simplebus/ToAXI4.scala 60:5]
    connect io.in.b.bits, default_axi.b.bits @[src/main/scala/bus/simplebus/ToAXI4.scala 61:5]
    node _T = eq(inflight_type, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_1 = eq(_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _T_2 = eq(_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 64:9]
    node _T_3 = and(_T_2, io.in.ar.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 64:23]
    when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 64:40]
      connect io.out.req.valid, UInt<1>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 65:19]
      connect io.out.req.bits.addr, io.in.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 66:14]
      node _io_out_req_bits_cmd_T = eq(io.in.ar.bits.len, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 67:27]
      node _io_out_req_bits_cmd_T_1 = mux(_io_out_req_bits_cmd_T, UInt<1>(0h0), UInt<2>(0h2)) @[src/main/scala/bus/simplebus/ToAXI4.scala 67:19]
      connect io.out.req.bits.cmd, _io_out_req_bits_cmd_T_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 67:13]
      connect io.out.req.bits.size, io.in.ar.bits.size @[src/main/scala/bus/simplebus/ToAXI4.scala 69:14]
      connect io.out.req.bits.wmask, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 71:15]
      connect io.out.req.bits.wdata, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 72:15]
      node _T_4 = and(io.out.req.ready, io.out.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_4 : @[src/main/scala/bus/simplebus/ToAXI4.scala 74:25]
        connect inflight_id_reg, io.in.ar.bits.id @[src/main/scala/bus/simplebus/ToAXI4.scala 42:21]
        connect inflight_type, UInt<2>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 43:19]
    node _T_5 = eq(inflight_type, UInt<2>(0h1)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_6 = and(_T_5, io.out.resp.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 79:27]
    when _T_6 : @[src/main/scala/bus/simplebus/ToAXI4.scala 79:46]
      connect io.in.r.valid, UInt<1>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 80:17]
      connect io.in.r.bits.data, io.out.resp.bits.rdata @[src/main/scala/bus/simplebus/ToAXI4.scala 81:12]
      connect io.in.r.bits.id, inflight_id_reg @[src/main/scala/bus/simplebus/ToAXI4.scala 82:10]
      connect io.in.r.bits.resp, UInt<2>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 84:12]
      node _io_in_r_bits_last_T = eq(io.out.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
      connect io.in.r.bits.last, _io_in_r_bits_last_T @[src/main/scala/bus/simplebus/ToAXI4.scala 85:12]
      node _T_7 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _T_8 = eq(io.out.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
      node _T_9 = and(_T_7, _T_8) @[src/main/scala/bus/simplebus/ToAXI4.scala 88:22]
      when _T_9 : @[src/main/scala/bus/simplebus/ToAXI4.scala 88:42]
        connect inflight_type, UInt<2>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 46:19]
        connect inflight_id_reg, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 47:21]
    reg aw_reg : { addr : UInt<32>, prot : UInt<3>, id : UInt<18>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}, clock @[src/main/scala/bus/simplebus/ToAXI4.scala 94:19]
    regreset bresp_en : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 95:25]
    node _T_10 = eq(inflight_type, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_11 = eq(_T_10, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _T_12 = eq(_T_11, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:9]
    node _T_13 = and(_T_12, io.in.aw.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:23]
    node _T_14 = eq(io.in.ar.valid, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:42]
    node _T_15 = and(_T_13, _T_14) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:39]
    when _T_15 : @[src/main/scala/bus/simplebus/ToAXI4.scala 97:57]
      connect aw_reg, io.in.aw.bits @[src/main/scala/bus/simplebus/ToAXI4.scala 98:12]
      node _T_16 = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_16 : @[src/main/scala/bus/simplebus/ToAXI4.scala 100:24]
        connect inflight_id_reg, io.in.aw.bits.id @[src/main/scala/bus/simplebus/ToAXI4.scala 42:21]
        connect inflight_type, UInt<2>(0h2) @[src/main/scala/bus/simplebus/ToAXI4.scala 43:19]
    node _T_17 = eq(inflight_type, UInt<2>(0h2)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_18 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_19 = and(_T_17, _T_18) @[src/main/scala/bus/simplebus/ToAXI4.scala 105:28]
    when _T_19 : @[src/main/scala/bus/simplebus/ToAXI4.scala 105:43]
      connect io.out.req.valid, UInt<1>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 106:19]
      node _io_out_req_bits_cmd_T_2 = eq(aw_reg.len, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 107:31]
      node _io_out_req_bits_cmd_T_3 = mux(io.in.w.bits.last, UInt<3>(0h7), UInt<2>(0h3)) @[src/main/scala/bus/simplebus/ToAXI4.scala 108:10]
      node _io_out_req_bits_cmd_T_4 = mux(_io_out_req_bits_cmd_T_2, UInt<1>(0h1), _io_out_req_bits_cmd_T_3) @[src/main/scala/bus/simplebus/ToAXI4.scala 107:19]
      connect io.out.req.bits.cmd, _io_out_req_bits_cmd_T_4 @[src/main/scala/bus/simplebus/ToAXI4.scala 107:13]
      connect io.out.req.bits.addr, aw_reg.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 109:14]
      connect io.out.req.bits.size, aw_reg.size @[src/main/scala/bus/simplebus/ToAXI4.scala 110:14]
      connect io.out.req.bits.wmask, io.in.w.bits.strb @[src/main/scala/bus/simplebus/ToAXI4.scala 111:15]
      connect io.out.req.bits.wdata, io.in.w.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 112:15]
      when io.in.w.bits.last : @[src/main/scala/bus/simplebus/ToAXI4.scala 115:19]
        connect bresp_en, UInt<1>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 116:16]
    node _T_20 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    when _T_20 : @[src/main/scala/bus/simplebus/ToAXI4.scala 120:21]
      connect bresp_en, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 121:14]
      connect inflight_type, UInt<2>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 46:19]
      connect inflight_id_reg, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 47:21]
    node _io_out_req_valid_T = eq(inflight_type, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_req_valid_T_1 = eq(_io_out_req_valid_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _io_out_req_valid_T_2 = eq(_io_out_req_valid_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 127:21]
    node _io_out_req_valid_T_3 = and(_io_out_req_valid_T_2, io.in.ar.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 127:35]
    node _io_out_req_valid_T_4 = eq(inflight_type, UInt<2>(0h2)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_req_valid_T_5 = and(_io_out_req_valid_T_4, io.in.w.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 127:75]
    node _io_out_req_valid_T_6 = or(_io_out_req_valid_T_3, _io_out_req_valid_T_5) @[src/main/scala/bus/simplebus/ToAXI4.scala 127:52]
    connect io.out.req.valid, _io_out_req_valid_T_6 @[src/main/scala/bus/simplebus/ToAXI4.scala 127:17]
    node _io_out_resp_ready_T = eq(inflight_type, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_resp_ready_T_1 = eq(_io_out_resp_ready_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _io_out_resp_ready_T_2 = eq(_io_out_resp_ready_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:21]
    node _io_out_resp_ready_T_3 = eq(inflight_type, UInt<2>(0h1)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_resp_ready_T_4 = and(_io_out_resp_ready_T_3, io.in.r.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:57]
    node _io_out_resp_ready_T_5 = or(_io_out_resp_ready_T_2, _io_out_resp_ready_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:35]
    node _io_out_resp_ready_T_6 = eq(inflight_type, UInt<2>(0h2)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_resp_ready_T_7 = and(_io_out_resp_ready_T_6, io.in.b.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:96]
    node _io_out_resp_ready_T_8 = or(_io_out_resp_ready_T_5, _io_out_resp_ready_T_7) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:73]
    connect io.out.resp.ready, _io_out_resp_ready_T_8 @[src/main/scala/bus/simplebus/ToAXI4.scala 128:18]
    node _io_in_ar_ready_T = eq(inflight_type, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_in_ar_ready_T_1 = eq(_io_in_ar_ready_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _io_in_ar_ready_T_2 = eq(_io_in_ar_ready_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 129:19]
    node _io_in_ar_ready_T_3 = and(_io_in_ar_ready_T_2, io.out.req.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 129:33]
    connect io.in.ar.ready, _io_in_ar_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 129:16]
    node _io_in_r_valid_T = eq(inflight_type, UInt<2>(0h1)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_in_r_valid_T_1 = and(_io_in_r_valid_T, io.out.resp.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 130:36]
    connect io.in.r.valid, _io_in_r_valid_T_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 130:15]
    node _io_in_aw_ready_T = eq(inflight_type, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_in_aw_ready_T_1 = eq(_io_in_aw_ready_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _io_in_aw_ready_T_2 = eq(_io_in_aw_ready_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 132:19]
    node _io_in_aw_ready_T_3 = eq(io.in.ar.valid, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 132:36]
    node _io_in_aw_ready_T_4 = and(_io_in_aw_ready_T_2, _io_in_aw_ready_T_3) @[src/main/scala/bus/simplebus/ToAXI4.scala 132:33]
    connect io.in.aw.ready, _io_in_aw_ready_T_4 @[src/main/scala/bus/simplebus/ToAXI4.scala 132:16]
    node _io_in_w_ready_T = eq(inflight_type, UInt<2>(0h2)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_in_w_ready_T_1 = and(_io_in_w_ready_T, io.out.req.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 133:38]
    connect io.in.w.ready, _io_in_w_ready_T_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 133:16]
    node _io_in_b_valid_T = and(bresp_en, io.out.resp.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 134:27]
    connect io.in.b.valid, _io_in_b_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 134:15]
    connect io.in.b.bits.resp, UInt<2>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 135:19]
    node _T_21 = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    when _T_21 : @[src/main/scala/bus/simplebus/ToAXI4.scala 137:22]
      node _T_22 = and(io.out.req.ready, io.out.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _T_23 = eq(inflight_type, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
      node _T_24 = eq(_T_23, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
      node _T_25 = eq(_T_24, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:47]
      node _T_26 = and(_T_22, _T_25) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:44]
      node _T_27 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:30]
      node _T_28 = eq(_T_27, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:30]
      when _T_28 : @[src/main/scala/bus/simplebus/ToAXI4.scala 137:30]
        node _T_29 = eq(_T_26, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:30]
        when _T_29 : @[src/main/scala/bus/simplebus/ToAXI4.scala 137:30]
          skip
        assert(clock, _T_26, UInt<1>(0h1), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 137:30]
    node _T_30 = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    when _T_30 : @[src/main/scala/bus/simplebus/ToAXI4.scala 138:22]
      node _T_31 = eq(inflight_type, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
      node _T_32 = eq(_T_31, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
      node _T_33 = eq(_T_32, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 138:31]
      node _T_34 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 138:30]
      node _T_35 = eq(_T_34, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 138:30]
      when _T_35 : @[src/main/scala/bus/simplebus/ToAXI4.scala 138:30]
        node _T_36 = eq(_T_33, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 138:30]
        when _T_36 : @[src/main/scala/bus/simplebus/ToAXI4.scala 138:30]
          skip
        assert(clock, _T_33, UInt<1>(0h1), "") : assert_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 138:30]
    node _T_37 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    when _T_37 : @[src/main/scala/bus/simplebus/ToAXI4.scala 139:21]
      node _T_38 = and(io.out.req.ready, io.out.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _T_39 = eq(inflight_type, UInt<2>(0h2)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
      node _T_40 = and(_T_38, _T_39) @[src/main/scala/bus/simplebus/ToAXI4.scala 139:44]
      node _T_41 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 139:29]
      node _T_42 = eq(_T_41, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 139:29]
      when _T_42 : @[src/main/scala/bus/simplebus/ToAXI4.scala 139:29]
        node _T_43 = eq(_T_40, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 139:29]
        when _T_43 : @[src/main/scala/bus/simplebus/ToAXI4.scala 139:29]
          skip
        assert(clock, _T_40, UInt<1>(0h1), "") : assert_2 @[src/main/scala/bus/simplebus/ToAXI4.scala 139:29]
    node _T_44 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    when _T_44 : @[src/main/scala/bus/simplebus/ToAXI4.scala 140:21]
      node _T_45 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _T_46 = eq(inflight_type, UInt<2>(0h2)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
      node _T_47 = and(_T_45, _T_46) @[src/main/scala/bus/simplebus/ToAXI4.scala 140:44]
      node _T_48 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 140:29]
      node _T_49 = eq(_T_48, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 140:29]
      when _T_49 : @[src/main/scala/bus/simplebus/ToAXI4.scala 140:29]
        node _T_50 = eq(_T_47, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 140:29]
        when _T_50 : @[src/main/scala/bus/simplebus/ToAXI4.scala 140:29]
          skip
        assert(clock, _T_47, UInt<1>(0h1), "") : assert_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 140:29]
    node _T_51 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    when _T_51 : @[src/main/scala/bus/simplebus/ToAXI4.scala 141:21]
      node _T_52 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _T_53 = eq(inflight_type, UInt<2>(0h1)) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
      node _T_54 = and(_T_52, _T_53) @[src/main/scala/bus/simplebus/ToAXI4.scala 141:44]
      node _T_55 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 141:29]
      node _T_56 = eq(_T_55, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 141:29]
      when _T_56 : @[src/main/scala/bus/simplebus/ToAXI4.scala 141:29]
        node _T_57 = eq(_T_54, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 141:29]
        when _T_57 : @[src/main/scala/bus/simplebus/ToAXI4.scala 141:29]
          skip
        assert(clock, _T_54, UInt<1>(0h1), "") : assert_4 @[src/main/scala/bus/simplebus/ToAXI4.scala 141:29]


  module SimpleBus2MemPortConverter : @[src/main/scala/bus/simplebus/ToMemPort.scala 28:7]
    input clock : Clock @[src/main/scala/bus/simplebus/ToMemPort.scala 28:7]
    input reset : Reset @[src/main/scala/bus/simplebus/ToMemPort.scala 28:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>}}}} @[src/main/scala/bus/simplebus/ToMemPort.scala 29:14]

    connect io.in.req.ready, io.out.req.ready @[src/main/scala/bus/simplebus/ToMemPort.scala 34:19]
    connect io.in.resp.valid, io.out.resp.valid @[src/main/scala/bus/simplebus/ToMemPort.scala 35:20]
    connect io.out.req.valid, io.in.req.valid @[src/main/scala/bus/simplebus/ToMemPort.scala 36:20]
    connect io.out.resp.ready, io.in.resp.ready @[src/main/scala/bus/simplebus/ToMemPort.scala 37:21]
    connect io.out.req.bits.addr, io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToMemPort.scala 39:24]
    connect io.out.req.bits.data, io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToMemPort.scala 40:24]
    node _io_out_req_bits_fcn_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_req_bits_fcn_T_1 = eq(_io_out_req_bits_fcn_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_req_bits_fcn_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_req_bits_fcn_T_3 = eq(_io_out_req_bits_fcn_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_req_bits_fcn_T_4 = and(_io_out_req_bits_fcn_T_1, _io_out_req_bits_fcn_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_req_bits_fcn_T_5 = mux(_io_out_req_bits_fcn_T_4, UInt<1>(0h0), UInt<1>(0h1)) @[src/main/scala/bus/simplebus/ToMemPort.scala 41:29]
    connect io.out.req.bits.fcn, _io_out_req_bits_fcn_T_5 @[src/main/scala/bus/simplebus/ToMemPort.scala 41:23]
    connect io.out.req.bits.typ, UInt<3>(0h3) @[src/main/scala/bus/simplebus/ToMemPort.scala 42:23]
    connect io.in.resp.bits.rdata, io.out.resp.bits.data @[src/main/scala/bus/simplebus/ToMemPort.scala 44:25]
    connect io.in.resp.bits.cmd, UInt<3>(0h6) @[src/main/scala/bus/simplebus/ToMemPort.scala 45:23]

  module Prefetcher : @[src/main/scala/system/Prefetcher.scala 32:7]
    input clock : Clock @[src/main/scala/system/Prefetcher.scala 32:7]
    input reset : Reset @[src/main/scala/system/Prefetcher.scala 32:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}} @[src/main/scala/system/Prefetcher.scala 33:20]

    regreset getNewReq : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/system/Prefetcher.scala 37:26]
    reg prefetchReq : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, clock @[src/main/scala/system/Prefetcher.scala 38:28]
    connect prefetchReq, io.in.bits @[src/main/scala/system/Prefetcher.scala 38:28]
    connect prefetchReq.cmd, UInt<3>(0h4) @[src/main/scala/system/Prefetcher.scala 39:19]
    node _prefetchReq_addr_T = add(io.in.bits.addr, UInt<7>(0h40)) @[src/main/scala/system/Prefetcher.scala 40:39]
    node _prefetchReq_addr_T_1 = tail(_prefetchReq_addr_T, 1) @[src/main/scala/system/Prefetcher.scala 40:39]
    connect prefetchReq.addr, _prefetchReq_addr_T_1 @[src/main/scala/system/Prefetcher.scala 40:20]
    regreset lastReqAddr : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/system/Prefetcher.scala 44:28]
    node _T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    when _T : @[src/main/scala/system/Prefetcher.scala 45:21]
      connect lastReqAddr, io.in.bits.addr @[src/main/scala/system/Prefetcher.scala 46:18]
    node _lineMask_T = mux(UInt<1>(0h1), UInt<58>(0h3ffffffffffffff), UInt<58>(0h0)) @[src/main/scala/system/Prefetcher.scala 49:26]
    node lineMask = cat(_lineMask_T, UInt<6>(0h0)) @[src/main/scala/system/Prefetcher.scala 49:21]
    node _neqAddr_T = and(io.in.bits.addr, lineMask) @[src/main/scala/system/Prefetcher.scala 50:30]
    node _neqAddr_T_1 = and(lastReqAddr, lineMask) @[src/main/scala/system/Prefetcher.scala 50:59]
    node neqAddr = neq(_neqAddr_T, _neqAddr_T_1) @[src/main/scala/system/Prefetcher.scala 50:42]
    node _T_1 = eq(getNewReq, UInt<1>(0h0)) @[src/main/scala/system/Prefetcher.scala 52:9]
    when _T_1 : @[src/main/scala/system/Prefetcher.scala 52:21]
      connect io.out.bits, io.in.bits @[src/main/scala/system/Prefetcher.scala 53:17]
      connect io.out.valid, io.in.valid @[src/main/scala/system/Prefetcher.scala 54:18]
      node _io_in_ready_T = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/system/Prefetcher.scala 55:20]
      node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/system/Prefetcher.scala 55:33]
      connect io.in.ready, _io_in_ready_T_2 @[src/main/scala/system/Prefetcher.scala 55:17]
      node _getNewReq_T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _getNewReq_T_1 = bits(io.in.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
      node _getNewReq_T_2 = and(_getNewReq_T, _getNewReq_T_1) @[src/main/scala/system/Prefetcher.scala 56:29]
      node _getNewReq_T_3 = and(_getNewReq_T_2, neqAddr) @[src/main/scala/system/Prefetcher.scala 56:53]
      connect getNewReq, _getNewReq_T_3 @[src/main/scala/system/Prefetcher.scala 56:15]
    else :
      connect io.out.bits, prefetchReq @[src/main/scala/system/Prefetcher.scala 58:17]
      node _io_out_valid_T = xor(prefetchReq.addr, UInt<30>(0h30000000)) @[src/main/scala/nutcore/NutCore.scala 86:11]
      node _io_out_valid_T_1 = bits(_io_out_valid_T, 31, 28) @[src/main/scala/nutcore/NutCore.scala 86:24]
      node _io_out_valid_T_2 = eq(_io_out_valid_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/NutCore.scala 86:44]
      node _io_out_valid_T_3 = xor(prefetchReq.addr, UInt<31>(0h40000000)) @[src/main/scala/nutcore/NutCore.scala 86:11]
      node _io_out_valid_T_4 = bits(_io_out_valid_T_3, 31, 30) @[src/main/scala/nutcore/NutCore.scala 86:24]
      node _io_out_valid_T_5 = eq(_io_out_valid_T_4, UInt<1>(0h0)) @[src/main/scala/nutcore/NutCore.scala 86:44]
      node _io_out_valid_T_6 = or(_io_out_valid_T_2, _io_out_valid_T_5) @[src/main/scala/nutcore/NutCore.scala 87:15]
      node _io_out_valid_T_7 = eq(_io_out_valid_T_6, UInt<1>(0h0)) @[src/main/scala/system/Prefetcher.scala 59:21]
      connect io.out.valid, _io_out_valid_T_7 @[src/main/scala/system/Prefetcher.scala 59:18]
      connect io.in.ready, UInt<1>(0h0) @[src/main/scala/system/Prefetcher.scala 60:17]
      node _getNewReq_T_4 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _getNewReq_T_5 = xor(prefetchReq.addr, UInt<30>(0h30000000)) @[src/main/scala/nutcore/NutCore.scala 86:11]
      node _getNewReq_T_6 = bits(_getNewReq_T_5, 31, 28) @[src/main/scala/nutcore/NutCore.scala 86:24]
      node _getNewReq_T_7 = eq(_getNewReq_T_6, UInt<1>(0h0)) @[src/main/scala/nutcore/NutCore.scala 86:44]
      node _getNewReq_T_8 = xor(prefetchReq.addr, UInt<31>(0h40000000)) @[src/main/scala/nutcore/NutCore.scala 86:11]
      node _getNewReq_T_9 = bits(_getNewReq_T_8, 31, 30) @[src/main/scala/nutcore/NutCore.scala 86:24]
      node _getNewReq_T_10 = eq(_getNewReq_T_9, UInt<1>(0h0)) @[src/main/scala/nutcore/NutCore.scala 86:44]
      node _getNewReq_T_11 = or(_getNewReq_T_7, _getNewReq_T_10) @[src/main/scala/nutcore/NutCore.scala 87:15]
      node _getNewReq_T_12 = or(_getNewReq_T_4, _getNewReq_T_11) @[src/main/scala/system/Prefetcher.scala 61:32]
      node _getNewReq_T_13 = eq(_getNewReq_T_12, UInt<1>(0h0)) @[src/main/scala/system/Prefetcher.scala 61:18]
      connect getNewReq, _getNewReq_T_13 @[src/main/scala/system/Prefetcher.scala 61:15]


  module CacheStage1_2 : @[src/main/scala/nutcore/mem/Cache.scala 126:14]
    input clock : Clock @[src/main/scala/nutcore/mem/Cache.scala 126:14]
    input reset : Reset @[src/main/scala/nutcore/mem/Cache.scala 126:14]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}}, metaReadBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>}}, flip resp : { data : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}[4]}}, dataReadBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>}}, flip resp : { data : { data : UInt<64>}[4]}}} @[src/main/scala/nutcore/mem/Cache.scala 133:14]

    node _T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node readBusValid = and(io.in.valid, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 139:34]
    wire _WIRE : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_1, io.in.bits.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_1 = bits(_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.byteOffset, _T_1 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_2 = bits(_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.wordIndex, _T_2 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_3 = bits(_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.index, _T_3 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_4 = bits(_WIRE_1, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.tag, _T_4 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect io.metaReadBus.req.bits.setIdx, _WIRE.index @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect io.metaReadBus.req.valid, readBusValid @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    wire _WIRE_2 : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    wire _WIRE_3 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_3, io.in.bits.addr @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _T_5 = bits(_WIRE_3, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_2.byteOffset, _T_5 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _T_6 = bits(_WIRE_3, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_2.wordIndex, _T_6 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _T_7 = bits(_WIRE_3, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_2.index, _T_7 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _T_8 = bits(_WIRE_3, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _WIRE_2.tag, _T_8 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    wire _WIRE_4 : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    wire _WIRE_5 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_5, io.in.bits.addr @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_9 = bits(_WIRE_5, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_4.byteOffset, _T_9 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_10 = bits(_WIRE_5, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_4.wordIndex, _T_10 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_11 = bits(_WIRE_5, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_4.index, _T_11 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_12 = bits(_WIRE_5, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _WIRE_4.tag, _T_12 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _T_13 = cat(_WIRE_2.index, _WIRE_4.wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 78:35]
    connect io.dataReadBus.req.bits.setIdx, _T_13 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect io.dataReadBus.req.valid, readBusValid @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    connect io.out.bits.req, io.in.bits @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    node _io_out_valid_T = and(io.in.valid, io.metaReadBus.req.ready) @[src/main/scala/nutcore/mem/Cache.scala 144:31]
    node _io_out_valid_T_1 = and(_io_out_valid_T, io.dataReadBus.req.ready) @[src/main/scala/nutcore/mem/Cache.scala 144:59]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/nutcore/mem/Cache.scala 144:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 145:19]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 145:32]
    node _io_in_ready_T_3 = and(_io_in_ready_T_2, io.metaReadBus.req.ready) @[src/main/scala/nutcore/mem/Cache.scala 145:48]
    node _io_in_ready_T_4 = and(_io_in_ready_T_3, io.dataReadBus.req.ready) @[src/main/scala/nutcore/mem/Cache.scala 145:76]
    connect io.in.ready, _io_in_ready_T_4 @[src/main/scala/nutcore/mem/Cache.scala 145:15]

  module CacheStage2_2 : @[src/main/scala/nutcore/mem/Cache.scala 162:14]
    input clock : Clock @[src/main/scala/nutcore/mem/Cache.scala 162:14]
    input reset : Reset @[src/main/scala/nutcore/mem/Cache.scala 162:14]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, metas : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}[4], datas : { data : UInt<64>}[4], hit : UInt<1>, waymask : UInt<4>, mmio : UInt<1>, isForwardData : UInt<1>, forwardData : { setIdx : UInt<12>, data : { data : UInt<64>}, waymask : UInt<4>}}}, flip metaReadResp : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}[4], flip dataReadResp : { data : UInt<64>}[4], flip metaWriteBus : { req : { ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>, data : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}}, flip dataWriteBus : { req : { ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>, data : { data : UInt<64>}, waymask : UInt<4>}}}} @[src/main/scala/nutcore/mem/Cache.scala 171:14]

    wire addr : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    wire _addr_WIRE : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect _addr_WIRE, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _addr_T = bits(_addr_WIRE, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect addr.byteOffset, _addr_T @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _addr_T_1 = bits(_addr_WIRE, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect addr.wordIndex, _addr_T_1 @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _addr_T_2 = bits(_addr_WIRE, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect addr.index, _addr_T_2 @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _addr_T_3 = bits(_addr_WIRE, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    connect addr.tag, _addr_T_3 @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _isForwardMeta_T = and(io.in.valid, io.metaWriteBus.req.valid) @[src/main/scala/nutcore/mem/Cache.scala 176:35]
    wire _isForwardMeta_WIRE : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _isForwardMeta_WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_1 = bits(_isForwardMeta_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE.byteOffset, _isForwardMeta_T_1 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_2 = bits(_isForwardMeta_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE.wordIndex, _isForwardMeta_T_2 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_3 = bits(_isForwardMeta_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE.index, _isForwardMeta_T_3 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_4 = bits(_isForwardMeta_WIRE_1, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _isForwardMeta_WIRE.tag, _isForwardMeta_T_4 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _isForwardMeta_T_5 = eq(io.metaWriteBus.req.bits.setIdx, _isForwardMeta_WIRE.index) @[src/main/scala/nutcore/mem/Cache.scala 176:99]
    node isForwardMeta = and(_isForwardMeta_T, _isForwardMeta_T_5) @[src/main/scala/nutcore/mem/Cache.scala 176:64]
    regreset isForwardMetaReg : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 177:33]
    when isForwardMeta : @[src/main/scala/nutcore/mem/Cache.scala 178:24]
      connect isForwardMetaReg, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 178:43]
    node _T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_1 = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 179:23]
    node _T_2 = or(_T, _T_1) @[src/main/scala/nutcore/mem/Cache.scala 179:20]
    when _T_2 : @[src/main/scala/nutcore/mem/Cache.scala 179:37]
      connect isForwardMetaReg, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 179:56]
    reg forwardMetaReg : { setIdx : UInt<9>, data : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}, clock @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    when isForwardMeta : @[src/main/scala/nutcore/mem/Cache.scala 180:33]
      connect forwardMetaReg, io.metaWriteBus.req.bits @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    wire metaWay : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}[4] @[src/main/scala/nutcore/mem/Cache.scala 182:21]
    node pickForwardMeta = or(isForwardMetaReg, isForwardMeta) @[src/main/scala/nutcore/mem/Cache.scala 183:42]
    node forwardMeta = mux(isForwardMeta, io.metaWriteBus.req.bits, forwardMetaReg) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardWaymask_0 = bits(forwardMeta.waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_1 = bits(forwardMeta.waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_2 = bits(forwardMeta.waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_3 = bits(forwardMeta.waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node _metaWay_0_T = and(pickForwardMeta, forwardWaymask_0) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_0_T_1 = mux(_metaWay_0_T, forwardMeta.data, io.metaReadResp[0]) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    connect metaWay[0], _metaWay_0_T_1 @[src/main/scala/nutcore/mem/Cache.scala 187:16]
    node _metaWay_1_T = and(pickForwardMeta, forwardWaymask_1) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_1_T_1 = mux(_metaWay_1_T, forwardMeta.data, io.metaReadResp[1]) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    connect metaWay[1], _metaWay_1_T_1 @[src/main/scala/nutcore/mem/Cache.scala 187:16]
    node _metaWay_2_T = and(pickForwardMeta, forwardWaymask_2) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_2_T_1 = mux(_metaWay_2_T, forwardMeta.data, io.metaReadResp[2]) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    connect metaWay[2], _metaWay_2_T_1 @[src/main/scala/nutcore/mem/Cache.scala 187:16]
    node _metaWay_3_T = and(pickForwardMeta, forwardWaymask_3) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_3_T_1 = mux(_metaWay_3_T, forwardMeta.data, io.metaReadResp[3]) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    connect metaWay[3], _metaWay_3_T_1 @[src/main/scala/nutcore/mem/Cache.scala 187:16]
    node _hitVec_T = eq(metaWay[0].tag, addr.tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node _hitVec_T_1 = and(metaWay[0].valid, _hitVec_T) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_2 = and(_hitVec_T_1, io.in.valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node _hitVec_T_3 = eq(metaWay[1].tag, addr.tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node _hitVec_T_4 = and(metaWay[1].valid, _hitVec_T_3) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_5 = and(_hitVec_T_4, io.in.valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node _hitVec_T_6 = eq(metaWay[2].tag, addr.tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node _hitVec_T_7 = and(metaWay[2].valid, _hitVec_T_6) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_8 = and(_hitVec_T_7, io.in.valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node _hitVec_T_9 = eq(metaWay[3].tag, addr.tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node _hitVec_T_10 = and(metaWay[3].valid, _hitVec_T_9) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_11 = and(_hitVec_T_10, io.in.valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    wire _hitVec_WIRE : UInt<1>[4] @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    connect _hitVec_WIRE[0], _hitVec_T_2 @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    connect _hitVec_WIRE[1], _hitVec_T_5 @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    connect _hitVec_WIRE[2], _hitVec_T_8 @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    connect _hitVec_WIRE[3], _hitVec_T_11 @[src/main/scala/nutcore/mem/Cache.scala 190:23]
    node hitVec_lo = cat(_hitVec_WIRE[1], _hitVec_WIRE[0]) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    node hitVec_hi = cat(_hitVec_WIRE[3], _hitVec_WIRE[2]) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    node hitVec = cat(hitVec_hi, hitVec_lo) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    regreset victimWaymask_lfsr : UInt<64>, clock, reset, UInt<64>(0h1234567887654321) @[src/main/scala/utils/LFSR64.scala 25:23]
    node _victimWaymask_xor_T = bits(victimWaymask_lfsr, 0, 0) @[src/main/scala/utils/LFSR64.scala 26:19]
    node _victimWaymask_xor_T_1 = bits(victimWaymask_lfsr, 1, 1) @[src/main/scala/utils/LFSR64.scala 26:29]
    node _victimWaymask_xor_T_2 = xor(_victimWaymask_xor_T, _victimWaymask_xor_T_1) @[src/main/scala/utils/LFSR64.scala 26:23]
    node _victimWaymask_xor_T_3 = bits(victimWaymask_lfsr, 3, 3) @[src/main/scala/utils/LFSR64.scala 26:39]
    node _victimWaymask_xor_T_4 = xor(_victimWaymask_xor_T_2, _victimWaymask_xor_T_3) @[src/main/scala/utils/LFSR64.scala 26:33]
    node _victimWaymask_xor_T_5 = bits(victimWaymask_lfsr, 4, 4) @[src/main/scala/utils/LFSR64.scala 26:49]
    node victimWaymask_xor = xor(_victimWaymask_xor_T_4, _victimWaymask_xor_T_5) @[src/main/scala/utils/LFSR64.scala 26:43]
    when UInt<1>(0h1) : @[src/main/scala/utils/LFSR64.scala 27:22]
      node _victimWaymask_lfsr_T = eq(victimWaymask_lfsr, UInt<1>(0h0)) @[src/main/scala/utils/LFSR64.scala 28:24]
      node _victimWaymask_lfsr_T_1 = bits(victimWaymask_lfsr, 63, 1) @[src/main/scala/utils/LFSR64.scala 28:51]
      node _victimWaymask_lfsr_T_2 = cat(victimWaymask_xor, _victimWaymask_lfsr_T_1) @[src/main/scala/utils/LFSR64.scala 28:41]
      node _victimWaymask_lfsr_T_3 = mux(_victimWaymask_lfsr_T, UInt<1>(0h1), _victimWaymask_lfsr_T_2) @[src/main/scala/utils/LFSR64.scala 28:18]
      connect victimWaymask_lfsr, _victimWaymask_lfsr_T_3 @[src/main/scala/utils/LFSR64.scala 28:12]
    node _victimWaymask_T = bits(victimWaymask_lfsr, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 191:53]
    node victimWaymask = dshl(UInt<1>(0h1), _victimWaymask_T) @[src/main/scala/nutcore/mem/Cache.scala 191:42]
    node _invalidVec_T = eq(metaWay[0].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_1 = eq(metaWay[1].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_2 = eq(metaWay[2].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_3 = eq(metaWay[3].valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    wire _invalidVec_WIRE : UInt<1>[4] @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    connect _invalidVec_WIRE[0], _invalidVec_T @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    connect _invalidVec_WIRE[1], _invalidVec_T_1 @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    connect _invalidVec_WIRE[2], _invalidVec_T_2 @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    connect _invalidVec_WIRE[3], _invalidVec_T_3 @[src/main/scala/nutcore/mem/Cache.scala 193:27]
    node invalidVec_lo = cat(_invalidVec_WIRE[1], _invalidVec_WIRE[0]) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node invalidVec_hi = cat(_invalidVec_WIRE[3], _invalidVec_WIRE[2]) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node invalidVec = cat(invalidVec_hi, invalidVec_lo) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node hasInvalidWay = orr(invalidVec) @[src/main/scala/nutcore/mem/Cache.scala 194:34]
    node _refillInvalidWaymask_T = geq(invalidVec, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 195:45]
    node _refillInvalidWaymask_T_1 = geq(invalidVec, UInt<3>(0h4)) @[src/main/scala/nutcore/mem/Cache.scala 196:20]
    node _refillInvalidWaymask_T_2 = geq(invalidVec, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 197:20]
    node _refillInvalidWaymask_T_3 = mux(_refillInvalidWaymask_T_2, UInt<2>(0h2), UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 197:8]
    node _refillInvalidWaymask_T_4 = mux(_refillInvalidWaymask_T_1, UInt<3>(0h4), _refillInvalidWaymask_T_3) @[src/main/scala/nutcore/mem/Cache.scala 196:8]
    node refillInvalidWaymask = mux(_refillInvalidWaymask_T, UInt<4>(0h8), _refillInvalidWaymask_T_4) @[src/main/scala/nutcore/mem/Cache.scala 195:33]
    node _waymask_T = mux(hasInvalidWay, refillInvalidWaymask, victimWaymask) @[src/main/scala/nutcore/mem/Cache.scala 200:49]
    node waymask = mux(io.out.bits.hit, hitVec, _waymask_T) @[src/main/scala/nutcore/mem/Cache.scala 200:20]
    node _T_3 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_4 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_5 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_6 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_7 = add(_T_3, _T_4) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_8 = bits(_T_7, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_9 = add(_T_5, _T_6) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_10 = bits(_T_9, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_11 = add(_T_8, _T_10) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_12 = bits(_T_11, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_13 = gt(_T_12, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 201:26]
    when _T_13 : @[src/main/scala/nutcore/mem/Cache.scala 201:32]
      skip
    node _T_14 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_15 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_16 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_17 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_18 = add(_T_14, _T_15) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_19 = bits(_T_18, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_20 = add(_T_16, _T_17) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_21 = bits(_T_20, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_22 = add(_T_19, _T_21) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_23 = bits(_T_22, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_24 = gt(_T_23, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 207:26]
    when _T_24 : @[src/main/scala/nutcore/mem/Cache.scala 207:32]
      skip
    node _T_25 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_26 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_27 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_28 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_29 = add(_T_25, _T_26) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_30 = bits(_T_29, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_31 = add(_T_27, _T_28) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_32 = bits(_T_31, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_33 = add(_T_30, _T_32) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_34 = bits(_T_33, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_35 = gt(_T_34, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 208:45]
    node _T_36 = and(io.in.valid, _T_35) @[src/main/scala/nutcore/mem/Cache.scala 208:24]
    node _T_37 = eq(_T_36, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 208:10]
    node _T_38 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    node _T_39 = eq(_T_38, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    when _T_39 : @[src/main/scala/nutcore/mem/Cache.scala 208:9]
      node _T_40 = eq(_T_37, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
      when _T_40 : @[src/main/scala/nutcore/mem/Cache.scala 208:9]
        skip
      assert(clock, _T_37, UInt<1>(0h1), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    connect io.out.bits.metas, metaWay @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    node _io_out_bits_hit_T = orr(hitVec) @[src/main/scala/nutcore/mem/Cache.scala 211:44]
    node _io_out_bits_hit_T_1 = and(io.in.valid, _io_out_bits_hit_T) @[src/main/scala/nutcore/mem/Cache.scala 211:34]
    connect io.out.bits.hit, _io_out_bits_hit_T_1 @[src/main/scala/nutcore/mem/Cache.scala 211:19]
    connect io.out.bits.waymask, waymask @[src/main/scala/nutcore/mem/Cache.scala 212:23]
    connect io.out.bits.datas, io.dataReadResp @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    node _io_out_bits_mmio_T = xor(io.in.bits.req.addr, UInt<30>(0h30000000)) @[src/main/scala/nutcore/NutCore.scala 86:11]
    node _io_out_bits_mmio_T_1 = bits(_io_out_bits_mmio_T, 31, 28) @[src/main/scala/nutcore/NutCore.scala 86:24]
    node _io_out_bits_mmio_T_2 = eq(_io_out_bits_mmio_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/NutCore.scala 86:44]
    node _io_out_bits_mmio_T_3 = xor(io.in.bits.req.addr, UInt<31>(0h40000000)) @[src/main/scala/nutcore/NutCore.scala 86:11]
    node _io_out_bits_mmio_T_4 = bits(_io_out_bits_mmio_T_3, 31, 30) @[src/main/scala/nutcore/NutCore.scala 86:24]
    node _io_out_bits_mmio_T_5 = eq(_io_out_bits_mmio_T_4, UInt<1>(0h0)) @[src/main/scala/nutcore/NutCore.scala 86:44]
    node _io_out_bits_mmio_T_6 = or(_io_out_bits_mmio_T_2, _io_out_bits_mmio_T_5) @[src/main/scala/nutcore/NutCore.scala 87:15]
    connect io.out.bits.mmio, _io_out_bits_mmio_T_6 @[src/main/scala/nutcore/mem/Cache.scala 214:20]
    wire _isForwardData_WIRE : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    wire _isForwardData_WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _isForwardData_T = bits(_isForwardData_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE.byteOffset, _isForwardData_T @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _isForwardData_T_1 = bits(_isForwardData_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE.wordIndex, _isForwardData_T_1 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _isForwardData_T_2 = bits(_isForwardData_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE.index, _isForwardData_T_2 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    node _isForwardData_T_3 = bits(_isForwardData_WIRE_1, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    connect _isForwardData_WIRE.tag, _isForwardData_T_3 @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    wire _isForwardData_WIRE_2 : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    wire _isForwardData_WIRE_3 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_3, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_4 = bits(_isForwardData_WIRE_3, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_2.byteOffset, _isForwardData_T_4 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_5 = bits(_isForwardData_WIRE_3, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_2.wordIndex, _isForwardData_T_5 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_6 = bits(_isForwardData_WIRE_3, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_2.index, _isForwardData_T_6 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_7 = bits(_isForwardData_WIRE_3, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    connect _isForwardData_WIRE_2.tag, _isForwardData_T_7 @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    node _isForwardData_T_8 = cat(_isForwardData_WIRE.index, _isForwardData_WIRE_2.wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 78:35]
    node _isForwardData_T_9 = eq(io.dataWriteBus.req.bits.setIdx, _isForwardData_T_8) @[src/main/scala/nutcore/mem/Cache.scala 217:30]
    node _isForwardData_T_10 = and(io.dataWriteBus.req.valid, _isForwardData_T_9) @[src/main/scala/nutcore/mem/Cache.scala 217:13]
    node isForwardData = and(io.in.valid, _isForwardData_T_10) @[src/main/scala/nutcore/mem/Cache.scala 216:35]
    regreset isForwardDataReg : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 219:33]
    when isForwardData : @[src/main/scala/nutcore/mem/Cache.scala 220:24]
      connect isForwardDataReg, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 220:43]
    node _T_41 = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_42 = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 221:23]
    node _T_43 = or(_T_41, _T_42) @[src/main/scala/nutcore/mem/Cache.scala 221:20]
    when _T_43 : @[src/main/scala/nutcore/mem/Cache.scala 221:37]
      connect isForwardDataReg, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 221:56]
    reg forwardDataReg : { setIdx : UInt<12>, data : { data : UInt<64>}, waymask : UInt<4>}, clock @[src/main/scala/nutcore/mem/Cache.scala 222:33]
    when isForwardData : @[src/main/scala/nutcore/mem/Cache.scala 222:33]
      connect forwardDataReg, io.dataWriteBus.req.bits @[src/main/scala/nutcore/mem/Cache.scala 222:33]
    node _io_out_bits_isForwardData_T = or(isForwardDataReg, isForwardData) @[src/main/scala/nutcore/mem/Cache.scala 223:49]
    connect io.out.bits.isForwardData, _io_out_bits_isForwardData_T @[src/main/scala/nutcore/mem/Cache.scala 223:29]
    node _io_out_bits_forwardData_T = mux(isForwardData, io.dataWriteBus.req.bits, forwardDataReg) @[src/main/scala/nutcore/mem/Cache.scala 224:33]
    connect io.out.bits.forwardData, _io_out_bits_forwardData_T @[src/main/scala/nutcore/mem/Cache.scala 224:27]
    connect io.out.bits.req, io.in.bits.req @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    connect io.out.valid, io.in.valid @[src/main/scala/nutcore/mem/Cache.scala 227:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 228:18]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 228:31]
    connect io.in.ready, _io_in_ready_T_2 @[src/main/scala/nutcore/mem/Cache.scala 228:15]
    node _T_44 = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire _WIRE : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_45 = bits(_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.byteOffset, _T_45 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_46 = bits(_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.wordIndex, _T_46 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_47 = bits(_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.index, _T_47 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_48 = bits(_WIRE_1, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.tag, _T_48 @[src/main/scala/nutcore/mem/Cache.scala 77:45]

  module Arbiter2_SRAMBundleAW_4 : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>, data : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>, data : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module Arbiter2_SRAMBundleAW_5 : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>, data : { data : UInt<64>}, waymask : UInt<4>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>, data : { data : UInt<64>}, waymask : UInt<4>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module CacheStage3_2 : @[src/main/scala/nutcore/mem/Cache.scala 235:14]
    input clock : Clock @[src/main/scala/nutcore/mem/Cache.scala 235:14]
    input reset : Reset @[src/main/scala/nutcore/mem/Cache.scala 235:14]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, metas : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}[4], datas : { data : UInt<64>}[4], hit : UInt<1>, waymask : UInt<4>, mmio : UInt<1>, isForwardData : UInt<1>, forwardData : { setIdx : UInt<12>, data : { data : UInt<64>}, waymask : UInt<4>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}, isFinish : UInt<1>, flip flush : UInt<1>, dataReadBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>}}, flip resp : { data : { data : UInt<64>}[4]}}, dataWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>, data : { data : UInt<64>}, waymask : UInt<4>}}}, metaWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>, data : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}}, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, cohResp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}, dataReadRespToL1 : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 252:14]

    inst metaWriteArb of Arbiter2_SRAMBundleAW_4 @[src/main/scala/nutcore/mem/Cache.scala 254:28]
    connect metaWriteArb.clock, clock
    connect metaWriteArb.reset, reset
    inst dataWriteArb of Arbiter2_SRAMBundleAW_5 @[src/main/scala/nutcore/mem/Cache.scala 255:28]
    connect dataWriteArb.clock, clock
    connect dataWriteArb.reset, reset
    wire addr : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    wire _addr_WIRE : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect _addr_WIRE, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T = bits(_addr_WIRE, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect addr.byteOffset, _addr_T @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_1 = bits(_addr_WIRE, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect addr.wordIndex, _addr_T_1 @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_2 = bits(_addr_WIRE, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect addr.index, _addr_T_2 @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_3 = bits(_addr_WIRE, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    connect addr.tag, _addr_T_3 @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node mmio = and(io.in.valid, io.in.bits.mmio) @[src/main/scala/nutcore/mem/Cache.scala 259:26]
    node hit = and(io.in.valid, io.in.bits.hit) @[src/main/scala/nutcore/mem/Cache.scala 260:25]
    node _miss_T = eq(io.in.bits.hit, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 261:29]
    node miss = and(io.in.valid, _miss_T) @[src/main/scala/nutcore/mem/Cache.scala 261:26]
    node _probe_T = and(io.in.valid, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 262:27]
    node _probe_T_1 = eq(io.in.bits.req.cmd, UInt<4>(0h8)) @[src/main/scala/bus/simplebus/SimpleBus.scala 79:23]
    node probe = and(_probe_T, _probe_T_1) @[src/main/scala/nutcore/mem/Cache.scala 262:39]
    node _hitReadBurst_T = eq(io.in.bits.req.cmd, UInt<2>(0h2)) @[src/main/scala/bus/simplebus/SimpleBus.scala 76:27]
    node hitReadBurst = and(hit, _hitReadBurst_T) @[src/main/scala/nutcore/mem/Cache.scala 263:26]
    node _meta_T = bits(io.in.bits.waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_1 = bits(io.in.bits.waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_2 = bits(io.in.bits.waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_3 = bits(io.in.bits.waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    wire meta : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_4 = mux(_meta_T, io.in.bits.metas[0].dirty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_5 = mux(_meta_T_1, io.in.bits.metas[1].dirty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_6 = mux(_meta_T_2, io.in.bits.metas[2].dirty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_7 = mux(_meta_T_3, io.in.bits.metas[3].dirty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_8 = or(_meta_T_4, _meta_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_9 = or(_meta_T_8, _meta_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_10 = or(_meta_T_9, _meta_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _meta_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _meta_WIRE, _meta_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect meta.dirty, _meta_WIRE @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_11 = mux(_meta_T, io.in.bits.metas[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_12 = mux(_meta_T_1, io.in.bits.metas[1].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_13 = mux(_meta_T_2, io.in.bits.metas[2].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_14 = mux(_meta_T_3, io.in.bits.metas[3].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_15 = or(_meta_T_11, _meta_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_16 = or(_meta_T_15, _meta_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_17 = or(_meta_T_16, _meta_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _meta_WIRE_1 : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _meta_WIRE_1, _meta_T_17 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect meta.valid, _meta_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_18 = mux(_meta_T, io.in.bits.metas[0].tag, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_19 = mux(_meta_T_1, io.in.bits.metas[1].tag, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_20 = mux(_meta_T_2, io.in.bits.metas[2].tag, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_21 = mux(_meta_T_3, io.in.bits.metas[3].tag, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_22 = or(_meta_T_18, _meta_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_23 = or(_meta_T_22, _meta_T_20) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_24 = or(_meta_T_23, _meta_T_21) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _meta_WIRE_2 : UInt<17> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _meta_WIRE_2, _meta_T_24 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect meta.tag, _meta_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T = and(mmio, hit) @[src/main/scala/nutcore/mem/Cache.scala 265:17]
    node _T_1 = eq(_T, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 265:10]
    node _T_2 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _T_3 = eq(_T_2, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    when _T_3 : @[src/main/scala/nutcore/mem/Cache.scala 265:9]
      node _T_4 = eq(_T_1, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
      when _T_4 : @[src/main/scala/nutcore/mem/Cache.scala 265:9]
        skip
      assert(clock, _T_1, UInt<1>(0h1), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _useForwardData_T = eq(io.in.bits.waymask, io.in.bits.forwardData.waymask) @[src/main/scala/nutcore/mem/Cache.scala 273:71]
    node useForwardData = and(io.in.bits.isForwardData, _useForwardData_T) @[src/main/scala/nutcore/mem/Cache.scala 273:49]
    node _dataReadArray_T = bits(io.in.bits.waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_1 = bits(io.in.bits.waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_2 = bits(io.in.bits.waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_3 = bits(io.in.bits.waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    wire _dataReadArray_WIRE : { data : UInt<64>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_4 = mux(_dataReadArray_T, io.in.bits.datas[0].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_5 = mux(_dataReadArray_T_1, io.in.bits.datas[1].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_6 = mux(_dataReadArray_T_2, io.in.bits.datas[2].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_7 = mux(_dataReadArray_T_3, io.in.bits.datas[3].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_8 = or(_dataReadArray_T_4, _dataReadArray_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_9 = or(_dataReadArray_T_8, _dataReadArray_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_10 = or(_dataReadArray_T_9, _dataReadArray_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _dataReadArray_WIRE_1 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _dataReadArray_WIRE_1, _dataReadArray_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _dataReadArray_WIRE.data, _dataReadArray_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node dataRead = mux(useForwardData, io.in.bits.forwardData.data.data, _dataReadArray_WIRE.data) @[src/main/scala/nutcore/mem/Cache.scala 275:21]
    node _wordMask_T = eq(UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 276:22]
    node _wordMask_T_1 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wordMask_T_2 = and(_wordMask_T, _wordMask_T_1) @[src/main/scala/nutcore/mem/Cache.scala 276:28]
    node _wordMask_T_3 = bits(io.in.bits.req.wmask, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_4 = bits(io.in.bits.req.wmask, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_5 = bits(io.in.bits.req.wmask, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_6 = bits(io.in.bits.req.wmask, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_7 = bits(io.in.bits.req.wmask, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_8 = bits(io.in.bits.req.wmask, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_9 = bits(io.in.bits.req.wmask, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_10 = bits(io.in.bits.req.wmask, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_11 = mux(_wordMask_T_3, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_12 = mux(_wordMask_T_4, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_13 = mux(_wordMask_T_5, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_14 = mux(_wordMask_T_6, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_15 = mux(_wordMask_T_7, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_16 = mux(_wordMask_T_8, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_17 = mux(_wordMask_T_9, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_18 = mux(_wordMask_T_10, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node wordMask_lo_lo = cat(_wordMask_T_12, _wordMask_T_11) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_lo_hi = cat(_wordMask_T_14, _wordMask_T_13) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_lo = cat(wordMask_lo_hi, wordMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi_lo = cat(_wordMask_T_16, _wordMask_T_15) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi_hi = cat(_wordMask_T_18, _wordMask_T_17) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi = cat(wordMask_hi_hi, wordMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _wordMask_T_19 = cat(wordMask_hi, wordMask_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask = mux(_wordMask_T_2, _wordMask_T_19, UInt<64>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 276:21]
    regreset writeL2BeatCnt_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_5 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_6 = eq(io.in.bits.req.cmd, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 279:32]
    node _T_7 = eq(io.in.bits.req.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _T_8 = or(_T_6, _T_7) @[src/main/scala/nutcore/mem/Cache.scala 279:60]
    node _T_9 = and(_T_5, _T_8) @[src/main/scala/nutcore/mem/Cache.scala 279:20]
    when _T_9 : @[src/main/scala/nutcore/mem/Cache.scala 279:83]
      node wrap = eq(writeL2BeatCnt_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(writeL2BeatCnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect writeL2BeatCnt_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _hitWrite_T = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node hitWrite = and(hit, _hitWrite_T) @[src/main/scala/nutcore/mem/Cache.scala 283:22]
    wire dataHitWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>, data : { data : UInt<64>}, waymask : UInt<4>}}} @[src/main/scala/nutcore/mem/Cache.scala 284:29]
    wire dataHitWriteBus_x1 : { data : UInt<64>} @[src/main/scala/nutcore/mem/Cache.scala 285:16]
    node _dataHitWriteBus_x1_T = and(io.in.bits.req.wdata, wordMask) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dataHitWriteBus_x1_T_1 = not(wordMask) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dataHitWriteBus_x1_T_2 = and(dataRead, _dataHitWriteBus_x1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _dataHitWriteBus_x1_T_3 = or(_dataHitWriteBus_x1_T, _dataHitWriteBus_x1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    connect dataHitWriteBus_x1.data, _dataHitWriteBus_x1_T_3 @[src/main/scala/nutcore/mem/Cache.scala 104:15]
    node _dataHitWriteBus_x3_T = eq(io.in.bits.req.cmd, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 286:60]
    node _dataHitWriteBus_x3_T_1 = eq(io.in.bits.req.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _dataHitWriteBus_x3_T_2 = or(_dataHitWriteBus_x3_T, _dataHitWriteBus_x3_T_1) @[src/main/scala/nutcore/mem/Cache.scala 286:88]
    node _dataHitWriteBus_x3_T_3 = mux(_dataHitWriteBus_x3_T_2, writeL2BeatCnt_value, addr.wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 286:51]
    node dataHitWriteBus_x3 = cat(addr.index, _dataHitWriteBus_x3_T_3) @[src/main/scala/nutcore/mem/Cache.scala 286:35]
    connect dataHitWriteBus.req.bits.setIdx, dataHitWriteBus_x3 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect dataHitWriteBus.req.bits.data, dataHitWriteBus_x1 @[src/main/scala/utils/SRAMTemplate.scala 37:15]
    connect dataHitWriteBus.req.bits.waymask, io.in.bits.waymask @[src/main/scala/utils/SRAMTemplate.scala 38:24]
    connect dataHitWriteBus.req.valid, hitWrite @[src/main/scala/utils/SRAMTemplate.scala 63:20]
    wire metaHitWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>, data : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}} @[src/main/scala/nutcore/mem/Cache.scala 288:29]
    node _metaHitWriteBus_x5_T = eq(meta.dirty, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 289:25]
    node metaHitWriteBus_x5 = and(hitWrite, _metaHitWriteBus_x5_T) @[src/main/scala/nutcore/mem/Cache.scala 289:22]
    wire _metaHitWriteBus_x6_WIRE : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _metaHitWriteBus_x6_WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaHitWriteBus_x6_T = bits(_metaHitWriteBus_x6_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE.byteOffset, _metaHitWriteBus_x6_T @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaHitWriteBus_x6_T_1 = bits(_metaHitWriteBus_x6_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE.wordIndex, _metaHitWriteBus_x6_T_1 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaHitWriteBus_x6_T_2 = bits(_metaHitWriteBus_x6_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE.index, _metaHitWriteBus_x6_T_2 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaHitWriteBus_x6_T_3 = bits(_metaHitWriteBus_x6_WIRE_1, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaHitWriteBus_x6_WIRE.tag, _metaHitWriteBus_x6_T_3 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire metaHitWriteBus_x8 : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 290:16]
    connect metaHitWriteBus_x8.tag, meta.tag @[src/main/scala/nutcore/mem/Cache.scala 93:14]
    connect metaHitWriteBus_x8.valid, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 94:16]
    connect metaHitWriteBus_x8.dirty, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 95:16]
    connect metaHitWriteBus.req.bits.setIdx, _metaHitWriteBus_x6_WIRE.index @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect metaHitWriteBus.req.bits.data, metaHitWriteBus_x8 @[src/main/scala/utils/SRAMTemplate.scala 37:15]
    connect metaHitWriteBus.req.bits.waymask, io.in.bits.waymask @[src/main/scala/utils/SRAMTemplate.scala 38:24]
    connect metaHitWriteBus.req.valid, metaHitWriteBus_x5 @[src/main/scala/utils/SRAMTemplate.scala 63:20]
    regreset state : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 294:22]
    regreset needFlush : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 295:26]
    node _T_10 = neq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 297:28]
    node _T_11 = and(io.flush, _T_10) @[src/main/scala/nutcore/mem/Cache.scala 297:18]
    when _T_11 : @[src/main/scala/nutcore/mem/Cache.scala 297:41]
      connect needFlush, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 297:53]
    node _T_12 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_13 = and(_T_12, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 298:21]
    when _T_13 : @[src/main/scala/nutcore/mem/Cache.scala 298:35]
      connect needFlush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 298:47]
    regreset readBeatCnt_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset writeBeatCnt_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset state2 : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 304:23]
    node _T_14 = eq(state, UInt<4>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 306:39]
    node _T_15 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 306:66]
    node _T_16 = or(_T_14, _T_15) @[src/main/scala/nutcore/mem/Cache.scala 306:57]
    node _T_17 = eq(state2, UInt<2>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 306:92]
    node _T_18 = and(_T_16, _T_17) @[src/main/scala/nutcore/mem/Cache.scala 306:81]
    node _T_19 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 307:40]
    node _T_20 = mux(_T_19, readBeatCnt_value, writeBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 307:33]
    node _T_21 = cat(addr.index, _T_20) @[src/main/scala/nutcore/mem/Cache.scala 307:17]
    connect io.dataReadBus.req.bits.setIdx, _T_21 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect io.dataReadBus.req.valid, _T_18 @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    node _dataWay_T = eq(state2, UInt<2>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 308:60]
    reg dataWay : { data : UInt<64>}[4], clock @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    when _dataWay_T : @[src/main/scala/nutcore/mem/Cache.scala 308:26]
      connect dataWay, io.dataReadBus.resp.data @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    node _dataHitWay_T = bits(io.in.bits.waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_1 = bits(io.in.bits.waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_2 = bits(io.in.bits.waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_3 = bits(io.in.bits.waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    wire _dataHitWay_WIRE : { data : UInt<64>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_4 = mux(_dataHitWay_T, dataWay[0].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_5 = mux(_dataHitWay_T_1, dataWay[1].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_6 = mux(_dataHitWay_T_2, dataWay[2].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_7 = mux(_dataHitWay_T_3, dataWay[3].data, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_8 = or(_dataHitWay_T_4, _dataHitWay_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_9 = or(_dataHitWay_T_8, _dataHitWay_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_10 = or(_dataHitWay_T_9, _dataHitWay_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _dataHitWay_WIRE_1 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _dataHitWay_WIRE_1, _dataHitWay_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _dataHitWay_WIRE.data, _dataHitWay_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_22 = eq(UInt<2>(0h0), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    when _T_22 : @[src/main/scala/nutcore/mem/Cache.scala 311:19]
      node _T_23 = and(io.dataReadBus.req.ready, io.dataReadBus.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_23 : @[src/main/scala/nutcore/mem/Cache.scala 312:51]
        connect state2, UInt<2>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 312:60]
    else :
      node _T_24 = eq(UInt<2>(0h1), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
      when _T_24 : @[src/main/scala/nutcore/mem/Cache.scala 311:19]
        connect state2, UInt<2>(0h2) @[src/main/scala/nutcore/mem/Cache.scala 313:35]
      else :
        node _T_25 = eq(UInt<2>(0h2), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
        when _T_25 : @[src/main/scala/nutcore/mem/Cache.scala 311:19]
          node _T_26 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          node _T_27 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          node _T_28 = or(_T_26, _T_27) @[src/main/scala/nutcore/mem/Cache.scala 314:44]
          node _T_29 = and(hitReadBurst, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 314:79]
          node _T_30 = or(_T_28, _T_29) @[src/main/scala/nutcore/mem/Cache.scala 314:63]
          when _T_30 : @[src/main/scala/nutcore/mem/Cache.scala 314:96]
            connect state2, UInt<2>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 314:105]
    node _raddr_T = bits(io.in.bits.req.addr, 31, 3) @[src/main/scala/nutcore/mem/Cache.scala 318:44]
    node raddr = cat(_raddr_T, UInt<3>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 318:35]
    node waddr_hi = cat(meta.tag, addr.index) @[src/main/scala/nutcore/mem/Cache.scala 321:18]
    node waddr = cat(waddr_hi, UInt<6>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 321:18]
    node _cmd_T = eq(state, UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 322:23]
    node _cmd_T_1 = eq(writeBeatCnt_value, UInt<3>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 323:29]
    node _cmd_T_2 = mux(_cmd_T_1, UInt<3>(0h7), UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 323:8]
    node cmd = mux(_cmd_T, UInt<2>(0h2), _cmd_T_2) @[src/main/scala/nutcore/mem/Cache.scala 322:16]
    node _T_31 = eq(state, UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 324:42]
    node _T_32 = mux(_T_31, raddr, waddr) @[src/main/scala/nutcore/mem/Cache.scala 324:35]
    node _T_33 = mux(UInt<1>(0h1), UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 326:37]
    connect io.mem.req.bits.addr, _T_32 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    connect io.mem.req.bits.cmd, cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    connect io.mem.req.bits.size, UInt<2>(0h3) @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    connect io.mem.req.bits.wdata, _dataHitWay_WIRE.data @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    connect io.mem.req.bits.wmask, _T_33 @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    connect io.mem.resp.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 328:21]
    node _io_mem_req_valid_T = eq(state, UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 329:30]
    node _io_mem_req_valid_T_1 = eq(state, UInt<4>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 329:59]
    node _io_mem_req_valid_T_2 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 329:89]
    node _io_mem_req_valid_T_3 = and(_io_mem_req_valid_T_1, _io_mem_req_valid_T_2) @[src/main/scala/nutcore/mem/Cache.scala 329:78]
    node _io_mem_req_valid_T_4 = or(_io_mem_req_valid_T, _io_mem_req_valid_T_3) @[src/main/scala/nutcore/mem/Cache.scala 329:48]
    connect io.mem.req.valid, _io_mem_req_valid_T_4 @[src/main/scala/nutcore/mem/Cache.scala 329:20]
    connect io.mmio.req.bits, io.in.bits.req @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    connect io.mmio.resp.ready, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 333:22]
    node _io_mmio_req_valid_T = eq(state, UInt<4>(0h5)) @[src/main/scala/nutcore/mem/Cache.scala 334:31]
    connect io.mmio.req.valid, _io_mmio_req_valid_T @[src/main/scala/nutcore/mem/Cache.scala 334:21]
    regreset afterFirstRead : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 336:31]
    node _alreadyOutFire_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset alreadyOutFire : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 337:33]
    when _alreadyOutFire_T : @[src/main/scala/nutcore/mem/Cache.scala 337:33]
      connect alreadyOutFire, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 337:33]
    node _readingFirst_T = eq(afterFirstRead, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 338:22]
    node _readingFirst_T_1 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _readingFirst_T_2 = and(_readingFirst_T, _readingFirst_T_1) @[src/main/scala/nutcore/mem/Cache.scala 338:38]
    node _readingFirst_T_3 = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 338:68]
    node readingFirst = and(_readingFirst_T_2, _readingFirst_T_3) @[src/main/scala/nutcore/mem/Cache.scala 338:58]
    node _inRdataRegDemand_T = mux(mmio, io.mmio.resp.bits.rdata, io.mem.resp.bits.rdata) @[src/main/scala/nutcore/mem/Cache.scala 339:39]
    node _inRdataRegDemand_T_1 = eq(state, UInt<4>(0h6)) @[src/main/scala/nutcore/mem/Cache.scala 340:52]
    node _inRdataRegDemand_T_2 = mux(mmio, _inRdataRegDemand_T_1, readingFirst) @[src/main/scala/nutcore/mem/Cache.scala 340:39]
    reg inRdataRegDemand : UInt<64>, clock @[src/main/scala/nutcore/mem/Cache.scala 339:35]
    when _inRdataRegDemand_T_2 : @[src/main/scala/nutcore/mem/Cache.scala 339:35]
      connect inRdataRegDemand, _inRdataRegDemand_T @[src/main/scala/nutcore/mem/Cache.scala 339:35]
    node _io_cohResp_valid_T = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 343:31]
    node _io_cohResp_valid_T_1 = and(_io_cohResp_valid_T, probe) @[src/main/scala/nutcore/mem/Cache.scala 343:43]
    node _io_cohResp_valid_T_2 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 344:31]
    node _io_cohResp_valid_T_3 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 344:57]
    node _io_cohResp_valid_T_4 = and(_io_cohResp_valid_T_2, _io_cohResp_valid_T_3) @[src/main/scala/nutcore/mem/Cache.scala 344:46]
    node _io_cohResp_valid_T_5 = or(_io_cohResp_valid_T_1, _io_cohResp_valid_T_4) @[src/main/scala/nutcore/mem/Cache.scala 343:53]
    connect io.cohResp.valid, _io_cohResp_valid_T_5 @[src/main/scala/nutcore/mem/Cache.scala 343:20]
    connect io.cohResp.bits.rdata, _dataHitWay_WIRE.data @[src/main/scala/nutcore/mem/Cache.scala 345:25]
    node _releaseLast_T = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 346:35]
    node _releaseLast_T_1 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _releaseLast_T_2 = and(_releaseLast_T, _releaseLast_T_1) @[src/main/scala/nutcore/mem/Cache.scala 346:49]
    regreset releaseLast_c_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire releaseLast : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect releaseLast, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _releaseLast_T_2 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node releaseLast_wrap_wrap = eq(releaseLast_c_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _releaseLast_wrap_value_T = add(releaseLast_c_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _releaseLast_wrap_value_T_1 = tail(_releaseLast_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect releaseLast_c_value, _releaseLast_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect releaseLast, releaseLast_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _io_cohResp_bits_cmd_T = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 347:36]
    node _io_cohResp_bits_cmd_T_1 = mux(releaseLast, UInt<3>(0h6), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 347:54]
    node _io_cohResp_bits_cmd_T_2 = mux(hit, UInt<4>(0hc), UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 348:8]
    node _io_cohResp_bits_cmd_T_3 = mux(_io_cohResp_bits_cmd_T, _io_cohResp_bits_cmd_T_1, _io_cohResp_bits_cmd_T_2) @[src/main/scala/nutcore/mem/Cache.scala 347:29]
    connect io.cohResp.bits.cmd, _io_cohResp_bits_cmd_T_3 @[src/main/scala/nutcore/mem/Cache.scala 347:23]
    node _respToL1Fire_T = and(hitReadBurst, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 350:35]
    node _respToL1Fire_T_1 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 350:61]
    node respToL1Fire = and(_respToL1Fire_T, _respToL1Fire_T_1) @[src/main/scala/nutcore/mem/Cache.scala 350:51]
    node _respToL1Last_T = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 351:37]
    node _respToL1Last_T_1 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 351:57]
    node _respToL1Last_T_2 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 351:81]
    node _respToL1Last_T_3 = and(_respToL1Last_T_1, _respToL1Last_T_2) @[src/main/scala/nutcore/mem/Cache.scala 351:71]
    node _respToL1Last_T_4 = or(_respToL1Last_T, _respToL1Last_T_3) @[src/main/scala/nutcore/mem/Cache.scala 351:48]
    node _respToL1Last_T_5 = and(_respToL1Last_T_4, hitReadBurst) @[src/main/scala/nutcore/mem/Cache.scala 351:96]
    node _respToL1Last_T_6 = and(_respToL1Last_T_5, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 351:112]
    regreset respToL1Last_c_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire respToL1Last : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect respToL1Last, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _respToL1Last_T_6 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node respToL1Last_wrap_wrap = eq(respToL1Last_c_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _respToL1Last_wrap_value_T = add(respToL1Last_c_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _respToL1Last_wrap_value_T_1 = tail(_respToL1Last_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect respToL1Last_c_value, _respToL1Last_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect respToL1Last, respToL1Last_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _T_34 = eq(UInt<4>(0h0), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    when _T_34 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
      connect afterFirstRead, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 355:22]
      connect alreadyOutFire, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 356:22]
      when probe : @[src/main/scala/nutcore/mem/Cache.scala 358:20]
        node _T_35 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_35 : @[src/main/scala/nutcore/mem/Cache.scala 359:32]
          node _state_T = mux(hit, UInt<4>(0h8), UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 360:23]
          connect state, _state_T @[src/main/scala/nutcore/mem/Cache.scala 360:17]
          connect readBeatCnt_value, addr.wordIndex @[src/main/scala/nutcore/mem/Cache.scala 361:29]
      else :
        node _T_36 = and(hitReadBurst, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 363:33]
        when _T_36 : @[src/main/scala/nutcore/mem/Cache.scala 363:50]
          connect state, UInt<4>(0h8) @[src/main/scala/nutcore/mem/Cache.scala 364:15]
          node _value_T_2 = eq(addr.wordIndex, UInt<3>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 365:49]
          node _value_T_3 = add(addr.wordIndex, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 365:93]
          node _value_T_4 = tail(_value_T_3, 1) @[src/main/scala/nutcore/mem/Cache.scala 365:93]
          node _value_T_5 = mux(_value_T_2, UInt<1>(0h0), _value_T_4) @[src/main/scala/nutcore/mem/Cache.scala 365:33]
          connect readBeatCnt_value, _value_T_5 @[src/main/scala/nutcore/mem/Cache.scala 365:27]
        else :
          node _T_37 = or(miss, mmio) @[src/main/scala/nutcore/mem/Cache.scala 366:26]
          node _T_38 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 366:38]
          node _T_39 = and(_T_37, _T_38) @[src/main/scala/nutcore/mem/Cache.scala 366:35]
          when _T_39 : @[src/main/scala/nutcore/mem/Cache.scala 366:49]
            node _state_T_1 = eq(UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 367:43]
            node _state_T_2 = and(_state_T_1, meta.dirty) @[src/main/scala/nutcore/mem/Cache.scala 367:49]
            node _state_T_3 = mux(_state_T_2, UInt<4>(0h3), UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 367:42]
            node _state_T_4 = mux(mmio, UInt<4>(0h5), _state_T_3) @[src/main/scala/nutcore/mem/Cache.scala 367:21]
            connect state, _state_T_4 @[src/main/scala/nutcore/mem/Cache.scala 367:15]
    else :
      node _T_40 = eq(UInt<4>(0h5), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
      when _T_40 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
        node _T_41 = and(io.mmio.req.ready, io.mmio.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_41 : @[src/main/scala/nutcore/mem/Cache.scala 371:46]
          connect state, UInt<4>(0h6) @[src/main/scala/nutcore/mem/Cache.scala 371:54]
      else :
        node _T_42 = eq(UInt<4>(0h6), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
        when _T_42 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
          node _T_43 = and(io.mmio.resp.ready, io.mmio.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_43 : @[src/main/scala/nutcore/mem/Cache.scala 372:48]
            connect state, UInt<4>(0h7) @[src/main/scala/nutcore/mem/Cache.scala 372:56]
        else :
          node _T_44 = eq(UInt<4>(0h8), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
          when _T_44 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
            node _T_45 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
            node _T_46 = or(_T_45, respToL1Fire) @[src/main/scala/nutcore/mem/Cache.scala 375:29]
            when _T_46 : @[src/main/scala/nutcore/mem/Cache.scala 375:46]
              node wrap_1 = eq(readBeatCnt_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
              node _value_T_6 = add(readBeatCnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
              node _value_T_7 = tail(_value_T_6, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
              connect readBeatCnt_value, _value_T_7 @[src/main/scala/chisel3/util/Counter.scala 77:15]
            node _T_47 = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
            node _T_48 = and(probe, _T_47) @[src/main/scala/nutcore/mem/Cache.scala 376:19]
            node _T_49 = and(_T_48, releaseLast) @[src/main/scala/nutcore/mem/Cache.scala 376:38]
            node _T_50 = and(respToL1Fire, respToL1Last) @[src/main/scala/nutcore/mem/Cache.scala 376:69]
            node _T_51 = or(_T_49, _T_50) @[src/main/scala/nutcore/mem/Cache.scala 376:53]
            when _T_51 : @[src/main/scala/nutcore/mem/Cache.scala 376:86]
              connect state, UInt<4>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 376:94]
          else :
            node _T_52 = eq(UInt<4>(0h1), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
            when _T_52 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
              node _T_53 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
              when _T_53 : @[src/main/scala/nutcore/mem/Cache.scala 379:48]
                connect state, UInt<4>(0h2) @[src/main/scala/nutcore/mem/Cache.scala 380:13]
                connect readBeatCnt_value, addr.wordIndex @[src/main/scala/nutcore/mem/Cache.scala 381:25]
            else :
              node _T_54 = eq(UInt<4>(0h2), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
              when _T_54 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                node _T_55 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                when _T_55 : @[src/main/scala/nutcore/mem/Cache.scala 385:31]
                  connect afterFirstRead, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 386:24]
                  node wrap_2 = eq(readBeatCnt_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
                  node _value_T_8 = add(readBeatCnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
                  node _value_T_9 = tail(_value_T_8, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
                  connect readBeatCnt_value, _value_T_9 @[src/main/scala/chisel3/util/Counter.scala 77:15]
                  node _T_56 = eq(io.in.bits.req.cmd, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 388:23]
                  when _T_56 : @[src/main/scala/nutcore/mem/Cache.scala 388:52]
                    connect writeL2BeatCnt_value, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 388:75]
                  node _T_57 = eq(io.mem.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
                  when _T_57 : @[src/main/scala/nutcore/mem/Cache.scala 389:44]
                    connect state, UInt<4>(0h7) @[src/main/scala/nutcore/mem/Cache.scala 389:52]
              else :
                node _T_58 = eq(UInt<4>(0h3), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                when _T_58 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                  node _T_59 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                  when _T_59 : @[src/main/scala/nutcore/mem/Cache.scala 394:30]
                    node wrap_3 = eq(writeBeatCnt_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
                    node _value_T_10 = add(writeBeatCnt_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
                    node _value_T_11 = tail(_value_T_10, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
                    connect writeBeatCnt_value, _value_T_11 @[src/main/scala/chisel3/util/Counter.scala 77:15]
                  node _T_60 = eq(io.mem.req.bits.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
                  node _T_61 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                  node _T_62 = and(_T_60, _T_61) @[src/main/scala/nutcore/mem/Cache.scala 395:43]
                  when _T_62 : @[src/main/scala/nutcore/mem/Cache.scala 395:63]
                    connect state, UInt<4>(0h4) @[src/main/scala/nutcore/mem/Cache.scala 395:71]
                else :
                  node _T_63 = eq(UInt<4>(0h4), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                  when _T_63 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                    node _T_64 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                    when _T_64 : @[src/main/scala/nutcore/mem/Cache.scala 398:51]
                      connect state, UInt<4>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 398:59]
                  else :
                    node _T_65 = eq(UInt<4>(0h7), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                    when _T_65 : @[src/main/scala/nutcore/mem/Cache.scala 353:18]
                      node _T_66 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
                      node _T_67 = or(_T_66, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 399:42]
                      node _T_68 = or(_T_67, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 399:55]
                      when _T_68 : @[src/main/scala/nutcore/mem/Cache.scala 399:74]
                        connect state, UInt<4>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 399:82]
    node _dataRefill_T = mux(readingFirst, wordMask, UInt<64>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 402:67]
    node _dataRefill_T_1 = and(io.in.bits.req.wdata, _dataRefill_T) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dataRefill_T_2 = not(_dataRefill_T) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dataRefill_T_3 = and(io.mem.resp.bits.rdata, _dataRefill_T_2) @[src/main/scala/utils/BitUtils.scala 34:37]
    node dataRefill = or(_dataRefill_T_1, _dataRefill_T_3) @[src/main/scala/utils/BitUtils.scala 34:26]
    wire dataRefillWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>, data : { data : UInt<64>}, waymask : UInt<4>}}} @[src/main/scala/nutcore/mem/Cache.scala 403:32]
    node _dataRefillWriteBus_x9_T = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 404:20]
    node _dataRefillWriteBus_x9_T_1 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node dataRefillWriteBus_x9 = and(_dataRefillWriteBus_x9_T, _dataRefillWriteBus_x9_T_1) @[src/main/scala/nutcore/mem/Cache.scala 404:39]
    node dataRefillWriteBus_x10 = cat(addr.index, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 404:72]
    wire dataRefillWriteBus_x11 : { data : UInt<64>} @[src/main/scala/nutcore/mem/Cache.scala 405:16]
    connect dataRefillWriteBus_x11.data, dataRefill @[src/main/scala/nutcore/mem/Cache.scala 104:15]
    connect dataRefillWriteBus.req.bits.setIdx, dataRefillWriteBus_x10 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect dataRefillWriteBus.req.bits.data, dataRefillWriteBus_x11 @[src/main/scala/utils/SRAMTemplate.scala 37:15]
    connect dataRefillWriteBus.req.bits.waymask, io.in.bits.waymask @[src/main/scala/utils/SRAMTemplate.scala 38:24]
    connect dataRefillWriteBus.req.valid, dataRefillWriteBus_x9 @[src/main/scala/utils/SRAMTemplate.scala 63:20]
    connect dataWriteArb.io.in[0], dataHitWriteBus.req @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    connect dataWriteArb.io.in[1], dataRefillWriteBus.req @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    connect io.dataWriteBus.req.bits, dataWriteArb.io.out.bits @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    connect io.dataWriteBus.req.valid, dataWriteArb.io.out.valid @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    connect dataWriteArb.io.out.ready, io.dataWriteBus.req.ready @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    wire metaRefillWriteBus : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>, data : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}} @[src/main/scala/nutcore/mem/Cache.scala 411:32]
    node _metaRefillWriteBus_T = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 412:20]
    node _metaRefillWriteBus_T_1 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _metaRefillWriteBus_T_2 = and(_metaRefillWriteBus_T, _metaRefillWriteBus_T_1) @[src/main/scala/nutcore/mem/Cache.scala 412:39]
    node _metaRefillWriteBus_T_3 = eq(io.mem.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _metaRefillWriteBus_T_4 = and(_metaRefillWriteBus_T_2, _metaRefillWriteBus_T_3) @[src/main/scala/nutcore/mem/Cache.scala 412:59]
    wire metaRefillWriteBus_qual4 : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 413:16]
    node _metaRefillWriteBus_x15_T = eq(UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 413:79]
    node _metaRefillWriteBus_x15_T_1 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node metaRefillWriteBus_x15 = and(_metaRefillWriteBus_x15_T, _metaRefillWriteBus_x15_T_1) @[src/main/scala/nutcore/mem/Cache.scala 413:85]
    connect metaRefillWriteBus_qual4.tag, addr.tag @[src/main/scala/nutcore/mem/Cache.scala 93:14]
    connect metaRefillWriteBus_qual4.valid, UInt<1>(0h1) @[src/main/scala/nutcore/mem/Cache.scala 94:16]
    connect metaRefillWriteBus_qual4.dirty, metaRefillWriteBus_x15 @[src/main/scala/nutcore/mem/Cache.scala 95:16]
    wire _metaRefillWriteBus_WIRE : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _metaRefillWriteBus_WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaRefillWriteBus_T_5 = bits(_metaRefillWriteBus_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE.byteOffset, _metaRefillWriteBus_T_5 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaRefillWriteBus_T_6 = bits(_metaRefillWriteBus_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE.wordIndex, _metaRefillWriteBus_T_6 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaRefillWriteBus_T_7 = bits(_metaRefillWriteBus_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE.index, _metaRefillWriteBus_T_7 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _metaRefillWriteBus_T_8 = bits(_metaRefillWriteBus_WIRE_1, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _metaRefillWriteBus_WIRE.tag, _metaRefillWriteBus_T_8 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect metaRefillWriteBus.req.bits.setIdx, _metaRefillWriteBus_WIRE.index @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    connect metaRefillWriteBus.req.bits.data, metaRefillWriteBus_qual4 @[src/main/scala/utils/SRAMTemplate.scala 37:15]
    connect metaRefillWriteBus.req.bits.waymask, io.in.bits.waymask @[src/main/scala/utils/SRAMTemplate.scala 38:24]
    connect metaRefillWriteBus.req.valid, _metaRefillWriteBus_T_4 @[src/main/scala/utils/SRAMTemplate.scala 63:20]
    connect metaWriteArb.io.in[0], metaHitWriteBus.req @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    connect metaWriteArb.io.in[1], metaRefillWriteBus.req @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    connect io.metaWriteBus.req.bits, metaWriteArb.io.out.bits @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    connect io.metaWriteBus.req.valid, metaWriteArb.io.out.valid @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    connect metaWriteArb.io.out.ready, io.metaWriteBus.req.ready @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    node _T_69 = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 422:18]
    node _T_70 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_71 = and(_T_69, _T_70) @[src/main/scala/nutcore/mem/Cache.scala 422:37]
    node _T_72 = eq(io.in.bits.req.cmd, UInt<2>(0h2)) @[src/main/scala/bus/simplebus/SimpleBus.scala 76:27]
    node _T_73 = and(_T_71, _T_72) @[src/main/scala/nutcore/mem/Cache.scala 422:57]
    when _T_73 : @[src/main/scala/nutcore/mem/Cache.scala 422:79]
      connect io.out.bits.rdata, dataRefill @[src/main/scala/nutcore/mem/Cache.scala 424:25]
      node _io_out_bits_cmd_T = eq(io.mem.resp.bits.cmd, UInt<3>(0h6)) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
      node _io_out_bits_cmd_T_1 = mux(_io_out_bits_cmd_T, UInt<3>(0h6), UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 425:29]
      connect io.out.bits.cmd, _io_out_bits_cmd_T_1 @[src/main/scala/nutcore/mem/Cache.scala 425:23]
    else :
      node _T_74 = eq(io.in.bits.req.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
      node _T_75 = eq(io.in.bits.req.cmd, UInt<2>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 426:46]
      node _T_76 = or(_T_74, _T_75) @[src/main/scala/nutcore/mem/Cache.scala 426:35]
      when _T_76 : @[src/main/scala/nutcore/mem/Cache.scala 426:75]
        node _io_out_bits_rdata_T = mux(hit, dataRead, inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 428:31]
        connect io.out.bits.rdata, _io_out_bits_rdata_T @[src/main/scala/nutcore/mem/Cache.scala 428:25]
        invalidate io.out.bits.cmd @[src/main/scala/nutcore/mem/Cache.scala 429:23]
      else :
        node _T_77 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 430:39]
        node _T_78 = and(hitReadBurst, _T_77) @[src/main/scala/nutcore/mem/Cache.scala 430:30]
        when _T_78 : @[src/main/scala/nutcore/mem/Cache.scala 430:54]
          connect io.out.bits.rdata, _dataHitWay_WIRE.data @[src/main/scala/nutcore/mem/Cache.scala 432:25]
          node _io_out_bits_cmd_T_2 = mux(respToL1Last, UInt<3>(0h6), UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 433:29]
          connect io.out.bits.cmd, _io_out_bits_cmd_T_2 @[src/main/scala/nutcore/mem/Cache.scala 433:23]
        else :
          node _io_out_bits_rdata_T_1 = mux(hit, dataRead, inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 435:31]
          connect io.out.bits.rdata, _io_out_bits_rdata_T_1 @[src/main/scala/nutcore/mem/Cache.scala 435:25]
          connect io.out.bits.cmd, io.in.bits.req.cmd @[src/main/scala/nutcore/mem/Cache.scala 436:23]
    node _io_out_valid_T = bits(io.in.bits.req.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _io_out_valid_T_1 = and(_io_out_valid_T, UInt<1>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 445:52]
    node _io_out_valid_T_2 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_valid_T_3 = eq(hit, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 446:34]
    node _io_out_valid_T_4 = eq(state, UInt<4>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 446:48]
    node _io_out_valid_T_5 = and(_io_out_valid_T_3, _io_out_valid_T_4) @[src/main/scala/nutcore/mem/Cache.scala 446:39]
    node _io_out_valid_T_6 = or(hit, _io_out_valid_T_5) @[src/main/scala/nutcore/mem/Cache.scala 446:31]
    node _io_out_valid_T_7 = and(_io_out_valid_T_2, _io_out_valid_T_6) @[src/main/scala/nutcore/mem/Cache.scala 446:23]
    node _io_out_valid_T_8 = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 446:81]
    node _io_out_valid_T_9 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_out_valid_T_10 = and(_io_out_valid_T_8, _io_out_valid_T_9) @[src/main/scala/nutcore/mem/Cache.scala 446:99]
    node _io_out_valid_T_11 = eq(io.in.bits.req.cmd, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 446:130]
    node _io_out_valid_T_12 = and(_io_out_valid_T_10, _io_out_valid_T_11) @[src/main/scala/nutcore/mem/Cache.scala 446:119]
    node _io_out_valid_T_13 = mux(_io_out_valid_T_7, UInt<1>(0h1), _io_out_valid_T_12) @[src/main/scala/nutcore/mem/Cache.scala 446:8]
    node _io_out_valid_T_14 = and(respToL1Fire, respToL1Last) @[src/main/scala/nutcore/mem/Cache.scala 446:176]
    node _io_out_valid_T_15 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 446:201]
    node _io_out_valid_T_16 = and(_io_out_valid_T_14, _io_out_valid_T_15) @[src/main/scala/nutcore/mem/Cache.scala 446:192]
    node _io_out_valid_T_17 = or(_io_out_valid_T_13, _io_out_valid_T_16) @[src/main/scala/nutcore/mem/Cache.scala 446:159]
    node _io_out_valid_T_18 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_valid_T_19 = or(_io_out_valid_T_18, mmio) @[src/main/scala/nutcore/mem/Cache.scala 447:60]
    node _io_out_valid_T_20 = eq(state, UInt<4>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 447:75]
    node _io_out_valid_T_21 = eq(alreadyOutFire, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 447:110]
    node _io_out_valid_T_22 = and(afterFirstRead, _io_out_valid_T_21) @[src/main/scala/nutcore/mem/Cache.scala 447:107]
    node _io_out_valid_T_23 = mux(_io_out_valid_T_19, _io_out_valid_T_20, _io_out_valid_T_22) @[src/main/scala/nutcore/mem/Cache.scala 447:45]
    node _io_out_valid_T_24 = mux(hit, UInt<1>(0h1), _io_out_valid_T_23) @[src/main/scala/nutcore/mem/Cache.scala 447:28]
    node _io_out_valid_T_25 = mux(probe, UInt<1>(0h0), _io_out_valid_T_24) @[src/main/scala/nutcore/mem/Cache.scala 447:8]
    node _io_out_valid_T_26 = mux(_io_out_valid_T_1, _io_out_valid_T_17, _io_out_valid_T_25) @[src/main/scala/nutcore/mem/Cache.scala 445:37]
    node _io_out_valid_T_27 = and(io.in.valid, _io_out_valid_T_26) @[src/main/scala/nutcore/mem/Cache.scala 445:31]
    connect io.out.valid, _io_out_valid_T_27 @[src/main/scala/nutcore/mem/Cache.scala 445:16]
    node _io_isFinish_T = and(io.cohResp.ready, io.cohResp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_isFinish_T_1 = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 454:64]
    node _io_isFinish_T_2 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 454:83]
    node _io_isFinish_T_3 = and(_io_isFinish_T_2, releaseLast) @[src/main/scala/nutcore/mem/Cache.scala 454:98]
    node _io_isFinish_T_4 = mux(miss, _io_isFinish_T_1, _io_isFinish_T_3) @[src/main/scala/nutcore/mem/Cache.scala 454:51]
    node _io_isFinish_T_5 = and(_io_isFinish_T, _io_isFinish_T_4) @[src/main/scala/nutcore/mem/Cache.scala 454:45]
    node _io_isFinish_T_6 = bits(io.in.bits.req.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_isFinish_T_7 = or(hit, _io_isFinish_T_6) @[src/main/scala/nutcore/mem/Cache.scala 455:13]
    node _io_isFinish_T_8 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_isFinish_T_9 = eq(state, UInt<4>(0h7)) @[src/main/scala/nutcore/mem/Cache.scala 455:51]
    node _io_isFinish_T_10 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_isFinish_T_11 = or(_io_isFinish_T_10, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 455:84]
    node _io_isFinish_T_12 = and(_io_isFinish_T_9, _io_isFinish_T_11) @[src/main/scala/nutcore/mem/Cache.scala 455:68]
    node _io_isFinish_T_13 = mux(_io_isFinish_T_7, _io_isFinish_T_8, _io_isFinish_T_12) @[src/main/scala/nutcore/mem/Cache.scala 455:8]
    node _io_isFinish_T_14 = mux(probe, _io_isFinish_T_5, _io_isFinish_T_13) @[src/main/scala/nutcore/mem/Cache.scala 454:21]
    connect io.isFinish, _io_isFinish_T_14 @[src/main/scala/nutcore/mem/Cache.scala 454:15]
    node _io_in_ready_T = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 458:41]
    node _io_in_ready_T_1 = eq(hitReadBurst, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 458:55]
    node _io_in_ready_T_2 = and(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 458:52]
    node _io_in_ready_T_3 = and(io.out.ready, _io_in_ready_T_2) @[src/main/scala/nutcore/mem/Cache.scala 458:31]
    node _io_in_ready_T_4 = eq(miss, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 458:73]
    node _io_in_ready_T_5 = and(_io_in_ready_T_3, _io_in_ready_T_4) @[src/main/scala/nutcore/mem/Cache.scala 458:70]
    node _io_in_ready_T_6 = eq(probe, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 458:82]
    node _io_in_ready_T_7 = and(_io_in_ready_T_5, _io_in_ready_T_6) @[src/main/scala/nutcore/mem/Cache.scala 458:79]
    connect io.in.ready, _io_in_ready_T_7 @[src/main/scala/nutcore/mem/Cache.scala 458:15]
    node _io_dataReadRespToL1_T = eq(state, UInt<4>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 459:49]
    node _io_dataReadRespToL1_T_1 = and(_io_dataReadRespToL1_T, io.out.ready) @[src/main/scala/nutcore/mem/Cache.scala 459:60]
    node _io_dataReadRespToL1_T_2 = eq(state, UInt<4>(0h8)) @[src/main/scala/nutcore/mem/Cache.scala 459:85]
    node _io_dataReadRespToL1_T_3 = eq(state2, UInt<2>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 459:109]
    node _io_dataReadRespToL1_T_4 = and(_io_dataReadRespToL1_T_2, _io_dataReadRespToL1_T_3) @[src/main/scala/nutcore/mem/Cache.scala 459:99]
    node _io_dataReadRespToL1_T_5 = or(_io_dataReadRespToL1_T_1, _io_dataReadRespToL1_T_4) @[src/main/scala/nutcore/mem/Cache.scala 459:76]
    node _io_dataReadRespToL1_T_6 = and(hitReadBurst, _io_dataReadRespToL1_T_5) @[src/main/scala/nutcore/mem/Cache.scala 459:39]
    connect io.dataReadRespToL1, _io_dataReadRespToL1_T_6 @[src/main/scala/nutcore/mem/Cache.scala 459:23]
    node _T_79 = and(metaHitWriteBus.req.valid, metaRefillWriteBus.req.valid) @[src/main/scala/nutcore/mem/Cache.scala 461:38]
    node _T_80 = eq(_T_79, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 461:10]
    node _T_81 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node _T_82 = eq(_T_81, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    when _T_82 : @[src/main/scala/nutcore/mem/Cache.scala 461:9]
      node _T_83 = eq(_T_80, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
      when _T_83 : @[src/main/scala/nutcore/mem/Cache.scala 461:9]
        skip
      assert(clock, _T_80, UInt<1>(0h1), "") : assert_1 @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node _T_84 = and(dataHitWriteBus.req.valid, dataRefillWriteBus.req.valid) @[src/main/scala/nutcore/mem/Cache.scala 462:38]
    node _T_85 = eq(_T_84, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 462:10]
    node _T_86 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_87 = eq(_T_86, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    when _T_87 : @[src/main/scala/nutcore/mem/Cache.scala 462:9]
      node _T_88 = eq(_T_85, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
      when _T_88 : @[src/main/scala/nutcore/mem/Cache.scala 462:9]
        skip
      assert(clock, _T_85, UInt<1>(0h1), "") : assert_2 @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_89 = eq(UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 463:12]
    node _T_90 = and(_T_89, io.flush) @[src/main/scala/nutcore/mem/Cache.scala 463:18]
    node _T_91 = eq(_T_90, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 463:10]
    node _T_92 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    node _T_93 = eq(_T_92, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    when _T_93 : @[src/main/scala/nutcore/mem/Cache.scala 463:9]
      node _T_94 = eq(_T_91, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
      when _T_94 : @[src/main/scala/nutcore/mem/Cache.scala 463:9]
        skip
      assert(clock, _T_91, UInt<1>(0h1), "") : assert_3 @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    wire _WIRE : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_1 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_1, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_95 = bits(_WIRE_1, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.byteOffset, _T_95 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_96 = bits(_WIRE_1, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.wordIndex, _T_96 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_97 = bits(_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.index, _T_97 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_98 = bits(_WIRE_1, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE.tag, _T_98 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node lo = cat(io.in.bits.datas[1].data, io.in.bits.datas[0].data) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node hi = cat(io.in.bits.datas[3].data, io.in.bits.datas[2].data) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node _T_99 = cat(hi, lo) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node _T_100 = and(io.metaWriteBus.req.ready, io.metaWriteBus.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset c : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>(0h1)) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    connect c, _c_T_1 @[src/main/scala/utils/GTimer.scala 25:7]
    node lo_1 = cat(io.in.bits.datas[1].data, io.in.bits.datas[0].data) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node hi_1 = cat(io.in.bits.datas[3].data, io.in.bits.datas[2].data) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node _T_101 = cat(hi_1, lo_1) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node _T_102 = and(io.dataWriteBus.req.ready, io.dataWriteBus.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_103 = eq(state, UInt<4>(0h3)) @[src/main/scala/nutcore/mem/Cache.scala 473:16]
    node _T_104 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_105 = and(_T_103, _T_104) @[src/main/scala/nutcore/mem/Cache.scala 473:35]
    wire _WIRE_2 : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_3 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_3, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_106 = bits(_WIRE_3, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_2.byteOffset, _T_106 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_107 = bits(_WIRE_3, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_2.wordIndex, _T_107 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_108 = bits(_WIRE_3, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_2.index, _T_108 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_109 = bits(_WIRE_3, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_2.tag, _T_109 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_110 = eq(state, UInt<4>(0h1)) @[src/main/scala/nutcore/mem/Cache.scala 474:16]
    node _T_111 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_112 = and(_T_110, _T_111) @[src/main/scala/nutcore/mem/Cache.scala 474:34]
    wire _WIRE_4 : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_5 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_5, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_113 = bits(_WIRE_5, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_4.byteOffset, _T_113 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_114 = bits(_WIRE_5, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_4.wordIndex, _T_114 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_115 = bits(_WIRE_5, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_4.index, _T_115 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_116 = bits(_WIRE_5, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_4.tag, _T_116 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_117 = eq(state, UInt<4>(0h2)) @[src/main/scala/nutcore/mem/Cache.scala 475:16]
    node _T_118 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_119 = and(_T_117, _T_118) @[src/main/scala/nutcore/mem/Cache.scala 475:35]
    wire _WIRE_6 : { tag : UInt<17>, index : UInt<9>, wordIndex : UInt<3>, byteOffset : UInt<3>} @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    wire _WIRE_7 : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_7, io.in.bits.req.addr @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_120 = bits(_WIRE_7, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_6.byteOffset, _T_120 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_121 = bits(_WIRE_7, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_6.wordIndex, _T_121 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_122 = bits(_WIRE_7, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_6.index, _T_122 @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    node _T_123 = bits(_WIRE_7, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    connect _WIRE_6.tag, _T_123 @[src/main/scala/nutcore/mem/Cache.scala 77:45]

  module SRAMTemplate_5 : @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>}}, flip resp : { data : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}[4]}}, flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>, data : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}}} @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    smem array : UInt<19>[4] [512] @[src/main/scala/utils/SRAMTemplate.scala 76:26]
    wire resetState : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    connect resetState, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    wire resetSet : UInt @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    connect resetSet, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    regreset _resetState : UInt<1>, clock, reset, UInt<1>(0h1) @[src/main/scala/utils/SRAMTemplate.scala 80:30]
    regreset _resetSet : UInt<9>, clock, reset, UInt<9>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire resetFinish : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect resetFinish, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _resetState : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(_resetSet, UInt<9>(0h1ff)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(_resetSet, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect _resetSet, _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect resetFinish, wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    when resetFinish : @[src/main/scala/utils/SRAMTemplate.scala 82:24]
      connect _resetState, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 82:38]
    connect resetState, _resetState @[src/main/scala/utils/SRAMTemplate.scala 84:16]
    connect resetSet, _resetSet @[src/main/scala/utils/SRAMTemplate.scala 85:14]
    node wen = or(io.w.req.valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io.r.req.valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node setIdx = mux(resetState, resetSet, io.w.req.bits.setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    wire _wdataword_WIRE : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    connect _wdataword_WIRE, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    node wdataword_hi = cat(io.w.req.bits.data.tag, io.w.req.bits.data.valid) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node _wdataword_T = cat(wdataword_hi, io.w.req.bits.data.dirty) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node wdataword = mux(resetState, _wdataword_WIRE, _wdataword_T) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node _waymask_T = mux(UInt<1>(0h1), UInt<4>(0hf), UInt<4>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 93:37]
    node waymask = mux(resetState, _waymask_T, io.w.req.bits.waymask) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    wire wdata : UInt<19>[4] @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[0], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[1], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[2], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[3], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    when wen : @[src/main/scala/utils/SRAMTemplate.scala 95:14]
      node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_1 = bits(waymask, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_2 = bits(waymask, 2, 2) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_3 = bits(waymask, 3, 3) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_4 = or(setIdx, UInt<9>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      node _T_5 = bits(_T_4, 8, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      write mport MPORT = array[_T_5], clock @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[0], wdata[0] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_1 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[1], wdata[1] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_2 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[2], wdata[2] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_3 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[3], wdata[3] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
    wire _rdata_WIRE : UInt<9> @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    invalidate _rdata_WIRE @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    when realRen : @[src/main/scala/utils/SRAMTemplate.scala 98:31]
      connect _rdata_WIRE, io.r.req.bits.setIdx @[src/main/scala/utils/SRAMTemplate.scala 98:31]
      read mport rdata_MPORT = array[_rdata_WIRE], clock @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    wire rdata_0 : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_1 : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_1, rdata_MPORT[0] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T = bits(_rdata_WIRE_1, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.dirty, _rdata_T @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_1 = bits(_rdata_WIRE_1, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.valid, _rdata_T_1 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_2 = bits(_rdata_WIRE_1, 18, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.tag, _rdata_T_2 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_1 : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_2 : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_2, rdata_MPORT[1] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_3 = bits(_rdata_WIRE_2, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_1.dirty, _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_4 = bits(_rdata_WIRE_2, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_1.valid, _rdata_T_4 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_5 = bits(_rdata_WIRE_2, 18, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_1.tag, _rdata_T_5 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_2 : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_3 : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_3, rdata_MPORT[2] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_6 = bits(_rdata_WIRE_3, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_2.dirty, _rdata_T_6 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_7 = bits(_rdata_WIRE_3, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_2.valid, _rdata_T_7 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_8 = bits(_rdata_WIRE_3, 18, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_2.tag, _rdata_T_8 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_3 : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_4 : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_4, rdata_MPORT[3] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_9 = bits(_rdata_WIRE_4, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_3.dirty, _rdata_T_9 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_10 = bits(_rdata_WIRE_4, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_3.valid, _rdata_T_10 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_11 = bits(_rdata_WIRE_4, 18, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_3.tag, _rdata_T_11 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _WIRE : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}[4] @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[0], rdata_0 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[1], rdata_1 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[2], rdata_2 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[3], rdata_3 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect io.r.resp.data, _WIRE @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    node _io_r_req_ready_T = eq(resetState, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    connect io.r.req.ready, _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    connect io.w.req.ready, UInt<1>(0h1) @[src/main/scala/utils/SRAMTemplate.scala 102:18]

  module Arbiter1_SRAMBundleA_2 : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>}}[1], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>}}, chosen : UInt<0>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[0].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module SRAMTemplateWithArbiter_4 : @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>}}, flip resp : { data : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}[4]}}[1], flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<9>, data : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}, waymask : UInt<4>}}}} @[src/main/scala/utils/SRAMTemplate.scala 116:14]

    inst ram of SRAMTemplate_5 @[src/main/scala/utils/SRAMTemplate.scala 121:19]
    connect ram.clock, clock
    connect ram.reset, reset
    connect ram.io.w, io.w @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    inst readArb of Arbiter1_SRAMBundleA_2 @[src/main/scala/utils/SRAMTemplate.scala 124:23]
    connect readArb.clock, clock
    connect readArb.reset, reset
    connect readArb.io.in[0], io.r[0].req @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    connect ram.io.r.req, readArb.io.out @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    node _T = and(io.r[0].req.ready, io.r[0].req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg REG : UInt<1>, clock @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    connect REG, _T @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    wire _WIRE : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}[4] @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[0].dirty, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[0].valid, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[0].tag, UInt<17>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[1].dirty, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[1].valid, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[1].tag, UInt<17>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[2].dirty, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[2].valid, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[2].tag, UInt<17>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[3].dirty, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[3].valid, UInt<1>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[3].tag, UInt<17>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    regreset r : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}[4], clock, reset, _WIRE @[src/main/scala/utils/Hold.scala 23:65]
    when REG : @[src/main/scala/utils/Hold.scala 23:65]
      connect r, ram.io.r.resp.data @[src/main/scala/utils/Hold.scala 23:65]
    node _T_1 = mux(REG, ram.io.r.resp.data, r) @[src/main/scala/utils/Hold.scala 23:48]
    connect io.r[0].resp.data, _T_1 @[src/main/scala/utils/SRAMTemplate.scala 130:17]

  module SRAMTemplate_6 : @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 68:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>}}, flip resp : { data : { data : UInt<64>}[4]}}, flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>, data : { data : UInt<64>}, waymask : UInt<4>}}}} @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    smem array : UInt<64>[4] [4096] @[src/main/scala/utils/SRAMTemplate.scala 76:26]
    wire resetState : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    connect resetState, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    wire resetSet : UInt @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    connect resetSet, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    node wen = or(io.w.req.valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io.r.req.valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node setIdx = mux(resetState, resetSet, io.w.req.bits.setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    wire _wdataword_WIRE : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    connect _wdataword_WIRE, UInt<1>(0h0) @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    node wdataword = mux(resetState, _wdataword_WIRE, io.w.req.bits.data.data) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node _waymask_T = mux(UInt<1>(0h1), UInt<4>(0hf), UInt<4>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 93:37]
    node waymask = mux(resetState, _waymask_T, io.w.req.bits.waymask) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    wire wdata : UInt<64>[4] @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[0], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[1], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[2], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    connect wdata[3], wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    when wen : @[src/main/scala/utils/SRAMTemplate.scala 95:14]
      node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_1 = bits(waymask, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_2 = bits(waymask, 2, 2) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_3 = bits(waymask, 3, 3) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_4 = or(setIdx, UInt<12>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      node _T_5 = bits(_T_4, 11, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      write mport MPORT = array[_T_5], clock @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[0], wdata[0] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_1 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[1], wdata[1] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_2 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[2], wdata[2] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
      when _T_3 : @[src/main/scala/utils/SRAMTemplate.scala 95:27]
        connect MPORT[3], wdata[3] @[src/main/scala/utils/SRAMTemplate.scala 95:27]
    wire _rdata_WIRE : UInt<12> @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    invalidate _rdata_WIRE @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    when realRen : @[src/main/scala/utils/SRAMTemplate.scala 98:31]
      connect _rdata_WIRE, io.r.req.bits.setIdx @[src/main/scala/utils/SRAMTemplate.scala 98:31]
      read mport rdata_MPORT = array[_rdata_WIRE], clock @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    wire rdata_0 : { data : UInt<64>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_1 : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_1, rdata_MPORT[0] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T = bits(_rdata_WIRE_1, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_0.data, _rdata_T @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_1 : { data : UInt<64>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_2 : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_2, rdata_MPORT[1] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_1 = bits(_rdata_WIRE_2, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_1.data, _rdata_T_1 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_2 : { data : UInt<64>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_3 : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_3, rdata_MPORT[2] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_2 = bits(_rdata_WIRE_3, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_2.data, _rdata_T_2 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire rdata_3 : { data : UInt<64>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_4 : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect _rdata_WIRE_4, rdata_MPORT[3] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_3 = bits(_rdata_WIRE_4, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    connect rdata_3.data, _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _WIRE : { data : UInt<64>}[4] @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[0], rdata_0 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[1], rdata_1 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[2], rdata_2 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect _WIRE[3], rdata_3 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    connect io.r.resp.data, _WIRE @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    node _io_r_req_ready_T = eq(resetState, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>(0h0)) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    connect io.r.req.ready, _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    connect io.w.req.ready, UInt<1>(0h1) @[src/main/scala/utils/SRAMTemplate.scala 102:18]

  module Arbiter2_SRAMBundleA_2 : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module SRAMTemplateWithArbiter_5 : @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    input clock : Clock @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    input reset : Reset @[src/main/scala/utils/SRAMTemplate.scala 114:7]
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>}}, flip resp : { data : { data : UInt<64>}[4]}}[2], flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<12>, data : { data : UInt<64>}, waymask : UInt<4>}}}} @[src/main/scala/utils/SRAMTemplate.scala 116:14]

    inst ram of SRAMTemplate_6 @[src/main/scala/utils/SRAMTemplate.scala 121:19]
    connect ram.clock, clock
    connect ram.reset, reset
    connect ram.io.w, io.w @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    inst readArb of Arbiter2_SRAMBundleA_2 @[src/main/scala/utils/SRAMTemplate.scala 124:23]
    connect readArb.clock, clock
    connect readArb.reset, reset
    connect readArb.io.in[0], io.r[0].req @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    connect readArb.io.in[1], io.r[1].req @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    connect ram.io.r.req, readArb.io.out @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    node _T = and(io.r[0].req.ready, io.r[0].req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg REG : UInt<1>, clock @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    connect REG, _T @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    wire _WIRE : { data : UInt<64>}[4] @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[0].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[1].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[2].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE[3].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    regreset r : { data : UInt<64>}[4], clock, reset, _WIRE @[src/main/scala/utils/Hold.scala 23:65]
    when REG : @[src/main/scala/utils/Hold.scala 23:65]
      connect r, ram.io.r.resp.data @[src/main/scala/utils/Hold.scala 23:65]
    node _T_1 = mux(REG, ram.io.r.resp.data, r) @[src/main/scala/utils/Hold.scala 23:48]
    connect io.r[0].resp.data, _T_1 @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    node _T_2 = and(io.r[1].req.ready, io.r[1].req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg REG_1 : UInt<1>, clock @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    connect REG_1, _T_2 @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    wire _WIRE_1 : { data : UInt<64>}[4] @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE_1[0].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE_1[1].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE_1[2].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    connect _WIRE_1[3].data, UInt<64>(0h0) @[src/main/scala/utils/Hold.scala 23:81]
    regreset r_1 : { data : UInt<64>}[4], clock, reset, _WIRE_1 @[src/main/scala/utils/Hold.scala 23:65]
    when REG_1 : @[src/main/scala/utils/Hold.scala 23:65]
      connect r_1, ram.io.r.resp.data @[src/main/scala/utils/Hold.scala 23:65]
    node _T_3 = mux(REG_1, ram.io.r.resp.data, r_1) @[src/main/scala/utils/Hold.scala 23:48]
    connect io.r[1].resp.data, _T_3 @[src/main/scala/utils/SRAMTemplate.scala 130:17]

  module Arbiter2_SimpleBusReqBundle_1 : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module Cache_2 : @[src/main/scala/nutcore/mem/Cache.scala 478:7]
    input clock : Clock @[src/main/scala/nutcore/mem/Cache.scala 478:7]
    input reset : Reset @[src/main/scala/nutcore/mem/Cache.scala 478:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<2>, out : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, empty : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 122:14]

    inst s1 of CacheStage1_2 @[src/main/scala/nutcore/mem/Cache.scala 480:18]
    connect s1.clock, clock
    connect s1.reset, reset
    inst s2 of CacheStage2_2 @[src/main/scala/nutcore/mem/Cache.scala 481:18]
    connect s2.clock, clock
    connect s2.reset, reset
    inst s3 of CacheStage3_2 @[src/main/scala/nutcore/mem/Cache.scala 482:18]
    connect s3.clock, clock
    connect s3.reset, reset
    inst metaArray of SRAMTemplateWithArbiter_4 @[src/main/scala/nutcore/mem/Cache.scala 483:25]
    connect metaArray.clock, clock
    connect metaArray.reset, reset
    inst dataArray of SRAMTemplateWithArbiter_5 @[src/main/scala/nutcore/mem/Cache.scala 484:25]
    connect dataArray.clock, clock
    connect dataArray.reset, reset
    inst arb of Arbiter2_SimpleBusReqBundle_1 @[src/main/scala/nutcore/mem/Cache.scala 493:19]
    connect arb.clock, clock
    connect arb.reset, reset
    connect arb.io.in[1], io.in.req @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    connect s1.io.in, arb.io.out @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    node _T = and(s2.io.out.ready, s2.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_1 = bits(io.flush, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 502:64]
    regreset valid : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 24:24]
    when _T : @[src/main/scala/utils/Pipeline.scala 25:25]
      connect valid, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_2 = and(s1.io.out.valid, s2.io.in.ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_2 : @[src/main/scala/utils/Pipeline.scala 26:38]
      connect valid, UInt<1>(0h1) @[src/main/scala/utils/Pipeline.scala 26:46]
    when _T_1 : @[src/main/scala/utils/Pipeline.scala 27:20]
      connect valid, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 27:28]
    connect s1.io.out.ready, s2.io.in.ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _s2_io_in_bits_T = and(s1.io.out.valid, s2.io.in.ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg s2_io_in_bits_r : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, clock @[src/main/scala/utils/Pipeline.scala 30:28]
    when _s2_io_in_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      connect s2_io_in_bits_r, s1.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    connect s2.io.in.bits.req.wdata, s2_io_in_bits_r.req.wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.wmask, s2_io_in_bits_r.req.wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.cmd, s2_io_in_bits_r.req.cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.size, s2_io_in_bits_r.req.size @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.bits.req.addr, s2_io_in_bits_r.req.addr @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s2.io.in.valid, valid @[src/main/scala/utils/Pipeline.scala 31:17]
    node _T_3 = bits(io.flush, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 503:64]
    regreset valid_1 : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 24:24]
    when s3.io.isFinish : @[src/main/scala/utils/Pipeline.scala 25:25]
      connect valid_1, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_4 = and(s2.io.out.valid, s3.io.in.ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_4 : @[src/main/scala/utils/Pipeline.scala 26:38]
      connect valid_1, UInt<1>(0h1) @[src/main/scala/utils/Pipeline.scala 26:46]
    when _T_3 : @[src/main/scala/utils/Pipeline.scala 27:20]
      connect valid_1, UInt<1>(0h0) @[src/main/scala/utils/Pipeline.scala 27:28]
    connect s2.io.out.ready, s3.io.in.ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _s3_io_in_bits_T = and(s2.io.out.valid, s3.io.in.ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg s3_io_in_bits_r : { req : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, metas : { tag : UInt<17>, valid : UInt<1>, dirty : UInt<1>}[4], datas : { data : UInt<64>}[4], hit : UInt<1>, waymask : UInt<4>, mmio : UInt<1>, isForwardData : UInt<1>, forwardData : { setIdx : UInt<12>, data : { data : UInt<64>}, waymask : UInt<4>}}, clock @[src/main/scala/utils/Pipeline.scala 30:28]
    when _s3_io_in_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      connect s3_io_in_bits_r, s2.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    connect s3.io.in.bits.forwardData.waymask, s3_io_in_bits_r.forwardData.waymask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.forwardData.data.data, s3_io_in_bits_r.forwardData.data.data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.forwardData.setIdx, s3_io_in_bits_r.forwardData.setIdx @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.isForwardData, s3_io_in_bits_r.isForwardData @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.mmio, s3_io_in_bits_r.mmio @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.waymask, s3_io_in_bits_r.waymask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.hit, s3_io_in_bits_r.hit @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.datas[0].data, s3_io_in_bits_r.datas[0].data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.datas[1].data, s3_io_in_bits_r.datas[1].data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.datas[2].data, s3_io_in_bits_r.datas[2].data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.datas[3].data, s3_io_in_bits_r.datas[3].data @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[0].dirty, s3_io_in_bits_r.metas[0].dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[0].valid, s3_io_in_bits_r.metas[0].valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[0].tag, s3_io_in_bits_r.metas[0].tag @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[1].dirty, s3_io_in_bits_r.metas[1].dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[1].valid, s3_io_in_bits_r.metas[1].valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[1].tag, s3_io_in_bits_r.metas[1].tag @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[2].dirty, s3_io_in_bits_r.metas[2].dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[2].valid, s3_io_in_bits_r.metas[2].valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[2].tag, s3_io_in_bits_r.metas[2].tag @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[3].dirty, s3_io_in_bits_r.metas[3].dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[3].valid, s3_io_in_bits_r.metas[3].valid @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.metas[3].tag, s3_io_in_bits_r.metas[3].tag @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.wdata, s3_io_in_bits_r.req.wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.wmask, s3_io_in_bits_r.req.wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.cmd, s3_io_in_bits_r.req.cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.size, s3_io_in_bits_r.req.size @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.bits.req.addr, s3_io_in_bits_r.req.addr @[src/main/scala/utils/Pipeline.scala 30:16]
    connect s3.io.in.valid, valid_1 @[src/main/scala/utils/Pipeline.scala 31:17]
    connect io.in.resp.bits, s3.io.out.bits @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    connect io.in.resp.valid, s3.io.out.valid @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    connect s3.io.out.ready, io.in.resp.ready @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    node _s3_io_flush_T = bits(io.flush, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 505:26]
    connect s3.io.flush, _s3_io_flush_T @[src/main/scala/nutcore/mem/Cache.scala 505:15]
    connect s3.io.mem.resp, io.out.mem.resp @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    connect io.out.mem.req.bits, s3.io.mem.req.bits @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    connect io.out.mem.req.valid, s3.io.mem.req.valid @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    connect s3.io.mem.req.ready, io.out.mem.req.ready @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    connect s3.io.mmio.resp, io.mmio.resp @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    connect io.mmio.req.bits, s3.io.mmio.req.bits @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    connect io.mmio.req.valid, s3.io.mmio.req.valid @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    connect s3.io.mmio.req.ready, io.mmio.req.ready @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    node _io_empty_T = eq(s2.io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 508:15]
    node _io_empty_T_1 = eq(s3.io.in.valid, UInt<1>(0h0)) @[src/main/scala/nutcore/mem/Cache.scala 508:34]
    node _io_empty_T_2 = and(_io_empty_T, _io_empty_T_1) @[src/main/scala/nutcore/mem/Cache.scala 508:31]
    connect io.empty, _io_empty_T_2 @[src/main/scala/nutcore/mem/Cache.scala 508:12]
    node _io_in_resp_valid_T = eq(s3.io.out.bits.cmd, UInt<3>(0h4)) @[src/main/scala/bus/simplebus/SimpleBus.scala 95:24]
    node _io_in_resp_valid_T_1 = and(s3.io.out.valid, _io_in_resp_valid_T) @[src/main/scala/nutcore/mem/Cache.scala 510:43]
    node _io_in_resp_valid_T_2 = or(s3.io.out.valid, s3.io.dataReadRespToL1) @[src/main/scala/nutcore/mem/Cache.scala 510:98]
    node _io_in_resp_valid_T_3 = mux(_io_in_resp_valid_T_1, UInt<1>(0h0), _io_in_resp_valid_T_2) @[src/main/scala/nutcore/mem/Cache.scala 510:26]
    connect io.in.resp.valid, _io_in_resp_valid_T_3 @[src/main/scala/nutcore/mem/Cache.scala 510:20]
    wire coh : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>} @[src/main/scala/nutcore/mem/Cache.scala 515:19]
    connect coh.addr, io.out.coh.req.bits.addr @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    connect coh.cmd, io.out.coh.req.bits.cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    connect coh.size, io.out.coh.req.bits.size @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    connect coh.wdata, io.out.coh.req.bits.wdata @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    connect coh.wmask, io.out.coh.req.bits.wmask @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    connect arb.io.in[0].bits.wdata, coh.wdata @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    connect arb.io.in[0].bits.wmask, coh.wmask @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    connect arb.io.in[0].bits.cmd, coh.cmd @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    connect arb.io.in[0].bits.size, coh.size @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    connect arb.io.in[0].bits.addr, coh.addr @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    connect arb.io.in[0].valid, io.out.coh.req.valid @[src/main/scala/nutcore/mem/Cache.scala 518:24]
    connect io.out.coh.req.ready, arb.io.in[0].ready @[src/main/scala/nutcore/mem/Cache.scala 519:26]
    connect io.out.coh.resp.bits, s3.io.cohResp.bits @[src/main/scala/nutcore/mem/Cache.scala 520:21]
    connect io.out.coh.resp.valid, s3.io.cohResp.valid @[src/main/scala/nutcore/mem/Cache.scala 520:21]
    connect s3.io.cohResp.ready, io.out.coh.resp.ready @[src/main/scala/nutcore/mem/Cache.scala 520:21]
    connect metaArray.io.r[0], s1.io.metaReadBus @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    connect dataArray.io.r[0], s1.io.dataReadBus @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    connect dataArray.io.r[1], s3.io.dataReadBus @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    connect metaArray.io.w, s3.io.metaWriteBus @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    connect dataArray.io.w, s3.io.dataWriteBus @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    connect s2.io.metaReadResp[0].dirty, s1.io.metaReadBus.resp.data[0].dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[0].valid, s1.io.metaReadBus.resp.data[0].valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[0].tag, s1.io.metaReadBus.resp.data[0].tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[1].dirty, s1.io.metaReadBus.resp.data[1].dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[1].valid, s1.io.metaReadBus.resp.data[1].valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[1].tag, s1.io.metaReadBus.resp.data[1].tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[2].dirty, s1.io.metaReadBus.resp.data[2].dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[2].valid, s1.io.metaReadBus.resp.data[2].valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[2].tag, s1.io.metaReadBus.resp.data[2].tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[3].dirty, s1.io.metaReadBus.resp.data[3].dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[3].valid, s1.io.metaReadBus.resp.data[3].valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.metaReadResp[3].tag, s1.io.metaReadBus.resp.data[3].tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    connect s2.io.dataReadResp[0].data, s1.io.dataReadBus.resp.data[0].data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    connect s2.io.dataReadResp[1].data, s1.io.dataReadBus.resp.data[1].data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    connect s2.io.dataReadResp[2].data, s1.io.dataReadBus.resp.data[2].data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    connect s2.io.dataReadResp[3].data, s1.io.dataReadBus.resp.data[3].data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    connect s2.io.dataWriteBus.req.bits.waymask, s3.io.dataWriteBus.req.bits.waymask @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.dataWriteBus.req.bits.data.data, s3.io.dataWriteBus.req.bits.data.data @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.dataWriteBus.req.bits.setIdx, s3.io.dataWriteBus.req.bits.setIdx @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.dataWriteBus.req.valid, s3.io.dataWriteBus.req.valid @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.dataWriteBus.req.ready, s3.io.dataWriteBus.req.ready @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    connect s2.io.metaWriteBus.req.bits.waymask, s3.io.metaWriteBus.req.bits.waymask @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.bits.data.dirty, s3.io.metaWriteBus.req.bits.data.dirty @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.bits.data.valid, s3.io.metaWriteBus.req.bits.data.valid @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.bits.data.tag, s3.io.metaWriteBus.req.bits.data.tag @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.bits.setIdx, s3.io.metaWriteBus.req.bits.setIdx @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.valid, s3.io.metaWriteBus.req.valid @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    connect s2.io.metaWriteBus.req.ready, s3.io.metaWriteBus.req.ready @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    when s1.io.in.valid : @[src/main/scala/nutcore/mem/Cache.scala 548:25]
      skip
    when s2.io.in.valid : @[src/main/scala/nutcore/mem/Cache.scala 549:25]
      skip
    when s3.io.in.valid : @[src/main/scala/nutcore/mem/Cache.scala 550:25]
      skip


  module SimpleBusAddressMapper : @[src/main/scala/bus/simplebus/AddressMapper.scala 25:7]
    input clock : Clock @[src/main/scala/bus/simplebus/AddressMapper.scala 25:7]
    input reset : Reset @[src/main/scala/bus/simplebus/AddressMapper.scala 25:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]

    connect io.out, io.in @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]

  module SimpleBus2AXI4Converter : @[src/main/scala/bus/simplebus/ToAXI4.scala 145:7]
    input clock : Clock @[src/main/scala/bus/simplebus/ToAXI4.scala 145:7]
    input reset : Reset @[src/main/scala/bus/simplebus/ToAXI4.scala 145:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io.in.req.valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>(0h1)) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    when _T_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      node _T_3 = eq(_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
        skip
      assert(clock, _T, UInt<1>(0h1), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    connect io.out.ar.bits.addr, io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    connect io.out.ar.bits.prot, UInt<3>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 159:12]
    connect io.out.w.bits.data, io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    connect io.out.w.bits.strb, io.in.req.bits.wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    wire wlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    connect wlast, UInt<1>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wire rlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    connect rlast, UInt<1>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    connect io.out.ar.bits.id, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 168:24]
    node _io_out_ar_bits_len_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _io_out_ar_bits_len_T_1 = mux(_io_out_ar_bits_len_T, UInt<3>(0h7), UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 169:30]
    connect io.out.ar.bits.len, _io_out_ar_bits_len_T_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 169:24]
    connect io.out.ar.bits.size, io.in.req.bits.size @[src/main/scala/bus/simplebus/ToAXI4.scala 170:24]
    connect io.out.ar.bits.burst, UInt<2>(0h2) @[src/main/scala/bus/simplebus/ToAXI4.scala 171:24]
    connect io.out.ar.bits.lock, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 173:24]
    connect io.out.ar.bits.cache, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 174:24]
    connect io.out.ar.bits.qos, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 175:24]
    connect io.out.ar.bits.user, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 176:24]
    node _io_out_w_bits_last_T = eq(io.in.req.bits.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _io_out_w_bits_last_T_1 = eq(io.in.req.bits.cmd, UInt<1>(0h1)) @[src/main/scala/bus/simplebus/SimpleBus.scala 77:29]
    node _io_out_w_bits_last_T_2 = or(_io_out_w_bits_last_T, _io_out_w_bits_last_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 177:54]
    connect io.out.w.bits.last, _io_out_w_bits_last_T_2 @[src/main/scala/bus/simplebus/ToAXI4.scala 177:24]
    connect wlast, io.out.w.bits.last @[src/main/scala/bus/simplebus/ToAXI4.scala 178:11]
    connect rlast, io.out.r.bits.last @[src/main/scala/bus/simplebus/ToAXI4.scala 179:11]
    connect io.out.aw.bits.qos, io.out.ar.bits.qos @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.cache, io.out.ar.bits.cache @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.lock, io.out.ar.bits.lock @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.burst, io.out.ar.bits.burst @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.size, io.out.ar.bits.size @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.len, io.out.ar.bits.len @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.user, io.out.ar.bits.user @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.id, io.out.ar.bits.id @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.prot, io.out.ar.bits.prot @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.addr, io.out.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.in.resp.bits.rdata, io.out.r.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>(0h6), UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    connect io.in.resp.bits.cmd, _io_in_resp_bits_cmd_T @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    wire wSend : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19]
    node _awAck_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset awAck : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _awAck_T : @[src/main/scala/utils/StopWatch.scala 30:20]
      connect awAck, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      connect awAck, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wAck_T = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:39]
    regreset wAck : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _wAck_T_1 : @[src/main/scala/utils/StopWatch.scala 30:20]
      connect wAck, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      connect wAck, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wSend_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wSend_T_1 = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:25]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:39]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:59]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:49]
    connect wSend, _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 189:9]
    node _wen_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg wen : UInt<1>, clock @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    when _wen_T_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
      connect wen, _wen_T @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _io_out_ar_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io.in.req.valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:27]
    connect io.out.ar.valid, _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    node _io_out_aw_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io.in.req.valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:34]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:31]
    connect io.out.aw.valid, _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    node _io_out_w_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io.in.req.valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:34]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:31]
    connect io.out.w.valid, _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    node _io_in_req_ready_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io.out.w.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io.out.ar.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    connect io.in.req.ready, _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    connect io.out.r.ready, io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    connect io.out.b.ready, io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    node _io_in_resp_valid_T = mux(wen, io.out.b.valid, io.out.r.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    connect io.in.resp.valid, _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]

  module SimpleBusCrossbar1toN : @[src/main/scala/bus/simplebus/Crossbar.scala 25:7]
    input clock : Clock @[src/main/scala/bus/simplebus/Crossbar.scala 25:7]
    input reset : Reset @[src/main/scala/bus/simplebus/Crossbar.scala 25:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}[3]} @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]

    regreset state : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 32:22]
    node _outMatchVec_T = geq(io.in.req.bits.addr, UInt<30>(0h38000000)) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_1 = lt(io.in.req.bits.addr, UInt<30>(0h38010000)) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_2 = and(_outMatchVec_T, _outMatchVec_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_3 = geq(io.in.req.bits.addr, UInt<30>(0h3c000000)) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_4 = lt(io.in.req.bits.addr, UInt<31>(0h40000000)) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_5 = and(_outMatchVec_T_3, _outMatchVec_T_4) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_6 = geq(io.in.req.bits.addr, UInt<31>(0h40000000)) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_7 = lt(io.in.req.bits.addr, UInt<32>(0h80000000)) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_8 = and(_outMatchVec_T_6, _outMatchVec_T_7) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    wire outMatchVec : UInt<1>[3] @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    connect outMatchVec[0], _outMatchVec_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    connect outMatchVec[1], _outMatchVec_T_5 @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    connect outMatchVec[2], _outMatchVec_T_8 @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    node _outSelVec_enc_T = mux(outMatchVec[2], UInt<3>(0h4), UInt<3>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _outSelVec_enc_T_1 = mux(outMatchVec[1], UInt<3>(0h2), _outSelVec_enc_T) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node outSelVec_enc = mux(outMatchVec[0], UInt<3>(0h1), _outSelVec_enc_T_1) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _outSelVec_T = bits(outSelVec_enc, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_1 = bits(outSelVec_enc, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_2 = bits(outSelVec_enc, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    wire outSelVec : UInt<1>[3] @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    connect outSelVec[0], _outSelVec_T @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    connect outSelVec[1], _outSelVec_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    connect outSelVec[2], _outSelVec_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    wire _outSelRespVec_WIRE : UInt<1>[3] @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    connect _outSelRespVec_WIRE[0], UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    connect _outSelRespVec_WIRE[1], UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    connect _outSelRespVec_WIRE[2], UInt<1>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    node _outSelRespVec_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _outSelRespVec_T_1 = eq(state, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 41:57]
    node _outSelRespVec_T_2 = and(_outSelRespVec_T, _outSelRespVec_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 41:48]
    regreset outSelRespVec : UInt<1>[3], clock, reset, _outSelRespVec_WIRE @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    when _outSelRespVec_T_2 : @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
      connect outSelRespVec, outSelVec @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    node reqInvalidAddr_hi = cat(outSelVec[2], outSelVec[1]) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node _reqInvalidAddr_T = cat(reqInvalidAddr_hi, outSelVec[0]) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node _reqInvalidAddr_T_1 = orr(_reqInvalidAddr_T) @[src/main/scala/bus/simplebus/Crossbar.scala 42:61]
    node _reqInvalidAddr_T_2 = eq(_reqInvalidAddr_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 42:43]
    node reqInvalidAddr = and(io.in.req.valid, _reqInvalidAddr_T_2) @[src/main/scala/bus/simplebus/Crossbar.scala 42:40]
    when reqInvalidAddr : @[src/main/scala/bus/simplebus/Crossbar.scala 44:25]
      skip
    node _T = eq(reqInvalidAddr, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 49:10]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    node _T_2 = eq(_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    when _T_2 : @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
      node _T_3 = eq(_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
      when _T_3 : @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
        skip
      assert(clock, _T, UInt<1>(0h1), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    node _T_4 = eq(UInt<2>(0h0), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    when _T_4 : @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
      node _T_5 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_5 : @[src/main/scala/bus/simplebus/Crossbar.scala 53:29]
        connect state, UInt<2>(0h1) @[src/main/scala/bus/simplebus/Crossbar.scala 53:37]
      when reqInvalidAddr : @[src/main/scala/bus/simplebus/Crossbar.scala 54:29]
        connect state, UInt<2>(0h2) @[src/main/scala/bus/simplebus/Crossbar.scala 54:37]
    else :
      node _T_6 = eq(UInt<2>(0h1), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
      when _T_6 : @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
        node _T_7 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_7 : @[src/main/scala/bus/simplebus/Crossbar.scala 56:42]
          connect state, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 56:50]
      else :
        node _T_8 = eq(UInt<2>(0h2), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
        when _T_8 : @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
          node _T_9 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_9 : @[src/main/scala/bus/simplebus/Crossbar.scala 57:43]
            connect state, UInt<2>(0h0) @[src/main/scala/bus/simplebus/Crossbar.scala 57:51]
    node _io_in_req_ready_T = mux(outSelVec[0], io.out[0].req.ready, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_1 = mux(outSelVec[1], io.out[1].req.ready, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_2 = mux(outSelVec[2], io.out[2].req.ready, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_3 = or(_io_in_req_ready_T, _io_in_req_ready_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_4 = or(_io_in_req_ready_T_3, _io_in_req_ready_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_req_ready_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _io_in_req_ready_WIRE, _io_in_req_ready_T_4 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_5 = or(_io_in_req_ready_WIRE, reqInvalidAddr) @[src/main/scala/bus/simplebus/Crossbar.scala 61:64]
    connect io.in.req.ready, _io_in_req_ready_T_5 @[src/main/scala/bus/simplebus/Crossbar.scala 61:19]
    node _io_out_0_req_valid_T = and(outSelVec[0], io.in.req.valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_0_req_valid_T_1 = eq(state, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_0_req_valid_T_2 = and(_io_out_0_req_valid_T, _io_out_0_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    connect io.out[0].req.valid, _io_out_0_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    connect io.out[0].req.bits, io.in.req.bits @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    node _io_out_1_req_valid_T = and(outSelVec[1], io.in.req.valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_1_req_valid_T_1 = eq(state, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_1_req_valid_T_2 = and(_io_out_1_req_valid_T, _io_out_1_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    connect io.out[1].req.valid, _io_out_1_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    connect io.out[1].req.bits, io.in.req.bits @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    node _io_out_2_req_valid_T = and(outSelVec[2], io.in.req.valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_2_req_valid_T_1 = eq(state, UInt<2>(0h0)) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_2_req_valid_T_2 = and(_io_out_2_req_valid_T, _io_out_2_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    connect io.out[2].req.valid, _io_out_2_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    connect io.out[2].req.bits, io.in.req.bits @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    node _io_out_0_resp_ready_T = and(outSelRespVec[0], io.in.resp.ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_0_resp_ready_T_1 = eq(state, UInt<2>(0h1)) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_0_resp_ready_T_2 = and(_io_out_0_resp_ready_T, _io_out_0_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    connect io.out[0].resp.ready, _io_out_0_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    node _io_out_1_resp_ready_T = and(outSelRespVec[1], io.in.resp.ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_1_resp_ready_T_1 = eq(state, UInt<2>(0h1)) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_1_resp_ready_T_2 = and(_io_out_1_resp_ready_T, _io_out_1_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    connect io.out[1].resp.ready, _io_out_1_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    node _io_out_2_resp_ready_T = and(outSelRespVec[2], io.in.resp.ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_2_resp_ready_T_1 = eq(state, UInt<2>(0h1)) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_2_resp_ready_T_2 = and(_io_out_2_resp_ready_T, _io_out_2_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    connect io.out[2].resp.ready, _io_out_2_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    node _io_in_resp_valid_T = mux(outSelRespVec[0], io.out[0].resp.valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_1 = mux(outSelRespVec[1], io.out[1].resp.valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_2 = mux(outSelRespVec[2], io.out[2].resp.valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_3 = or(_io_in_resp_valid_T, _io_in_resp_valid_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_4 = or(_io_in_resp_valid_T_3, _io_in_resp_valid_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_resp_valid_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _io_in_resp_valid_WIRE, _io_in_resp_valid_T_4 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_5 = eq(state, UInt<2>(0h2)) @[src/main/scala/bus/simplebus/Crossbar.scala 71:79]
    node _io_in_resp_valid_T_6 = or(_io_in_resp_valid_WIRE, _io_in_resp_valid_T_5) @[src/main/scala/bus/simplebus/Crossbar.scala 71:70]
    connect io.in.resp.valid, _io_in_resp_valid_T_6 @[src/main/scala/bus/simplebus/Crossbar.scala 71:20]
    wire _io_in_resp_bits_WIRE : { cmd : UInt<4>, rdata : UInt<64>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T = mux(outSelRespVec[0], io.out[0].resp.bits.rdata, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_1 = mux(outSelRespVec[1], io.out[1].resp.bits.rdata, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_2 = mux(outSelRespVec[2], io.out[2].resp.bits.rdata, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_3 = or(_io_in_resp_bits_T, _io_in_resp_bits_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_4 = or(_io_in_resp_bits_T_3, _io_in_resp_bits_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_resp_bits_WIRE_1 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _io_in_resp_bits_WIRE_1, _io_in_resp_bits_T_4 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _io_in_resp_bits_WIRE.rdata, _io_in_resp_bits_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_5 = mux(outSelRespVec[0], io.out[0].resp.bits.cmd, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_6 = mux(outSelRespVec[1], io.out[1].resp.bits.cmd, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_7 = mux(outSelRespVec[2], io.out[2].resp.bits.cmd, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_8 = or(_io_in_resp_bits_T_5, _io_in_resp_bits_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_9 = or(_io_in_resp_bits_T_8, _io_in_resp_bits_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_resp_bits_WIRE_2 : UInt<4> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _io_in_resp_bits_WIRE_2, _io_in_resp_bits_T_9 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _io_in_resp_bits_WIRE.cmd, _io_in_resp_bits_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect io.in.resp.bits, _io_in_resp_bits_WIRE @[src/main/scala/bus/simplebus/Crossbar.scala 72:19]

  module SimpleBus2AXI4Converter_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 145:7]
    input clock : Clock @[src/main/scala/bus/simplebus/ToAXI4.scala 145:7]
    input reset : Reset @[src/main/scala/bus/simplebus/ToAXI4.scala 145:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io.in.req.valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>(0h1)) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    when _T_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      node _T_3 = eq(_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
        skip
      assert(clock, _T, UInt<1>(0h1), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    connect io.out.ar.bits.addr, io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    connect io.out.ar.bits.prot, UInt<3>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 159:12]
    connect io.out.w.bits.data, io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    connect io.out.w.bits.strb, io.in.req.bits.wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    wire wlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    connect wlast, UInt<1>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wire rlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    connect rlast, UInt<1>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    connect io.out.ar.bits.id, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 168:24]
    node _io_out_ar_bits_len_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _io_out_ar_bits_len_T_1 = mux(_io_out_ar_bits_len_T, UInt<3>(0h7), UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 169:30]
    connect io.out.ar.bits.len, _io_out_ar_bits_len_T_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 169:24]
    connect io.out.ar.bits.size, io.in.req.bits.size @[src/main/scala/bus/simplebus/ToAXI4.scala 170:24]
    connect io.out.ar.bits.burst, UInt<2>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 171:24]
    connect io.out.ar.bits.lock, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 173:24]
    connect io.out.ar.bits.cache, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 174:24]
    connect io.out.ar.bits.qos, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 175:24]
    connect io.out.ar.bits.user, UInt<1>(0h0) @[src/main/scala/bus/simplebus/ToAXI4.scala 176:24]
    node _io_out_w_bits_last_T = eq(io.in.req.bits.cmd, UInt<3>(0h7)) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _io_out_w_bits_last_T_1 = eq(io.in.req.bits.cmd, UInt<1>(0h1)) @[src/main/scala/bus/simplebus/SimpleBus.scala 77:29]
    node _io_out_w_bits_last_T_2 = or(_io_out_w_bits_last_T, _io_out_w_bits_last_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 177:54]
    connect io.out.w.bits.last, _io_out_w_bits_last_T_2 @[src/main/scala/bus/simplebus/ToAXI4.scala 177:24]
    connect wlast, io.out.w.bits.last @[src/main/scala/bus/simplebus/ToAXI4.scala 178:11]
    connect rlast, io.out.r.bits.last @[src/main/scala/bus/simplebus/ToAXI4.scala 179:11]
    connect io.out.aw.bits.qos, io.out.ar.bits.qos @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.cache, io.out.ar.bits.cache @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.lock, io.out.ar.bits.lock @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.burst, io.out.ar.bits.burst @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.size, io.out.ar.bits.size @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.len, io.out.ar.bits.len @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.user, io.out.ar.bits.user @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.id, io.out.ar.bits.id @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.prot, io.out.ar.bits.prot @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.addr, io.out.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.in.resp.bits.rdata, io.out.r.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>(0h6), UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    connect io.in.resp.bits.cmd, _io_in_resp_bits_cmd_T @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    wire wSend : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19]
    node _awAck_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset awAck : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _awAck_T : @[src/main/scala/utils/StopWatch.scala 30:20]
      connect awAck, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      connect awAck, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wAck_T = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:39]
    regreset wAck : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _wAck_T_1 : @[src/main/scala/utils/StopWatch.scala 30:20]
      connect wAck, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      connect wAck, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wSend_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wSend_T_1 = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:25]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:39]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:59]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:49]
    connect wSend, _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 189:9]
    node _wen_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg wen : UInt<1>, clock @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    when _wen_T_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
      connect wen, _wen_T @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _io_out_ar_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io.in.req.valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:27]
    connect io.out.ar.valid, _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    node _io_out_aw_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io.in.req.valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:34]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:31]
    connect io.out.aw.valid, _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    node _io_out_w_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io.in.req.valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:34]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:31]
    connect io.out.w.valid, _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    node _io_in_req_ready_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io.out.w.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io.out.ar.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    connect io.in.req.ready, _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    connect io.out.r.ready, io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    connect io.out.b.ready, io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    node _io_in_resp_valid_T = mux(wen, io.out.b.valid, io.out.r.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    connect io.in.resp.valid, _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]

  module AXI4CLINT : @[src/main/scala/device/AXI4CLINT.scala 31:7]
    input clock : Clock @[src/main/scala/device/AXI4CLINT.scala 31:7]
    input reset : Reset @[src/main/scala/device/AXI4CLINT.scala 31:7]
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}, extra : { mtip : UInt<1>, msip : UInt<1>}} @[src/main/scala/device/AXI4Slave.scala 28:14]

    node _fullMask_T = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_1 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_2 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_3 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_4 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_5 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_6 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_7 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_8 = mux(_fullMask_T, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_9 = mux(_fullMask_T_1, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_10 = mux(_fullMask_T_2, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_11 = mux(_fullMask_T_3, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_12 = mux(_fullMask_T_4, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_13 = mux(_fullMask_T_5, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_14 = mux(_fullMask_T_6, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_15 = mux(_fullMask_T_7, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node fullMask_lo_lo = cat(_fullMask_T_9, _fullMask_T_8) @[src/main/scala/utils/BitUtils.scala 27:26]
    node fullMask_lo_hi = cat(_fullMask_T_11, _fullMask_T_10) @[src/main/scala/utils/BitUtils.scala 27:26]
    node fullMask_lo = cat(fullMask_lo_hi, fullMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node fullMask_hi_lo = cat(_fullMask_T_13, _fullMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:26]
    node fullMask_hi_hi = cat(_fullMask_T_15, _fullMask_T_14) @[src/main/scala/utils/BitUtils.scala 27:26]
    node fullMask_hi = cat(fullMask_hi_hi, fullMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node fullMask = cat(fullMask_hi, fullMask_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    wire raddr : UInt @[src/main/scala/device/AXI4Slave.scala 37:19]
    wire ren : UInt<1> @[src/main/scala/device/AXI4Slave.scala 38:17]
    connect raddr, io.in.ar.bits.addr @[src/main/scala/device/AXI4Slave.scala 66:13]
    node _r_busy_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _r_busy_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>(0h1)) @[src/main/scala/device/AXI4Slave.scala 70:52]
    regreset r_busy : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _r_busy_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      connect r_busy, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 26:23]
    when _r_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      connect r_busy, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>(0h0)) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io.in.r.ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    connect io.in.ar.ready, _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    connect io.in.r.bits.resp, UInt<2>(0h0) @[src/main/scala/device/AXI4Slave.scala 72:18]
    node _ren_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset ren_REG : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/device/AXI4Slave.scala 73:17]
    connect ren_REG, _ren_T @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _ren_T_2 = eq(UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/device/AXI4Slave.scala 73:61]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:58]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:44]
    connect ren, _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 73:7]
    node _io_in_r_valid_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:50]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset io_in_r_valid_r : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_r_valid_T_3 : @[src/main/scala/utils/StopWatch.scala 26:19]
      connect io_in_r_valid_r, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_r_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 27:20]
      connect io_in_r_valid_r, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 27:24]
    connect io.in.r.valid, io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    wire waddr : UInt @[src/main/scala/device/AXI4Slave.scala 77:19]
    connect waddr, io.in.aw.bits.addr @[src/main/scala/device/AXI4Slave.scala 89:13]
    node _w_busy_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _w_busy_T_1 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset w_busy : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _w_busy_T_1 : @[src/main/scala/utils/StopWatch.scala 26:19]
      connect w_busy, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 26:23]
    when _w_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      connect w_busy, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>(0h0)) @[src/main/scala/device/AXI4Slave.scala 94:18]
    connect io.in.aw.ready, _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    node _io_in_w_ready_T = or(io.in.aw.valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    connect io.in.w.ready, _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    connect io.in.b.bits.resp, UInt<2>(0h0) @[src/main/scala/device/AXI4Slave.scala 96:18]
    node _io_in_b_valid_T = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>(0h1)) @[src/main/scala/device/AXI4Slave.scala 97:41]
    node _io_in_b_valid_T_2 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset io_in_b_valid_r : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_b_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      connect io_in_b_valid_r, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_b_valid_T_1 : @[src/main/scala/utils/StopWatch.scala 27:20]
      connect io_in_b_valid_r, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 27:24]
    connect io.in.b.valid, io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    regreset mtime : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/device/AXI4CLINT.scala 32:22]
    regreset mtimecmp : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/device/AXI4CLINT.scala 33:25]
    regreset msip : UInt<64>, clock, reset, UInt<64>(0h0) @[src/main/scala/device/AXI4CLINT.scala 34:21]
    regreset freq_reg : UInt<64>, clock, reset, UInt<64>(0h2710) @[src/main/scala/device/AXI4CLINT.scala 37:25]
    node freq = bits(freq_reg, 15, 0) @[src/main/scala/device/AXI4CLINT.scala 38:22]
    regreset inc_reg : UInt<64>, clock, reset, UInt<64>(0h1) @[src/main/scala/device/AXI4CLINT.scala 39:24]
    node inc = bits(inc_reg, 15, 0) @[src/main/scala/device/AXI4CLINT.scala 40:20]
    regreset cnt : UInt<16>, clock, reset, UInt<16>(0h0) @[src/main/scala/device/AXI4CLINT.scala 42:20]
    node _nextCnt_T = add(cnt, UInt<1>(0h1)) @[src/main/scala/device/AXI4CLINT.scala 43:21]
    node nextCnt = tail(_nextCnt_T, 1) @[src/main/scala/device/AXI4CLINT.scala 43:21]
    node _cnt_T = lt(nextCnt, freq) @[src/main/scala/device/AXI4CLINT.scala 44:22]
    node _cnt_T_1 = mux(_cnt_T, nextCnt, UInt<1>(0h0)) @[src/main/scala/device/AXI4CLINT.scala 44:13]
    connect cnt, _cnt_T_1 @[src/main/scala/device/AXI4CLINT.scala 44:7]
    node tick = eq(nextCnt, freq) @[src/main/scala/device/AXI4CLINT.scala 45:23]
    when tick : @[src/main/scala/device/AXI4CLINT.scala 46:15]
      node _mtime_T = add(mtime, inc) @[src/main/scala/device/AXI4CLINT.scala 46:32]
      node _mtime_T_1 = tail(_mtime_T, 1) @[src/main/scala/device/AXI4CLINT.scala 46:32]
      connect mtime, _mtime_T_1 @[src/main/scala/device/AXI4CLINT.scala 46:23]
    wire isWFI : UInt<1> @[src/main/scala/device/AXI4CLINT.scala 49:25]
    connect isWFI, UInt<1>(0h0) @[src/main/scala/device/AXI4CLINT.scala 49:25]
    when isWFI : @[src/main/scala/device/AXI4CLINT.scala 51:18]
      node _mtime_T_2 = add(mtime, UInt<17>(0h186a0)) @[src/main/scala/device/AXI4CLINT.scala 51:35]
      node _mtime_T_3 = tail(_mtime_T_2, 1) @[src/main/scala/device/AXI4CLINT.scala 51:35]
      connect mtime, _mtime_T_3 @[src/main/scala/device/AXI4CLINT.scala 51:26]
    node _T = bits(raddr, 15, 0) @[src/main/scala/device/AXI4CLINT.scala 61:35]
    node _T_1 = bits(waddr, 15, 0) @[src/main/scala/device/AXI4CLINT.scala 61:35]
    node _T_2 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_3 = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_4 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_5 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_6 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_7 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_8 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_9 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_10 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_11 = mux(_T_3, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_12 = mux(_T_4, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_13 = mux(_T_5, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_14 = mux(_T_6, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_15 = mux(_T_7, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_16 = mux(_T_8, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_17 = mux(_T_9, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_18 = mux(_T_10, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node lo_lo = cat(_T_12, _T_11) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo_hi = cat(_T_14, _T_13) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_lo = cat(_T_16, _T_15) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_hi = cat(_T_18, _T_17) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _T_19 = cat(hi, lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _io_in_r_bits_data_T = eq(UInt<1>(0h0), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_1 = eq(UInt<16>(0h8000), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_2 = eq(UInt<16>(0hbff8), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_3 = eq(UInt<16>(0h8008), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_4 = eq(UInt<15>(0h4000), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_5 = mux(_io_in_r_bits_data_T, msip, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_6 = mux(_io_in_r_bits_data_T_1, freq_reg, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_7 = mux(_io_in_r_bits_data_T_2, mtime, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_8 = mux(_io_in_r_bits_data_T_3, inc_reg, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_9 = mux(_io_in_r_bits_data_T_4, mtimecmp, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_10 = or(_io_in_r_bits_data_T_5, _io_in_r_bits_data_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_11 = or(_io_in_r_bits_data_T_10, _io_in_r_bits_data_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_12 = or(_io_in_r_bits_data_T_11, _io_in_r_bits_data_T_8) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_13 = or(_io_in_r_bits_data_T_12, _io_in_r_bits_data_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_r_bits_data_WIRE : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _io_in_r_bits_data_WIRE, _io_in_r_bits_data_T_13 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect io.in.r.bits.data, _io_in_r_bits_data_WIRE @[src/main/scala/utils/RegMap.scala 30:11]
    node _T_20 = eq(_T_1, UInt<1>(0h0)) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_21 = and(_T_2, _T_20) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_21 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _msip_T = and(io.in.w.bits.data, _T_19) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _msip_T_1 = not(_T_19) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _msip_T_2 = and(msip, _msip_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _msip_T_3 = or(_msip_T, _msip_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect msip, _msip_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_22 = eq(_T_1, UInt<16>(0h8000)) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_23 = and(_T_2, _T_22) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_23 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _freq_reg_T = and(io.in.w.bits.data, _T_19) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _freq_reg_T_1 = not(_T_19) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _freq_reg_T_2 = and(freq_reg, _freq_reg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _freq_reg_T_3 = or(_freq_reg_T, _freq_reg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect freq_reg, _freq_reg_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_24 = eq(_T_1, UInt<16>(0hbff8)) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_25 = and(_T_2, _T_24) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_25 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _mtime_T_4 = and(io.in.w.bits.data, _T_19) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mtime_T_5 = not(_T_19) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mtime_T_6 = and(mtime, _mtime_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mtime_T_7 = or(_mtime_T_4, _mtime_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mtime, _mtime_T_7 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_26 = eq(_T_1, UInt<16>(0h8008)) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_27 = and(_T_2, _T_26) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_27 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _inc_reg_T = and(io.in.w.bits.data, _T_19) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _inc_reg_T_1 = not(_T_19) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _inc_reg_T_2 = and(inc_reg, _inc_reg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _inc_reg_T_3 = or(_inc_reg_T, _inc_reg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect inc_reg, _inc_reg_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_28 = eq(_T_1, UInt<15>(0h4000)) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_29 = and(_T_2, _T_28) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_29 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _mtimecmp_T = and(io.in.w.bits.data, _T_19) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mtimecmp_T_1 = not(_T_19) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mtimecmp_T_2 = and(mtimecmp, _mtimecmp_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mtimecmp_T_3 = or(_mtimecmp_T, _mtimecmp_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect mtimecmp, _mtimecmp_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _io_extra_mtip_T = geq(mtime, mtimecmp) @[src/main/scala/device/AXI4CLINT.scala 66:38]
    reg io_extra_mtip_REG : UInt<1>, clock @[src/main/scala/device/AXI4CLINT.scala 66:31]
    connect io_extra_mtip_REG, _io_extra_mtip_T @[src/main/scala/device/AXI4CLINT.scala 66:31]
    connect io.extra.mtip, io_extra_mtip_REG @[src/main/scala/device/AXI4CLINT.scala 66:21]
    node _io_extra_msip_T = neq(msip, UInt<1>(0h0)) @[src/main/scala/device/AXI4CLINT.scala 67:37]
    reg io_extra_msip_REG : UInt<1>, clock @[src/main/scala/device/AXI4CLINT.scala 67:31]
    connect io_extra_msip_REG, _io_extra_msip_T @[src/main/scala/device/AXI4CLINT.scala 67:31]
    connect io.extra.msip, io_extra_msip_REG @[src/main/scala/device/AXI4CLINT.scala 67:21]

  module SimpleBus2AXI4Converter_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 145:7]
    input clock : Clock @[src/main/scala/bus/simplebus/ToAXI4.scala 145:7]
    input reset : Reset @[src/main/scala/bus/simplebus/ToAXI4.scala 145:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io.in.req.valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>(0h1)) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    when _T_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      node _T_3 = eq(_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
        skip
      assert(clock, _T, UInt<1>(0h1), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    connect io.out.ar.bits.addr, io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    connect io.out.ar.bits.prot, UInt<3>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 159:12]
    connect io.out.w.bits.data, io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    connect io.out.w.bits.strb, io.in.req.bits.wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    wire wlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    connect wlast, UInt<1>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wire rlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    connect rlast, UInt<1>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    connect io.out.aw.bits.prot, io.out.ar.bits.prot @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.addr, io.out.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.in.resp.bits.rdata, io.out.r.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>(0h6), UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    connect io.in.resp.bits.cmd, _io_in_resp_bits_cmd_T @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    wire wSend : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19]
    node _awAck_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset awAck : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _awAck_T : @[src/main/scala/utils/StopWatch.scala 30:20]
      connect awAck, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      connect awAck, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wAck_T = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:39]
    regreset wAck : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _wAck_T_1 : @[src/main/scala/utils/StopWatch.scala 30:20]
      connect wAck, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      connect wAck, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wSend_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wSend_T_1 = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:25]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:39]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:59]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:49]
    connect wSend, _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 189:9]
    node _wen_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg wen : UInt<1>, clock @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    when _wen_T_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
      connect wen, _wen_T @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _io_out_ar_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io.in.req.valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:27]
    connect io.out.ar.valid, _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    node _io_out_aw_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io.in.req.valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:34]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:31]
    connect io.out.aw.valid, _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    node _io_out_w_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io.in.req.valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:34]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:31]
    connect io.out.w.valid, _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    node _io_in_req_ready_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io.out.w.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io.out.ar.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    connect io.in.req.ready, _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    connect io.out.r.ready, io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    connect io.out.b.ready, io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    node _io_in_resp_valid_T = mux(wen, io.out.b.valid, io.out.r.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    connect io.in.resp.valid, _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]

  module AXI4PLIC : @[src/main/scala/device/AXI4PLIC.scala 30:7]
    input clock : Clock @[src/main/scala/device/AXI4PLIC.scala 30:7]
    input reset : Reset @[src/main/scala/device/AXI4PLIC.scala 30:7]
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}, extra : { flip intrVec : UInt<1>, meip : UInt<1>[1]}} @[src/main/scala/device/AXI4Slave.scala 28:14]

    node _fullMask_T = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_1 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_2 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_3 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_4 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_5 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_6 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_7 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _fullMask_T_8 = mux(_fullMask_T, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_9 = mux(_fullMask_T_1, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_10 = mux(_fullMask_T_2, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_11 = mux(_fullMask_T_3, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_12 = mux(_fullMask_T_4, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_13 = mux(_fullMask_T_5, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_14 = mux(_fullMask_T_6, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _fullMask_T_15 = mux(_fullMask_T_7, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node fullMask_lo_lo = cat(_fullMask_T_9, _fullMask_T_8) @[src/main/scala/utils/BitUtils.scala 27:26]
    node fullMask_lo_hi = cat(_fullMask_T_11, _fullMask_T_10) @[src/main/scala/utils/BitUtils.scala 27:26]
    node fullMask_lo = cat(fullMask_lo_hi, fullMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node fullMask_hi_lo = cat(_fullMask_T_13, _fullMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:26]
    node fullMask_hi_hi = cat(_fullMask_T_15, _fullMask_T_14) @[src/main/scala/utils/BitUtils.scala 27:26]
    node fullMask_hi = cat(fullMask_hi_hi, fullMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node fullMask = cat(fullMask_hi, fullMask_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    wire raddr : UInt @[src/main/scala/device/AXI4Slave.scala 37:19]
    wire ren : UInt<1> @[src/main/scala/device/AXI4Slave.scala 38:17]
    connect raddr, io.in.ar.bits.addr @[src/main/scala/device/AXI4Slave.scala 66:13]
    node _r_busy_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _r_busy_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>(0h1)) @[src/main/scala/device/AXI4Slave.scala 70:52]
    regreset r_busy : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _r_busy_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      connect r_busy, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 26:23]
    when _r_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      connect r_busy, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>(0h0)) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io.in.r.ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    connect io.in.ar.ready, _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    connect io.in.r.bits.resp, UInt<2>(0h0) @[src/main/scala/device/AXI4Slave.scala 72:18]
    node _ren_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset ren_REG : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/device/AXI4Slave.scala 73:17]
    connect ren_REG, _ren_T @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _ren_T_2 = eq(UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/device/AXI4Slave.scala 73:61]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:58]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:44]
    connect ren, _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 73:7]
    node _io_in_r_valid_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:50]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset io_in_r_valid_r : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_r_valid_T_3 : @[src/main/scala/utils/StopWatch.scala 26:19]
      connect io_in_r_valid_r, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_r_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 27:20]
      connect io_in_r_valid_r, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 27:24]
    connect io.in.r.valid, io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    wire waddr : UInt @[src/main/scala/device/AXI4Slave.scala 77:19]
    connect waddr, io.in.aw.bits.addr @[src/main/scala/device/AXI4Slave.scala 89:13]
    node _w_busy_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _w_busy_T_1 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset w_busy : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _w_busy_T_1 : @[src/main/scala/utils/StopWatch.scala 26:19]
      connect w_busy, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 26:23]
    when _w_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      connect w_busy, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>(0h0)) @[src/main/scala/device/AXI4Slave.scala 94:18]
    connect io.in.aw.ready, _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    node _io_in_w_ready_T = or(io.in.aw.valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    connect io.in.w.ready, _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    connect io.in.b.bits.resp, UInt<2>(0h0) @[src/main/scala/device/AXI4Slave.scala 96:18]
    node _io_in_b_valid_T = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>(0h1)) @[src/main/scala/device/AXI4Slave.scala 97:41]
    node _io_in_b_valid_T_2 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset io_in_b_valid_r : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_b_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      connect io_in_b_valid_r, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_b_valid_T_1 : @[src/main/scala/utils/StopWatch.scala 27:20]
      connect io_in_b_valid_r, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 27:24]
    connect io.in.b.valid, io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    reg priority_0 : UInt<32>, clock @[src/main/scala/device/AXI4PLIC.scala 37:39]
    wire _pending_WIRE : UInt<1>[32] @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[0], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[1], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[2], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[3], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[4], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[5], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[6], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[7], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[8], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[9], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[10], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[11], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[12], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[13], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[14], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[15], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[16], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[17], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[18], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[19], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[20], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[21], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[22], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[23], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[24], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[25], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[26], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[27], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[28], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[29], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[30], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    connect _pending_WIRE[31], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 43:59]
    regreset pending_0 : UInt<1>[32], clock, reset, _pending_WIRE @[src/main/scala/device/AXI4PLIC.scala 43:46]
    node pendingMap_lo_lo_lo_lo = cat(pending_0[1], pending_0[0]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_lo_lo_hi = cat(pending_0[3], pending_0[2]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_lo_lo = cat(pendingMap_lo_lo_lo_hi, pendingMap_lo_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_lo_hi_lo = cat(pending_0[5], pending_0[4]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_lo_hi_hi = cat(pending_0[7], pending_0[6]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_lo_hi = cat(pendingMap_lo_lo_hi_hi, pendingMap_lo_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_lo = cat(pendingMap_lo_lo_hi, pendingMap_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_hi_lo_lo = cat(pending_0[9], pending_0[8]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_hi_lo_hi = cat(pending_0[11], pending_0[10]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_hi_lo = cat(pendingMap_lo_hi_lo_hi, pendingMap_lo_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_hi_hi_lo = cat(pending_0[13], pending_0[12]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_hi_hi_hi = cat(pending_0[15], pending_0[14]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_hi_hi = cat(pendingMap_lo_hi_hi_hi, pendingMap_lo_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo_hi = cat(pendingMap_lo_hi_hi, pendingMap_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_lo = cat(pendingMap_lo_hi, pendingMap_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_lo_lo_lo = cat(pending_0[17], pending_0[16]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_lo_lo_hi = cat(pending_0[19], pending_0[18]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_lo_lo = cat(pendingMap_hi_lo_lo_hi, pendingMap_hi_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_lo_hi_lo = cat(pending_0[21], pending_0[20]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_lo_hi_hi = cat(pending_0[23], pending_0[22]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_lo_hi = cat(pendingMap_hi_lo_hi_hi, pendingMap_hi_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_lo = cat(pendingMap_hi_lo_hi, pendingMap_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_hi_lo_lo = cat(pending_0[25], pending_0[24]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_hi_lo_hi = cat(pending_0[27], pending_0[26]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_hi_lo = cat(pendingMap_hi_hi_lo_hi, pendingMap_hi_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_hi_hi_lo = cat(pending_0[29], pending_0[28]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_hi_hi_hi = cat(pending_0[31], pending_0[30]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_hi_hi = cat(pendingMap_hi_hi_hi_hi, pendingMap_hi_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi_hi = cat(pendingMap_hi_hi_hi, pendingMap_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_hi = cat(pendingMap_hi_hi, pendingMap_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node pendingMap_0_2_1 = cat(pendingMap_hi, pendingMap_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    regreset enable_0_0 : UInt<32>, clock, reset, UInt<32>(0h0) @[src/main/scala/device/AXI4PLIC.scala 48:64]
    reg threshold_0 : UInt<32>, clock @[src/main/scala/device/AXI4PLIC.scala 53:40]
    wire _inHandle_WIRE : UInt<1>[2] @[src/main/scala/device/AXI4PLIC.scala 58:38]
    connect _inHandle_WIRE[0], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 58:38]
    connect _inHandle_WIRE[1], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 58:38]
    regreset inHandle : UInt<1>[2], clock, reset, _inHandle_WIRE @[src/main/scala/device/AXI4PLIC.scala 58:25]
    reg claimCompletion_0 : UInt<32>, clock @[src/main/scala/device/AXI4PLIC.scala 64:46]
    node _claimCompletionMap_T = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _claimCompletionMap_T_1 = bits(raddr, 25, 0) @[src/main/scala/device/AXI4PLIC.scala 35:35]
    node _claimCompletionMap_T_2 = eq(_claimCompletionMap_T_1, UInt<22>(0h200004)) @[src/main/scala/device/AXI4PLIC.scala 68:44]
    node _claimCompletionMap_T_3 = and(_claimCompletionMap_T, _claimCompletionMap_T_2) @[src/main/scala/device/AXI4PLIC.scala 68:23]
    when _claimCompletionMap_T_3 : @[src/main/scala/device/AXI4PLIC.scala 68:57]
      node _claimCompletionMap_T_4 = bits(claimCompletion_0, 0, 0)
      connect inHandle[_claimCompletionMap_T_4], UInt<1>(0h1) @[src/main/scala/device/AXI4PLIC.scala 68:71]
    node _T = bits(io.extra.intrVec, 0, 0) @[src/main/scala/device/AXI4PLIC.scala 73:24]
    when _T : @[src/main/scala/device/AXI4PLIC.scala 75:17]
      connect pending_0[1], UInt<1>(0h1) @[src/main/scala/device/AXI4PLIC.scala 75:45]
    when inHandle[1] : @[src/main/scala/device/AXI4PLIC.scala 76:25]
      connect pending_0[1], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 76:53]
    node pendingVec_lo_lo_lo_lo = cat(pending_0[1], pending_0[0]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_lo_hi = cat(pending_0[3], pending_0[2]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_lo = cat(pendingVec_lo_lo_lo_hi, pendingVec_lo_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_hi_lo = cat(pending_0[5], pending_0[4]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_hi_hi = cat(pending_0[7], pending_0[6]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_hi = cat(pendingVec_lo_lo_hi_hi, pendingVec_lo_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo = cat(pendingVec_lo_lo_hi, pendingVec_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_lo_lo = cat(pending_0[9], pending_0[8]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_lo_hi = cat(pending_0[11], pending_0[10]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_lo = cat(pendingVec_lo_hi_lo_hi, pendingVec_lo_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_hi_lo = cat(pending_0[13], pending_0[12]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_hi_hi = cat(pending_0[15], pending_0[14]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_hi = cat(pendingVec_lo_hi_hi_hi, pendingVec_lo_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi = cat(pendingVec_lo_hi_hi, pendingVec_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo = cat(pendingVec_lo_hi, pendingVec_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_lo_lo = cat(pending_0[17], pending_0[16]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_lo_hi = cat(pending_0[19], pending_0[18]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_lo = cat(pendingVec_hi_lo_lo_hi, pendingVec_hi_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_hi_lo = cat(pending_0[21], pending_0[20]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_hi_hi = cat(pending_0[23], pending_0[22]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_hi = cat(pendingVec_hi_lo_hi_hi, pendingVec_hi_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo = cat(pendingVec_hi_lo_hi, pendingVec_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_lo_lo = cat(pending_0[25], pending_0[24]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_lo_hi = cat(pending_0[27], pending_0[26]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_lo = cat(pendingVec_hi_hi_lo_hi, pendingVec_hi_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_hi_lo = cat(pending_0[29], pending_0[28]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_hi_hi = cat(pending_0[31], pending_0[30]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_hi = cat(pendingVec_hi_hi_hi_hi, pendingVec_hi_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi = cat(pendingVec_hi_hi_hi, pendingVec_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi = cat(pendingVec_hi_hi, pendingVec_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec = cat(pendingVec_hi, pendingVec_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node takenVec = and(pendingVec, enable_0_0) @[src/main/scala/device/AXI4PLIC.scala 81:31]
    node _claimCompletion_0_T = eq(takenVec, UInt<1>(0h0)) @[src/main/scala/device/AXI4PLIC.scala 82:23]
    node _claimCompletion_0_T_1 = bits(takenVec, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_2 = bits(takenVec, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_3 = bits(takenVec, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_4 = bits(takenVec, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_5 = bits(takenVec, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_6 = bits(takenVec, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_7 = bits(takenVec, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_8 = bits(takenVec, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_9 = bits(takenVec, 8, 8) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_10 = bits(takenVec, 9, 9) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_11 = bits(takenVec, 10, 10) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_12 = bits(takenVec, 11, 11) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_13 = bits(takenVec, 12, 12) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_14 = bits(takenVec, 13, 13) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_15 = bits(takenVec, 14, 14) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_16 = bits(takenVec, 15, 15) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_17 = bits(takenVec, 16, 16) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_18 = bits(takenVec, 17, 17) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_19 = bits(takenVec, 18, 18) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_20 = bits(takenVec, 19, 19) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_21 = bits(takenVec, 20, 20) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_22 = bits(takenVec, 21, 21) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_23 = bits(takenVec, 22, 22) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_24 = bits(takenVec, 23, 23) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_25 = bits(takenVec, 24, 24) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_26 = bits(takenVec, 25, 25) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_27 = bits(takenVec, 26, 26) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_28 = bits(takenVec, 27, 27) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_29 = bits(takenVec, 28, 28) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_30 = bits(takenVec, 29, 29) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_31 = bits(takenVec, 30, 30) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_32 = bits(takenVec, 31, 31) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_33 = mux(_claimCompletion_0_T_31, UInt<5>(0h1e), UInt<5>(0h1f)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_34 = mux(_claimCompletion_0_T_30, UInt<5>(0h1d), _claimCompletion_0_T_33) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_35 = mux(_claimCompletion_0_T_29, UInt<5>(0h1c), _claimCompletion_0_T_34) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_36 = mux(_claimCompletion_0_T_28, UInt<5>(0h1b), _claimCompletion_0_T_35) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_37 = mux(_claimCompletion_0_T_27, UInt<5>(0h1a), _claimCompletion_0_T_36) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_38 = mux(_claimCompletion_0_T_26, UInt<5>(0h19), _claimCompletion_0_T_37) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_39 = mux(_claimCompletion_0_T_25, UInt<5>(0h18), _claimCompletion_0_T_38) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_40 = mux(_claimCompletion_0_T_24, UInt<5>(0h17), _claimCompletion_0_T_39) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_41 = mux(_claimCompletion_0_T_23, UInt<5>(0h16), _claimCompletion_0_T_40) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_42 = mux(_claimCompletion_0_T_22, UInt<5>(0h15), _claimCompletion_0_T_41) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_43 = mux(_claimCompletion_0_T_21, UInt<5>(0h14), _claimCompletion_0_T_42) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_44 = mux(_claimCompletion_0_T_20, UInt<5>(0h13), _claimCompletion_0_T_43) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_45 = mux(_claimCompletion_0_T_19, UInt<5>(0h12), _claimCompletion_0_T_44) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_46 = mux(_claimCompletion_0_T_18, UInt<5>(0h11), _claimCompletion_0_T_45) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_47 = mux(_claimCompletion_0_T_17, UInt<5>(0h10), _claimCompletion_0_T_46) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_48 = mux(_claimCompletion_0_T_16, UInt<4>(0hf), _claimCompletion_0_T_47) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_49 = mux(_claimCompletion_0_T_15, UInt<4>(0he), _claimCompletion_0_T_48) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_50 = mux(_claimCompletion_0_T_14, UInt<4>(0hd), _claimCompletion_0_T_49) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_51 = mux(_claimCompletion_0_T_13, UInt<4>(0hc), _claimCompletion_0_T_50) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_52 = mux(_claimCompletion_0_T_12, UInt<4>(0hb), _claimCompletion_0_T_51) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_53 = mux(_claimCompletion_0_T_11, UInt<4>(0ha), _claimCompletion_0_T_52) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_54 = mux(_claimCompletion_0_T_10, UInt<4>(0h9), _claimCompletion_0_T_53) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_55 = mux(_claimCompletion_0_T_9, UInt<4>(0h8), _claimCompletion_0_T_54) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_56 = mux(_claimCompletion_0_T_8, UInt<3>(0h7), _claimCompletion_0_T_55) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_57 = mux(_claimCompletion_0_T_7, UInt<3>(0h6), _claimCompletion_0_T_56) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_58 = mux(_claimCompletion_0_T_6, UInt<3>(0h5), _claimCompletion_0_T_57) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_59 = mux(_claimCompletion_0_T_5, UInt<3>(0h4), _claimCompletion_0_T_58) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_60 = mux(_claimCompletion_0_T_4, UInt<2>(0h3), _claimCompletion_0_T_59) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_61 = mux(_claimCompletion_0_T_3, UInt<2>(0h2), _claimCompletion_0_T_60) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_62 = mux(_claimCompletion_0_T_2, UInt<1>(0h1), _claimCompletion_0_T_61) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_63 = mux(_claimCompletion_0_T_1, UInt<1>(0h0), _claimCompletion_0_T_62) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_64 = mux(_claimCompletion_0_T, UInt<1>(0h0), _claimCompletion_0_T_63) @[src/main/scala/device/AXI4PLIC.scala 82:13]
    connect claimCompletion_0, _claimCompletion_0_T_64 @[src/main/scala/device/AXI4PLIC.scala 82:7]
    wire rdata : UInt<32> @[src/main/scala/device/AXI4PLIC.scala 87:19]
    node _T_1 = bits(raddr, 25, 0) @[src/main/scala/device/AXI4PLIC.scala 35:35]
    node _T_2 = bits(waddr, 25, 0) @[src/main/scala/device/AXI4PLIC.scala 35:35]
    node _T_3 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_4 = bits(io.in.w.bits.data, 31, 0) @[src/main/scala/device/AXI4PLIC.scala 89:48]
    node _T_5 = bits(waddr, 2, 0) @[src/main/scala/device/AXI4PLIC.scala 90:39]
    node _T_6 = dshr(io.in.w.bits.strb, _T_5) @[src/main/scala/device/AXI4PLIC.scala 90:31]
    node _T_7 = bits(_T_6, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_8 = bits(_T_6, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_9 = bits(_T_6, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_10 = bits(_T_6, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_11 = bits(_T_6, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_12 = bits(_T_6, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_13 = bits(_T_6, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_14 = bits(_T_6, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_15 = mux(_T_7, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_16 = mux(_T_8, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_17 = mux(_T_9, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_18 = mux(_T_10, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_19 = mux(_T_11, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_20 = mux(_T_12, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_21 = mux(_T_13, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_22 = mux(_T_14, UInt<8>(0hff), UInt<8>(0h0)) @[src/main/scala/utils/BitUtils.scala 27:45]
    node lo_lo = cat(_T_16, _T_15) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo_hi = cat(_T_18, _T_17) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_lo = cat(_T_20, _T_19) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_hi = cat(_T_22, _T_21) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _T_23 = cat(hi, lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _T_24 = bits(_T_23, 31, 0) @[src/main/scala/device/AXI4PLIC.scala 90:45]
    node _rdata_T = eq(UInt<13>(0h1000), _T_1) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_1 = eq(UInt<14>(0h2000), _T_1) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_2 = eq(UInt<22>(0h200004), _T_1) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_3 = eq(UInt<3>(0h4), _T_1) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_4 = eq(UInt<22>(0h200000), _T_1) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_5 = mux(_rdata_T, pendingMap_0_2_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_6 = mux(_rdata_T_1, enable_0_0, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_7 = mux(_rdata_T_2, claimCompletion_0, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_8 = mux(_rdata_T_3, priority_0, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_9 = mux(_rdata_T_4, threshold_0, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_10 = or(_rdata_T_5, _rdata_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_11 = or(_rdata_T_10, _rdata_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_12 = or(_rdata_T_11, _rdata_T_8) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_13 = or(_rdata_T_12, _rdata_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _rdata_WIRE : UInt<32> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect _rdata_WIRE, _rdata_T_13 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    connect rdata, _rdata_WIRE @[src/main/scala/utils/RegMap.scala 30:11]
    node _T_25 = eq(_T_2, UInt<14>(0h2000)) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_26 = and(_T_3, _T_25) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_26 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _enable_0_0_T = and(_T_4, _T_24) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _enable_0_0_T_1 = not(_T_24) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _enable_0_0_T_2 = and(enable_0_0, _enable_0_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _enable_0_0_T_3 = or(_enable_0_0_T, _enable_0_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect enable_0_0, _enable_0_0_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_27 = eq(_T_2, UInt<22>(0h200004)) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_28 = and(_T_3, _T_27) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_28 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _claimCompletion_0_T_65 = and(_T_4, _T_24) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _claimCompletion_0_T_66 = not(_T_24) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _claimCompletion_0_T_67 = and(claimCompletion_0, _claimCompletion_0_T_66) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _claimCompletion_0_T_68 = or(_claimCompletion_0_T_65, _claimCompletion_0_T_67) @[src/main/scala/utils/BitUtils.scala 34:26]
      node _claimCompletion_0_T_69 = bits(_claimCompletion_0_T_68, 31, 0) @[src/main/scala/device/AXI4PLIC.scala 60:19]
      node _claimCompletion_0_T_70 = bits(_claimCompletion_0_T_69, 0, 0)
      connect inHandle[_claimCompletion_0_T_70], UInt<1>(0h0) @[src/main/scala/device/AXI4PLIC.scala 60:27]
      connect claimCompletion_0, UInt<1>(0h0) @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_29 = eq(_T_2, UInt<3>(0h4)) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_30 = and(_T_3, _T_29) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_30 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _priority_0_T = and(_T_4, _T_24) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _priority_0_T_1 = not(_T_24) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _priority_0_T_2 = and(priority_0, _priority_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _priority_0_T_3 = or(_priority_0_T, _priority_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect priority_0, _priority_0_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_31 = eq(_T_2, UInt<22>(0h200000)) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_32 = and(_T_3, _T_31) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_32 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _threshold_0_T = and(_T_4, _T_24) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _threshold_0_T_1 = not(_T_24) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _threshold_0_T_2 = and(threshold_0, _threshold_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _threshold_0_T_3 = or(_threshold_0_T, _threshold_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      connect threshold_0, _threshold_0_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _io_in_r_bits_data_T = cat(rdata, rdata) @[src/main/scala/device/AXI4PLIC.scala 93:25]
    connect io.in.r.bits.data, _io_in_r_bits_data_T @[src/main/scala/device/AXI4PLIC.scala 93:18]
    node _io_extra_meip_0_T = neq(claimCompletion_0, UInt<1>(0h0)) @[src/main/scala/device/AXI4PLIC.scala 95:87]
    connect io.extra.meip[0], _io_extra_meip_0_T @[src/main/scala/device/AXI4PLIC.scala 95:62]

  module SimpleBus2AXI4Converter_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 145:7]
    input clock : Clock @[src/main/scala/bus/simplebus/ToAXI4.scala 145:7]
    input reset : Reset @[src/main/scala/bus/simplebus/ToAXI4.scala 145:7]
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io.in.req.valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>(0h1)) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    when _T_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      node _T_3 = eq(_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
        skip
      assert(clock, _T, UInt<1>(0h1), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    connect io.out.ar.bits.addr, io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    connect io.out.ar.bits.prot, UInt<3>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 159:12]
    connect io.out.w.bits.data, io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    connect io.out.w.bits.strb, io.in.req.bits.wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    wire wlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    connect wlast, UInt<1>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wire rlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    connect rlast, UInt<1>(0h1) @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    connect io.out.aw.bits.prot, io.out.ar.bits.prot @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.out.aw.bits.addr, io.out.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    connect io.in.resp.bits.rdata, io.out.r.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>(0h6), UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    connect io.in.resp.bits.cmd, _io_in_resp_bits_cmd_T @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    wire wSend : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19]
    node _awAck_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    regreset awAck : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _awAck_T : @[src/main/scala/utils/StopWatch.scala 30:20]
      connect awAck, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      connect awAck, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wAck_T = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:39]
    regreset wAck : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _wAck_T_1 : @[src/main/scala/utils/StopWatch.scala 30:20]
      connect wAck, UInt<1>(0h1) @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      connect wAck, UInt<1>(0h0) @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wSend_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wSend_T_1 = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:25]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:39]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:59]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:49]
    connect wSend, _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 189:9]
    node _wen_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg wen : UInt<1>, clock @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    when _wen_T_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
      connect wen, _wen_T @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _io_out_ar_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io.in.req.valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:27]
    connect io.out.ar.valid, _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    node _io_out_aw_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io.in.req.valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:34]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:31]
    connect io.out.aw.valid, _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    node _io_out_w_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io.in.req.valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:34]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:31]
    connect io.out.w.valid, _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    node _io_in_req_ready_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>(0h0)) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io.out.w.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io.out.ar.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    connect io.in.req.ready, _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    connect io.out.r.ready, io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    connect io.out.b.ready, io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    node _io_in_resp_valid_T = mux(wen, io.out.b.valid, io.out.r.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    connect io.in.resp.valid, _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]

  module NutShellTop : @[src/main/scala/system/NutShellTop.scala 44:7]
    input clock : Clock @[src/main/scala/system/NutShellTop.scala 44:7]
    input reset : Reset @[src/main/scala/system/NutShellTop.scala 44:7]
    output io : { mem : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}, mmio : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}, flip frontend : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}, flip meip : UInt<1>} @[src/main/scala/system/NutShellTop.scala 45:14]

    inst nutcore of NutCore @[src/main/scala/system/NutShellTop.scala 53:23]
    connect nutcore.clock, clock
    connect nutcore.reset, reset
    inst cohMg of CoherenceManager @[src/main/scala/system/NutShellTop.scala 54:21]
    connect cohMg.clock, clock
    connect cohMg.reset, reset
    inst xbar of SimpleBusCrossbarNto1_2 @[src/main/scala/system/NutShellTop.scala 55:20]
    connect xbar.clock, clock
    connect xbar.reset, reset
    connect cohMg.io.in, nutcore.io.imem.mem @[src/main/scala/system/NutShellTop.scala 56:15]
    connect nutcore.io.dmem.coh, cohMg.io.out.coh @[src/main/scala/system/NutShellTop.scala 57:23]
    connect xbar.io.in[0], cohMg.io.out.mem @[src/main/scala/system/NutShellTop.scala 58:17]
    connect xbar.io.in[1], nutcore.io.dmem.mem @[src/main/scala/system/NutShellTop.scala 59:17]
    inst axi2sb of AXI42SimpleBusConverter @[src/main/scala/system/NutShellTop.scala 61:22]
    connect axi2sb.clock, clock
    connect axi2sb.reset, reset
    connect axi2sb.io.in, io.frontend @[src/main/scala/system/NutShellTop.scala 62:16]
    connect nutcore.io.frontend, axi2sb.io.out @[src/main/scala/system/NutShellTop.scala 63:23]
    inst memport_bridge of SimpleBus2MemPortConverter @[src/main/scala/bus/simplebus/ToMemPort.scala 50:24]
    connect memport_bridge.clock, clock
    connect memport_bridge.reset, reset
    connect memport_bridge.io.in, xbar.io.out @[src/main/scala/bus/simplebus/ToMemPort.scala 51:18]
    invalidate memport_bridge.io.out.resp.bits.data @[src/main/scala/system/NutShellTop.scala 66:26]
    invalidate memport_bridge.io.out.resp.valid @[src/main/scala/system/NutShellTop.scala 67:22]
    invalidate memport_bridge.io.out.req.ready @[src/main/scala/system/NutShellTop.scala 68:21]
    wire mem_l2cacheOut : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/system/NutShellTop.scala 71:26]
    inst mem_l2cacheIn_prefetcher of Prefetcher @[src/main/scala/system/NutShellTop.scala 73:30]
    connect mem_l2cacheIn_prefetcher.clock, clock
    connect mem_l2cacheIn_prefetcher.reset, reset
    wire mem_l2cacheIn : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}} @[src/main/scala/system/NutShellTop.scala 74:27]
    connect mem_l2cacheIn_prefetcher.io.in, xbar.io.out.req @[src/main/scala/system/NutShellTop.scala 75:24]
    connect mem_l2cacheIn.req.bits, mem_l2cacheIn_prefetcher.io.out.bits @[src/main/scala/system/NutShellTop.scala 76:21]
    connect mem_l2cacheIn.req.valid, mem_l2cacheIn_prefetcher.io.out.valid @[src/main/scala/system/NutShellTop.scala 76:21]
    connect mem_l2cacheIn_prefetcher.io.out.ready, mem_l2cacheIn.req.ready @[src/main/scala/system/NutShellTop.scala 76:21]
    connect xbar.io.out.resp, mem_l2cacheIn.resp @[src/main/scala/system/NutShellTop.scala 77:24]
    wire mem_l2Empty : UInt<1> @[src/main/scala/system/NutShellTop.scala 80:23]
    wire _mem_l2cacheOut_WIRE : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}} @[src/main/scala/system/NutShellTop.scala 81:60]
    connect _mem_l2cacheOut_WIRE.resp.bits.rdata, UInt<64>(0h0) @[src/main/scala/system/NutShellTop.scala 81:60]
    connect _mem_l2cacheOut_WIRE.resp.bits.cmd, UInt<4>(0h0) @[src/main/scala/system/NutShellTop.scala 81:60]
    connect _mem_l2cacheOut_WIRE.resp.valid, UInt<1>(0h0) @[src/main/scala/system/NutShellTop.scala 81:60]
    connect _mem_l2cacheOut_WIRE.resp.ready, UInt<1>(0h0) @[src/main/scala/system/NutShellTop.scala 81:60]
    connect _mem_l2cacheOut_WIRE.req.bits.wdata, UInt<64>(0h0) @[src/main/scala/system/NutShellTop.scala 81:60]
    connect _mem_l2cacheOut_WIRE.req.bits.wmask, UInt<8>(0h0) @[src/main/scala/system/NutShellTop.scala 81:60]
    connect _mem_l2cacheOut_WIRE.req.bits.cmd, UInt<4>(0h0) @[src/main/scala/system/NutShellTop.scala 81:60]
    connect _mem_l2cacheOut_WIRE.req.bits.size, UInt<3>(0h0) @[src/main/scala/system/NutShellTop.scala 81:60]
    connect _mem_l2cacheOut_WIRE.req.bits.addr, UInt<32>(0h0) @[src/main/scala/system/NutShellTop.scala 81:60]
    connect _mem_l2cacheOut_WIRE.req.valid, UInt<1>(0h0) @[src/main/scala/system/NutShellTop.scala 81:60]
    connect _mem_l2cacheOut_WIRE.req.ready, UInt<1>(0h0) @[src/main/scala/system/NutShellTop.scala 81:60]
    inst mem_l2cacheOut_cache of Cache_2 @[src/main/scala/nutcore/mem/Cache.scala 668:35]
    connect mem_l2cacheOut_cache.clock, clock
    connect mem_l2cacheOut_cache.reset, reset
    connect mem_l2cacheOut_cache.io.flush, UInt<1>(0h0) @[src/main/scala/nutcore/mem/Cache.scala 673:20]
    connect mem_l2cacheOut_cache.io.in, mem_l2cacheIn @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    connect mem_l2cacheOut_cache.io.mmio.resp, _mem_l2cacheOut_WIRE.resp @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    connect _mem_l2cacheOut_WIRE.req.bits, mem_l2cacheOut_cache.io.mmio.req.bits @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    connect _mem_l2cacheOut_WIRE.req.valid, mem_l2cacheOut_cache.io.mmio.req.valid @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    connect mem_l2cacheOut_cache.io.mmio.req.ready, _mem_l2cacheOut_WIRE.req.ready @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    connect mem_l2Empty, mem_l2cacheOut_cache.io.empty @[src/main/scala/nutcore/mem/Cache.scala 676:11]
    connect mem_l2cacheOut_cache.io.out.coh, mem_l2cacheOut.coh @[src/main/scala/system/NutShellTop.scala 81:16]
    connect mem_l2cacheOut_cache.io.out.mem.resp, mem_l2cacheOut.mem.resp @[src/main/scala/system/NutShellTop.scala 81:16]
    connect mem_l2cacheOut.mem.req.bits, mem_l2cacheOut_cache.io.out.mem.req.bits @[src/main/scala/system/NutShellTop.scala 81:16]
    connect mem_l2cacheOut.mem.req.valid, mem_l2cacheOut_cache.io.out.mem.req.valid @[src/main/scala/system/NutShellTop.scala 81:16]
    connect mem_l2cacheOut_cache.io.out.mem.req.ready, mem_l2cacheOut.mem.req.ready @[src/main/scala/system/NutShellTop.scala 81:16]
    connect mem_l2cacheOut.coh.resp.ready, UInt<1>(0h1) @[src/main/scala/system/NutShellTop.scala 83:31]
    connect mem_l2cacheOut.coh.req.valid, UInt<1>(0h0) @[src/main/scala/system/NutShellTop.scala 84:30]
    invalidate mem_l2cacheOut.coh.req.bits.wdata @[src/main/scala/system/NutShellTop.scala 85:29]
    invalidate mem_l2cacheOut.coh.req.bits.wmask @[src/main/scala/system/NutShellTop.scala 85:29]
    invalidate mem_l2cacheOut.coh.req.bits.cmd @[src/main/scala/system/NutShellTop.scala 85:29]
    invalidate mem_l2cacheOut.coh.req.bits.size @[src/main/scala/system/NutShellTop.scala 85:29]
    invalidate mem_l2cacheOut.coh.req.bits.addr @[src/main/scala/system/NutShellTop.scala 85:29]
    inst memAddrMap of SimpleBusAddressMapper @[src/main/scala/system/NutShellTop.scala 93:26]
    connect memAddrMap.clock, clock
    connect memAddrMap.reset, reset
    connect memAddrMap.io.in, mem_l2cacheOut.mem @[src/main/scala/system/NutShellTop.scala 94:20]
    inst io_mem_bridge of SimpleBus2AXI4Converter @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    connect io_mem_bridge.clock, clock
    connect io_mem_bridge.reset, reset
    connect io_mem_bridge.io.in, memAddrMap.io.out @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    connect io_mem_bridge.io.out.r, io.mem.r @[src/main/scala/system/NutShellTop.scala 95:10]
    connect io.mem.ar.bits, io_mem_bridge.io.out.ar.bits @[src/main/scala/system/NutShellTop.scala 95:10]
    connect io.mem.ar.valid, io_mem_bridge.io.out.ar.valid @[src/main/scala/system/NutShellTop.scala 95:10]
    connect io_mem_bridge.io.out.ar.ready, io.mem.ar.ready @[src/main/scala/system/NutShellTop.scala 95:10]
    connect io_mem_bridge.io.out.b, io.mem.b @[src/main/scala/system/NutShellTop.scala 95:10]
    connect io.mem.w.bits, io_mem_bridge.io.out.w.bits @[src/main/scala/system/NutShellTop.scala 95:10]
    connect io.mem.w.valid, io_mem_bridge.io.out.w.valid @[src/main/scala/system/NutShellTop.scala 95:10]
    connect io_mem_bridge.io.out.w.ready, io.mem.w.ready @[src/main/scala/system/NutShellTop.scala 95:10]
    connect io.mem.aw.bits, io_mem_bridge.io.out.aw.bits @[src/main/scala/system/NutShellTop.scala 95:10]
    connect io.mem.aw.valid, io_mem_bridge.io.out.aw.valid @[src/main/scala/system/NutShellTop.scala 95:10]
    connect io_mem_bridge.io.out.aw.ready, io.mem.aw.ready @[src/main/scala/system/NutShellTop.scala 95:10]
    connect nutcore.io.imem.coh.resp.ready, UInt<1>(0h1) @[src/main/scala/system/NutShellTop.scala 97:34]
    connect nutcore.io.imem.coh.req.valid, UInt<1>(0h0) @[src/main/scala/system/NutShellTop.scala 98:33]
    invalidate nutcore.io.imem.coh.req.bits.wdata @[src/main/scala/system/NutShellTop.scala 99:32]
    invalidate nutcore.io.imem.coh.req.bits.wmask @[src/main/scala/system/NutShellTop.scala 99:32]
    invalidate nutcore.io.imem.coh.req.bits.cmd @[src/main/scala/system/NutShellTop.scala 99:32]
    invalidate nutcore.io.imem.coh.req.bits.size @[src/main/scala/system/NutShellTop.scala 99:32]
    invalidate nutcore.io.imem.coh.req.bits.addr @[src/main/scala/system/NutShellTop.scala 99:32]
    inst mmioXbar of SimpleBusCrossbar1toN @[src/main/scala/system/NutShellTop.scala 106:24]
    connect mmioXbar.clock, clock
    connect mmioXbar.reset, reset
    connect mmioXbar.io.in, nutcore.io.mmio @[src/main/scala/system/NutShellTop.scala 107:18]
    inst io_mmio_bridge of SimpleBus2AXI4Converter_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    connect io_mmio_bridge.clock, clock
    connect io_mmio_bridge.reset, reset
    connect io_mmio_bridge.io.in, mmioXbar.io.out[2] @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    connect io_mmio_bridge.io.out.r, io.mmio.r @[src/main/scala/system/NutShellTop.scala 110:11]
    connect io.mmio.ar.bits, io_mmio_bridge.io.out.ar.bits @[src/main/scala/system/NutShellTop.scala 110:11]
    connect io.mmio.ar.valid, io_mmio_bridge.io.out.ar.valid @[src/main/scala/system/NutShellTop.scala 110:11]
    connect io_mmio_bridge.io.out.ar.ready, io.mmio.ar.ready @[src/main/scala/system/NutShellTop.scala 110:11]
    connect io_mmio_bridge.io.out.b, io.mmio.b @[src/main/scala/system/NutShellTop.scala 110:11]
    connect io.mmio.w.bits, io_mmio_bridge.io.out.w.bits @[src/main/scala/system/NutShellTop.scala 110:11]
    connect io.mmio.w.valid, io_mmio_bridge.io.out.w.valid @[src/main/scala/system/NutShellTop.scala 110:11]
    connect io_mmio_bridge.io.out.w.ready, io.mmio.w.ready @[src/main/scala/system/NutShellTop.scala 110:11]
    connect io.mmio.aw.bits, io_mmio_bridge.io.out.aw.bits @[src/main/scala/system/NutShellTop.scala 110:11]
    connect io.mmio.aw.valid, io_mmio_bridge.io.out.aw.valid @[src/main/scala/system/NutShellTop.scala 110:11]
    connect io_mmio_bridge.io.out.aw.ready, io.mmio.aw.ready @[src/main/scala/system/NutShellTop.scala 110:11]
    inst clint of AXI4CLINT @[src/main/scala/system/NutShellTop.scala 112:21]
    connect clint.clock, clock
    connect clint.reset, reset
    inst clint_io_in_bridge of SimpleBus2AXI4Converter_2 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    connect clint_io_in_bridge.clock, clock
    connect clint_io_in_bridge.reset, reset
    connect clint_io_in_bridge.io.in, mmioXbar.io.out[0] @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    connect clint.io.in, clint_io_in_bridge.io.out @[src/main/scala/system/NutShellTop.scala 113:15]
    inst plic of AXI4PLIC @[src/main/scala/system/NutShellTop.scala 119:20]
    connect plic.clock, clock
    connect plic.reset, reset
    inst plic_io_in_bridge of SimpleBus2AXI4Converter_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    connect plic_io_in_bridge.clock, clock
    connect plic_io_in_bridge.reset, reset
    connect plic_io_in_bridge.io.in, mmioXbar.io.out[1] @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    connect plic.io.in, plic_io_in_bridge.io.out @[src/main/scala/system/NutShellTop.scala 120:14]
    reg plic_io_extra_intrVec_REG : UInt, clock @[src/main/scala/system/NutShellTop.scala 121:47]
    connect plic_io_extra_intrVec_REG, io.meip @[src/main/scala/system/NutShellTop.scala 121:47]
    reg plic_io_extra_intrVec_REG_1 : UInt, clock @[src/main/scala/system/NutShellTop.scala 121:39]
    connect plic_io_extra_intrVec_REG_1, plic_io_extra_intrVec_REG @[src/main/scala/system/NutShellTop.scala 121:39]
    connect plic.io.extra.intrVec, plic_io_extra_intrVec_REG_1 @[src/main/scala/system/NutShellTop.scala 121:29]

  module NutShell : @[src/main/scala/sim/NutShellSim.scala 26:7]
    input clock : Clock @[src/main/scala/sim/NutShellSim.scala 26:7]
    input reset : UInt<1> @[src/main/scala/sim/NutShellSim.scala 26:7]
    output io : { mmio : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}, mem : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}} @[src/main/scala/sim/NutShellSim.scala 27:14]

    inst soc of NutShellTop @[src/main/scala/sim/NutShellSim.scala 33:19]
    connect soc.clock, clock
    connect soc.reset, reset
    connect soc.io.mmio.r, io.mmio.r @[src/main/scala/sim/NutShellSim.scala 34:15]
    connect io.mmio.ar.bits, soc.io.mmio.ar.bits @[src/main/scala/sim/NutShellSim.scala 34:15]
    connect io.mmio.ar.valid, soc.io.mmio.ar.valid @[src/main/scala/sim/NutShellSim.scala 34:15]
    connect soc.io.mmio.ar.ready, io.mmio.ar.ready @[src/main/scala/sim/NutShellSim.scala 34:15]
    connect soc.io.mmio.b, io.mmio.b @[src/main/scala/sim/NutShellSim.scala 34:15]
    connect io.mmio.w.bits, soc.io.mmio.w.bits @[src/main/scala/sim/NutShellSim.scala 34:15]
    connect io.mmio.w.valid, soc.io.mmio.w.valid @[src/main/scala/sim/NutShellSim.scala 34:15]
    connect soc.io.mmio.w.ready, io.mmio.w.ready @[src/main/scala/sim/NutShellSim.scala 34:15]
    connect io.mmio.aw.bits, soc.io.mmio.aw.bits @[src/main/scala/sim/NutShellSim.scala 34:15]
    connect io.mmio.aw.valid, soc.io.mmio.aw.valid @[src/main/scala/sim/NutShellSim.scala 34:15]
    connect soc.io.mmio.aw.ready, io.mmio.aw.ready @[src/main/scala/sim/NutShellSim.scala 34:15]
    connect soc.io.mem.r, io.mem.r @[src/main/scala/sim/NutShellSim.scala 35:14]
    connect io.mem.ar.bits, soc.io.mem.ar.bits @[src/main/scala/sim/NutShellSim.scala 35:14]
    connect io.mem.ar.valid, soc.io.mem.ar.valid @[src/main/scala/sim/NutShellSim.scala 35:14]
    connect soc.io.mem.ar.ready, io.mem.ar.ready @[src/main/scala/sim/NutShellSim.scala 35:14]
    connect soc.io.mem.b, io.mem.b @[src/main/scala/sim/NutShellSim.scala 35:14]
    connect io.mem.w.bits, soc.io.mem.w.bits @[src/main/scala/sim/NutShellSim.scala 35:14]
    connect io.mem.w.valid, soc.io.mem.w.valid @[src/main/scala/sim/NutShellSim.scala 35:14]
    connect soc.io.mem.w.ready, io.mem.w.ready @[src/main/scala/sim/NutShellSim.scala 35:14]
    connect io.mem.aw.bits, soc.io.mem.aw.bits @[src/main/scala/sim/NutShellSim.scala 35:14]
    connect io.mem.aw.valid, soc.io.mem.aw.valid @[src/main/scala/sim/NutShellSim.scala 35:14]
    connect soc.io.mem.aw.ready, io.mem.aw.ready @[src/main/scala/sim/NutShellSim.scala 35:14]
    invalidate soc.io.frontend.r.bits.user @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.r.bits.id @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.r.bits.last @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.r.bits.data @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.r.bits.resp @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.r.valid @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.r.ready @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.ar.bits.qos @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.ar.bits.cache @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.ar.bits.lock @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.ar.bits.burst @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.ar.bits.size @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.ar.bits.len @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.ar.bits.user @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.ar.bits.id @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.ar.bits.prot @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.ar.bits.addr @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.ar.valid @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.ar.ready @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.b.bits.user @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.b.bits.id @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.b.bits.resp @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.b.valid @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.b.ready @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.w.bits.last @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.w.bits.strb @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.w.bits.data @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.w.valid @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.w.ready @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.aw.bits.qos @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.aw.bits.cache @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.aw.bits.lock @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.aw.bits.burst @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.aw.bits.size @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.aw.bits.len @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.aw.bits.user @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.aw.bits.id @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.aw.bits.prot @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.aw.bits.addr @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.aw.valid @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.frontend.aw.ready @[src/main/scala/sim/NutShellSim.scala 36:19]
    invalidate soc.io.meip @[src/main/scala/sim/NutShellSim.scala 37:15]
