Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Apr 30 14:28:47 2024
| Host         : DESKTOP-8K477JS running 64-bit major release  (build 9200)
| Command      : report_methodology -file TAB_wrapper_methodology_drc_routed.rpt -rpx TAB_wrapper_methodology_drc_routed.rpx
| Design       : TAB_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 2          |
| TIMING-9  | Warning  | Unknown CDC Logic                              | 1          |
| TIMING-18 | Warning  | Missing input or output delay                  | 17         |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_TAB_clk_wiz_1_0 and clk_out1_TAB_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_TAB_clk_wiz_1_0] -to [get_clocks clk_out1_TAB_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_TAB_clk_wiz_1_0_1 and clk_out1_TAB_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_TAB_clk_wiz_1_0_1] -to [get_clocks clk_out1_TAB_clk_wiz_1_0]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[0] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[10] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[11] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[12] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[13] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[14] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[15] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[1] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[2] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[3] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[4] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[5] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[6] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[7] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[8] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[9] relative to clock(s) sys_clk_pin sys_clock 
Related violations: <none>


