Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 11:51:26 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 tp3/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rast/intri/detv1v2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.646ns  (logic 6.169ns (52.971%)  route 5.477ns (47.029%))
  Logic Levels:           14  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=9049, unplaced)      0.800    -1.388    tp3/clk_pixel
                         FDRE                                         r  tp3/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  tp3/x_reg[1]/Q
                         net (fo=13, unplaced)        0.520    -0.412    tp3/coor_out[2][1]
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.117 r  tp3/vect2[1]_carry_i_3/O
                         net (fo=1, unplaced)         0.000    -0.117    rast/intri/detvv2_reg_2[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.463 r  rast/intri/vect2[1]_carry/O[2]
                         net (fo=22, unplaced)        1.029     1.492    rast/intri/x_reg[7][1]
                         LUT6 (Prop_lut6_I0_O)        0.301     1.793 r  rast/intri/detv1v21__0_carry__0_i_4/O
                         net (fo=2, unplaced)         0.913     2.706    rast/intri/detv1v21__0_carry__0_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.830 r  rast/intri/detv1v21__0_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     2.830    rast/intri/detv1v21__0_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.362 r  rast/intri/detv1v21__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.362    rast/intri/detv1v21__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     3.597 r  rast/intri/detv1v21__0_carry__1/O[0]
                         net (fo=1, unplaced)         0.666     4.263    rast/intri/detv1v21__0_carry__1_n_7
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.901     5.164 r  rast/intri/detv1v21__102_carry/O[3]
                         net (fo=2, unplaced)         0.629     5.793    rast/intri/detv1v21__102_carry_n_4
                         LUT3 (Prop_lut3_I0_O)        0.307     6.100 r  rast/intri/detv1v21__125_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     6.750    rast/intri/detv1v21__125_carry__1_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     7.364 f  rast/intri/detv1v21__125_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     7.982    rast/intri/detv1v21[14]
                         LUT1 (Prop_lut1_I0_O)        0.307     8.289 r  rast/intri/detv1v20_carry__2_i_8/O
                         net (fo=1, unplaced)         0.000     8.289    rast/intri/detv1v20_carry__2_i_8_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.869 r  rast/intri/detv1v20_carry__2_i_5/O[2]
                         net (fo=1, unplaced)         0.452     9.321    rast/intri/detv1v20_carry__2_i_5_n_5
                         LUT2 (Prop_lut2_I1_O)        0.301     9.622 r  rast/intri/detv1v20_carry__2_i_1/O
                         net (fo=1, unplaced)         0.000     9.622    rast/intri/detv1v20_carry__2_i_1_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.023 r  rast/intri/detv1v20_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    10.023    rast/intri/detv1v20_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.258 r  rast/intri/detv1v20_carry__3/O[0]
                         net (fo=1, unplaced)         0.000    10.258    rast/intri/detv1v200_out[16]
                         FDRE                                         r  rast/intri/detv1v2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=9049, unplaced)      0.655    11.405    rast/intri/clk_pixel
                         FDRE                                         r  rast/intri/detv1v2_reg[16]/C
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         FDRE (Setup_fdre_C_D)        0.062    11.829    rast/intri/detv1v2_reg[16]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  1.571    




