<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Lattice PCIeDMA Device Driver : Class Members - Variables</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Class&nbsp;List</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindexHL" href="functions.html">Class&nbsp;Members</a> | <a class="qindex" href="globals.html">File&nbsp;Members</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<div class="qindex"><a class="qindex" href="functions.html">All</a> | <a class="qindexHL" href="functions_vars.html">Variables</a></div>
<div class="qindex"><a class="qindex" href="#index_a">a</a> | <a class="qindex" href="#index_b">b</a> | <a class="qindex" href="#index_c">c</a> | <a class="qindex" href="#index_d">d</a> | <a class="qindex" href="#index_e">e</a> | <a class="qindex" href="#index_f">f</a> | <a class="qindex" href="#index_h">h</a> | <a class="qindex" href="#index_i">i</a> | <a class="qindex" href="#index_k">k</a> | <a class="qindex" href="#index_l">l</a> | <a class="qindex" href="#index_m">m</a> | <a class="qindex" href="#index_n">n</a> | <a class="qindex" href="#index_o">o</a> | <a class="qindex" href="#index_p">p</a> | <a class="qindex" href="#index_r">r</a> | <a class="qindex" href="#index_s">s</a> | <a class="qindex" href="#index_t">t</a> | <a class="qindex" href="#index_u">u</a> | <a class="qindex" href="#index_w">w</a> | <a class="qindex" href="#index_x">x</a></div>

<p>

<p>
<h3><a class="anchor" name="index_a">- a -</a></h3><ul>
<li>addrMode
: <a class="el" href="struct_dev_mem_params__t.html#o2">DevMemParams_t</a></ul>
<h3><a class="anchor" name="index_b">- b -</a></h3><ul>
<li>BAR
: <a class="el" href="struct_p_c_i_resource_info__t.html#o1">PCIResourceInfo_t</a><li>baseAddr
: <a class="el" href="struct_dev_mem_params__t.html#o0">DevMemParams_t</a><li>Board
: <a class="el" href="struct_l_s_c_d_m_a.html#o7">LSCDMA</a><li>boardType
: <a class="el" href="struct_p_c_i_e___board.html#o4">PCIE_Board</a><li>bufBaseVirtualAddr
: <a class="el" href="struct_d_m_a_channel__t.html#o8">DMAChannel_t</a><li>busNum
: <a class="el" href="struct_d_m_a_resource_info__t.html#o1">DMAResourceInfo_t</a></ul>
<h3><a class="anchor" name="index_c">- c -</a></h3><ul>
<li>cancelDMA
: <a class="el" href="struct_d_m_a_channel__t.html#o2">DMAChannel_t</a><li>Chan
: <a class="el" href="struct_s_g_d_m_a_operations__t.html#o7">SGDMAOperations_t</a><li>charDev
: <a class="el" href="struct_p_c_i_e___board.html#o26">PCIE_Board</a><li>ctrlBAR
: <a class="el" href="struct_p_c_i_e___board.html#o23">PCIE_Board</a><li>ctrlBARaddr
: <a class="el" href="struct_p_c_i_e___board.html#o24">PCIE_Board</a></ul>
<h3><a class="anchor" name="index_d">- d -</a></h3><ul>
<li>dataWidth
: <a class="el" href="struct_dev_mem_params__t.html#o1">DevMemParams_t</a><li>demoID
: <a class="el" href="struct_p_c_i_e___board.html#o1">PCIE_Board</a><li>demoType
: <a class="el" href="struct_p_c_i_e___board.html#o2">PCIE_Board</a><li>Dev_BARs
: <a class="el" href="struct_p_c_i_e___board.html#o20">PCIE_Board</a><li>deviceNum
: <a class="el" href="struct_d_m_a_resource_info__t.html#o2">DMAResourceInfo_t</a><li>DevMem
: <a class="el" href="struct_d_m_a_channel__t.html#o12">DMAChannel_t</a><li>direction
: <a class="el" href="struct_d_m_a_channel__t.html#o17">DMAChannel_t</a><li>DmaAddr64
: <a class="el" href="struct_d_m_a_resource_info__t.html#o7">DMAResourceInfo_t</a><li>DmaBufSize
: <a class="el" href="struct_d_m_a_resource_info__t.html#o6">DMAResourceInfo_t</a><li>dmaBufSize
: <a class="el" href="struct_c_b_d_m_a_operations__t.html#o2">CBDMAOperations_t</a><li>dmaCPUAddr
: <a class="el" href="struct_c_b_d_m_a_operations__t.html#o4">CBDMAOperations_t</a><li>dmaMutex
: <a class="el" href="struct_d_m_a_channel__t.html#o0">DMAChannel_t</a><li>DmaOk
: <a class="el" href="struct_s_g_d_m_a_operations__t.html#o0">SGDMAOperations_t</a><li>dmaPCIBusAddr
: <a class="el" href="struct_c_b_d_m_a_operations__t.html#o3">CBDMAOperations_t</a><li>DmaPhyAddrHi
: <a class="el" href="struct_d_m_a_resource_info__t.html#o8">DMAResourceInfo_t</a><li>DmaPhyAddrLo
: <a class="el" href="struct_d_m_a_resource_info__t.html#o9">DMAResourceInfo_t</a><li>doneDMA
: <a class="el" href="struct_d_m_a_channel__t.html#o1">DMAChannel_t</a></ul>
<h3><a class="anchor" name="index_e">- e -</a></h3><ul>
<li>elapsedTime
: <a class="el" href="struct_d_m_a_channel__t.html#o4">DMAChannel_t</a></ul>
<h3><a class="anchor" name="index_f">- f -</a></h3><ul>
<li>flags
: <a class="el" href="struct_p_c_i___b_a_r__t.html#o4">PCI_BAR_t</a><li>function
: <a class="el" href="struct_p_c_i_e___board.html#o3">PCIE_Board</a><li>functionNum
: <a class="el" href="struct_d_m_a_resource_info__t.html#o3">DMAResourceInfo_t</a></ul>
<h3><a class="anchor" name="index_h">- h -</a></h3><ul>
<li>hasDMA
: <a class="el" href="struct_c_b_d_m_a_operations__t.html#o0">CBDMAOperations_t</a><li>hasDmaBuf
: <a class="el" href="struct_d_m_a_resource_info__t.html#o5">DMAResourceInfo_t</a><li>hasInterrupt
: <a class="el" href="struct_p_c_i_resource_info__t.html#o3">PCIResourceInfo_t</a><li>hdwAccess
: <a class="el" href="struct_p_c_i_e___board.html#o7">PCIE_Board</a></ul>
<h3><a class="anchor" name="index_i">- i -</a></h3><ul>
<li>ID
: <a class="el" href="struct_p_c_i_e___board.html#o0">PCIE_Board</a><li>instanceNum
: <a class="el" href="struct_p_c_i_e___board.html#o5">PCIE_Board</a><li>InterruptCounter
: <a class="el" href="struct_p_c_i_e___board.html#o17">PCIE_Board</a><li>InterruptsEnabled
: <a class="el" href="struct_p_c_i_e___board.html#o18">PCIE_Board</a><li>intrVector
: <a class="el" href="struct_p_c_i_resource_info__t.html#o4">PCIResourceInfo_t</a><li>IRQ
: <a class="el" href="struct_p_c_i_e___board.html#o15">PCIE_Board</a><li>isDmaAddr64
: <a class="el" href="struct_c_b_d_m_a_operations__t.html#o1">CBDMAOperations_t</a>, <a class="el" href="struct_d_m_a_channel__t.html#o9">DMAChannel_t</a><li>isrTasklet
: <a class="el" href="struct_p_c_i_e___board.html#o19">PCIE_Board</a></ul>
<h3><a class="anchor" name="index_k">- k -</a></h3><ul>
<li>kvm_addr
: <a class="el" href="struct_p_c_i___dev___b_a_r.html#o2">PCI_Dev_BAR</a></ul>
<h3><a class="anchor" name="index_l">- l -</a></h3><ul>
<li>LinkWidth
: <a class="el" href="struct_d_m_a_resource_info__t.html#o13">DMAResourceInfo_t</a></ul>
<h3><a class="anchor" name="index_m">- m -</a></h3><ul>
<li>majorNum
: <a class="el" href="struct_p_c_i_e___board.html#o8">PCIE_Board</a><li>maxAddrRange
: <a class="el" href="struct_dev_mem_params__t.html#o3">DevMemParams_t</a><li>MaxPayloadSize
: <a class="el" href="struct_d_m_a_resource_info__t.html#o10">DMAResourceInfo_t</a><li>MaxReadReqSize
: <a class="el" href="struct_d_m_a_resource_info__t.html#o11">DMAResourceInfo_t</a><li>memMapped
: <a class="el" href="struct_p_c_i___b_a_r__t.html#o3">PCI_BAR_t</a><li>minorNum
: <a class="el" href="struct_p_c_i_e___board.html#o9">PCIE_Board</a><li>mmapBAR
: <a class="el" href="struct_p_c_i_e___board.html#o22">PCIE_Board</a><li>msi
: <a class="el" href="struct_p_c_i_e___board.html#o16">PCIE_Board</a></ul>
<h3><a class="anchor" name="index_n">- n -</a></h3><ul>
<li>nBAR
: <a class="el" href="struct_p_c_i___b_a_r__t.html#o0">PCI_BAR_t</a><li>numBARs
: <a class="el" href="struct_p_c_i_resource_info__t.html#o0">PCIResourceInfo_t</a><li>numBars
: <a class="el" href="struct_p_c_i_e___board.html#o21">PCIE_Board</a><li>numBDs
: <a class="el" href="struct_d_m_a_channel__t.html#o10">DMAChannel_t</a><li>numBoards
: <a class="el" href="struct_l_s_c_d_m_a.html#o1">LSCDMA</a><li>numECP2M_Basic
: <a class="el" href="struct_l_s_c_d_m_a.html#o4">LSCDMA</a><li>numECP2M_SFIF
: <a class="el" href="struct_l_s_c_d_m_a.html#o5">LSCDMA</a><li>numPages
: <a class="el" href="struct_d_m_a_channel__t.html#o14">DMAChannel_t</a><li>numSC_Basic
: <a class="el" href="struct_l_s_c_d_m_a.html#o2">LSCDMA</a><li>numSC_SFIF
: <a class="el" href="struct_l_s_c_d_m_a.html#o3">LSCDMA</a></ul>
<h3><a class="anchor" name="index_o">- o -</a></h3><ul>
<li>OpenToken
: <a class="el" href="struct_p_c_i_e___board.html#o6">PCIE_Board</a></ul>
<h3><a class="anchor" name="index_p">- p -</a></h3><ul>
<li>pageList
: <a class="el" href="struct_d_m_a_channel__t.html#o13">DMAChannel_t</a><li>pci_addr
: <a class="el" href="struct_p_c_i___dev___b_a_r.html#o1">PCI_Dev_BAR</a><li>PCICfgReg
: <a class="el" href="struct_p_c_i_resource_info__t.html#o2">PCIResourceInfo_t</a><li>PCICfgRegs
: <a class="el" href="struct_p_c_i_e___board.html#o14">PCIE_Board</a><li>PCIeLinkWidth
: <a class="el" href="struct_p_c_i_e___board.html#o13">PCIE_Board</a><li>PCIeMaxPayloadSize
: <a class="el" href="struct_p_c_i_e___board.html#o10">PCIE_Board</a><li>PCIeMaxReadReqSize
: <a class="el" href="struct_p_c_i_e___board.html#o11">PCIE_Board</a><li>PCIeRCBSize
: <a class="el" href="struct_p_c_i_e___board.html#o12">PCIE_Board</a><li>physStartAddr
: <a class="el" href="struct_p_c_i___b_a_r__t.html#o1">PCI_BAR_t</a><li>pPciDev
: <a class="el" href="struct_p_c_i_e___board.html#o25">PCIE_Board</a></ul>
<h3><a class="anchor" name="index_r">- r -</a></h3><ul>
<li>RCBSize
: <a class="el" href="struct_d_m_a_resource_info__t.html#o12">DMAResourceInfo_t</a><li>ReadBurstSize
: <a class="el" href="struct_s_g_d_m_a_operations__t.html#o2">SGDMAOperations_t</a><li>ReadChanOpen
: <a class="el" href="struct_s_g_d_m_a_operations__t.html#o5">SGDMAOperations_t</a><li>Reading
: <a class="el" href="struct_s_g_d_m_a_operations__t.html#o3">SGDMAOperations_t</a><li>ReadWaitQ
: <a class="el" href="struct_s_g_d_m_a_operations__t.html#o8">SGDMAOperations_t</a></ul>
<h3><a class="anchor" name="index_s">- s -</a></h3><ul>
<li>sgLen
: <a class="el" href="struct_d_m_a_channel__t.html#o16">DMAChannel_t</a><li>sgList
: <a class="el" href="struct_d_m_a_channel__t.html#o15">DMAChannel_t</a><li>size
: <a class="el" href="struct_p_c_i___b_a_r__t.html#o2">PCI_BAR_t</a><li>startBD
: <a class="el" href="struct_d_m_a_channel__t.html#o11">DMAChannel_t</a><li>sysClass
: <a class="el" href="struct_l_s_c_d_m_a.html#o6">LSCDMA</a></ul>
<h3><a class="anchor" name="index_t">- t -</a></h3><ul>
<li>thisXferSize
: <a class="el" href="struct_d_m_a_channel__t.html#o7">DMAChannel_t</a><li>totalXferSize
: <a class="el" href="struct_d_m_a_channel__t.html#o5">DMAChannel_t</a><li>type
: <a class="el" href="struct_p_c_i___b_a_r__t.html#o5">PCI_BAR_t</a></ul>
<h3><a class="anchor" name="index_u">- u -</a></h3><ul>
<li>UINumber
: <a class="el" href="struct_d_m_a_resource_info__t.html#o4">DMAResourceInfo_t</a></ul>
<h3><a class="anchor" name="index_w">- w -</a></h3><ul>
<li>WriteBurstSize
: <a class="el" href="struct_s_g_d_m_a_operations__t.html#o1">SGDMAOperations_t</a><li>WriteChanOpen
: <a class="el" href="struct_s_g_d_m_a_operations__t.html#o6">SGDMAOperations_t</a><li>WriteWaitQ
: <a class="el" href="struct_s_g_d_m_a_operations__t.html#o9">SGDMAOperations_t</a><li>Writing
: <a class="el" href="struct_s_g_d_m_a_operations__t.html#o4">SGDMAOperations_t</a></ul>
<h3><a class="anchor" name="index_x">- x -</a></h3><ul>
<li>xferedSoFar
: <a class="el" href="struct_d_m_a_channel__t.html#o6">DMAChannel_t</a><li>xferStatus
: <a class="el" href="struct_d_m_a_channel__t.html#o3">DMAChannel_t</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Wed Jul 16 12:05:24 2008 for Lattice PCIeDMA Device Driver  by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
