<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `LP_AONCLKRST_HPCPU_RESET_CTRL0` writer"><title>W in esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0 - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e935ef01ae1c1829.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32p4" data-themes="" data-resource-suffix="" data-rustdoc-version="1.78.0-nightly (878c8a2a6 2024-02-29)" data-channel="nightly" data-search-js="search-dd67cee4cfa65049.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-4c98445ec4002617.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-12cf3b4f4f9dc36d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-04d5337699b92874.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button><a class="logo-container" href="../../../esp32p4/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32p4/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32p4/index.html">esp32p4</a><span class="version">0.1.0</span></h2></div><h2 class="location"><a href="#">W</a></h2><div class="sidebar-elems"><section><h3><a href="#aliased-type">Aliased type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.bits">bits</a></li><li><a href="#method.lp_aonclkrst_hpcore0_lockup_reset_en">lp_aonclkrst_hpcore0_lockup_reset_en</a></li><li><a href="#method.lp_aonclkrst_hpcore0_ocd_halt_on_reset">lp_aonclkrst_hpcore0_ocd_halt_on_reset</a></li><li><a href="#method.lp_aonclkrst_hpcore0_stall_en">lp_aonclkrst_hpcore0_stall_en</a></li><li><a href="#method.lp_aonclkrst_hpcore0_stall_wait">lp_aonclkrst_hpcore0_stall_wait</a></li><li><a href="#method.lp_aonclkrst_hpcore0_stat_vector_sel">lp_aonclkrst_hpcore0_stat_vector_sel</a></li><li><a href="#method.lp_aonclkrst_hpcore0_sw_reset">lp_aonclkrst_hpcore0_sw_reset</a></li><li><a href="#method.lp_aonclkrst_hpcore1_lockup_reset_en">lp_aonclkrst_hpcore1_lockup_reset_en</a></li><li><a href="#method.lp_aonclkrst_hpcore1_ocd_halt_on_reset">lp_aonclkrst_hpcore1_ocd_halt_on_reset</a></li><li><a href="#method.lp_aonclkrst_hpcore1_stall_en">lp_aonclkrst_hpcore1_stall_en</a></li><li><a href="#method.lp_aonclkrst_hpcore1_stall_wait">lp_aonclkrst_hpcore1_stall_wait</a></li><li><a href="#method.lp_aonclkrst_hpcore1_stat_vector_sel">lp_aonclkrst_hpcore1_stat_vector_sel</a></li><li><a href="#method.lp_aonclkrst_hpcore1_sw_reset">lp_aonclkrst_hpcore1_sw_reset</a></li><li><a href="#method.lp_aonclkrst_lp_wdt_hpcore0_reset_en">lp_aonclkrst_lp_wdt_hpcore0_reset_en</a></li><li><a href="#method.lp_aonclkrst_lp_wdt_hpcore0_reset_length">lp_aonclkrst_lp_wdt_hpcore0_reset_length</a></li><li><a href="#method.lp_aonclkrst_lp_wdt_hpcore1_reset_en">lp_aonclkrst_lp_wdt_hpcore1_reset_en</a></li><li><a href="#method.lp_aonclkrst_lp_wdt_hpcore1_reset_length">lp_aonclkrst_lp_wdt_hpcore1_reset_length</a></li></ul></section><h2><a href="index.html">In esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32p4/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Type Alias <a href="../../index.html">esp32p4</a>::<wbr><a href="../index.html">lp_aon_clkrst</a>::<wbr><a href="index.html">lp_aonclkrst_hpcpu_reset_ctrl0</a>::<wbr><a class="type" href="#">W</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#4">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub type W = <a class="type" href="../../generic/type.W.html" title="type esp32p4::generic::W">W</a>&lt;<a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>LP_AONCLKRST_HPCPU_RESET_CTRL0</code> writer</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>struct W { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-W%3CLP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#214-353">source</a><a href="#impl-W%3CLP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::W">W</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hpcore0_lockup_reset_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#218-222">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hpcore0_lockup_reset_en" class="fn">lp_aonclkrst_hpcore0_lockup_reset_en</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HPCORE0_LOCKUP_RESET_EN_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_LOCKUP_RESET_EN_W">LP_AONCLKRST_HPCORE0_LOCKUP_RESET_EN_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 0 - write 1 to enable hpcore0 lockup reset feature, write 0 to disable hpcore0 lockup reset feature</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_lp_wdt_hpcore0_reset_length" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#226-230">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_lp_wdt_hpcore0_reset_length" class="fn">lp_aonclkrst_lp_wdt_hpcore0_reset_length</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_LP_WDT_HPCORE0_RESET_LENGTH_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE0_RESET_LENGTH_W">LP_AONCLKRST_LP_WDT_HPCORE0_RESET_LENGTH_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 1:3 - need_des</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_lp_wdt_hpcore0_reset_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#234-238">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_lp_wdt_hpcore0_reset_en" class="fn">lp_aonclkrst_lp_wdt_hpcore0_reset_en</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_LP_WDT_HPCORE0_RESET_EN_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE0_RESET_EN_W">LP_AONCLKRST_LP_WDT_HPCORE0_RESET_EN_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 4 - write 1 to enable lp_wdt reset hpcore0 feature, write 0 to disable lp_wdt reset hpcore0 feature</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hpcore0_stall_wait" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#242-246">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hpcore0_stall_wait" class="fn">lp_aonclkrst_hpcore0_stall_wait</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HPCORE0_STALL_WAIT_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_STALL_WAIT_W">LP_AONCLKRST_HPCORE0_STALL_WAIT_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 5:11 - need_des</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hpcore0_stall_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#250-254">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hpcore0_stall_en" class="fn">lp_aonclkrst_hpcore0_stall_en</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HPCORE0_STALL_EN_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_STALL_EN_W">LP_AONCLKRST_HPCORE0_STALL_EN_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 12 - need_des</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hpcore0_sw_reset" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#258-262">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hpcore0_sw_reset" class="fn">lp_aonclkrst_hpcore0_sw_reset</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HPCORE0_SW_RESET_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_SW_RESET_W">LP_AONCLKRST_HPCORE0_SW_RESET_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 13 - need_des</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hpcore0_ocd_halt_on_reset" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#266-270">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hpcore0_ocd_halt_on_reset" class="fn">lp_aonclkrst_hpcore0_ocd_halt_on_reset</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HPCORE0_OCD_HALT_ON_RESET_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_OCD_HALT_ON_RESET_W">LP_AONCLKRST_HPCORE0_OCD_HALT_ON_RESET_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 14 - need_des</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hpcore0_stat_vector_sel" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#274-278">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hpcore0_stat_vector_sel" class="fn">lp_aonclkrst_hpcore0_stat_vector_sel</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HPCORE0_STAT_VECTOR_SEL_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_STAT_VECTOR_SEL_W">LP_AONCLKRST_HPCORE0_STAT_VECTOR_SEL_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 15 - 1’b1: boot from HP TCM ROM: 0x4FC00000 1’b0: boot from LP TCM RAM: 0x50108000</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hpcore1_lockup_reset_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#282-286">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hpcore1_lockup_reset_en" class="fn">lp_aonclkrst_hpcore1_lockup_reset_en</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HPCORE1_LOCKUP_RESET_EN_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_LOCKUP_RESET_EN_W">LP_AONCLKRST_HPCORE1_LOCKUP_RESET_EN_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 16 - write 1 to enable hpcore1 lockup reset feature, write 0 to disable hpcore1 lockup reset feature</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_lp_wdt_hpcore1_reset_length" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#290-294">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_lp_wdt_hpcore1_reset_length" class="fn">lp_aonclkrst_lp_wdt_hpcore1_reset_length</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_LP_WDT_HPCORE1_RESET_LENGTH_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE1_RESET_LENGTH_W">LP_AONCLKRST_LP_WDT_HPCORE1_RESET_LENGTH_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 17:19 - need_des</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_lp_wdt_hpcore1_reset_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#298-302">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_lp_wdt_hpcore1_reset_en" class="fn">lp_aonclkrst_lp_wdt_hpcore1_reset_en</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_LP_WDT_HPCORE1_RESET_EN_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE1_RESET_EN_W">LP_AONCLKRST_LP_WDT_HPCORE1_RESET_EN_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 20 - write 1 to enable lp_wdt reset hpcore1 feature, write 0 to disable lp_wdt reset hpcore1 feature</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hpcore1_stall_wait" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#306-310">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hpcore1_stall_wait" class="fn">lp_aonclkrst_hpcore1_stall_wait</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HPCORE1_STALL_WAIT_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_STALL_WAIT_W">LP_AONCLKRST_HPCORE1_STALL_WAIT_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 21:27 - need_des</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hpcore1_stall_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#314-318">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hpcore1_stall_en" class="fn">lp_aonclkrst_hpcore1_stall_en</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HPCORE1_STALL_EN_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_STALL_EN_W">LP_AONCLKRST_HPCORE1_STALL_EN_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 28 - need_des</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hpcore1_sw_reset" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#322-326">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hpcore1_sw_reset" class="fn">lp_aonclkrst_hpcore1_sw_reset</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HPCORE1_SW_RESET_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_SW_RESET_W">LP_AONCLKRST_HPCORE1_SW_RESET_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 29 - need_des</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hpcore1_ocd_halt_on_reset" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#330-334">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hpcore1_ocd_halt_on_reset" class="fn">lp_aonclkrst_hpcore1_ocd_halt_on_reset</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HPCORE1_OCD_HALT_ON_RESET_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_OCD_HALT_ON_RESET_W">LP_AONCLKRST_HPCORE1_OCD_HALT_ON_RESET_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 30 - need_des</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hpcore1_stat_vector_sel" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#338-342">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hpcore1_stat_vector_sel" class="fn">lp_aonclkrst_hpcore1_stat_vector_sel</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HPCORE1_STAT_VECTOR_SEL_W.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_STAT_VECTOR_SEL_W">LP_AONCLKRST_HPCORE1_STAT_VECTOR_SEL_W</a>&lt;'_, <a class="struct" href="struct.LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC">LP_AONCLKRST_HPCPU_RESET_CTRL0_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 31 - 1’b1: boot from HP TCM ROM: 0x4FC00000 1’b0: boot from LP TCM RAM: 0x50108000</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.bits" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hpcpu_reset_ctrl0.rs.html#349-352">source</a><h4 class="code-header">pub unsafe fn <a href="#method.bits" class="fn">bits</a>(&amp;mut self, bits: u32) -&gt; &amp;mut Self</h4></section></summary><div class="docblock"><p>Writes raw bits to the register.</p>
<h5 id="safety"><a class="doc-anchor" href="#safety">§</a>Safety</h5>
<p>Passing incorrect value can cause undefined behaviour. See reference manual</p>
</div></details></div></details></div></section></div></main></body></html>