// Seed: 2725871090
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input wor id_2,
    input wire id_3,
    input tri id_4
);
endmodule
module module_1 (
    input  tri id_0,
    output wor id_1
);
  assign id_1 = id_0;
  assign id_1 = 1;
  initial begin : LABEL_0
    #(-1'h0 ** -1'b0);
  end
  wire id_3;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0
  );
  wire id_4;
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    output supply0 id_2,
    input uwire id_3,
    input wor id_4
);
  wand id_6 = 1;
  nand primCall (id_2, id_1, id_6, id_4, id_3);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
