/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ipi1_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/27/11 11:23p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:42:18 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_ipi1_intr2.h $
 * 
 * Hydra_Software_Devel/1   10/27/11 11:23p vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_IPI1_INTR2_H__
#define BCHP_IPI1_INTR2_H__

/***************************************************************************
 *IPI1_INTR2 - Inter-Processor Level 2 Interrupt Controller 1 Registers
 ***************************************************************************/
#define BCHP_IPI1_INTR2_CPU_STATUS               0x0041a200 /* CPU interrupt Status Register */
#define BCHP_IPI1_INTR2_CPU_SET                  0x0041a204 /* CPU interrupt Set Register */
#define BCHP_IPI1_INTR2_CPU_CLEAR                0x0041a208 /* CPU interrupt Clear Register */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS          0x0041a20c /* CPU interrupt Mask Status Register */
#define BCHP_IPI1_INTR2_CPU_MASK_SET             0x0041a210 /* CPU interrupt Mask Set Register */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR           0x0041a214 /* CPU interrupt Mask Clear Register */
#define BCHP_IPI1_INTR2_PCI_STATUS               0x0041a218 /* PCI interrupt Status Register */
#define BCHP_IPI1_INTR2_PCI_SET                  0x0041a21c /* PCI interrupt Set Register */
#define BCHP_IPI1_INTR2_PCI_CLEAR                0x0041a220 /* PCI interrupt Clear Register */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS          0x0041a224 /* PCI interrupt Mask Status Register */
#define BCHP_IPI1_INTR2_PCI_MASK_SET             0x0041a228 /* PCI interrupt Mask Set Register */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR           0x0041a22c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* IPI1_INTR2 :: CPU_STATUS :: reserved0 [31:12] */
#define BCHP_IPI1_INTR2_CPU_STATUS_reserved0_MASK                  0xfffff000
#define BCHP_IPI1_INTR2_CPU_STATUS_reserved0_SHIFT                 12

/* IPI1_INTR2 :: CPU_STATUS :: SPARE_BIT_11 [11:11] */
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_11_MASK               0x00000800
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_11_SHIFT              11
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_11_DEFAULT            0

/* IPI1_INTR2 :: CPU_STATUS :: SPARE_BIT_10 [10:10] */
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_10_MASK               0x00000400
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_10_SHIFT              10
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_10_DEFAULT            0

/* IPI1_INTR2 :: CPU_STATUS :: SPARE_BIT_9 [09:09] */
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_9_MASK                0x00000200
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_9_SHIFT               9
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_9_DEFAULT             0

/* IPI1_INTR2 :: CPU_STATUS :: SPARE_BIT_8 [08:08] */
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_8_MASK                0x00000100
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_8_SHIFT               8
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_8_DEFAULT             0

/* IPI1_INTR2 :: CPU_STATUS :: MOCA [07:07] */
#define BCHP_IPI1_INTR2_CPU_STATUS_MOCA_MASK                       0x00000080
#define BCHP_IPI1_INTR2_CPU_STATUS_MOCA_SHIFT                      7
#define BCHP_IPI1_INTR2_CPU_STATUS_MOCA_DEFAULT                    0

/* IPI1_INTR2 :: CPU_STATUS :: AVD1 [06:06] */
#define BCHP_IPI1_INTR2_CPU_STATUS_AVD1_MASK                       0x00000040
#define BCHP_IPI1_INTR2_CPU_STATUS_AVD1_SHIFT                      6
#define BCHP_IPI1_INTR2_CPU_STATUS_AVD1_DEFAULT                    0

/* IPI1_INTR2 :: CPU_STATUS :: SVD0 [05:05] */
#define BCHP_IPI1_INTR2_CPU_STATUS_SVD0_MASK                       0x00000020
#define BCHP_IPI1_INTR2_CPU_STATUS_SVD0_SHIFT                      5
#define BCHP_IPI1_INTR2_CPU_STATUS_SVD0_DEFAULT                    0

/* IPI1_INTR2 :: CPU_STATUS :: RAAGA [04:04] */
#define BCHP_IPI1_INTR2_CPU_STATUS_RAAGA_MASK                      0x00000010
#define BCHP_IPI1_INTR2_CPU_STATUS_RAAGA_SHIFT                     4
#define BCHP_IPI1_INTR2_CPU_STATUS_RAAGA_DEFAULT                   0

/* IPI1_INTR2 :: CPU_STATUS :: SSP [03:03] */
#define BCHP_IPI1_INTR2_CPU_STATUS_SSP_MASK                        0x00000008
#define BCHP_IPI1_INTR2_CPU_STATUS_SSP_SHIFT                       3
#define BCHP_IPI1_INTR2_CPU_STATUS_SSP_DEFAULT                     0

/* IPI1_INTR2 :: CPU_STATUS :: PCIE [02:02] */
#define BCHP_IPI1_INTR2_CPU_STATUS_PCIE_MASK                       0x00000004
#define BCHP_IPI1_INTR2_CPU_STATUS_PCIE_SHIFT                      2
#define BCHP_IPI1_INTR2_CPU_STATUS_PCIE_DEFAULT                    0

/* IPI1_INTR2 :: CPU_STATUS :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_CPU_STATUS_TP1_MASK                        0x00000002
#define BCHP_IPI1_INTR2_CPU_STATUS_TP1_SHIFT                       1
#define BCHP_IPI1_INTR2_CPU_STATUS_TP1_DEFAULT                     0

/* IPI1_INTR2 :: CPU_STATUS :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_CPU_STATUS_TP0_MASK                        0x00000001
#define BCHP_IPI1_INTR2_CPU_STATUS_TP0_SHIFT                       0
#define BCHP_IPI1_INTR2_CPU_STATUS_TP0_DEFAULT                     0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* IPI1_INTR2 :: CPU_SET :: reserved0 [31:12] */
#define BCHP_IPI1_INTR2_CPU_SET_reserved0_MASK                     0xfffff000
#define BCHP_IPI1_INTR2_CPU_SET_reserved0_SHIFT                    12

/* IPI1_INTR2 :: CPU_SET :: SPARE_BIT_11 [11:11] */
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_11_MASK                  0x00000800
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_11_SHIFT                 11
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_11_DEFAULT               0

/* IPI1_INTR2 :: CPU_SET :: SPARE_BIT_10 [10:10] */
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_10_MASK                  0x00000400
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_10_SHIFT                 10
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_10_DEFAULT               0

/* IPI1_INTR2 :: CPU_SET :: SPARE_BIT_9 [09:09] */
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_9_MASK                   0x00000200
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_9_SHIFT                  9
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_9_DEFAULT                0

/* IPI1_INTR2 :: CPU_SET :: SPARE_BIT_8 [08:08] */
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_8_MASK                   0x00000100
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_8_SHIFT                  8
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_8_DEFAULT                0

/* IPI1_INTR2 :: CPU_SET :: MOCA [07:07] */
#define BCHP_IPI1_INTR2_CPU_SET_MOCA_MASK                          0x00000080
#define BCHP_IPI1_INTR2_CPU_SET_MOCA_SHIFT                         7
#define BCHP_IPI1_INTR2_CPU_SET_MOCA_DEFAULT                       0

/* IPI1_INTR2 :: CPU_SET :: AVD1 [06:06] */
#define BCHP_IPI1_INTR2_CPU_SET_AVD1_MASK                          0x00000040
#define BCHP_IPI1_INTR2_CPU_SET_AVD1_SHIFT                         6
#define BCHP_IPI1_INTR2_CPU_SET_AVD1_DEFAULT                       0

/* IPI1_INTR2 :: CPU_SET :: SVD0 [05:05] */
#define BCHP_IPI1_INTR2_CPU_SET_SVD0_MASK                          0x00000020
#define BCHP_IPI1_INTR2_CPU_SET_SVD0_SHIFT                         5
#define BCHP_IPI1_INTR2_CPU_SET_SVD0_DEFAULT                       0

/* IPI1_INTR2 :: CPU_SET :: RAAGA [04:04] */
#define BCHP_IPI1_INTR2_CPU_SET_RAAGA_MASK                         0x00000010
#define BCHP_IPI1_INTR2_CPU_SET_RAAGA_SHIFT                        4
#define BCHP_IPI1_INTR2_CPU_SET_RAAGA_DEFAULT                      0

/* IPI1_INTR2 :: CPU_SET :: SSP [03:03] */
#define BCHP_IPI1_INTR2_CPU_SET_SSP_MASK                           0x00000008
#define BCHP_IPI1_INTR2_CPU_SET_SSP_SHIFT                          3
#define BCHP_IPI1_INTR2_CPU_SET_SSP_DEFAULT                        0

/* IPI1_INTR2 :: CPU_SET :: PCIE [02:02] */
#define BCHP_IPI1_INTR2_CPU_SET_PCIE_MASK                          0x00000004
#define BCHP_IPI1_INTR2_CPU_SET_PCIE_SHIFT                         2
#define BCHP_IPI1_INTR2_CPU_SET_PCIE_DEFAULT                       0

/* IPI1_INTR2 :: CPU_SET :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_CPU_SET_TP1_MASK                           0x00000002
#define BCHP_IPI1_INTR2_CPU_SET_TP1_SHIFT                          1
#define BCHP_IPI1_INTR2_CPU_SET_TP1_DEFAULT                        0

/* IPI1_INTR2 :: CPU_SET :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_CPU_SET_TP0_MASK                           0x00000001
#define BCHP_IPI1_INTR2_CPU_SET_TP0_SHIFT                          0
#define BCHP_IPI1_INTR2_CPU_SET_TP0_DEFAULT                        0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* IPI1_INTR2 :: CPU_CLEAR :: reserved0 [31:12] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_reserved0_MASK                   0xfffff000
#define BCHP_IPI1_INTR2_CPU_CLEAR_reserved0_SHIFT                  12

/* IPI1_INTR2 :: CPU_CLEAR :: SPARE_BIT_11 [11:11] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_11_MASK                0x00000800
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_11_SHIFT               11
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_11_DEFAULT             0

/* IPI1_INTR2 :: CPU_CLEAR :: SPARE_BIT_10 [10:10] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_10_MASK                0x00000400
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_10_SHIFT               10
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_10_DEFAULT             0

/* IPI1_INTR2 :: CPU_CLEAR :: SPARE_BIT_9 [09:09] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_9_MASK                 0x00000200
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_9_SHIFT                9
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_9_DEFAULT              0

/* IPI1_INTR2 :: CPU_CLEAR :: SPARE_BIT_8 [08:08] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_8_MASK                 0x00000100
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_8_SHIFT                8
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_8_DEFAULT              0

/* IPI1_INTR2 :: CPU_CLEAR :: MOCA [07:07] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_MOCA_MASK                        0x00000080
#define BCHP_IPI1_INTR2_CPU_CLEAR_MOCA_SHIFT                       7
#define BCHP_IPI1_INTR2_CPU_CLEAR_MOCA_DEFAULT                     0

/* IPI1_INTR2 :: CPU_CLEAR :: AVD1 [06:06] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_AVD1_MASK                        0x00000040
#define BCHP_IPI1_INTR2_CPU_CLEAR_AVD1_SHIFT                       6
#define BCHP_IPI1_INTR2_CPU_CLEAR_AVD1_DEFAULT                     0

/* IPI1_INTR2 :: CPU_CLEAR :: SVD0 [05:05] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_SVD0_MASK                        0x00000020
#define BCHP_IPI1_INTR2_CPU_CLEAR_SVD0_SHIFT                       5
#define BCHP_IPI1_INTR2_CPU_CLEAR_SVD0_DEFAULT                     0

/* IPI1_INTR2 :: CPU_CLEAR :: RAAGA [04:04] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_RAAGA_MASK                       0x00000010
#define BCHP_IPI1_INTR2_CPU_CLEAR_RAAGA_SHIFT                      4
#define BCHP_IPI1_INTR2_CPU_CLEAR_RAAGA_DEFAULT                    0

/* IPI1_INTR2 :: CPU_CLEAR :: SSP [03:03] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_SSP_MASK                         0x00000008
#define BCHP_IPI1_INTR2_CPU_CLEAR_SSP_SHIFT                        3
#define BCHP_IPI1_INTR2_CPU_CLEAR_SSP_DEFAULT                      0

/* IPI1_INTR2 :: CPU_CLEAR :: PCIE [02:02] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_PCIE_MASK                        0x00000004
#define BCHP_IPI1_INTR2_CPU_CLEAR_PCIE_SHIFT                       2
#define BCHP_IPI1_INTR2_CPU_CLEAR_PCIE_DEFAULT                     0

/* IPI1_INTR2 :: CPU_CLEAR :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_TP1_MASK                         0x00000002
#define BCHP_IPI1_INTR2_CPU_CLEAR_TP1_SHIFT                        1
#define BCHP_IPI1_INTR2_CPU_CLEAR_TP1_DEFAULT                      0

/* IPI1_INTR2 :: CPU_CLEAR :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_TP0_MASK                         0x00000001
#define BCHP_IPI1_INTR2_CPU_CLEAR_TP0_SHIFT                        0
#define BCHP_IPI1_INTR2_CPU_CLEAR_TP0_DEFAULT                      0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* IPI1_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:12] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xfffff000
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            12

/* IPI1_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_11 [11:11] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_11_MASK          0x00000800
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_11_SHIFT         11
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_11_DEFAULT       1

/* IPI1_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_10 [10:10] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_10_MASK          0x00000400
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_10_SHIFT         10
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_10_DEFAULT       1

/* IPI1_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_9 [09:09] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_9_MASK           0x00000200
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_9_SHIFT          9
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_9_DEFAULT        1

/* IPI1_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_8 [08:08] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_8_MASK           0x00000100
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_8_SHIFT          8
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_8_DEFAULT        1

/* IPI1_INTR2 :: CPU_MASK_STATUS :: MoCA [07:07] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_MoCA_MASK                  0x00000080
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_MoCA_SHIFT                 7
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_MoCA_DEFAULT               1

/* IPI1_INTR2 :: CPU_MASK_STATUS :: AVD1 [06:06] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_AVD1_MASK                  0x00000040
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_AVD1_SHIFT                 6
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_AVD1_DEFAULT               1

/* IPI1_INTR2 :: CPU_MASK_STATUS :: SVD0 [05:05] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SVD0_MASK                  0x00000020
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SVD0_SHIFT                 5
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SVD0_DEFAULT               1

/* IPI1_INTR2 :: CPU_MASK_STATUS :: RAAGA [04:04] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_RAAGA_MASK                 0x00000010
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_RAAGA_SHIFT                4
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_RAAGA_DEFAULT              1

/* IPI1_INTR2 :: CPU_MASK_STATUS :: SSP [03:03] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SSP_MASK                   0x00000008
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SSP_SHIFT                  3
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SSP_DEFAULT                1

/* IPI1_INTR2 :: CPU_MASK_STATUS :: PCIE [02:02] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_PCIE_MASK                  0x00000004
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_PCIE_SHIFT                 2
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_PCIE_DEFAULT               1

/* IPI1_INTR2 :: CPU_MASK_STATUS :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_TP1_MASK                   0x00000002
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_TP1_SHIFT                  1
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_TP1_DEFAULT                1

/* IPI1_INTR2 :: CPU_MASK_STATUS :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_TP0_MASK                   0x00000001
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_TP0_SHIFT                  0
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_TP0_DEFAULT                1

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* IPI1_INTR2 :: CPU_MASK_SET :: reserved0 [31:12] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_reserved0_MASK                0xfffff000
#define BCHP_IPI1_INTR2_CPU_MASK_SET_reserved0_SHIFT               12

/* IPI1_INTR2 :: CPU_MASK_SET :: SPARE_BIT_11 [11:11] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_11_MASK             0x00000800
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_11_SHIFT            11
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_11_DEFAULT          1

/* IPI1_INTR2 :: CPU_MASK_SET :: SPARE_BIT_10 [10:10] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_10_MASK             0x00000400
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_10_SHIFT            10
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_10_DEFAULT          1

/* IPI1_INTR2 :: CPU_MASK_SET :: SPARE_BIT_9 [09:09] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_9_MASK              0x00000200
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_9_SHIFT             9
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_9_DEFAULT           1

/* IPI1_INTR2 :: CPU_MASK_SET :: SPARE_BIT_8 [08:08] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_8_MASK              0x00000100
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_8_SHIFT             8
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_8_DEFAULT           1

/* IPI1_INTR2 :: CPU_MASK_SET :: MoCA [07:07] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_MoCA_MASK                     0x00000080
#define BCHP_IPI1_INTR2_CPU_MASK_SET_MoCA_SHIFT                    7
#define BCHP_IPI1_INTR2_CPU_MASK_SET_MoCA_DEFAULT                  1

/* IPI1_INTR2 :: CPU_MASK_SET :: AVD1 [06:06] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_AVD1_MASK                     0x00000040
#define BCHP_IPI1_INTR2_CPU_MASK_SET_AVD1_SHIFT                    6
#define BCHP_IPI1_INTR2_CPU_MASK_SET_AVD1_DEFAULT                  1

/* IPI1_INTR2 :: CPU_MASK_SET :: SVD0 [05:05] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SVD0_MASK                     0x00000020
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SVD0_SHIFT                    5
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SVD0_DEFAULT                  1

/* IPI1_INTR2 :: CPU_MASK_SET :: RAAGA [04:04] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_RAAGA_MASK                    0x00000010
#define BCHP_IPI1_INTR2_CPU_MASK_SET_RAAGA_SHIFT                   4
#define BCHP_IPI1_INTR2_CPU_MASK_SET_RAAGA_DEFAULT                 1

/* IPI1_INTR2 :: CPU_MASK_SET :: SSP [03:03] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SSP_MASK                      0x00000008
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SSP_SHIFT                     3
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SSP_DEFAULT                   1

/* IPI1_INTR2 :: CPU_MASK_SET :: PCIE [02:02] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_PCIE_MASK                     0x00000004
#define BCHP_IPI1_INTR2_CPU_MASK_SET_PCIE_SHIFT                    2
#define BCHP_IPI1_INTR2_CPU_MASK_SET_PCIE_DEFAULT                  1

/* IPI1_INTR2 :: CPU_MASK_SET :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_TP1_MASK                      0x00000002
#define BCHP_IPI1_INTR2_CPU_MASK_SET_TP1_SHIFT                     1
#define BCHP_IPI1_INTR2_CPU_MASK_SET_TP1_DEFAULT                   1

/* IPI1_INTR2 :: CPU_MASK_SET :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_TP0_MASK                      0x00000001
#define BCHP_IPI1_INTR2_CPU_MASK_SET_TP0_SHIFT                     0
#define BCHP_IPI1_INTR2_CPU_MASK_SET_TP0_DEFAULT                   1

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* IPI1_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:12] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xfffff000
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             12

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_11 [11:11] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_11_MASK           0x00000800
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_11_SHIFT          11
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_11_DEFAULT        1

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_10 [10:10] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_10_MASK           0x00000400
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_10_SHIFT          10
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_10_DEFAULT        1

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_9 [09:09] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_9_MASK            0x00000200
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_9_SHIFT           9
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_9_DEFAULT         1

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_8 [08:08] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_8_MASK            0x00000100
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_8_SHIFT           8
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_8_DEFAULT         1

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: MoCA [07:07] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_MoCA_MASK                   0x00000080
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_MoCA_SHIFT                  7
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_MoCA_DEFAULT                1

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: AVD1 [06:06] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_AVD1_MASK                   0x00000040
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_AVD1_SHIFT                  6
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_AVD1_DEFAULT                1

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: SVD0 [05:05] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SVD0_MASK                   0x00000020
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SVD0_SHIFT                  5
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SVD0_DEFAULT                1

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: RAAGA [04:04] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_RAAGA_MASK                  0x00000010
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_RAAGA_SHIFT                 4
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_RAAGA_DEFAULT               1

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: SSP [03:03] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SSP_MASK                    0x00000008
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SSP_SHIFT                   3
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SSP_DEFAULT                 1

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: PCIE [02:02] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_PCIE_MASK                   0x00000004
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_PCIE_SHIFT                  2
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_PCIE_DEFAULT                1

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_TP1_MASK                    0x00000002
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_TP1_SHIFT                   1
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_TP1_DEFAULT                 1

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_TP0_MASK                    0x00000001
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_TP0_SHIFT                   0
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_TP0_DEFAULT                 1

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* IPI1_INTR2 :: PCI_STATUS :: reserved0 [31:12] */
#define BCHP_IPI1_INTR2_PCI_STATUS_reserved0_MASK                  0xfffff000
#define BCHP_IPI1_INTR2_PCI_STATUS_reserved0_SHIFT                 12

/* IPI1_INTR2 :: PCI_STATUS :: SPARE_BIT_11 [11:11] */
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_11_MASK               0x00000800
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_11_SHIFT              11
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_11_DEFAULT            0

/* IPI1_INTR2 :: PCI_STATUS :: SPARE_BIT_10 [10:10] */
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_10_MASK               0x00000400
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_10_SHIFT              10
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_10_DEFAULT            0

/* IPI1_INTR2 :: PCI_STATUS :: SPARE_BIT_9 [09:09] */
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_9_MASK                0x00000200
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_9_SHIFT               9
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_9_DEFAULT             0

/* IPI1_INTR2 :: PCI_STATUS :: SPARE_BIT_8 [08:08] */
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_8_MASK                0x00000100
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_8_SHIFT               8
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_8_DEFAULT             0

/* IPI1_INTR2 :: PCI_STATUS :: MOCA [07:07] */
#define BCHP_IPI1_INTR2_PCI_STATUS_MOCA_MASK                       0x00000080
#define BCHP_IPI1_INTR2_PCI_STATUS_MOCA_SHIFT                      7
#define BCHP_IPI1_INTR2_PCI_STATUS_MOCA_DEFAULT                    0

/* IPI1_INTR2 :: PCI_STATUS :: AVD1 [06:06] */
#define BCHP_IPI1_INTR2_PCI_STATUS_AVD1_MASK                       0x00000040
#define BCHP_IPI1_INTR2_PCI_STATUS_AVD1_SHIFT                      6
#define BCHP_IPI1_INTR2_PCI_STATUS_AVD1_DEFAULT                    0

/* IPI1_INTR2 :: PCI_STATUS :: SVD0 [05:05] */
#define BCHP_IPI1_INTR2_PCI_STATUS_SVD0_MASK                       0x00000020
#define BCHP_IPI1_INTR2_PCI_STATUS_SVD0_SHIFT                      5
#define BCHP_IPI1_INTR2_PCI_STATUS_SVD0_DEFAULT                    0

/* IPI1_INTR2 :: PCI_STATUS :: RAAGA [04:04] */
#define BCHP_IPI1_INTR2_PCI_STATUS_RAAGA_MASK                      0x00000010
#define BCHP_IPI1_INTR2_PCI_STATUS_RAAGA_SHIFT                     4
#define BCHP_IPI1_INTR2_PCI_STATUS_RAAGA_DEFAULT                   0

/* IPI1_INTR2 :: PCI_STATUS :: SSP [03:03] */
#define BCHP_IPI1_INTR2_PCI_STATUS_SSP_MASK                        0x00000008
#define BCHP_IPI1_INTR2_PCI_STATUS_SSP_SHIFT                       3
#define BCHP_IPI1_INTR2_PCI_STATUS_SSP_DEFAULT                     0

/* IPI1_INTR2 :: PCI_STATUS :: PCIE [02:02] */
#define BCHP_IPI1_INTR2_PCI_STATUS_PCIE_MASK                       0x00000004
#define BCHP_IPI1_INTR2_PCI_STATUS_PCIE_SHIFT                      2
#define BCHP_IPI1_INTR2_PCI_STATUS_PCIE_DEFAULT                    0

/* IPI1_INTR2 :: PCI_STATUS :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_PCI_STATUS_TP1_MASK                        0x00000002
#define BCHP_IPI1_INTR2_PCI_STATUS_TP1_SHIFT                       1
#define BCHP_IPI1_INTR2_PCI_STATUS_TP1_DEFAULT                     0

/* IPI1_INTR2 :: PCI_STATUS :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_PCI_STATUS_TP0_MASK                        0x00000001
#define BCHP_IPI1_INTR2_PCI_STATUS_TP0_SHIFT                       0
#define BCHP_IPI1_INTR2_PCI_STATUS_TP0_DEFAULT                     0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* IPI1_INTR2 :: PCI_SET :: reserved0 [31:12] */
#define BCHP_IPI1_INTR2_PCI_SET_reserved0_MASK                     0xfffff000
#define BCHP_IPI1_INTR2_PCI_SET_reserved0_SHIFT                    12

/* IPI1_INTR2 :: PCI_SET :: SPARE_BIT_11 [11:11] */
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_11_MASK                  0x00000800
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_11_SHIFT                 11
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_11_DEFAULT               0

/* IPI1_INTR2 :: PCI_SET :: SPARE_BIT_10 [10:10] */
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_10_MASK                  0x00000400
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_10_SHIFT                 10
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_10_DEFAULT               0

/* IPI1_INTR2 :: PCI_SET :: SPARE_BIT_9 [09:09] */
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_9_MASK                   0x00000200
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_9_SHIFT                  9
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_9_DEFAULT                0

/* IPI1_INTR2 :: PCI_SET :: SPARE_BIT_8 [08:08] */
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_8_MASK                   0x00000100
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_8_SHIFT                  8
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_8_DEFAULT                0

/* IPI1_INTR2 :: PCI_SET :: MOCA [07:07] */
#define BCHP_IPI1_INTR2_PCI_SET_MOCA_MASK                          0x00000080
#define BCHP_IPI1_INTR2_PCI_SET_MOCA_SHIFT                         7
#define BCHP_IPI1_INTR2_PCI_SET_MOCA_DEFAULT                       0

/* IPI1_INTR2 :: PCI_SET :: AVD1 [06:06] */
#define BCHP_IPI1_INTR2_PCI_SET_AVD1_MASK                          0x00000040
#define BCHP_IPI1_INTR2_PCI_SET_AVD1_SHIFT                         6
#define BCHP_IPI1_INTR2_PCI_SET_AVD1_DEFAULT                       0

/* IPI1_INTR2 :: PCI_SET :: SVD0 [05:05] */
#define BCHP_IPI1_INTR2_PCI_SET_SVD0_MASK                          0x00000020
#define BCHP_IPI1_INTR2_PCI_SET_SVD0_SHIFT                         5
#define BCHP_IPI1_INTR2_PCI_SET_SVD0_DEFAULT                       0

/* IPI1_INTR2 :: PCI_SET :: RAAGA [04:04] */
#define BCHP_IPI1_INTR2_PCI_SET_RAAGA_MASK                         0x00000010
#define BCHP_IPI1_INTR2_PCI_SET_RAAGA_SHIFT                        4
#define BCHP_IPI1_INTR2_PCI_SET_RAAGA_DEFAULT                      0

/* IPI1_INTR2 :: PCI_SET :: SSP [03:03] */
#define BCHP_IPI1_INTR2_PCI_SET_SSP_MASK                           0x00000008
#define BCHP_IPI1_INTR2_PCI_SET_SSP_SHIFT                          3
#define BCHP_IPI1_INTR2_PCI_SET_SSP_DEFAULT                        0

/* IPI1_INTR2 :: PCI_SET :: PCIE [02:02] */
#define BCHP_IPI1_INTR2_PCI_SET_PCIE_MASK                          0x00000004
#define BCHP_IPI1_INTR2_PCI_SET_PCIE_SHIFT                         2
#define BCHP_IPI1_INTR2_PCI_SET_PCIE_DEFAULT                       0

/* IPI1_INTR2 :: PCI_SET :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_PCI_SET_TP1_MASK                           0x00000002
#define BCHP_IPI1_INTR2_PCI_SET_TP1_SHIFT                          1
#define BCHP_IPI1_INTR2_PCI_SET_TP1_DEFAULT                        0

/* IPI1_INTR2 :: PCI_SET :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_PCI_SET_TP0_MASK                           0x00000001
#define BCHP_IPI1_INTR2_PCI_SET_TP0_SHIFT                          0
#define BCHP_IPI1_INTR2_PCI_SET_TP0_DEFAULT                        0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* IPI1_INTR2 :: PCI_CLEAR :: reserved0 [31:12] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_reserved0_MASK                   0xfffff000
#define BCHP_IPI1_INTR2_PCI_CLEAR_reserved0_SHIFT                  12

/* IPI1_INTR2 :: PCI_CLEAR :: SPARE_BIT_11 [11:11] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_11_MASK                0x00000800
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_11_SHIFT               11
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_11_DEFAULT             0

/* IPI1_INTR2 :: PCI_CLEAR :: SPARE_BIT_10 [10:10] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_10_MASK                0x00000400
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_10_SHIFT               10
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_10_DEFAULT             0

/* IPI1_INTR2 :: PCI_CLEAR :: SPARE_BIT_9 [09:09] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_9_MASK                 0x00000200
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_9_SHIFT                9
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_9_DEFAULT              0

/* IPI1_INTR2 :: PCI_CLEAR :: SPARE_BIT_8 [08:08] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_8_MASK                 0x00000100
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_8_SHIFT                8
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_8_DEFAULT              0

/* IPI1_INTR2 :: PCI_CLEAR :: MOCA [07:07] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_MOCA_MASK                        0x00000080
#define BCHP_IPI1_INTR2_PCI_CLEAR_MOCA_SHIFT                       7
#define BCHP_IPI1_INTR2_PCI_CLEAR_MOCA_DEFAULT                     0

/* IPI1_INTR2 :: PCI_CLEAR :: AVD1 [06:06] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_AVD1_MASK                        0x00000040
#define BCHP_IPI1_INTR2_PCI_CLEAR_AVD1_SHIFT                       6
#define BCHP_IPI1_INTR2_PCI_CLEAR_AVD1_DEFAULT                     0

/* IPI1_INTR2 :: PCI_CLEAR :: SVD0 [05:05] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_SVD0_MASK                        0x00000020
#define BCHP_IPI1_INTR2_PCI_CLEAR_SVD0_SHIFT                       5
#define BCHP_IPI1_INTR2_PCI_CLEAR_SVD0_DEFAULT                     0

/* IPI1_INTR2 :: PCI_CLEAR :: RAAGA [04:04] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_RAAGA_MASK                       0x00000010
#define BCHP_IPI1_INTR2_PCI_CLEAR_RAAGA_SHIFT                      4
#define BCHP_IPI1_INTR2_PCI_CLEAR_RAAGA_DEFAULT                    0

/* IPI1_INTR2 :: PCI_CLEAR :: SSP [03:03] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_SSP_MASK                         0x00000008
#define BCHP_IPI1_INTR2_PCI_CLEAR_SSP_SHIFT                        3
#define BCHP_IPI1_INTR2_PCI_CLEAR_SSP_DEFAULT                      0

/* IPI1_INTR2 :: PCI_CLEAR :: PCIE [02:02] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_PCIE_MASK                        0x00000004
#define BCHP_IPI1_INTR2_PCI_CLEAR_PCIE_SHIFT                       2
#define BCHP_IPI1_INTR2_PCI_CLEAR_PCIE_DEFAULT                     0

/* IPI1_INTR2 :: PCI_CLEAR :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_TP1_MASK                         0x00000002
#define BCHP_IPI1_INTR2_PCI_CLEAR_TP1_SHIFT                        1
#define BCHP_IPI1_INTR2_PCI_CLEAR_TP1_DEFAULT                      0

/* IPI1_INTR2 :: PCI_CLEAR :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_TP0_MASK                         0x00000001
#define BCHP_IPI1_INTR2_PCI_CLEAR_TP0_SHIFT                        0
#define BCHP_IPI1_INTR2_PCI_CLEAR_TP0_DEFAULT                      0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* IPI1_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:12] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xfffff000
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            12

/* IPI1_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_11 [11:11] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_11_MASK          0x00000800
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_11_SHIFT         11
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_11_DEFAULT       1

/* IPI1_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_10 [10:10] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_10_MASK          0x00000400
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_10_SHIFT         10
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_10_DEFAULT       1

/* IPI1_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_9 [09:09] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_9_MASK           0x00000200
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_9_SHIFT          9
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_9_DEFAULT        1

/* IPI1_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_8 [08:08] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_8_MASK           0x00000100
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_8_SHIFT          8
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_8_DEFAULT        1

/* IPI1_INTR2 :: PCI_MASK_STATUS :: MoCA [07:07] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_MoCA_MASK                  0x00000080
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_MoCA_SHIFT                 7
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_MoCA_DEFAULT               1

/* IPI1_INTR2 :: PCI_MASK_STATUS :: AVD1 [06:06] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_AVD1_MASK                  0x00000040
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_AVD1_SHIFT                 6
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_AVD1_DEFAULT               1

/* IPI1_INTR2 :: PCI_MASK_STATUS :: SVD0 [05:05] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SVD0_MASK                  0x00000020
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SVD0_SHIFT                 5
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SVD0_DEFAULT               1

/* IPI1_INTR2 :: PCI_MASK_STATUS :: RAAGA [04:04] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_RAAGA_MASK                 0x00000010
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_RAAGA_SHIFT                4
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_RAAGA_DEFAULT              1

/* IPI1_INTR2 :: PCI_MASK_STATUS :: SSP [03:03] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SSP_MASK                   0x00000008
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SSP_SHIFT                  3
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SSP_DEFAULT                1

/* IPI1_INTR2 :: PCI_MASK_STATUS :: PCIE [02:02] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_PCIE_MASK                  0x00000004
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_PCIE_SHIFT                 2
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_PCIE_DEFAULT               1

/* IPI1_INTR2 :: PCI_MASK_STATUS :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_TP1_MASK                   0x00000002
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_TP1_SHIFT                  1
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_TP1_DEFAULT                1

/* IPI1_INTR2 :: PCI_MASK_STATUS :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_TP0_MASK                   0x00000001
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_TP0_SHIFT                  0
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_TP0_DEFAULT                1

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* IPI1_INTR2 :: PCI_MASK_SET :: reserved0 [31:12] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_reserved0_MASK                0xfffff000
#define BCHP_IPI1_INTR2_PCI_MASK_SET_reserved0_SHIFT               12

/* IPI1_INTR2 :: PCI_MASK_SET :: SPARE_BIT_11 [11:11] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_11_MASK             0x00000800
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_11_SHIFT            11
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_11_DEFAULT          1

/* IPI1_INTR2 :: PCI_MASK_SET :: SPARE_BIT_10 [10:10] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_10_MASK             0x00000400
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_10_SHIFT            10
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_10_DEFAULT          1

/* IPI1_INTR2 :: PCI_MASK_SET :: SPARE_BIT_9 [09:09] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_9_MASK              0x00000200
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_9_SHIFT             9
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_9_DEFAULT           1

/* IPI1_INTR2 :: PCI_MASK_SET :: SPARE_BIT_8 [08:08] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_8_MASK              0x00000100
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_8_SHIFT             8
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_8_DEFAULT           1

/* IPI1_INTR2 :: PCI_MASK_SET :: MoCA [07:07] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_MoCA_MASK                     0x00000080
#define BCHP_IPI1_INTR2_PCI_MASK_SET_MoCA_SHIFT                    7
#define BCHP_IPI1_INTR2_PCI_MASK_SET_MoCA_DEFAULT                  1

/* IPI1_INTR2 :: PCI_MASK_SET :: AVD1 [06:06] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_AVD1_MASK                     0x00000040
#define BCHP_IPI1_INTR2_PCI_MASK_SET_AVD1_SHIFT                    6
#define BCHP_IPI1_INTR2_PCI_MASK_SET_AVD1_DEFAULT                  1

/* IPI1_INTR2 :: PCI_MASK_SET :: SVD0 [05:05] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SVD0_MASK                     0x00000020
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SVD0_SHIFT                    5
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SVD0_DEFAULT                  1

/* IPI1_INTR2 :: PCI_MASK_SET :: RAAGA [04:04] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_RAAGA_MASK                    0x00000010
#define BCHP_IPI1_INTR2_PCI_MASK_SET_RAAGA_SHIFT                   4
#define BCHP_IPI1_INTR2_PCI_MASK_SET_RAAGA_DEFAULT                 1

/* IPI1_INTR2 :: PCI_MASK_SET :: SSP [03:03] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SSP_MASK                      0x00000008
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SSP_SHIFT                     3
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SSP_DEFAULT                   1

/* IPI1_INTR2 :: PCI_MASK_SET :: PCIE [02:02] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_PCIE_MASK                     0x00000004
#define BCHP_IPI1_INTR2_PCI_MASK_SET_PCIE_SHIFT                    2
#define BCHP_IPI1_INTR2_PCI_MASK_SET_PCIE_DEFAULT                  1

/* IPI1_INTR2 :: PCI_MASK_SET :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_TP1_MASK                      0x00000002
#define BCHP_IPI1_INTR2_PCI_MASK_SET_TP1_SHIFT                     1
#define BCHP_IPI1_INTR2_PCI_MASK_SET_TP1_DEFAULT                   1

/* IPI1_INTR2 :: PCI_MASK_SET :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_TP0_MASK                      0x00000001
#define BCHP_IPI1_INTR2_PCI_MASK_SET_TP0_SHIFT                     0
#define BCHP_IPI1_INTR2_PCI_MASK_SET_TP0_DEFAULT                   1

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* IPI1_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:12] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xfffff000
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             12

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_11 [11:11] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_11_MASK           0x00000800
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_11_SHIFT          11
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_11_DEFAULT        1

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_10 [10:10] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_10_MASK           0x00000400
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_10_SHIFT          10
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_10_DEFAULT        1

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_9 [09:09] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_9_MASK            0x00000200
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_9_SHIFT           9
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_9_DEFAULT         1

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_8 [08:08] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_8_MASK            0x00000100
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_8_SHIFT           8
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_8_DEFAULT         1

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: MoCA [07:07] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_MoCA_MASK                   0x00000080
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_MoCA_SHIFT                  7
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_MoCA_DEFAULT                1

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: AVD1 [06:06] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_AVD1_MASK                   0x00000040
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_AVD1_SHIFT                  6
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_AVD1_DEFAULT                1

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: SVD0 [05:05] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SVD0_MASK                   0x00000020
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SVD0_SHIFT                  5
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SVD0_DEFAULT                1

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: RAAGA [04:04] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_RAAGA_MASK                  0x00000010
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_RAAGA_SHIFT                 4
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_RAAGA_DEFAULT               1

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: SSP [03:03] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SSP_MASK                    0x00000008
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SSP_SHIFT                   3
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SSP_DEFAULT                 1

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: PCIE [02:02] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_PCIE_MASK                   0x00000004
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_PCIE_SHIFT                  2
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_PCIE_DEFAULT                1

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_TP1_MASK                    0x00000002
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_TP1_SHIFT                   1
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_TP1_DEFAULT                 1

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_TP0_MASK                    0x00000001
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_TP0_SHIFT                   0
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_TP0_DEFAULT                 1

#endif /* #ifndef BCHP_IPI1_INTR2_H__ */

/* End of File */
