

================================================================
== Vitis HLS Report for 'send2AIE_3_Pipeline_VITIS_LOOP_112_2'
================================================================
* Date:           Mon May 12 19:57:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.505 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       36|       36|  79.992 ns|  79.992 ns|   36|   36|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_2  |       34|       34|         5|          1|          1|    31|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 0, i1 %norm_tx0_V_last_V, i1 0, i1 0, void @empty_10"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %norm_tx0_V_last_V, i16 %norm_tx0_V_strb_V, i16 %norm_tx0_V_keep_V, i128 %norm_tx0_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln112 = muxlogic i6 1"   --->   Operation 13 'muxlogic' 'muxLogicData_to_store_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln112 = muxlogic i6 %j"   --->   Operation 14 'muxlogic' 'muxLogicAddr_to_store_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.39ns)   --->   "%store_ln112 = store i6 1, i6 %j" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112]   --->   Operation 15 'store' 'store_ln112' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j_3 = muxlogic i6 %j"   --->   Operation 17 'muxlogic' 'MuxLogicAddr_to_j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_3 = load i6 %j" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112]   --->   Operation 18 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.71ns)   --->   "%icmp_ln112 = icmp_eq  i6 %j_3, i6 32" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112]   --->   Operation 19 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc.split, void %for.inc76.exitStub" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112]   --->   Operation 20 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%j_4 = add i6 %j_3, i6 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112]   --->   Operation 21 'add' 'j_4' <Predicate = (!icmp_ln112)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i6 %j_3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112]   --->   Operation 22 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln112 = muxlogic i6 %j_4"   --->   Operation 23 'muxlogic' 'muxLogicData_to_store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln112 = muxlogic i6 %j"   --->   Operation 24 'muxlogic' 'muxLogicAddr_to_store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.39ns)   --->   "%store_ln112 = store i6 %j_4, i6 %j" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112]   --->   Operation 25 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 0.94>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicCE_to_send_fifo_0_read = muxlogic"   --->   Operation 26 'muxlogic' 'muxLogicCE_to_send_fifo_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.94ns)   --->   "%send_fifo_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %send_fifo_0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:114]   --->   Operation 27 'read' 'send_fifo_0_read' <Predicate = true> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i128 %send_fifo_0_read" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:118]   --->   Operation 28 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i1 %trunc_ln112" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:114]   --->   Operation 29 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%data_temp_addr = getelementptr i128 %data_temp, i64 0, i64 %zext_ln114" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:114]   --->   Operation 30 'getelementptr' 'data_temp_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln114 = muxlogic i128 %send_fifo_0_read"   --->   Operation 31 'muxlogic' 'muxLogicData_to_store_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln114 = muxlogic i1 %data_temp_addr"   --->   Operation 32 'muxlogic' 'muxLogicAddr_to_store_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.76ns) (share mux size 4)   --->   "%store_ln114 = store i128 %send_fifo_0_read, i1 %data_temp_addr" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:114]   --->   Operation 33 'store' 'store_ln114' <Predicate = true> <Delay = 0.76> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 34 [1/1] (0.30ns)   --->   "%rem27_urem = xor i1 %trunc_ln112, i1 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112]   --->   Operation 34 'xor' 'rem27_urem' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i1 %rem27_urem" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:115]   --->   Operation 35 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%data_temp_addr_2 = getelementptr i128 %data_temp, i64 0, i64 %zext_ln115" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:115]   --->   Operation 36 'getelementptr' 'data_temp_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_load = muxlogic i1 %data_temp_addr_2"   --->   Operation 37 'muxlogic' 'MuxLogicAddr_to_data_temp_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.76ns) (share mux size 4)   --->   "%data_temp_load = load i1 %data_temp_addr_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:115]   --->   Operation 38 'load' 'data_temp_load' <Predicate = true> <Delay = 0.76> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 0.88>
ST_4 : Operation 39 [1/2] (0.88ns) (share mux size 4)   --->   "%data_temp_load = load i1 %data_temp_addr_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:115]   --->   Operation 39 'load' 'data_temp_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %data_temp_load, i32 96, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:115]   --->   Operation 40 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:113]   --->   Operation 41 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112]   --->   Operation 43 'specloopname' 'specloopname_ln112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i32, i96 %trunc_ln118, i32 %tmp_s" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:118]   --->   Operation 44 'bitconcatenate' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln121 = muxlogic i16 %norm_tx0_V_keep_V"   --->   Operation 45 'muxlogic' 'muxLogicData_to_write_ln121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V, i128 %tmp_data, i16 65535, i16 0, i1 0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:121]   --->   Operation 46 'write' 'write_ln121' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112]   --->   Operation 47 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.222ns, clock uncertainty: 0.600ns.

 <State 1>: 1.505ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln112', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112) of constant 1 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112 [14]  (0.397 ns)
	'load' operation 6 bit ('j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112) on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112 [18]  (0.000 ns)
	'add' operation 6 bit ('j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112) [22]  (0.711 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln112') [44]  (0.000 ns)
	'store' operation 0 bit ('store_ln112', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112) of variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112 [46]  (0.397 ns)

 <State 2>: 0.943ns
The critical path consists of the following:
	'muxlogic' operation 128 bit ('muxLogicCE_to_send_fifo_0_read') [27]  (0.000 ns)
	fifo read operation ('send_fifo_0_read', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:114) on port 'send_fifo_0' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:114) [28]  (0.943 ns)

 <State 3>: 1.069ns
The critical path consists of the following:
	'xor' operation 1 bit ('rem27_urem', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112) [34]  (0.301 ns)
	'getelementptr' operation 1 bit ('data_temp_addr_2', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:115) [36]  (0.000 ns)
	'muxlogic' operation 128 bit ('MuxLogicAddr_to_data_temp_load') [37]  (0.000 ns)
	'load' operation 128 bit ('data_temp_load', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:115) on array 'data_temp' [38]  (0.768 ns)

 <State 4>: 0.886ns
The critical path consists of the following:
	'load' operation 128 bit ('data_temp_load', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:115) on array 'data_temp' [38]  (0.886 ns)

 <State 5>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln121', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:121) on port 'norm_tx0_V_data_V' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:121) [43]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
