

================================================================
== Vitis HLS Report for 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'
================================================================
* Date:           Mon Feb 23 22:02:32 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|      0 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 2 'specpipeline' 'specpipeline_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data2_val" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 3 'read' 'data2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data1_val" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 4 'read' 'data1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %data1_val_read" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 5 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %data2_val_read" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 6 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 7 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln120 (specpipeline) [ 00]
data2_val_read     (read        ) [ 00]
data1_val_read     (read        ) [ 00]
mrv                (insertvalue ) [ 00]
mrv_1              (insertvalue ) [ 00]
ret_ln125          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data1_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="data2_val_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="16" slack="0"/>
<pin id="18" dir="0" index="1" bw="16" slack="0"/>
<pin id="19" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data2_val_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="data1_val_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="16" slack="0"/>
<pin id="24" dir="0" index="1" bw="16" slack="0"/>
<pin id="25" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_val_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="mrv_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="mrv_1_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="12" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="12" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="22" pin="2"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="28" pin="2"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="16" pin="2"/><net_sink comp="34" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config8> : data1_val | {1 }
	Port: concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config8> : data2_val | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		ret_ln125 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|   read   | data2_val_read_read_fu_16 |
|          | data1_val_read_read_fu_22 |
|----------|---------------------------|
|insertvalue|         mrv_fu_28         |
|          |        mrv_1_fu_34        |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
