###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr 11 19:44:54 2023
#  Design:            fifo1_sram
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin wptr_full/wfull_reg/CLK 
Endpoint:   wptr_full/wfull_reg/D    (v) checked with  leading edge of 'wclk'
Beginpoint: wptr_full/wbin_reg_3_/QN (^) triggered by  leading edge of 'wclk'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.623
- Setup                         0.058
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.674
- Arrival Time                  1.665
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.140     0.598      0.097     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.029     0.627      0.108     DFFARX1_LVT       wptr_full/wbin_reg_3_/CLK
      0.188     0.815      0.075     DFFARX1_LVT       wptr_full/wbin_reg_3_/QN
      0.000     0.815      0.075     INVX4_LVT         wptr_full/FE_OFC170_n_26/A
      0.052     0.867      0.065     INVX4_LVT         wptr_full/FE_OFC170_n_26/Y
      0.000     0.867      0.065     NAND2X0_LVT       wptr_full/g3702__7098/A2
      0.079     0.946      0.069     NAND2X0_LVT       wptr_full/g3702__7098/Y
      0.000     0.946      0.069     OR2X2_LVT         wptr_full/g3693__8428/A1
      0.094     1.040      0.050     OR2X2_LVT         wptr_full/g3693__8428/Y
      0.000     1.040      0.050     OR2X1_LVT         wptr_full/g3681__9945/A2
      0.071     1.111      0.045     OR2X1_LVT         wptr_full/g3681__9945/Y
      0.000     1.111      0.045     XNOR2X2_LVT       wptr_full/g3676__7482/A1
      0.132     1.243      0.065     XNOR2X2_LVT       wptr_full/g3676__7482/Y
      0.000     1.243      0.065     XOR3X2_LVT        wptr_full/g3658__1617/A3
      0.094     1.337      0.069     XOR3X2_LVT        wptr_full/g3658__1617/Y
      0.000     1.337      0.069     OA222X1_LVT       wptr_full/FE_RC_13_0/A4
      0.122     1.459      0.060     OA222X1_LVT       wptr_full/FE_RC_13_0/Y
      0.000     1.459      0.060     AND4X1_LVT        wptr_full/g1883__7410/A2
      0.117     1.576      0.057     AND4X1_LVT        wptr_full/g1883__7410/Y
      0.000     1.576      0.057     AND3X1_LVT        wptr_full/g1882__1666/A1
      0.089     1.665      0.042     AND3X1_LVT        wptr_full/g1882__1666/Y
      0.000     1.665      0.042     DFFARX2_LVT       wptr_full/wfull_reg/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.026     0.623      0.104     DFFARX2_LVT       wptr_full/wfull_reg/CLK
      ---------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin rptr_empty/rempty_reg/CLK 
Endpoint:   rptr_empty/rempty_reg/D   (v) checked with  leading edge of 'rclk'
Beginpoint: rptr_empty/rbin_reg_3_/QN (^) triggered by  leading edge of 'rclk'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Setup                         0.062
+ Phase Shift                   1.220
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.697
- Arrival Time                  1.685
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.141     0.599      0.088     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.610      0.091     DFFARX1_LVT       rptr_empty/rbin_reg_3_/CLK
      0.168     0.778      0.057     DFFARX1_LVT       rptr_empty/rbin_reg_3_/QN
      0.000     0.778      0.057     INVX2_LVT         rptr_empty/FE_OCPC195_n_19/A
      0.041     0.819      0.050     INVX2_LVT         rptr_empty/FE_OCPC195_n_19/Y
      0.000     0.819      0.050     AND2X2_LVT        rptr_empty/g3667__1705/A2
      0.112     0.931      0.061     AND2X2_LVT        rptr_empty/g3667__1705/Y
      0.000     0.931      0.061     AND2X1_LVT        rptr_empty/FE_RC_1_0/A1
      0.075     1.006      0.030     AND2X1_LVT        rptr_empty/FE_RC_1_0/Y
      0.000     1.006      0.030     NAND3X0_LVT       rptr_empty/FE_RC_14_0/A1
      0.056     1.062      0.072     NAND3X0_LVT       rptr_empty/FE_RC_14_0/Y
      0.000     1.062      0.072     OR3X1_LVT         rptr_empty/g3636__6131/A2
      0.104     1.166      0.053     OR3X1_LVT         rptr_empty/g3636__6131/Y
      0.000     1.166      0.053     XNOR2X2_LVT       rptr_empty/g3619__4319/A1
      0.142     1.307      0.071     XNOR2X2_LVT       rptr_empty/g3619__4319/Y
      0.000     1.307      0.071     FADDX1_LVT        rptr_empty/g1604__8428/A
      0.166     1.473      0.053     FADDX1_LVT        rptr_empty/g1604__8428/S
      0.000     1.473      0.053     AND4X1_LVT        rptr_empty/g3691__2398/A3
      0.123     1.596      0.058     AND4X1_LVT        rptr_empty/g3691__2398/Y
      0.000     1.596      0.058     AND3X1_LVT        rptr_empty/g1554__4733/A1
      0.088     1.685      0.041     AND3X1_LVT        rptr_empty/g1554__4733/Y
      0.000     1.685      0.041     DFFASX2_LVT       rptr_empty/rempty_reg/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFASX2_LVT       rptr_empty/rempty_reg/CLK
      ---------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.636
- Setup                        -0.046
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.202
- Arrival Time                  1.149
= Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      0.243     0.804      0.084     DFFARX1_LVT       wdata_reg_2_/Q
      0.001     0.804      0.084     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.100     0.904      0.082     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.001     0.905      0.082     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/A
      0.100     1.006      0.063     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/Y
      0.000     1.006      0.063     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/A
      0.107     1.113      0.089     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/Y
      0.036     1.149      0.157     SRAM2RW128x8      fifomem/genblk1_5__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.636      0.188     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 4: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.635
- Setup                        -0.045
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.200
- Arrival Time                  1.143
= Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      0.243     0.804      0.084     DFFARX1_LVT       wdata_reg_2_/Q
      0.001     0.804      0.084     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.100     0.904      0.082     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.001     0.905      0.082     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/A
      0.100     1.006      0.063     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/Y
      0.000     1.006      0.063     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/A
      0.107     1.113      0.089     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/Y
      0.030     1.143      0.163     SRAM2RW128x8      fifomem/genblk1_0__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.038     0.635      0.190     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 5: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.646
- Setup                        -0.045
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.211
- Arrival Time                  1.147
= Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      0.243     0.804      0.084     DFFARX1_LVT       wdata_reg_2_/Q
      0.001     0.804      0.084     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.100     0.904      0.082     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.001     0.905      0.082     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/A
      0.100     1.006      0.063     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/Y
      0.000     1.006      0.063     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/A
      0.107     1.113      0.089     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/Y
      0.034     1.147      0.159     SRAM2RW128x8      fifomem/genblk1_7__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.646      0.180     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 6: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.645
- Setup                        -0.045
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.210
- Arrival Time                  1.145
= Slack Time                    0.065
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      0.243     0.804      0.084     DFFARX1_LVT       wdata_reg_2_/Q
      0.001     0.804      0.084     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.100     0.904      0.082     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.001     0.905      0.082     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/A
      0.100     1.006      0.063     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/Y
      0.000     1.006      0.063     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/A
      0.107     1.113      0.089     NBUFFX8_LVT       fifomem/FE_OFC214_FE_OFN48_wdata_2/Y
      0.032     1.145      0.161     SRAM2RW128x8      fifomem/genblk1_4__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.645      0.180     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 7: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.636
- Setup                        -0.051
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.207
- Arrival Time                  1.087
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      0.246     0.809      0.088     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.809      0.088     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.062     0.871      0.082     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.005     0.876      0.082     INVX8_LVT         fifomem/FE_OFC79_wdata_6/A
      0.086     0.962      0.085     INVX8_LVT         fifomem/FE_OFC79_wdata_6/Y
      0.003     0.965      0.085     NBUFFX2_LVT       fifomem/FE_OFC188_FE_OFN56_wdata_6/A
      0.103     1.068      0.086     NBUFFX2_LVT       fifomem/FE_OFC188_FE_OFN56_wdata_6/Y
      0.019     1.087      0.137     SRAM2RW128x8      fifomem/genblk1_5__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.636      0.188     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 8: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.646
- Setup                        -0.050
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.216
- Arrival Time                  1.086
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      0.246     0.809      0.088     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.809      0.088     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.062     0.871      0.082     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.005     0.876      0.082     INVX8_LVT         fifomem/FE_OFC79_wdata_6/A
      0.086     0.962      0.085     INVX8_LVT         fifomem/FE_OFC79_wdata_6/Y
      0.003     0.965      0.085     NBUFFX2_LVT       fifomem/FE_OFC188_FE_OFN56_wdata_6/A
      0.103     1.068      0.086     NBUFFX2_LVT       fifomem/FE_OFC188_FE_OFN56_wdata_6/Y
      0.018     1.086      0.137     SRAM2RW128x8      fifomem/genblk1_7__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.646      0.180     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 9: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.636
- Setup                        -0.050
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.206
- Arrival Time                  1.075
= Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_4_/CLK
      0.243     0.807      0.085     DFFARX1_LVT       wdata_reg_4_/Q
      0.000     0.807      0.085     INVX4_LVT         fifomem/FE_OFC83_wdata_4/A
      0.060     0.867      0.079     INVX4_LVT         fifomem/FE_OFC83_wdata_4/Y
      0.005     0.872      0.079     INVX8_LVT         fifomem/FE_OFC84_wdata_4/A
      0.077     0.949      0.075     INVX8_LVT         fifomem/FE_OFC84_wdata_4/Y
      0.003     0.952      0.075     NBUFFX2_LVT       fifomem/FE_OFC187_FE_OFN78_wdata_4/A
      0.103     1.055      0.088     NBUFFX2_LVT       fifomem/FE_OFC187_FE_OFN78_wdata_4/Y
      0.020     1.075      0.140     SRAM2RW128x8      fifomem/genblk1_5__U/I1[4]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.636      0.188     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 10: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.646
- Setup                        -0.049
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.215
- Arrival Time                  1.073
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_4_/CLK
      0.243     0.807      0.085     DFFARX1_LVT       wdata_reg_4_/Q
      0.000     0.807      0.085     INVX4_LVT         fifomem/FE_OFC83_wdata_4/A
      0.060     0.867      0.079     INVX4_LVT         fifomem/FE_OFC83_wdata_4/Y
      0.005     0.872      0.079     INVX8_LVT         fifomem/FE_OFC84_wdata_4/A
      0.077     0.949      0.075     INVX8_LVT         fifomem/FE_OFC84_wdata_4/Y
      0.003     0.952      0.075     NBUFFX2_LVT       fifomem/FE_OFC187_FE_OFN78_wdata_4/A
      0.103     1.055      0.088     NBUFFX2_LVT       fifomem/FE_OFC187_FE_OFN78_wdata_4/Y
      0.019     1.073      0.140     SRAM2RW128x8      fifomem/genblk1_7__U/I1[4]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.646      0.180     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 11: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.618
- Setup                        -0.052
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.190
- Arrival Time                  1.046
= Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.008     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.805      0.083     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.806      0.083     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.114     1.023      0.079     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.023     1.046      0.138     SRAM2RW128x8      fifomem/genblk1_1__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.618      0.202     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 12: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.619
- Setup                        -0.052
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.191
- Arrival Time                  1.046
= Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.008     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.805      0.083     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.806      0.083     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.114     1.023      0.079     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.023     1.046      0.138     SRAM2RW128x8      fifomem/genblk1_3__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.619      0.202     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 13: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.645
- Setup                        -0.054
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.220
- Arrival Time                  1.075
= Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      0.246     0.809      0.088     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.809      0.088     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.062     0.871      0.082     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.005     0.876      0.082     INVX8_LVT         fifomem/FE_OFC79_wdata_6/A
      0.086     0.962      0.085     INVX8_LVT         fifomem/FE_OFC79_wdata_6/Y
      0.000     0.962      0.085     NBUFFX2_LVT       fifomem/FE_PHC216_FE_OFN57_wdata_6/A
      0.096     1.058      0.076     NBUFFX2_LVT       fifomem/FE_PHC216_FE_OFN57_wdata_6/Y
      0.017     1.075      0.120     SRAM2RW128x8      fifomem/genblk1_4__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.645      0.180     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 14: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.648
- Setup                        -0.055
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.223
- Arrival Time                  1.074
= Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_4_/CLK
      0.243     0.807      0.085     DFFARX1_LVT       wdata_reg_4_/Q
      0.000     0.807      0.085     INVX4_LVT         fifomem/FE_OFC83_wdata_4/A
      0.060     0.867      0.079     INVX4_LVT         fifomem/FE_OFC83_wdata_4/Y
      0.005     0.872      0.079     INVX8_LVT         fifomem/FE_OFC84_wdata_4/A
      0.077     0.949      0.075     INVX8_LVT         fifomem/FE_OFC84_wdata_4/Y
      0.000     0.949      0.075     NBUFFX8_LVT       fifomem/FE_PHC217_FE_OFN53_wdata_4/A
      0.103     1.053      0.071     NBUFFX8_LVT       fifomem/FE_PHC217_FE_OFN53_wdata_4/Y
      0.021     1.074      0.116     SRAM2RW128x8      fifomem/genblk1_6__U/I1[4]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.051     0.648      0.178     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 15: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.649
- Setup                        -0.055
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.224
- Arrival Time                  1.074
= Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_4_/CLK
      0.243     0.807      0.085     DFFARX1_LVT       wdata_reg_4_/Q
      0.000     0.807      0.085     INVX4_LVT         fifomem/FE_OFC83_wdata_4/A
      0.060     0.867      0.079     INVX4_LVT         fifomem/FE_OFC83_wdata_4/Y
      0.005     0.872      0.079     INVX8_LVT         fifomem/FE_OFC84_wdata_4/A
      0.077     0.949      0.075     INVX8_LVT         fifomem/FE_OFC84_wdata_4/Y
      0.000     0.949      0.075     NBUFFX8_LVT       fifomem/FE_PHC217_FE_OFN53_wdata_4/A
      0.103     1.053      0.071     NBUFFX8_LVT       fifomem/FE_PHC217_FE_OFN53_wdata_4/Y
      0.021     1.074      0.116     SRAM2RW128x8      fifomem/genblk1_2__U/I1[4]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.052     0.649      0.177     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 16: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.645
- Setup                        -0.054
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.219
- Arrival Time                  1.069
= Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_4_/CLK
      0.243     0.807      0.085     DFFARX1_LVT       wdata_reg_4_/Q
      0.000     0.807      0.085     INVX4_LVT         fifomem/FE_OFC83_wdata_4/A
      0.060     0.867      0.079     INVX4_LVT         fifomem/FE_OFC83_wdata_4/Y
      0.005     0.872      0.079     INVX8_LVT         fifomem/FE_OFC84_wdata_4/A
      0.077     0.949      0.075     INVX8_LVT         fifomem/FE_OFC84_wdata_4/Y
      0.000     0.949      0.075     NBUFFX8_LVT       fifomem/FE_PHC217_FE_OFN53_wdata_4/A
      0.103     1.053      0.071     NBUFFX8_LVT       fifomem/FE_PHC217_FE_OFN53_wdata_4/Y
      0.016     1.069      0.121     SRAM2RW128x8      fifomem/genblk1_4__U/I1[4]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.645      0.180     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 17: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.636
- Setup                        -0.051
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.208
- Arrival Time                  1.051
= Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.008     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.805      0.083     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.806      0.083     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.114     1.023      0.079     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.028     1.051      0.134     SRAM2RW128x8      fifomem/genblk1_5__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.636      0.188     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 18: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.648
- Setup                        -0.059
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.227
- Arrival Time                  1.070
= Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      0.246     0.809      0.088     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.809      0.088     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.062     0.871      0.082     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.005     0.876      0.082     INVX8_LVT         fifomem/FE_OFC79_wdata_6/A
      0.086     0.962      0.085     INVX8_LVT         fifomem/FE_OFC79_wdata_6/Y
      0.006     0.968      0.085     NBUFFX2_LVT       fifomem/FE_OFC213_FE_OFN57_wdata_6/A
      0.088     1.056      0.065     NBUFFX2_LVT       fifomem/FE_OFC213_FE_OFN57_wdata_6/Y
      0.014     1.070      0.101     SRAM2RW128x8      fifomem/genblk1_6__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.051     0.648      0.178     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 19: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.649
- Setup                        -0.059
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.228
- Arrival Time                  1.070
= Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      0.246     0.809      0.088     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.809      0.088     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.062     0.871      0.082     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.005     0.876      0.082     INVX8_LVT         fifomem/FE_OFC79_wdata_6/A
      0.086     0.962      0.085     INVX8_LVT         fifomem/FE_OFC79_wdata_6/Y
      0.006     0.968      0.085     NBUFFX2_LVT       fifomem/FE_OFC213_FE_OFN57_wdata_6/A
      0.088     1.056      0.065     NBUFFX2_LVT       fifomem/FE_OFC213_FE_OFN57_wdata_6/Y
      0.014     1.070      0.101     SRAM2RW128x8      fifomem/genblk1_2__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.052     0.649      0.177     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 20: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.635
- Setup                        -0.050
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.205
- Arrival Time                  1.045
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.008     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.805      0.083     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.806      0.083     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.114     1.023      0.079     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.022     1.045      0.140     SRAM2RW128x8      fifomem/genblk1_0__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.038     0.635      0.190     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 21: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.618
- Setup                        -0.055
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.194
- Arrival Time                  1.032
= Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_5_/CLK
      0.239     0.802      0.079     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.803      0.079     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.086     0.889      0.062     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.889      0.062     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.051     0.940      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.943      0.064     INVX8_LVT         fifomem/FE_OFC88_wdata_5/A
      0.067     1.009      0.070     INVX8_LVT         fifomem/FE_OFC88_wdata_5/Y
      0.022     1.032      0.125     SRAM2RW128x8      fifomem/genblk1_1__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.618      0.202     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 22: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.619
- Setup                        -0.055
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.194
- Arrival Time                  1.032
= Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_5_/CLK
      0.239     0.802      0.079     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.803      0.079     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.086     0.889      0.062     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.889      0.062     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.051     0.940      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.943      0.064     INVX8_LVT         fifomem/FE_OFC88_wdata_5/A
      0.067     1.009      0.070     INVX8_LVT         fifomem/FE_OFC88_wdata_5/Y
      0.022     1.032      0.125     SRAM2RW128x8      fifomem/genblk1_3__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.619      0.202     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 23: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.618
- Setup                        -0.054
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.193
- Arrival Time                  1.026
= Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.064     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.764      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.764      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.820      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.820      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.857      0.044     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.858      0.044     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.056     0.914      0.058     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.002     0.917      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.092     1.009      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.018     1.026      0.129     SRAM2RW128x8      fifomem/genblk1_1__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.618      0.202     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 24: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.646
- Setup                        -0.050
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.216
- Arrival Time                  1.050
= Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.008     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.805      0.083     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.806      0.083     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.114     1.023      0.079     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.027     1.050      0.135     SRAM2RW128x8      fifomem/genblk1_7__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.646      0.180     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 25: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.619
- Setup                        -0.054
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.193
- Arrival Time                  1.026
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.064     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.764      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.764      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.820      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.820      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.857      0.044     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.858      0.044     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.056     0.914      0.058     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.002     0.917      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.092     1.009      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.017     1.026      0.129     SRAM2RW128x8      fifomem/genblk1_3__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.619      0.202     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 26: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.645
- Setup                        -0.050
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.215
- Arrival Time                  1.048
= Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.008     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.805      0.083     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.806      0.083     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.114     1.023      0.079     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.025     1.048      0.137     SRAM2RW128x8      fifomem/genblk1_4__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.645      0.180     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 27: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.648
- Setup                        -0.050
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.218
- Arrival Time                  1.050
= Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.008     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.805      0.083     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.806      0.083     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.114     1.023      0.079     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.027     1.050      0.135     SRAM2RW128x8      fifomem/genblk1_6__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.051     0.648      0.178     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 28: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.636
- Setup                        -0.057
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.213
- Arrival Time                  1.044
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.064     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.764      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.764      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.820      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.820      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.857      0.044     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.858      0.044     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.056     0.914      0.058     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.002     0.917      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.092     1.009      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.036     1.044      0.114     SRAM2RW128x8      fifomem/genblk1_5__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.636      0.188     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 29: MET Setup Check with Pin rptr_empty/rptr_reg_7_/CLK 
Endpoint:   rptr_empty/rptr_reg_7_/SI (v) checked with  leading edge of 'rclk'
Beginpoint: rptr_empty/rbin_reg_3_/QN (^) triggered by  leading edge of 'rclk'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Setup                         0.258
+ Phase Shift                   1.220
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.501
- Arrival Time                  1.332
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.141     0.599      0.088     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.610      0.091     DFFARX1_LVT       rptr_empty/rbin_reg_3_/CLK
      0.168     0.778      0.057     DFFARX1_LVT       rptr_empty/rbin_reg_3_/QN
      0.000     0.778      0.057     INVX2_LVT         rptr_empty/FE_OCPC195_n_19/A
      0.041     0.819      0.050     INVX2_LVT         rptr_empty/FE_OCPC195_n_19/Y
      0.000     0.819      0.050     AND2X2_LVT        rptr_empty/g3667__1705/A2
      0.112     0.931      0.061     AND2X2_LVT        rptr_empty/g3667__1705/Y
      0.000     0.931      0.061     AND2X1_LVT        rptr_empty/FE_RC_1_0/A1
      0.075     1.006      0.030     AND2X1_LVT        rptr_empty/FE_RC_1_0/Y
      0.000     1.006      0.030     NAND3X0_LVT       rptr_empty/FE_RC_14_0/A1
      0.056     1.062      0.072     NAND3X0_LVT       rptr_empty/FE_RC_14_0/Y
      0.000     1.062      0.072     OR3X1_LVT         rptr_empty/g3636__6131/A2
      0.104     1.166      0.053     OR3X1_LVT         rptr_empty/g3636__6131/Y
      0.000     1.166      0.053     XNOR2X2_LVT       rptr_empty/g3619__4319/A1
      0.142     1.307      0.071     XNOR2X2_LVT       rptr_empty/g3619__4319/Y
      0.000     1.307      0.071     INVX0_LVT         rptr_empty/g3616/A
      0.025     1.332      0.040     INVX0_LVT         rptr_empty/g3616/Y
      0.000     1.332      0.040     SDFFARX1_RVT      rptr_empty/rptr_reg_7_/SI
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     SDFFARX1_RVT      rptr_empty/rptr_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 30: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.649
- Setup                        -0.050
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.219
- Arrival Time                  1.050
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.008     0.563      0.065     DFFARX1_LVT       wdata_reg_3_/CLK
      0.242     0.805      0.083     DFFARX1_LVT       wdata_reg_3_/Q
      0.001     0.806      0.083     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.102     0.907      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.001     0.908      0.085     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/A
      0.114     1.023      0.079     NBUFFX16_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.027     1.050      0.135     SRAM2RW128x8      fifomem/genblk1_2__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.052     0.649      0.177     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 31: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.635
- Setup                        -0.055
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.210
- Arrival Time                  1.038
= Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.064     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.764      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.764      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.820      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.820      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.857      0.044     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.858      0.044     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.056     0.914      0.058     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.002     0.917      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.092     1.009      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.030     1.038      0.119     SRAM2RW128x8      fifomem/genblk1_0__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.038     0.635      0.190     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 32: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.618
- Setup                        -0.060
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.199
- Arrival Time                  1.027
= Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.237     0.801      0.077     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.801      0.077     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.058     0.859      0.075     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.004     0.863      0.075     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/A
      0.090     0.953      0.046     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/Y
      0.000     0.953      0.046     INVX8_LVT         fifomem/FE_OFC82_wdata_7/A
      0.055     1.008      0.060     INVX8_LVT         fifomem/FE_OFC82_wdata_7/Y
      0.019     1.027      0.108     SRAM2RW128x8      fifomem/genblk1_1__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.618      0.202     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 33: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.619
- Setup                        -0.060
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.199
- Arrival Time                  1.027
= Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.237     0.801      0.077     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.801      0.077     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.058     0.859      0.075     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.004     0.863      0.075     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/A
      0.090     0.953      0.046     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/Y
      0.000     0.953      0.046     INVX8_LVT         fifomem/FE_OFC82_wdata_7/A
      0.055     1.008      0.060     INVX8_LVT         fifomem/FE_OFC82_wdata_7/Y
      0.019     1.027      0.108     SRAM2RW128x8      fifomem/genblk1_3__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.619      0.202     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 34: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.636
- Setup                        -0.031
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.187
- Arrival Time                  1.013
= Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.237     0.801      0.077     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.801      0.077     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.058     0.859      0.075     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.004     0.863      0.075     INVX4_RVT         fifomem/FE_OFC81_wdata_7/A
      0.117     0.980      0.128     INVX4_RVT         fifomem/FE_OFC81_wdata_7/Y
      0.033     1.013      0.224     SRAM2RW128x8      fifomem/genblk1_5__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.039     0.636      0.188     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 35: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.618
- Setup                        -0.059
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.198
- Arrival Time                  1.020
= Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      0.243     0.804      0.084     DFFARX1_LVT       wdata_reg_2_/Q
      0.001     0.804      0.084     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.100     0.904      0.082     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.001     0.905      0.082     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/A
      0.100     1.006      0.063     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/Y
      0.015     1.020      0.111     SRAM2RW128x8      fifomem/genblk1_1__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.618      0.202     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 36: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.619
- Setup                        -0.059
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.198
- Arrival Time                  1.020
= Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      0.243     0.804      0.084     DFFARX1_LVT       wdata_reg_2_/Q
      0.001     0.804      0.084     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.100     0.904      0.082     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.001     0.905      0.082     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/A
      0.100     1.006      0.063     NBUFFX8_LVT       fifomem/FE_OFC48_wdata_2/Y
      0.015     1.020      0.111     SRAM2RW128x8      fifomem/genblk1_3__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.022     0.619      0.202     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 37: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.635
- Setup                        -0.030
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.185
- Arrival Time                  1.007
= Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.237     0.801      0.077     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.801      0.077     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.058     0.859      0.075     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.004     0.863      0.075     INVX4_RVT         fifomem/FE_OFC81_wdata_7/A
      0.117     0.980      0.128     INVX4_RVT         fifomem/FE_OFC81_wdata_7/Y
      0.027     1.007      0.230     SRAM2RW128x8      fifomem/genblk1_0__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.038     0.635      0.190     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 38: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.646
- Setup                        -0.056
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.222
- Arrival Time                  1.043
= Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.064     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.764      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.764      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.820      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.820      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.857      0.044     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.858      0.044     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.056     0.914      0.058     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.002     0.917      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.092     1.009      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.035     1.043      0.115     SRAM2RW128x8      fifomem/genblk1_7__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.646      0.180     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 39: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.645
- Setup                        -0.055
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.220
- Arrival Time                  1.041
= Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.064     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.764      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.764      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.820      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.820      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.857      0.044     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.858      0.044     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.056     0.914      0.058     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.002     0.917      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.092     1.009      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.032     1.041      0.117     SRAM2RW128x8      fifomem/genblk1_4__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.645      0.180     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 40: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.648
- Setup                        -0.045
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.213
- Arrival Time                  1.033
= Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.000     0.555      0.064     DFFARX1_LVT       wdata_reg_0_/CLK
      0.217     0.772      0.053     DFFARX1_LVT       wdata_reg_0_/Q
      0.000     0.772      0.053     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/A
      0.125     0.896      0.063     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/Y
      0.019     0.916      0.070     INVX4_RVT         fifomem/FE_OFC44_wdata_0/A
      0.095     1.010      0.095     INVX4_RVT         fifomem/FE_OFC44_wdata_0/Y
      0.023     1.033      0.156     SRAM2RW128x8      fifomem/genblk1_6__U/I1[0]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.051     0.648      0.178     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 41: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.649
- Setup                        -0.045
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.214
- Arrival Time                  1.031
= Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.000     0.555      0.064     DFFARX1_LVT       wdata_reg_0_/CLK
      0.217     0.772      0.053     DFFARX1_LVT       wdata_reg_0_/Q
      0.000     0.772      0.053     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/A
      0.125     0.896      0.063     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/Y
      0.019     0.916      0.070     INVX4_RVT         fifomem/FE_OFC44_wdata_0/A
      0.095     1.010      0.095     INVX4_RVT         fifomem/FE_OFC44_wdata_0/Y
      0.021     1.031      0.158     SRAM2RW128x8      fifomem/genblk1_2__U/I1[0]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.052     0.649      0.177     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 42: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.635
- Setup                        -0.052
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.207
- Arrival Time                  1.024
= Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_5_/CLK
      0.239     0.802      0.079     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.803      0.079     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.086     0.889      0.062     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.889      0.062     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.051     0.940      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.943      0.064     INVX8_LVT         fifomem/FE_OFC88_wdata_5/A
      0.067     1.009      0.070     INVX8_LVT         fifomem/FE_OFC88_wdata_5/Y
      0.014     1.024      0.132     SRAM2RW128x8      fifomem/genblk1_0__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.038     0.635      0.190     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 43: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.646
- Setup                        -0.030
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.196
- Arrival Time                  1.012
= Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.237     0.801      0.077     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.801      0.077     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.058     0.859      0.075     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.004     0.863      0.075     INVX4_RVT         fifomem/FE_OFC81_wdata_7/A
      0.117     0.980      0.128     INVX4_RVT         fifomem/FE_OFC81_wdata_7/Y
      0.032     1.012      0.225     SRAM2RW128x8      fifomem/genblk1_7__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.646      0.180     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 44: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.645
- Setup                        -0.029
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.195
- Arrival Time                  1.010
= Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.237     0.801      0.077     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.801      0.077     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.058     0.859      0.075     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.004     0.863      0.075     INVX4_RVT         fifomem/FE_OFC81_wdata_7/A
      0.117     0.980      0.128     INVX4_RVT         fifomem/FE_OFC81_wdata_7/Y
      0.030     1.010      0.227     SRAM2RW128x8      fifomem/genblk1_4__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.049     0.645      0.180     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 45: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.648
- Setup                        -0.053
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.221
- Arrival Time                  1.034
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_5_/CLK
      0.239     0.802      0.079     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.803      0.079     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.086     0.889      0.062     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.889      0.062     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.051     0.940      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.943      0.064     INVX8_LVT         fifomem/FE_OFC88_wdata_5/A
      0.067     1.009      0.070     INVX8_LVT         fifomem/FE_OFC88_wdata_5/Y
      0.025     1.034      0.122     SRAM2RW128x8      fifomem/genblk1_6__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.051     0.648      0.178     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 46: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.649
- Setup                        -0.053
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.222
- Arrival Time                  1.034
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_5_/CLK
      0.239     0.802      0.079     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.803      0.079     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.086     0.889      0.062     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.889      0.062     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.051     0.940      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.943      0.064     INVX8_LVT         fifomem/FE_OFC88_wdata_5/A
      0.067     1.009      0.070     INVX8_LVT         fifomem/FE_OFC88_wdata_5/Y
      0.025     1.034      0.122     SRAM2RW128x8      fifomem/genblk1_2__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.052     0.649      0.177     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.648
- Setup                        -0.052
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.220
- Arrival Time                  1.029
= Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.064     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.764      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.764      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.820      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.820      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.857      0.044     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.858      0.044     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.056     0.914      0.058     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.002     0.917      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.092     1.009      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.020     1.029      0.126     SRAM2RW128x8      fifomem/genblk1_6__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.051     0.648      0.178     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 48: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.649
- Setup                        -0.052
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.221
- Arrival Time                  1.029
= Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.064     DFFARX1_LVT       wdata_reg_1_/CLK
      0.206     0.764      0.041     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.764      0.041     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/A
      0.056     0.820      0.031     NBUFFX2_LVT       fifomem/FE_PHC219_wdata_1/Y
      0.000     0.820      0.031     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.038     0.857      0.044     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.858      0.044     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.056     0.914      0.058     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.002     0.917      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.092     1.009      0.058     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.020     1.029      0.126     SRAM2RW128x8      fifomem/genblk1_2__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.052     0.649      0.177     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 49: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.648
- Setup                        -0.058
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.226
- Arrival Time                  1.030
= Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.237     0.801      0.077     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.801      0.077     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.058     0.859      0.075     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.004     0.863      0.075     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/A
      0.090     0.953      0.046     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/Y
      0.000     0.953      0.046     INVX8_LVT         fifomem/FE_OFC82_wdata_7/A
      0.055     1.008      0.060     INVX8_LVT         fifomem/FE_OFC82_wdata_7/Y
      0.022     1.030      0.105     SRAM2RW128x8      fifomem/genblk1_6__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.051     0.648      0.178     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 50: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.649
- Setup                        -0.058
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.227
- Arrival Time                  1.030
= Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      0.237     0.801      0.077     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.801      0.077     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.058     0.859      0.075     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.004     0.863      0.075     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/A
      0.090     0.953      0.046     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/Y
      0.000     0.953      0.046     INVX8_LVT         fifomem/FE_OFC82_wdata_7/A
      0.055     1.008      0.060     INVX8_LVT         fifomem/FE_OFC82_wdata_7/Y
      0.022     1.030      0.105     SRAM2RW128x8      fifomem/genblk1_2__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.052     0.649      0.177     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------

