`include "config.h"

module axi_clock_converter_0(
    input  wire                 s_axi_aclk,
    input  wire                 s_axi_aresetn,
    input  wire [`LID    -1:0]  s_axi_awid,
    input  wire [`Lawaddr-1:0]  s_axi_awaddr,
    input  wire [`Lawlen -1:0]  s_axi_awlen,
    input  wire [`Lawsize-1:0]  s_axi_awsize,
    input  wire [`Lawburst-1:0] s_axi_awburst,
    input  wire [`Lawlock-1:0]  s_axi_awlock,
    input  wire [`Lawcache-1:0] s_axi_awcache,
    input  wire [`Lawprot-1:0]  s_axi_awprot,
    input  wire [3:0]           s_axi_awqos,
    input  wire                 s_axi_awvalid,
    output wire                 s_axi_awready,
    input  wire [`LID    -1:0]  s_axi_wid,
    input  wire [`Lwdata -1:0]  s_axi_wdata,
    input  wire [`Lwstrb -1:0]  s_axi_wstrb,
    input  wire                 s_axi_wlast,
    input  wire                 s_axi_wvalid,
    output wire                 s_axi_wready,
    output wire [`LID    -1:0]  s_axi_bid,
    output wire [`Lbresp -1:0]  s_axi_bresp,
    output wire                 s_axi_bvalid,
    input  wire                 s_axi_bready,
    input  wire [`LID    -1:0]  s_axi_arid,
    input  wire [`Laraddr-1:0]  s_axi_araddr,
    input  wire [`Larlen -1:0]  s_axi_arlen,
    input  wire [`Larsize-1:0]  s_axi_arsize,
    input  wire [`Larburst-1:0] s_axi_arburst,
    input  wire [`Larlock-1:0]  s_axi_arlock,
    input  wire [`Larcache-1:0] s_axi_arcache,
    input  wire [`Larprot-1:0]  s_axi_arprot,
    input  wire [3:0]           s_axi_arqos,
    input  wire                 s_axi_arvalid,
    output wire                 s_axi_arready,
    output wire [`LID    -1:0]  s_axi_rid,
    output wire [`Lrdata -1:0]  s_axi_rdata,
    output wire [`Lrresp -1:0]  s_axi_rresp,
    output wire                 s_axi_rlast,
    output wire                 s_axi_rvalid,
    input  wire                 s_axi_rready,

    input  wire                 m_axi_aclk,
    input  wire                 m_axi_aresetn,
    output wire [`LID    -1:0]  m_axi_awid,
    output wire [`Lawaddr-1:0]  m_axi_awaddr,
    output wire [`Lawlen -1:0]  m_axi_awlen,
    output wire [`Lawsize-1:0]  m_axi_awsize,
    output wire [`Lawburst-1:0] m_axi_awburst,
    output wire [`Lawlock-1:0]  m_axi_awlock,
    output wire [`Lawcache-1:0] m_axi_awcache,
    output wire [`Lawprot-1:0]  m_axi_awprot,
    output wire [3:0]           m_axi_awqos,
    output wire                 m_axi_awvalid,
    input  wire                 m_axi_awready,
    output wire [`LID    -1:0]  m_axi_wid,
    output wire [`Lwdata -1:0]  m_axi_wdata,
    output wire [`Lwstrb -1:0]  m_axi_wstrb,
    output wire                 m_axi_wlast,
    output wire                 m_axi_wvalid,
    input  wire                 m_axi_wready,
    input  wire [`LID    -1:0]  m_axi_bid,
    input  wire [`Lbresp -1:0]  m_axi_bresp,
    input  wire                 m_axi_bvalid,
    output wire                 m_axi_bready,
    output wire [`LID    -1:0]  m_axi_arid,
    output wire [`Laraddr-1:0]  m_axi_araddr,
    output wire [`Larlen -1:0]  m_axi_arlen,
    output wire [`Larsize-1:0]  m_axi_arsize,
    output wire [`Larburst-1:0] m_axi_arburst,
    output wire [`Larlock-1:0]  m_axi_arlock,
    output wire [`Larcache-1:0] m_axi_arcache,
    output wire [`Larprot-1:0]  m_axi_arprot,
    output wire [3:0]           m_axi_arqos,
    output wire                 m_axi_arvalid,
    input  wire                 m_axi_arready,
    input  wire [`LID    -1:0]  m_axi_rid,
    input  wire [`Lrdata -1:0]  m_axi_rdata,
    input  wire [`Lrresp -1:0]  m_axi_rresp,
    input  wire                 m_axi_rlast,
    input  wire                 m_axi_rvalid,
    output wire                 m_axi_rready
);

assign m_axi_awid     = s_axi_awid;
assign m_axi_awaddr   = s_axi_awaddr;
assign m_axi_awlen    = s_axi_awlen;
assign m_axi_awsize   = s_axi_awsize;
assign m_axi_awburst  = s_axi_awburst;
assign m_axi_awlock   = s_axi_awlock;
assign m_axi_awcache  = s_axi_awcache;
assign m_axi_awprot   = s_axi_awprot;
assign m_axi_awqos    = s_axi_awqos;
assign m_axi_awvalid  = s_axi_awvalid;
assign s_axi_awready  = m_axi_awready;

assign m_axi_wid      = s_axi_wid;
assign m_axi_wdata    = s_axi_wdata;
assign m_axi_wstrb    = s_axi_wstrb;
assign m_axi_wlast    = s_axi_wlast;
assign m_axi_wvalid   = s_axi_wvalid;
assign s_axi_wready   = m_axi_wready;

assign s_axi_bid      = m_axi_bid;
assign s_axi_bresp    = m_axi_bresp;
assign s_axi_bvalid   = m_axi_bvalid;
assign m_axi_bready   = s_axi_bready;

assign m_axi_arid     = s_axi_arid;
assign m_axi_araddr   = s_axi_araddr;
assign m_axi_arlen    = s_axi_arlen;
assign m_axi_arsize   = s_axi_arsize;
assign m_axi_arburst  = s_axi_arburst;
assign m_axi_arlock   = s_axi_arlock;
assign m_axi_arcache  = s_axi_arcache;
assign m_axi_arprot   = s_axi_arprot;
assign m_axi_arqos    = s_axi_arqos;
assign m_axi_arvalid  = s_axi_arvalid;
assign s_axi_arready  = m_axi_arready;

assign s_axi_rid      = m_axi_rid;
assign s_axi_rdata    = m_axi_rdata;
assign s_axi_rresp    = m_axi_rresp;
assign s_axi_rlast    = m_axi_rlast;
assign s_axi_rvalid   = m_axi_rvalid;
assign m_axi_rready   = s_axi_rready;

endmodule
