INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoWorks/HardwareDesign/rtl/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoWorks/HardwareDesign/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoWorks/HardwareDesign/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoWorks/HardwareDesign/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoWorks/HardwareDesign/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
ERROR: [VRFC 10-4982] syntax error near 'endcase' [C:/VivadoWorks/HardwareDesign/rtl/aludec.v:62]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endcase used in incorrect context [C:/VivadoWorks/HardwareDesign/rtl/aludec.v:62]
ERROR: [VRFC 10-2865] module 'aludec' ignored due to previous errors [C:/VivadoWorks/HardwareDesign/rtl/aludec.v:24]
