// Seed: 319149472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_6, id_7;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3
);
  assign id_1 = -1;
  supply1 id_5 = id_5 & id_5;
  wire id_6;
  initial id_1 = 1;
  supply1 id_7, id_8;
  id_9(
      -1'b0, -1, id_3
  );
  assign id_7 = -1 + "";
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5,
      id_8,
      id_6
  );
  wire id_10;
  id_11(
      1, id_5
  );
endmodule
