LIBRARY ieee;
use ieee.std_logic_1164.all;


--16bit SHL
Entity SHLONE IS
	PORT (A: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
			F: OUT STD_LOGIC_VECTOR (15 DOWNTO 0));
END SHLONE;

ARCHITECTURE Behavior of SHLONE IS
	
	
BEGIN 
 
	F<= A	shift_left 1;
	
	

	
	

END Behavior;