# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# File: D:\2024\FPGA\codeFPGA_NIOS2\Bai7-SPI\spiControl.csv
# Generated on: Thu Oct 17 10:28:35 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
MISO,Input,PIN_AE20,4,B4_N1,PIN_E15,,,,,,
MOSI,Output,PIN_AH22,4,B4_N1,PIN_F15,,,,,,
SCLK,Output,PIN_AG22,4,B4_N1,PIN_C13,,,,,,
SS,Output,PIN_AF20,4,B4_N1,PIN_D13,,,,,,
altera_reserved_tck,Input,,,,PIN_P5,,,,,,
altera_reserved_tdi,Input,,,,PIN_P7,,,,,,
altera_reserved_tdo,Output,,,,PIN_P6,,,,,,
altera_reserved_tms,Input,,,,PIN_P8,,,,,,
clk_50mhz,Input,PIN_Y2,2,B2_N0,PIN_J1,,,,,,
reset,Input,PIN_M23,6,B6_N2,PIN_Y2,,,,,,
