INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/fpga/counter_4bit/counter_4bit.sim/sim_1/synth/timing/xsim/counter_4bit_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/fpga/counter_4bit/counter_4bit.srcs/sim_1/new/counter_4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit_tb
