
*** Running vivado
    with args -log inst_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_rom.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source inst_rom.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 319.578 ; gain = 83.059
INFO: [Synth 8-638] synthesizing module 'inst_rom' [d:/My Projects/VerilogProj_2013631/project_8/project_8.srcs/sources_1/ip/inst_rom/synth/inst_rom.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (9#1) [d:/My Projects/VerilogProj_2013631/project_8/project_8.srcs/sources_1/ip/inst_rom/synth/inst_rom.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 525.012 ; gain = 288.492
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 525.012 ; gain = 288.492
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 628.016 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 628.016 ; gain = 391.496
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 628.016 ; gain = 391.496
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 628.016 ; gain = 391.496
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 628.016 ; gain = 391.496
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 628.016 ; gain = 391.496
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 649.625 ; gain = 413.105
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 649.625 ; gain = 413.105
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 659.766 ; gain = 423.246
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 659.766 ; gain = 423.246
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 659.766 ; gain = 423.246
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 659.766 ; gain = 423.246
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 659.766 ; gain = 423.246
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 659.766 ; gain = 423.246
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 659.766 ; gain = 423.246

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 659.766 ; gain = 423.246
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:49 . Memory (MB): peak = 676.992 ; gain = 440.473
