$date
	Thu Apr 11 21:49:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main_control_tb $end
$var wire 1 ! RegWrite $end
$var wire 1 " MemtoReg $end
$var wire 1 # MemWrite $end
$var wire 1 $ MemRead $end
$var wire 1 % Branch $end
$var wire 1 & ALUSrc $end
$var wire 2 ' ALUOp [1:0] $end
$var reg 7 ( opcode [6:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110011 (
b10 '
0&
0%
0$
0#
0"
1!
$end
#10
b0 '
1$
1"
1&
b11 (
#20
1#
0$
0!
0"
b100011 (
#30
b1 '
1%
0#
0&
b1100011 (
#40
bx '
x%
x#
x$
x!
x"
x&
b0 (
#50
