{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 06:21:39 2017 " "Info: Processing started: Mon Oct 23 06:21:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off Traffic_Light_Controller -c Traffic_Light_Controller " "Info: Command: quartus_drc --read_settings_files=on --write_settings_files=off Traffic_Light_Controller -c Traffic_Light_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Traffic_Light_Controller EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Traffic_Light_Controller" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "Warning: (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " rst " "Warning: Node  \"rst\"" {  } { { "Traffic_Light_Controller.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Traffic_Light_Controller/Traffic_Light_Controller.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { rst {state.S2 state.S3 state.S0 state.S1 } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { rst state.S2 state.S3 state.S0 state.S1 } "DRC_SRC_DST_MODE" } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 11 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 11 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " rst " "Info: Node  \"rst\"" {  } { { "Traffic_Light_Controller.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Traffic_Light_Controller/Traffic_Light_Controller.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { rst {} } {  } {  } "" } } { "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { rst } "" } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " farm_sensor_X " "Info: Node  \"farm_sensor_X\"" {  } { { "Traffic_Light_Controller.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Traffic_Light_Controller/Traffic_Light_Controller.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { farm_sensor_X {} } {  } {  } "" } } { "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { farm_sensor_X } "" } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "farm_sensor_X" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clk " "Info: Node  \"clk\"" {  } { { "Traffic_Light_Controller.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Traffic_Light_Controller/Traffic_Light_Controller.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { clk {} } {  } {  } "" } } { "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { clk } "" } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " state.S1 " "Info: Node  \"state.S1\"" {  } { { "Traffic_Light_Controller.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Traffic_Light_Controller/Traffic_Light_Controller.v" 19 -1 0 } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { state.S1 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { state.S1 } "" } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.S1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " state.S0 " "Info: Node  \"state.S0\"" {  } { { "Traffic_Light_Controller.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Traffic_Light_Controller/Traffic_Light_Controller.v" 19 -1 0 } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { state.S0 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { state.S0 } "" } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.S0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " state.S3 " "Info: Node  \"state.S3\"" {  } { { "Traffic_Light_Controller.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Traffic_Light_Controller/Traffic_Light_Controller.v" 19 -1 0 } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { state.S3 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { state.S3 } "" } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.S3" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " state.S2 " "Info: Node  \"state.S2\"" {  } { { "Traffic_Light_Controller.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Traffic_Light_Controller/Traffic_Light_Controller.v" 19 -1 0 } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { state.S2 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { state.S2 } "" } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.S2" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " nxt_state.S1~0 " "Info: Node  \"nxt_state.S1~0\"" {  } { { "Traffic_Light_Controller.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Traffic_Light_Controller/Traffic_Light_Controller.v" 19 -1 0 } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { nxt_state.S1~0 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { nxt_state.S1~0 } "" } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nxt_state.S1~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Selector0~0 " "Info: Node  \"Selector0~0\"" {  } { { "Traffic_Light_Controller.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Traffic_Light_Controller/Traffic_Light_Controller.v" 31 -1 0 } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Selector0~0 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { Selector0~0 } "" } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector0~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " nxt_state.S3~0 " "Info: Node  \"nxt_state.S3~0\"" {  } { { "Traffic_Light_Controller.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Traffic_Light_Controller/Traffic_Light_Controller.v" 19 -1 0 } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { nxt_state.S3~0 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { nxt_state.S3~0 } "" } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nxt_state.S3~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Selector1~0 " "Info: Node  \"Selector1~0\"" {  } { { "Traffic_Light_Controller.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Traffic_Light_Controller/Traffic_Light_Controller.v" 31 -1 0 } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Selector1~0 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin/RTL_Viewer.qrui" "" { Selector1~0 } "" } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector1~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "11 1 " "Info: Design Assistant information: finished post-synthesis analysis of current design -- generated 11 information messages and 1 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 06:21:40 2017 " "Info: Processing ended: Mon Oct 23 06:21:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
