#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000010625beada0 .scope module, "top" "top" 2 4;
 .timescale 0 0;
v0000010625ca2be0_0 .var "addr", 5 0;
v0000010625ca2c80_0 .var "addr_l", 5 0;
v0000010625ca2d20_0 .var "clk", 0 0;
v0000010625ca2dc0_0 .var "data_in", 31 0;
v0000010625ca2e60_0 .net "data_out", 31 0, v0000010625ca7c40_0;  1 drivers
v0000010625ca3630_0 .var "data_out_l", 31 0;
v0000010625ca3310_0 .var "en", 0 0;
v0000010625ca3450_0 .net "out_en", 0 0, v0000010625ca26e0_0;  1 drivers
v0000010625ca3810_0 .var "rstn", 0 0;
v0000010625ca3270 .array "temp", 0 63, 31 0;
v0000010625ca36d0_0 .var "wr_rd", 0 0;
S_0000010625c967a0 .scope task, "comp" "comp" 2 73, 2 73 0, S_0000010625beada0;
 .timescale 0 0;
TD_top.comp ;
    %load/vec4 v0000010625ca2c80_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000010625ca3270, 4;
    %load/vec4 v0000010625ca3630_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 76 "$display", "RAM is PASSED " {0 0 0};
    %load/vec4 v0000010625ca2c80_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000010625ca3270, 4;
    %vpi_call 2 77 "$display", "temp[%h]=%h data_out_l=%h \012", v0000010625ca2c80_0, S<0,vec4,u32>, v0000010625ca3630_0 {1 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 79 "$display", "RAM is FAILED " {0 0 0};
    %load/vec4 v0000010625ca2c80_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000010625ca3270, 4;
    %vpi_call 2 80 "$display", "temp[%h]=%h data_out_l=%h \012", v0000010625ca2c80_0, S<0,vec4,u32>, v0000010625ca3630_0 {1 0 0};
T_0.1 ;
    %end;
S_0000010625ca7ab0 .scope module, "dut" "ram" 2 18, 3 3 0, S_0000010625beada0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 6 "addr";
    .port_info 4 /INPUT 1 "wr_rd";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "out_en";
v0000010625c96930_0 .net "addr", 5 0, v0000010625ca2be0_0;  1 drivers
v0000010625c73160_0 .net "clk", 0 0, v0000010625ca2d20_0;  1 drivers
v0000010625beb3b0_0 .net "data_in", 31 0, v0000010625ca2dc0_0;  1 drivers
v0000010625ca7c40_0 .var "data_out", 31 0;
v0000010625ca7ce0_0 .net "en", 0 0, v0000010625ca3310_0;  1 drivers
v0000010625ca7d80_0 .var/i "i", 31 0;
v0000010625ca7e20 .array "mem", 0 63, 31 0;
v0000010625ca26e0_0 .var "out_en", 0 0;
v0000010625ca2780_0 .net "rstn", 0 0, v0000010625ca3810_0;  1 drivers
v0000010625ca2820_0 .net "wr_rd", 0 0, v0000010625ca36d0_0;  1 drivers
E_0000010625c9af60 .event posedge, v0000010625c73160_0;
S_0000010625ca28c0 .scope task, "read_mem" "read_mem" 2 62, 2 62 0, S_0000010625beada0;
 .timescale 0 0;
E_0000010625c9abe0 .event anyedge, v0000010625ca26e0_0;
TD_top.read_mem ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010625ca36d0_0, 0, 1;
    %load/vec4 v0000010625ca2c80_0;
    %store/vec4 v0000010625ca2be0_0, 0, 6;
T_1.2 ;
    %load/vec4 v0000010625ca3450_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_0000010625c9abe0;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0000010625ca2e60_0;
    %store/vec4 v0000010625ca3630_0, 0, 32;
    %vpi_call 2 68 "$display", "READ PACKET :: en=%b wr_rd=%b addr=%h data_out=%h", v0000010625ca3310_0, v0000010625ca36d0_0, v0000010625ca2be0_0, v0000010625ca2e60_0 {0 0 0};
    %end;
S_0000010625ca2a50 .scope task, "write_mem" "write_mem" 2 50, 2 50 0, S_0000010625beada0;
 .timescale 0 0;
TD_top.write_mem ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010625ca36d0_0, 0, 1;
    %vpi_func 2 53 "$random" 32 {0 0 0};
    %pushi/vec4 64, 0, 32;
    %mod/s;
    %pad/s 6;
    %store/vec4 v0000010625ca2be0_0, 0, 6;
    %vpi_func 2 54 "$random" 32 {0 0 0};
    %store/vec4 v0000010625ca2dc0_0, 0, 32;
    %load/vec4 v0000010625ca2be0_0;
    %store/vec4 v0000010625ca2c80_0, 0, 6;
    %load/vec4 v0000010625ca2dc0_0;
    %load/vec4 v0000010625ca2c80_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0000010625ca3270, 4, 0;
    %vpi_call 2 57 "$display", "WRITE PACKET :: en=%b wr_rd=%b addr=%h data_in=%h", v0000010625ca3310_0, v0000010625ca36d0_0, v0000010625ca2be0_0, v0000010625ca2dc0_0 {0 0 0};
    %end;
    .scope S_0000010625ca7ab0;
T_3 ;
    %wait E_0000010625c9af60;
    %load/vec4 v0000010625ca7ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000010625ca2780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010625ca7c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010625ca26e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000010625ca2820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0000010625beb3b0_0;
    %load/vec4 v0000010625c96930_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000010625ca7e20, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000010625c96930_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000010625ca7e20, 4;
    %assign/vec4 v0000010625ca7c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010625ca26e0_0, 0;
    %wait E_0000010625c9af60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010625ca26e0_0, 0;
T_3.5 ;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 3 37 "$display", "RAM is disabled" {0 0 0};
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000010625ca7ab0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010625ca7d80_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000010625ca7d80_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000010625ca7d80_0;
    %store/vec4a v0000010625ca7e20, 4, 0;
    %load/vec4 v0000010625ca7d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000010625ca7d80_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000010625beada0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010625ca2d20_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000010625ca2d20_0;
    %inv;
    %store/vec4 v0000010625ca2d20_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000010625beada0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010625ca3310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010625ca3810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010625ca3810_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000010625beada0;
T_7 ;
    %vpi_call 2 35 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000010625beada0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000010625beada0;
T_8 ;
    %pushi/vec4 10, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_top.write_mem, S_0000010625ca2a50;
    %join;
    %delay 50, 0;
    %fork TD_top.read_mem, S_0000010625ca28c0;
    %join;
    %fork TD_top.comp, S_0000010625c967a0;
    %join;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0000010625beada0;
T_9 ;
    %delay 1000, 0;
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "singlePortRam_tb.v";
    "./singlePortRam.v";
