// Seed: 2559998742
module module_0;
  reg id_1;
  always @(posedge 1 or posedge id_1) begin
    id_1 <= 1 - id_1;
  end
  id_2 :
  assert property (@(posedge 1) 1)
  else $display(1, id_2 == id_1, 1 == id_1, 1, 1, id_1, id_2);
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  wand id_8;
  module_0();
  assign id_4[1'b0==1] = 1 == id_8;
endmodule
