m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/MentorGraphics/examples
vSIMON_128128
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1525008112
!i10b 1
!s100 SjNh1O>@J>jA]]PAilY_=3
ISPFG1cXjJKLhb4:PaCaBR3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 SIMON_128128_sv_unit
S1
Z3 dC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Simulation
w1519818226
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_128128.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_128128.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1525008112.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_128128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_128128.sv|
!i113 1
Z6 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 tCvgOpt 0
n@s@i@m@o@n_128128
vSIMON_128192
R0
Z8 !s110 1525008113
!i10b 1
!s100 UjJ0?D?_@^<h3oMS5:R^<3
I3V=`BUaT]?_7BVXaz^^F91
R2
!s105 SIMON_128192_sv_unit
S1
R3
w1519818230
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_128192.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_128192.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_128192.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_128192.sv|
!i113 1
R6
R7
n@s@i@m@o@n_128192
vSIMON_128256
R0
R8
!i10b 1
!s100 No`:S3Qzd@T`cNjY5^]oE3
Ij90FAlkm6ZSV12gRd^MH:3
R2
!s105 SIMON_128256_sv_unit
S1
R3
w1519818234
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_128256.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_128256.sv
L0 1
R4
r1
!s85 0
31
Z9 !s108 1525008113.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_128256.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_128256.sv|
!i113 1
R6
R7
n@s@i@m@o@n_128256
vSIMON_3264
R0
!s110 1525009252
!i10b 1
!s100 XQV7fmkh6hb4iW<?Mo8ZH2
If1?]ABz51GP35eAe8SVQ]3
R2
!s105 SIMON_3264_sv_unit
S1
R3
w1525009242
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_3264.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_3264.sv
L0 1
R4
r1
!s85 0
31
!s108 1525009252.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_3264.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_3264.sv|
!i113 1
R6
R7
n@s@i@m@o@n_3264
vSIMON_4872
R0
R1
!i10b 1
!s100 e<cXW>gOm10Uj[VizJ43i3
IJMd?j:C<JJ8X_7ekYH?=n3
R2
!s105 SIMON_4872_sv_unit
S1
R3
w1519818184
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_4872.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_4872.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_4872.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_4872.sv|
!i113 1
R6
R7
n@s@i@m@o@n_4872
vSIMON_4896
R0
R1
!i10b 1
!s100 0^N^CEhbm^`WINh5KJak?1
I7[m@jYNB89Z80Az0E_^i21
R2
!s105 SIMON_4896_sv_unit
S1
R3
w1519818188
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_4896.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_4896.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_4896.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_4896.sv|
!i113 1
R6
R7
n@s@i@m@o@n_4896
vSIMON_64128
R0
R1
!i10b 1
!s100 7TD;QzYNeCkDhIkgm:nBE2
I@mhZ^Z<USWO`O@QmA@M>g1
R2
!s105 SIMON_64128_sv_unit
S1
R3
w1519818216
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_64128.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_64128.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_64128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_64128.sv|
!i113 1
R6
R7
n@s@i@m@o@n_64128
vSIMON_6496
R0
R1
!i10b 1
!s100 B5zmhZlRS`TjC<nHJEGbL2
IYCBLo4T7B7b0eKiM9WaK]2
R2
!s105 SIMON_6496_sv_unit
S1
R3
w1519818206
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_6496.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_6496.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_6496.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_6496.sv|
!i113 1
R6
R7
n@s@i@m@o@n_6496
vSIMON_96144
R0
R1
!i10b 1
!s100 AU6]lH]]T4PnWfIi>GKDW2
I_lMAAF[i1oWkQ`hRV<5VR0
R2
!s105 SIMON_96144_sv_unit
S1
R3
w1519818220
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_96144.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_96144.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_96144.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_96144.sv|
!i113 1
R6
R7
n@s@i@m@o@n_96144
vSIMON_9696
R0
R1
!i10b 1
!s100 Uclzj37TI@^b8[g^ZJ]9_3
Ia<YR726TbZ<4HRmBUPEK62
R2
!s105 SIMON_9696_sv_unit
S1
R3
w1519818210
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_9696.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_9696.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_9696.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_9696.sv|
!i113 1
R6
R7
n@s@i@m@o@n_9696
vSIMON_control
R0
!s110 1525009411
!i10b 1
!s100 <9E2mFZ6VXDiSl<_]kF5e0
I9Cl7TSUmRgJoC?WdZL_6K3
R2
!s105 SIMON_control_sv_unit
S1
R3
w1525009406
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_control.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_control.sv
L0 1
R4
r1
!s85 0
31
!s108 1525009411.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_control.sv|
!i113 1
R6
R7
n@s@i@m@o@n_control
vSIMON_function
R0
Z10 !s110 1525008111
!i10b 1
!s100 `B_Ij5z3BeP5]Z[Lk:EA>3
Il94LW=bf]LkXYQWf[5Ie03
R2
!s105 SIMON_function_sv_unit
S1
R3
w1519747610
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_function.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_function.sv
L0 1
R4
r1
!s85 0
31
Z11 !s108 1525008111.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_function.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_function.sv|
!i113 1
R6
R7
n@s@i@m@o@n_function
vSIMON_keyexpansion
R0
R10
!i10b 1
!s100 XAAjGC]4n=BO>T[YOf=h11
I3A?IdO?cLheF903<m=h]J1
R2
!s105 SIMON_keyexpansion_sv_unit
S1
R3
w1519748526
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_keyexpansion.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_keyexpansion.sv
L0 1
R4
r1
!s85 0
31
R11
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_keyexpansion.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_keyexpansion.sv|
!i113 1
R6
R7
n@s@i@m@o@n_keyexpansion
vSIMON_round
R0
R10
!i10b 1
!s100 Z6hhUK3Rk3?[7[4BYINm53
I^16`^YV145d:oRjQhMWXB1
R2
!s105 SIMON_round_sv_unit
S1
R3
w1519747602
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_round.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_round.sv
L0 1
R4
r1
!s85 0
31
R11
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_round.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/SIMON_round.sv|
!i113 1
R6
R7
n@s@i@m@o@n_round
vtest_SIMON_128128
R0
Z12 !s110 1525010337
!i10b 1
!s100 BPfgA[F2_QK=D80Q=9<?;2
IVFPiH2]0B9zV=I1KY0DKa2
R2
!s105 test_SIMON_128128_sv_unit
S1
R3
w1525010000
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_128128.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_128128.sv
L0 1
R4
r1
!s85 0
31
!s108 1525010337.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_128128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_128128.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_128128
vtest_SIMON_128192
R0
Z13 !s110 1525009939
!i10b 1
!s100 @8]C]6lC;IRl2_^Ih8e@_0
I=12>DaJ:9Q`2P5CfzhJ300
R2
!s105 test_SIMON_128192_sv_unit
S1
R3
w1525009798
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_128192.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_128192.sv
L0 1
R4
r1
!s85 0
31
Z14 !s108 1525009939.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_128192.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_128192.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_128192
vtest_SIMON_128256
R0
!s110 1525009940
!i10b 1
!s100 _4kJNhVLN3aif^T>eMkUi2
I2n1@e3Uaj_`0gfEL72I@G0
R2
!s105 test_SIMON_128256_sv_unit
S1
R3
w1525009719
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_128256.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_128256.sv
L0 1
R4
r1
!s85 0
31
!s108 1525009940.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_128256.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_128256.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_128256
vtest_SIMON_3264
R0
Z15 !s110 1525010336
!i10b 1
!s100 lBJRPiR1[aVC8YT8TOmB91
IPIgamcG<Pm`fzZ77_>n?83
R2
!s105 test_SIMON_3264_sv_unit
S1
R3
w1525009946
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_3264.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_3264.sv
L0 1
R4
r1
!s85 0
31
Z16 !s108 1525010336.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_3264.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_3264.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_3264
vtest_SIMON_4872
R0
R15
!i10b 1
!s100 _9Pf_^H5U@Vb`gzi`X?821
IHm3SWX:NZE;fKifcJC@e_3
R2
!s105 test_SIMON_4872_sv_unit
S1
R3
w1525010333
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_4872.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_4872.sv
L0 1
R4
r1
!s85 0
31
R16
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_4872.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_4872.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_4872
vtest_SIMON_4896
R0
R15
!i10b 1
!s100 G`;^oACOiJ:8GhOJ_:9:V0
I]MfT;`CAL;O?TS7FiMB[:3
R2
!s105 test_SIMON_4896_sv_unit
S1
R3
w1525010279
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_4896.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_4896.sv
L0 1
R4
r1
!s85 0
31
R16
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_4896.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_4896.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_4896
vtest_SIMON_64128
R0
R13
!i10b 1
!s100 I1Gmn`7j427fWU>^@G@;31
IMF8IaETzRlBVBn:<fCWI80
R2
!s105 test_SIMON_64128_sv_unit
S1
R3
w1525009936
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_64128.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_64128.sv
L0 1
R4
r1
!s85 0
31
R14
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_64128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_64128.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_64128
vtest_SIMON_6496
R0
R15
!i10b 1
!s100 DhD[V<SX=37;bdANjjC[j2
Io[^P4Y<[49`U;AWd<b<W_3
R2
!s105 test_SIMON_6496_sv_unit
S1
R3
w1525010202
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_6496.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_6496.sv
L0 1
R4
r1
!s85 0
31
R16
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_6496.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_6496.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_6496
vtest_SIMON_96144
R0
R12
!i10b 1
!s100 ai1M`BVj3gVQNm37>>lm?1
IB?V76cnGn78=SAh5N1mQE0
R2
!s105 test_SIMON_96144_sv_unit
S1
R3
w1525010072
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_96144.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_96144.sv
L0 1
R4
r1
!s85 0
31
R16
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_96144.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_96144.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_96144
vtest_SIMON_9696
R0
R15
!i10b 1
!s100 Y:m`Bhn]hfaWDV3Oz?Q^N1
IWPU^GJ8K<L<5TjR^_bTk91
R2
!s105 test_SIMON_9696_sv_unit
S1
R3
w1525010127
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_9696.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_9696.sv
L0 1
R4
r1
!s85 0
31
R16
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_9696.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_9696.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_9696
vtest_SIMON_control_v5
R0
R8
!i10b 1
!s100 SA9Y`zYFfJEQCc;<LjFTF3
IH5EVzoA2d@>H@8nY`G@hP3
R2
!s105 test_SIMON_control_sv_unit
S1
R3
w1519662280
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_control.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_control.sv
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final/Source/test_SIMON_control.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_control_v5
vtest_SIMON_function
R0
Z17 !s110 1519841233
!i10b 1
!s100 C8CFhLIAVYcnT5HZ_@9RZ2
IkmU0@TKhO;k8zf[?8U6XZ0
R2
!s105 test_SIMON_function_sv_unit
S1
Z18 dH:/Part III/COMP3200/SIMON_final/Simulation
w1511436883
8H:/Part III/COMP3200/SIMON_final/Simulation/test_SIMON_function.sv
FH:/Part III/COMP3200/SIMON_final/Simulation/test_SIMON_function.sv
L0 1
R4
r1
!s85 0
31
Z19 !s108 1519841233.000000
!s107 H:/Part III/COMP3200/SIMON_final/Simulation/test_SIMON_function.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|H:/Part III/COMP3200/SIMON_final/Simulation/test_SIMON_function.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_function
vtest_SIMON_keyexpansion
R0
R17
!i10b 1
!s100 BWj:[?2k>8iI@Cmm^6UmO1
I:RA:0mU_kAH2d@;7L=WR=1
R2
!s105 test_SIMON_keyexpansion_sv_unit
S1
R18
w1512730356
8H:/Part III/COMP3200/SIMON_final/Simulation/test_SIMON_keyexpansion.sv
FH:/Part III/COMP3200/SIMON_final/Simulation/test_SIMON_keyexpansion.sv
L0 1
R4
r1
!s85 0
31
R19
!s107 H:/Part III/COMP3200/SIMON_final/Simulation/test_SIMON_keyexpansion.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|H:/Part III/COMP3200/SIMON_final/Simulation/test_SIMON_keyexpansion.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_keyexpansion
vtest_SIMON_round
R0
R17
!i10b 1
!s100 G4z4TgQejRUR`KG?P>@oG3
I=m`H8Yk@SZWnHjCSEY]0I2
R2
!s105 test_SIMON_round_sv_unit
S1
R18
w1511442593
8H:/Part III/COMP3200/SIMON_final/Simulation/test_SIMON_round.sv
FH:/Part III/COMP3200/SIMON_final/Simulation/test_SIMON_round.sv
L0 1
R4
r1
!s85 0
31
R19
!s107 H:/Part III/COMP3200/SIMON_final/Simulation/test_SIMON_round.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|H:/Part III/COMP3200/SIMON_final/Simulation/test_SIMON_round.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_round
