
****** PlanAhead v14.2 (64-bit)
  **** Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/UOS/Desktop/Lab09/pa.fromNetlist.tcl
# create_project -name Lab09 -dir "C:/Users/UOS/Desktop/Lab09/planAhead_run_1" -part xc3s200pq208-4
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/UOS/Desktop/Lab09/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/UOS/Desktop/Lab09} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'C:/Users/UOS/Desktop/Lab09/top.ucf' to fileset 'constrs_1'
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200pq208-4
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus CNTBCD/Madd_mux0000_addsub0000_cy<5 : 2>
   on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus TXTLCD/cnt_max<12 : 1> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 83364 kilobytes

Parsing EDIF File [./planAhead_run_1/Lab09.data/cache/top_ngc_7f6acc8e.edif]
Finished Parsing EDIF File [./planAhead_run_1/Lab09.data/cache/top_ngc_7f6acc8e.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/pq208/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/pq208/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/Users/UOS/Desktop/Lab09/top.ucf]
Finished Parsing UCF File [C:/Users/UOS/Desktop/Lab09/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (HD_IBUFG, HD_BUFG): 1 instances

Phase 0 | Netlist Checksum: 89c33749
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 485.691 ; gain = 99.941
startgroup
set_property package_pin P79 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  cs_down]]
startgroup
set_property package_pin P67 [get_ports cs_up]
endgroup
startgroup
set_property package_pin P68 [get_ports cs_left]
endgroup
startgroup
set_property package_pin P74 [get_ports cs_home]
endgroup
startgroup
set_property package_pin P50 [get_ports cs_right]
endgroup
startgroup
set_property package_pin P62 [get_ports cs_down]
endgroup
startgroup
set_property package_pin P71 [get_ports up]
endgroup
startgroup
set_property package_pin P58 [get_ports down]
endgroup
startgroup
set_property package_pin P154 [get_ports lcd_e]
endgroup
startgroup
set_property package_pin P156 [get_ports lcd_rs]
endgroup
startgroup
set_property package_pin P155 [get_ports lcd_rw]
endgroup
startgroup
set_property package_pin P57 [get_ports reset]
endgroup
set_property package_pin "" [get_ports [list  {lcd_data[7]}]]
startgroup
set_property package_pin P152 [get_ports {lcd_data[0]}]
endgroup
startgroup
set_property package_pin P150 [get_ports {lcd_data[1]}]
endgroup
startgroup
set_property package_pin P149 [get_ports {lcd_data[2]}]
endgroup
startgroup
set_property package_pin P148 [get_ports {lcd_data[3]}]
endgroup
startgroup
set_property package_pin P147 [get_ports {lcd_data[4]}]
endgroup
startgroup
set_property package_pin P146 [get_ports {lcd_data[5]}]
endgroup
startgroup
set_property package_pin P144 [get_ports {lcd_data[6]}]
endgroup
startgroup
set_property package_pin P143 [get_ports {lcd_data[7]}]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
