|test
SPICLOCK <= SPI:inst.SclkOut
Clock => SPI:inst.Clock
Clock => lpm_counter0:inst1.clock
Clock => mmu_uart_top:inst9.Clk
Clock => UartController:inst3.Clock
Clock => mmu_uart_top:inst11.Clk
Clock => FSM:inst14.Clock
SPI_DIN => SPI:inst.Din
SPI_OUT <= SPI:inst.Dout
pin_name <= SPI:inst.CS_OUTPUT
TX2 <= mmu_uart_top:inst9.TXD
Rx2 => mmu_uart_top:inst9.RXD
Rx => mmu_uart_top:inst11.RXD
ENC1A => Encoder:inst5.ENC_1A
ENC1B => Encoder:inst5.ENC_1B
ENC2A => Encoder:inst5.ENC_2A
ENC2B => Encoder:inst5.ENC_2B
Tx <= mmu_uart_top:inst11.TXD
TESTOUT <= RX2_full.DB_MAX_OUTPUT_PORT_TYPE
Dout <= FSM:inst14.Dout
ResetIn => FSM:inst14.ResetIn
Din => FSM:inst14.Din
Topbit => FSM:inst14.Topbit
SclkOut <= FSM:inst14.SclkOut
ResetOut <= FSM:inst14.ResetOut


|test|SPI:inst
Clock => DATA[0]~reg0.CLK
Clock => DATA[1]~reg0.CLK
Clock => DATA[2]~reg0.CLK
Clock => DATA[3]~reg0.CLK
Clock => DATA[4]~reg0.CLK
Clock => DATA[5]~reg0.CLK
Clock => DATA[6]~reg0.CLK
Clock => DATA[7]~reg0.CLK
Clock => DATA[8]~reg0.CLK
Clock => DATA[9]~reg0.CLK
Clock => DATA[10]~reg0.CLK
Clock => DATA[11]~reg0.CLK
Clock => DATA[12]~reg0.CLK
Clock => DATA[13]~reg0.CLK
Clock => DATA[14]~reg0.CLK
Clock => DATA[15]~reg0.CLK
Clock => Dataregister[0].CLK
Clock => Dataregister[1].CLK
Clock => Dataregister[2].CLK
Clock => Dataregister[3].CLK
Clock => Dataregister[4].CLK
Clock => Dataregister[5].CLK
Clock => Dataregister[6].CLK
Clock => Dataregister[7].CLK
Clock => Dataregister[8].CLK
Clock => Dataregister[9].CLK
Clock => Dataregister[10].CLK
Clock => Dataregister[11].CLK
Clock => Dataregister[12].CLK
Clock => Dataregister[13].CLK
Clock => Dataregister[14].CLK
Clock => Dataregister[15].CLK
Clock => outclockcounter[0].CLK
Clock => outclockcounter[1].CLK
Clock => outclockcounter[2].CLK
Clock => outclockcounter[3].CLK
Clock => outclockcounter[4].CLK
Clock => outclockcounter[5].CLK
Clock => outclockcounter[6].CLK
Clock => outclockcounter[7].CLK
Clock => outclockcounter[8].CLK
Clock => outclockcounter[9].CLK
Clock => outclockcounter[10].CLK
Clock => outclockcounter[11].CLK
Clock => outclockcounter[12].CLK
Clock => outclockcounter[13].CLK
Clock => outclockcounter[14].CLK
Clock => outclockcounter[15].CLK
Clock => outclockcounter[16].CLK
Clock => outclockcounter[17].CLK
Clock => outclockcounter[18].CLK
Clock => outclockcounter[19].CLK
Clock => outclockcounter[20].CLK
Clock => outclockcounter[21].CLK
Clock => outclockcounter[22].CLK
Clock => outclockcounter[23].CLK
Clock => outclockcounter[24].CLK
Clock => outclockcounter[25].CLK
Clock => outclockcounter[26].CLK
Clock => outclockcounter[27].CLK
Clock => outclockcounter[28].CLK
Clock => outclockcounter[29].CLK
Clock => outclockcounter[30].CLK
Clock => outclockcounter[31].CLK
Clock => SPIDONE~reg0.CLK
Clock => SclkInt.CLK
Clock => Counter[0].CLK
Clock => Counter[1].CLK
Clock => Counter[2].CLK
Clock => Counter[3].CLK
Clock => Counter[4].CLK
Clock => Counter[5].CLK
Clock => Counter[6].CLK
Clock => Counter[7].CLK
Clock => Counter[8].CLK
Clock => Counter[9].CLK
Clock => Counter[10].CLK
Clock => Counter[11].CLK
Clock => Counter[12].CLK
Clock => Counter[13].CLK
Clock => Counter[14].CLK
Clock => Counter[15].CLK
Clock => Counter[16].CLK
Clock => Counter[17].CLK
Clock => Counter[18].CLK
Clock => Counter[19].CLK
Clock => Counter[20].CLK
Clock => Counter[21].CLK
Clock => Counter[22].CLK
Clock => Counter[23].CLK
Clock => Counter[24].CLK
Clock => Counter[25].CLK
Clock => Counter[26].CLK
Clock => Counter[27].CLK
Clock => Counter[28].CLK
Clock => Counter[29].CLK
Clock => Counter[30].CLK
Clock => Counter[31].CLK
Clock => csout.CLK
CS_OUTPUT <= csout.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => SPIDONE~reg0.PRESET
ENABLE => SclkInt.PRESET
ENABLE => Counter[0].PRESET
ENABLE => Counter[1].PRESET
ENABLE => Counter[2].PRESET
ENABLE => Counter[3].PRESET
ENABLE => Counter[4].ACLR
ENABLE => Counter[5].ACLR
ENABLE => Counter[6].ACLR
ENABLE => Counter[7].ACLR
ENABLE => Counter[8].ACLR
ENABLE => Counter[9].ACLR
ENABLE => Counter[10].ACLR
ENABLE => Counter[11].ACLR
ENABLE => Counter[12].ACLR
ENABLE => Counter[13].ACLR
ENABLE => Counter[14].ACLR
ENABLE => Counter[15].ACLR
ENABLE => Counter[16].ACLR
ENABLE => Counter[17].ACLR
ENABLE => Counter[18].ACLR
ENABLE => Counter[19].ACLR
ENABLE => Counter[20].ACLR
ENABLE => Counter[21].ACLR
ENABLE => Counter[22].ACLR
ENABLE => Counter[23].ACLR
ENABLE => Counter[24].ACLR
ENABLE => Counter[25].ACLR
ENABLE => Counter[26].ACLR
ENABLE => Counter[27].ACLR
ENABLE => Counter[28].ACLR
ENABLE => Counter[29].ACLR
ENABLE => Counter[30].ACLR
ENABLE => Counter[31].ACLR
ENABLE => csout.ACLR
ENABLE => DATA[0]~reg0.ENA
ENABLE => outclockcounter[31].ENA
ENABLE => outclockcounter[30].ENA
ENABLE => outclockcounter[29].ENA
ENABLE => outclockcounter[28].ENA
ENABLE => outclockcounter[27].ENA
ENABLE => outclockcounter[26].ENA
ENABLE => outclockcounter[25].ENA
ENABLE => outclockcounter[24].ENA
ENABLE => outclockcounter[23].ENA
ENABLE => outclockcounter[22].ENA
ENABLE => outclockcounter[21].ENA
ENABLE => outclockcounter[20].ENA
ENABLE => outclockcounter[19].ENA
ENABLE => outclockcounter[18].ENA
ENABLE => outclockcounter[17].ENA
ENABLE => outclockcounter[16].ENA
ENABLE => outclockcounter[15].ENA
ENABLE => outclockcounter[14].ENA
ENABLE => outclockcounter[13].ENA
ENABLE => outclockcounter[12].ENA
ENABLE => outclockcounter[11].ENA
ENABLE => outclockcounter[10].ENA
ENABLE => outclockcounter[9].ENA
ENABLE => outclockcounter[8].ENA
ENABLE => outclockcounter[7].ENA
ENABLE => outclockcounter[6].ENA
ENABLE => outclockcounter[5].ENA
ENABLE => outclockcounter[4].ENA
ENABLE => outclockcounter[3].ENA
ENABLE => outclockcounter[2].ENA
ENABLE => outclockcounter[1].ENA
ENABLE => outclockcounter[0].ENA
ENABLE => Dataregister[15].ENA
ENABLE => Dataregister[14].ENA
ENABLE => Dataregister[13].ENA
ENABLE => Dataregister[12].ENA
ENABLE => Dataregister[11].ENA
ENABLE => Dataregister[10].ENA
ENABLE => Dataregister[9].ENA
ENABLE => Dataregister[8].ENA
ENABLE => Dataregister[7].ENA
ENABLE => Dataregister[6].ENA
ENABLE => Dataregister[5].ENA
ENABLE => Dataregister[4].ENA
ENABLE => Dataregister[3].ENA
ENABLE => Dataregister[2].ENA
ENABLE => Dataregister[1].ENA
ENABLE => Dataregister[0].ENA
ENABLE => DATA[15]~reg0.ENA
ENABLE => DATA[14]~reg0.ENA
ENABLE => DATA[13]~reg0.ENA
ENABLE => DATA[12]~reg0.ENA
ENABLE => DATA[11]~reg0.ENA
ENABLE => DATA[10]~reg0.ENA
ENABLE => DATA[9]~reg0.ENA
ENABLE => DATA[8]~reg0.ENA
ENABLE => DATA[7]~reg0.ENA
ENABLE => DATA[6]~reg0.ENA
ENABLE => DATA[5]~reg0.ENA
ENABLE => DATA[4]~reg0.ENA
ENABLE => DATA[3]~reg0.ENA
ENABLE => DATA[2]~reg0.ENA
ENABLE => DATA[1]~reg0.ENA
SPIDONE <= SPIDONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
Din => Dataregister.DATAB
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[8] <= DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[9] <= DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[10] <= DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[11] <= DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[12] <= DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[13] <= DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[14] <= DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[15] <= DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SclkOut <= SclkInt.DB_MAX_OUTPUT_PORT_TYPE
Dout <= comb.DB_MAX_OUTPUT_PORT_TYPE


|test|lpm_counter0:inst1
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]
q[16] <= lpm_counter:lpm_counter_component.q[16]
q[17] <= lpm_counter:lpm_counter_component.q[17]
q[18] <= lpm_counter:lpm_counter_component.q[18]
q[19] <= lpm_counter:lpm_counter_component.q[19]
q[20] <= lpm_counter:lpm_counter_component.q[20]
q[21] <= lpm_counter:lpm_counter_component.q[21]
q[22] <= lpm_counter:lpm_counter_component.q[22]
q[23] <= lpm_counter:lpm_counter_component.q[23]


|test|lpm_counter0:inst1|lpm_counter:lpm_counter_component
clock => cntr_amh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_amh:auto_generated.q[0]
q[1] <= cntr_amh:auto_generated.q[1]
q[2] <= cntr_amh:auto_generated.q[2]
q[3] <= cntr_amh:auto_generated.q[3]
q[4] <= cntr_amh:auto_generated.q[4]
q[5] <= cntr_amh:auto_generated.q[5]
q[6] <= cntr_amh:auto_generated.q[6]
q[7] <= cntr_amh:auto_generated.q[7]
q[8] <= cntr_amh:auto_generated.q[8]
q[9] <= cntr_amh:auto_generated.q[9]
q[10] <= cntr_amh:auto_generated.q[10]
q[11] <= cntr_amh:auto_generated.q[11]
q[12] <= cntr_amh:auto_generated.q[12]
q[13] <= cntr_amh:auto_generated.q[13]
q[14] <= cntr_amh:auto_generated.q[14]
q[15] <= cntr_amh:auto_generated.q[15]
q[16] <= cntr_amh:auto_generated.q[16]
q[17] <= cntr_amh:auto_generated.q[17]
q[18] <= cntr_amh:auto_generated.q[18]
q[19] <= cntr_amh:auto_generated.q[19]
q[20] <= cntr_amh:auto_generated.q[20]
q[21] <= cntr_amh:auto_generated.q[21]
q[22] <= cntr_amh:auto_generated.q[22]
q[23] <= cntr_amh:auto_generated.q[23]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|test|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_amh:auto_generated
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
q[22] <= counter_reg_bit1a[22].REGOUT
q[23] <= counter_reg_bit1a[23].REGOUT


|test|mmu_uart_top:inst9
Clk => baud_cnt:baud_cnt_u0.clk
Clk => tx:tx_u0.clk
Clk => rx:rx_u0.clk
Reset_n => baud_cnt:baud_cnt_u0.reset
Reset_n => tx:tx_u0.reset
Reset_n => rx:rx_u0.reset
TXD <= tx:tx_u0.tx_out
RXD => rx:rx_u0.rx_in
ck_div[0] => baud_cnt:baud_cnt_u0.cnt_limit[0]
ck_div[1] => baud_cnt:baud_cnt_u0.cnt_limit[1]
ck_div[2] => baud_cnt:baud_cnt_u0.cnt_limit[2]
ck_div[3] => baud_cnt:baud_cnt_u0.cnt_limit[3]
ck_div[4] => baud_cnt:baud_cnt_u0.cnt_limit[4]
ck_div[5] => baud_cnt:baud_cnt_u0.cnt_limit[5]
ck_div[6] => baud_cnt:baud_cnt_u0.cnt_limit[6]
ck_div[7] => baud_cnt:baud_cnt_u0.cnt_limit[7]
ck_div[8] => baud_cnt:baud_cnt_u0.cnt_limit[8]
ck_div[9] => baud_cnt:baud_cnt_u0.cnt_limit[9]
ck_div[10] => baud_cnt:baud_cnt_u0.cnt_limit[10]
ck_div[11] => baud_cnt:baud_cnt_u0.cnt_limit[11]
ck_div[12] => baud_cnt:baud_cnt_u0.cnt_limit[12]
ck_div[13] => baud_cnt:baud_cnt_u0.cnt_limit[13]
ck_div[14] => baud_cnt:baud_cnt_u0.cnt_limit[14]
ck_div[15] => baud_cnt:baud_cnt_u0.cnt_limit[15]
CE_N => load_tx.IN1
CE_N => READ_DATA.IN0
WR_N => load_tx.IN0
RD_N => READ_DATA.IN1
A0 => READ_DATA.IN1
A0 => load_tx.IN1
A0 => READ_DATA.IN1
D_IN[0] => tx:tx_u0.d_in[0]
D_IN[1] => tx:tx_u0.d_in[1]
D_IN[2] => tx:tx_u0.d_in[2]
D_IN[3] => tx:tx_u0.d_in[3]
D_IN[4] => tx:tx_u0.d_in[4]
D_IN[5] => tx:tx_u0.d_in[5]
D_IN[6] => tx:tx_u0.d_in[6]
D_IN[7] => tx:tx_u0.d_in[7]
D_OUT[0] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
RX_full <= rx:rx_u0.full
TX_busy_n <= tx:tx_u0.busy


|test|mmu_uart_top:inst9|baud_cnt:baud_cnt_u0
clk => ck_en~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
reset => ck_en~reg0.ACLR
reset => counter[0].PRESET
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
cnt_limit[0] => counter.DATAB
cnt_limit[1] => counter.DATAB
cnt_limit[2] => counter.DATAB
cnt_limit[3] => counter.DATAB
cnt_limit[4] => counter.DATAB
cnt_limit[5] => counter.DATAB
cnt_limit[6] => counter.DATAB
cnt_limit[7] => counter.DATAB
cnt_limit[8] => counter.DATAB
cnt_limit[9] => counter.DATAB
cnt_limit[10] => counter.DATAB
cnt_limit[11] => counter.DATAB
cnt_limit[12] => counter.DATAB
cnt_limit[13] => counter.DATAB
cnt_limit[14] => counter.DATAB
cnt_limit[15] => counter.DATAB
ck_en <= ck_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|mmu_uart_top:inst9|tx:tx_u0
clk => shift_en.CLK
clk => byte_timer[0].CLK
clk => byte_timer[1].CLK
clk => byte_timer[2].CLK
clk => byte_timer[3].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => ck3_en.CLK
clk => cnt_3[0].CLK
clk => cnt_3[1].CLK
ck_en => ck3_en.OUTPUTSELECT
ck_en => cnt_3.OUTPUTSELECT
ck_en => cnt_3.OUTPUTSELECT
reset => shift_en.ACLR
reset => byte_timer[0].ACLR
reset => byte_timer[1].ACLR
reset => byte_timer[2].ACLR
reset => byte_timer[3].ACLR
reset => data[0].PRESET
reset => data[1].PRESET
reset => data[2].PRESET
reset => data[3].PRESET
reset => data[4].PRESET
reset => data[5].PRESET
reset => data[6].PRESET
reset => data[7].PRESET
reset => data[8].PRESET
reset => data[9].PRESET
reset => cnt_3[0].ACLR
reset => cnt_3[1].ACLR
reset => ck3_en.ENA
tx_out <= data[0].DB_MAX_OUTPUT_PORT_TYPE
d_in[0] => data.DATAB
d_in[1] => data.DATAB
d_in[2] => data.DATAB
d_in[3] => data.DATAB
d_in[4] => data.DATAB
d_in[5] => data.DATAB
d_in[6] => data.DATAB
d_in[7] => data.DATAB
load => cnt_3.OUTPUTSELECT
load => cnt_3.OUTPUTSELECT
load => SHIFT_DATA.IN1
load => byte_timer.OUTPUTSELECT
load => byte_timer.OUTPUTSELECT
load => byte_timer.OUTPUTSELECT
load => byte_timer.OUTPUTSELECT
load => shift_en.OUTPUTSELECT
busy <= shift_en.DB_MAX_OUTPUT_PORT_TYPE


|test|mmu_uart_top:inst9|RX:rx_u0
rx_in => Selector0.IN3
rx_in => NS.START_START.DATAB
rx_in => rx_shift_reg[7].DATAIN
clk => rx_shift_reg[0].CLK
clk => rx_shift_reg[1].CLK
clk => rx_shift_reg[2].CLK
clk => rx_shift_reg[3].CLK
clk => rx_shift_reg[4].CLK
clk => rx_shift_reg[5].CLK
clk => rx_shift_reg[6].CLK
clk => rx_shift_reg[7].CLK
clk => full~reg0.CLK
clk => d_out_valid_delayed.CLK
clk => CS~29.DATAIN
ck_en => RX_SHIFT.IN1
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
reset => rx_shift_reg[0].ACLR
reset => rx_shift_reg[1].ACLR
reset => rx_shift_reg[2].ACLR
reset => rx_shift_reg[3].ACLR
reset => rx_shift_reg[4].ACLR
reset => rx_shift_reg[5].ACLR
reset => rx_shift_reg[6].ACLR
reset => rx_shift_reg[7].ACLR
reset => full~reg0.ACLR
reset => d_out_valid_delayed.PRESET
reset => CS~31.DATAIN
d_out[0] <= rx_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= rx_shift_reg[1].DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= rx_shift_reg[2].DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= rx_shift_reg[3].DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= rx_shift_reg[4].DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= rx_shift_reg[5].DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= rx_shift_reg[6].DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= rx_shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
full <= full~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_clr => FULL_FLAG.IN1


|test|UartController:inst3
Clock => write_enc.CLK
Clock => ENClatch[0].CLK
Clock => ENClatch[1].CLK
Clock => ENClatch[2].CLK
Clock => ENClatch[3].CLK
Clock => ENClatch[4].CLK
Clock => ENClatch[5].CLK
Clock => ENClatch[6].CLK
Clock => ENClatch[7].CLK
Clock => ENClatch[8].CLK
Clock => ENClatch[9].CLK
Clock => ENClatch[10].CLK
Clock => ENClatch[11].CLK
Clock => ENClatch[12].CLK
Clock => ENClatch[13].CLK
Clock => ENClatch[14].CLK
Clock => ENClatch[15].CLK
Clock => ENClatch[16].CLK
Clock => ENClatch[17].CLK
Clock => ENClatch[18].CLK
Clock => ENClatch[19].CLK
Clock => ENClatch[20].CLK
Clock => ENClatch[21].CLK
Clock => ENClatch[22].CLK
Clock => ENClatch[23].CLK
Clock => ENClatch[24].CLK
Clock => ENClatch[25].CLK
Clock => ENClatch[26].CLK
Clock => ENClatch[27].CLK
Clock => ENClatch[28].CLK
Clock => ENClatch[29].CLK
Clock => ENClatch[30].CLK
Clock => ENClatch[31].CLK
Clock => packet[0].CLK
Clock => packet[1].CLK
Clock => packet[2].CLK
Clock => packet[3].CLK
Clock => packet[4].CLK
Clock => packet[5].CLK
Clock => packet[6].CLK
Clock => packet[7].CLK
Clock => packet[8].CLK
Clock => packet[9].CLK
Clock => packet[10].CLK
Clock => packet[11].CLK
Clock => packet[12].CLK
Clock => packet[13].CLK
Clock => packet[14].CLK
Clock => packet[15].CLK
Clock => packet[16].CLK
Clock => packet[17].CLK
Clock => packet[18].CLK
Clock => packet[19].CLK
Clock => packet[20].CLK
Clock => packet[21].CLK
Clock => packet[22].CLK
Clock => packet[23].CLK
Clock => packet[24].CLK
Clock => packet[25].CLK
Clock => packet[26].CLK
Clock => packet[27].CLK
Clock => packet[28].CLK
Clock => packet[29].CLK
Clock => packet[30].CLK
Clock => packet[31].CLK
Clock => dout2[0].CLK
Clock => dout2[1].CLK
Clock => dout2[2].CLK
Clock => dout2[3].CLK
Clock => dout2[4].CLK
Clock => dout2[5].CLK
Clock => dout2[6].CLK
Clock => dout2[7].CLK
Clock => read_enc.CLK
Clock => encaddress.CLK
Clock => packetnumber[0].CLK
Clock => packetnumber[1].CLK
Clock => packetnumber[2].CLK
Clock => packetnumber[3].CLK
Clock => packetnumber[4].CLK
Clock => packetnumber[5].CLK
Clock => packetnumber[6].CLK
Clock => packetnumber[7].CLK
Clock => packetnumber[8].CLK
Clock => packetnumber[9].CLK
Clock => packetnumber[10].CLK
Clock => packetnumber[11].CLK
Clock => packetnumber[12].CLK
Clock => packetnumber[13].CLK
Clock => packetnumber[14].CLK
Clock => packetnumber[15].CLK
Clock => packetnumber[16].CLK
Clock => packetnumber[17].CLK
Clock => packetnumber[18].CLK
Clock => packetnumber[19].CLK
Clock => packetnumber[20].CLK
Clock => packetnumber[21].CLK
Clock => packetnumber[22].CLK
Clock => packetnumber[23].CLK
Clock => packetnumber[24].CLK
Clock => packetnumber[25].CLK
Clock => packetnumber[26].CLK
Clock => packetnumber[27].CLK
Clock => packetnumber[28].CLK
Clock => packetnumber[29].CLK
Clock => packetnumber[30].CLK
Clock => packetnumber[31].CLK
Clock => dout[0].CLK
Clock => dout[1].CLK
Clock => dout[2].CLK
Clock => dout[3].CLK
Clock => dout[4].CLK
Clock => dout[5].CLK
Clock => dout[6].CLK
Clock => dout[7].CLK
Clock => wr_enint.CLK
Clock => LoadENC2.CLK
Clock => LoadENC1.CLK
Clock => DoneSendInclino.CLK
Clock => DoneINCLINO.CLK
Clock => wr_enint2.CLK
Clock => DoneENC2.CLK
Clock => DoneENC1.CLK
Clock => DoneTemp.CLK
Clock => UART2ReceivedCounter[0].CLK
Clock => UART2ReceivedCounter[1].CLK
Clock => UART2ReceivedCounter[2].CLK
Clock => UART2ReceivedCounter[3].CLK
Clock => UART2ReceivedCounter[4].CLK
Clock => UART2ReceivedCounter[5].CLK
Clock => UART2ReceivedCounter[6].CLK
Clock => UART2ReceivedCounter[7].CLK
Clock => UART2ReceivedCounter[8].CLK
Clock => UART2ReceivedCounter[9].CLK
Clock => UART2ReceivedCounter[10].CLK
Clock => UART2ReceivedCounter[11].CLK
Clock => UART2ReceivedCounter[12].CLK
Clock => UART2ReceivedCounter[13].CLK
Clock => UART2ReceivedCounter[14].CLK
Clock => UART2ReceivedCounter[15].CLK
Clock => UART2ReceivedCounter[16].CLK
Clock => UART2ReceivedCounter[17].CLK
Clock => UART2ReceivedCounter[18].CLK
Clock => UART2ReceivedCounter[19].CLK
Clock => UART2ReceivedCounter[20].CLK
Clock => UART2ReceivedCounter[21].CLK
Clock => UART2ReceivedCounter[22].CLK
Clock => UART2ReceivedCounter[23].CLK
Clock => UART2ReceivedCounter[24].CLK
Clock => UART2ReceivedCounter[25].CLK
Clock => UART2ReceivedCounter[26].CLK
Clock => UART2ReceivedCounter[27].CLK
Clock => UART2ReceivedCounter[28].CLK
Clock => UART2ReceivedCounter[29].CLK
Clock => UART2ReceivedCounter[30].CLK
Clock => UART2ReceivedCounter[31].CLK
Clock => UART2buffer[0].CLK
Clock => UART2buffer[1].CLK
Clock => UART2buffer[2].CLK
Clock => UART2buffer[3].CLK
Clock => UART2buffer[4].CLK
Clock => UART2buffer[5].CLK
Clock => UART2buffer[6].CLK
Clock => UART2buffer[7].CLK
Clock => UART2buffer[8].CLK
Clock => UART2buffer[9].CLK
Clock => UART2buffer[10].CLK
Clock => UART2buffer[11].CLK
Clock => UART2buffer[12].CLK
Clock => UART2buffer[13].CLK
Clock => UART2buffer[14].CLK
Clock => UART2buffer[15].CLK
Clock => UART2buffer[16].CLK
Clock => UART2buffer[17].CLK
Clock => UART2buffer[18].CLK
Clock => UART2buffer[19].CLK
Clock => UART2buffer[20].CLK
Clock => UART2buffer[21].CLK
Clock => UART2buffer[22].CLK
Clock => UART2buffer[23].CLK
Clock => UART2buffer[24].CLK
Clock => UART2buffer[25].CLK
Clock => UART2buffer[26].CLK
Clock => UART2buffer[27].CLK
Clock => UART2buffer[28].CLK
Clock => UART2buffer[29].CLK
Clock => UART2buffer[30].CLK
Clock => UART2buffer[31].CLK
Clock => UART2buffer[32].CLK
Clock => UART2buffer[33].CLK
Clock => UART2buffer[34].CLK
Clock => UART2buffer[35].CLK
Clock => UART2buffer[36].CLK
Clock => UART2buffer[37].CLK
Clock => UART2buffer[38].CLK
Clock => UART2buffer[39].CLK
Clock => UART2buffer[40].CLK
Clock => UART2buffer[41].CLK
Clock => UART2buffer[42].CLK
Clock => UART2buffer[43].CLK
Clock => UART2buffer[44].CLK
Clock => UART2buffer[45].CLK
Clock => UART2buffer[46].CLK
Clock => UART2buffer[47].CLK
Clock => UART2buffer[48].CLK
Clock => UART2buffer[49].CLK
Clock => UART2buffer[50].CLK
Clock => UART2buffer[51].CLK
Clock => UART2buffer[52].CLK
Clock => UART2buffer[53].CLK
Clock => UART2buffer[54].CLK
Clock => UART2buffer[55].CLK
Clock => UART2buffer[56].CLK
Clock => UART2buffer[57].CLK
Clock => UART2buffer[58].CLK
Clock => UART2buffer[59].CLK
Clock => UART2buffer[60].CLK
Clock => UART2buffer[61].CLK
Clock => UART2buffer[62].CLK
Clock => UART2buffer[63].CLK
Clock => UART2buffer[64].CLK
Clock => UART2buffer[65].CLK
Clock => UART2buffer[66].CLK
Clock => UART2buffer[67].CLK
Clock => UART2buffer[68].CLK
Clock => UART2buffer[69].CLK
Clock => UART2buffer[70].CLK
Clock => UART2buffer[71].CLK
Clock => UART2buffer[72].CLK
Clock => UART2buffer[73].CLK
Clock => UART2buffer[74].CLK
Clock => UART2buffer[75].CLK
Clock => UART2buffer[76].CLK
Clock => UART2buffer[77].CLK
Clock => UART2buffer[78].CLK
Clock => UART2buffer[79].CLK
Clock => DoneUART.CLK
UART1_Byte_received => process_0.IN1
UART1_Byte_received => process_0.IN1
UART1_Byte_received => process_0.IN1
UART1_Byte_received => process_0.IN1
UART1_Byte_received => process_0.IN1
UART1_Byte_received => process_0.IN1
UART1_Byte_received => process_0.IN1
UART2_Byte_received => process_0.IN0
UART2_Byte_received => process_0.IN0
Tx_Busy => process_0.IN1
Tx_Busy => process_0.IN1
Tx_Busy => process_0.IN1
Tx_Busy => process_0.IN1
Tx_Busy => process_0.IN1
Tx_Busy => process_0.IN1
Tx_Busy => process_0.IN1
Tx2_Busy => process_0.IN1
Tx2_Busy => process_0.IN1
RX_DATA_UART[0] => Equal10.IN7
RX_DATA_UART[0] => Equal11.IN4
RX_DATA_UART[0] => Equal12.IN7
RX_DATA_UART[0] => Equal13.IN4
RX_DATA_UART[0] => Equal14.IN7
RX_DATA_UART[0] => Equal15.IN3
RX_DATA_UART[0] => Equal16.IN7
RX_DATA_UART[1] => Equal10.IN4
RX_DATA_UART[1] => Equal11.IN7
RX_DATA_UART[1] => Equal12.IN6
RX_DATA_UART[1] => Equal13.IN3
RX_DATA_UART[1] => Equal14.IN3
RX_DATA_UART[1] => Equal15.IN7
RX_DATA_UART[1] => Equal16.IN6
RX_DATA_UART[2] => Equal10.IN3
RX_DATA_UART[2] => Equal11.IN3
RX_DATA_UART[2] => Equal12.IN3
RX_DATA_UART[2] => Equal13.IN7
RX_DATA_UART[2] => Equal14.IN6
RX_DATA_UART[2] => Equal15.IN6
RX_DATA_UART[2] => Equal16.IN5
RX_DATA_UART[3] => Equal10.IN2
RX_DATA_UART[3] => Equal11.IN2
RX_DATA_UART[3] => Equal12.IN2
RX_DATA_UART[3] => Equal13.IN2
RX_DATA_UART[3] => Equal14.IN2
RX_DATA_UART[3] => Equal15.IN2
RX_DATA_UART[3] => Equal16.IN2
RX_DATA_UART[4] => Equal10.IN6
RX_DATA_UART[4] => Equal11.IN6
RX_DATA_UART[4] => Equal12.IN5
RX_DATA_UART[4] => Equal13.IN6
RX_DATA_UART[4] => Equal14.IN5
RX_DATA_UART[4] => Equal15.IN5
RX_DATA_UART[4] => Equal16.IN4
RX_DATA_UART[5] => Equal10.IN5
RX_DATA_UART[5] => Equal11.IN5
RX_DATA_UART[5] => Equal12.IN4
RX_DATA_UART[5] => Equal13.IN5
RX_DATA_UART[5] => Equal14.IN4
RX_DATA_UART[5] => Equal15.IN4
RX_DATA_UART[5] => Equal16.IN3
RX_DATA_UART[6] => Equal10.IN1
RX_DATA_UART[6] => Equal11.IN1
RX_DATA_UART[6] => Equal12.IN1
RX_DATA_UART[6] => Equal13.IN1
RX_DATA_UART[6] => Equal14.IN1
RX_DATA_UART[6] => Equal15.IN1
RX_DATA_UART[6] => Equal16.IN1
RX_DATA_UART[7] => Equal10.IN0
RX_DATA_UART[7] => Equal11.IN0
RX_DATA_UART[7] => Equal12.IN0
RX_DATA_UART[7] => Equal13.IN0
RX_DATA_UART[7] => Equal14.IN0
RX_DATA_UART[7] => Equal15.IN0
RX_DATA_UART[7] => Equal16.IN0
DATA_IN_TEMP[0] => Mux1.IN15
DATA_IN_TEMP[1] => Mux1.IN14
DATA_IN_TEMP[2] => Mux1.IN13
DATA_IN_TEMP[3] => Mux1.IN12
DATA_IN_TEMP[4] => Mux1.IN11
DATA_IN_TEMP[5] => Mux1.IN10
DATA_IN_TEMP[6] => Mux1.IN9
DATA_IN_TEMP[7] => Mux1.IN8
DATA_IN_TEMP[8] => Mux1.IN7
DATA_IN_TEMP[9] => Mux1.IN6
DATA_IN_TEMP[10] => Mux1.IN5
DATA_IN_TEMP[11] => Mux1.IN4
DATA_IN_TEMP[12] => Mux1.IN3
DATA_IN_TEMP[13] => Mux1.IN2
DATA_IN_TEMP[14] => Mux1.IN1
DATA_IN_TEMP[15] => Mux1.IN0
DATA_IN_ENC[0] => ENClatch.DATAB
DATA_IN_ENC[1] => ENClatch.DATAB
DATA_IN_ENC[2] => ENClatch.DATAB
DATA_IN_ENC[3] => ENClatch.DATAB
DATA_IN_ENC[4] => ENClatch.DATAB
DATA_IN_ENC[5] => ENClatch.DATAB
DATA_IN_ENC[6] => ENClatch.DATAB
DATA_IN_ENC[7] => ENClatch.DATAB
DATA_IN_ENC[8] => ENClatch.DATAB
DATA_IN_ENC[9] => ENClatch.DATAB
DATA_IN_ENC[10] => ENClatch.DATAB
DATA_IN_ENC[11] => ENClatch.DATAB
DATA_IN_ENC[12] => ENClatch.DATAB
DATA_IN_ENC[13] => ENClatch.DATAB
DATA_IN_ENC[14] => ENClatch.DATAB
DATA_IN_ENC[15] => ENClatch.DATAB
DATA_IN_ENC[16] => ENClatch.DATAB
DATA_IN_ENC[17] => ENClatch.DATAB
DATA_IN_ENC[18] => ENClatch.DATAB
DATA_IN_ENC[19] => ENClatch.DATAB
DATA_IN_ENC[20] => ENClatch.DATAB
DATA_IN_ENC[21] => ENClatch.DATAB
DATA_IN_ENC[22] => ENClatch.DATAB
DATA_IN_ENC[23] => ENClatch.DATAB
DATA_IN_ENC[24] => ENClatch.DATAB
DATA_IN_ENC[25] => ENClatch.DATAB
DATA_IN_ENC[26] => ENClatch.DATAB
DATA_IN_ENC[27] => ENClatch.DATAB
DATA_IN_ENC[28] => ENClatch.DATAB
DATA_IN_ENC[29] => ENClatch.DATAB
DATA_IN_ENC[30] => ENClatch.DATAB
DATA_IN_ENC[31] => ENClatch.DATAB
RX_DATA_UART2[0] => UART2buffer.DATAB
RX_DATA_UART2[0] => UART2buffer.DATAB
RX_DATA_UART2[0] => UART2buffer.DATAB
RX_DATA_UART2[0] => UART2buffer.DATAB
RX_DATA_UART2[0] => UART2buffer.DATAB
RX_DATA_UART2[0] => UART2buffer.DATAB
RX_DATA_UART2[0] => UART2buffer.DATAB
RX_DATA_UART2[0] => UART2buffer.DATAB
RX_DATA_UART2[0] => UART2buffer.DATAB
RX_DATA_UART2[0] => UART2buffer.DATAB
RX_DATA_UART2[1] => UART2buffer.DATAB
RX_DATA_UART2[1] => UART2buffer.DATAB
RX_DATA_UART2[1] => UART2buffer.DATAB
RX_DATA_UART2[1] => UART2buffer.DATAB
RX_DATA_UART2[1] => UART2buffer.DATAB
RX_DATA_UART2[1] => UART2buffer.DATAB
RX_DATA_UART2[1] => UART2buffer.DATAB
RX_DATA_UART2[1] => UART2buffer.DATAB
RX_DATA_UART2[1] => UART2buffer.DATAB
RX_DATA_UART2[1] => UART2buffer.DATAB
RX_DATA_UART2[2] => UART2buffer.DATAB
RX_DATA_UART2[2] => UART2buffer.DATAB
RX_DATA_UART2[2] => UART2buffer.DATAB
RX_DATA_UART2[2] => UART2buffer.DATAB
RX_DATA_UART2[2] => UART2buffer.DATAB
RX_DATA_UART2[2] => UART2buffer.DATAB
RX_DATA_UART2[2] => UART2buffer.DATAB
RX_DATA_UART2[2] => UART2buffer.DATAB
RX_DATA_UART2[2] => UART2buffer.DATAB
RX_DATA_UART2[2] => UART2buffer.DATAB
RX_DATA_UART2[3] => UART2buffer.DATAB
RX_DATA_UART2[3] => UART2buffer.DATAB
RX_DATA_UART2[3] => UART2buffer.DATAB
RX_DATA_UART2[3] => UART2buffer.DATAB
RX_DATA_UART2[3] => UART2buffer.DATAB
RX_DATA_UART2[3] => UART2buffer.DATAB
RX_DATA_UART2[3] => UART2buffer.DATAB
RX_DATA_UART2[3] => UART2buffer.DATAB
RX_DATA_UART2[3] => UART2buffer.DATAB
RX_DATA_UART2[3] => UART2buffer.DATAB
RX_DATA_UART2[4] => UART2buffer.DATAB
RX_DATA_UART2[4] => UART2buffer.DATAB
RX_DATA_UART2[4] => UART2buffer.DATAB
RX_DATA_UART2[4] => UART2buffer.DATAB
RX_DATA_UART2[4] => UART2buffer.DATAB
RX_DATA_UART2[4] => UART2buffer.DATAB
RX_DATA_UART2[4] => UART2buffer.DATAB
RX_DATA_UART2[4] => UART2buffer.DATAB
RX_DATA_UART2[4] => UART2buffer.DATAB
RX_DATA_UART2[4] => UART2buffer.DATAB
RX_DATA_UART2[5] => UART2buffer.DATAB
RX_DATA_UART2[5] => UART2buffer.DATAB
RX_DATA_UART2[5] => UART2buffer.DATAB
RX_DATA_UART2[5] => UART2buffer.DATAB
RX_DATA_UART2[5] => UART2buffer.DATAB
RX_DATA_UART2[5] => UART2buffer.DATAB
RX_DATA_UART2[5] => UART2buffer.DATAB
RX_DATA_UART2[5] => UART2buffer.DATAB
RX_DATA_UART2[5] => UART2buffer.DATAB
RX_DATA_UART2[5] => UART2buffer.DATAB
RX_DATA_UART2[6] => UART2buffer.DATAB
RX_DATA_UART2[6] => UART2buffer.DATAB
RX_DATA_UART2[6] => UART2buffer.DATAB
RX_DATA_UART2[6] => UART2buffer.DATAB
RX_DATA_UART2[6] => UART2buffer.DATAB
RX_DATA_UART2[6] => UART2buffer.DATAB
RX_DATA_UART2[6] => UART2buffer.DATAB
RX_DATA_UART2[6] => UART2buffer.DATAB
RX_DATA_UART2[6] => UART2buffer.DATAB
RX_DATA_UART2[6] => UART2buffer.DATAB
RX_DATA_UART2[7] => UART2buffer.DATAB
RX_DATA_UART2[7] => UART2buffer.DATAB
RX_DATA_UART2[7] => UART2buffer.DATAB
RX_DATA_UART2[7] => UART2buffer.DATAB
RX_DATA_UART2[7] => UART2buffer.DATAB
RX_DATA_UART2[7] => UART2buffer.DATAB
RX_DATA_UART2[7] => UART2buffer.DATAB
RX_DATA_UART2[7] => UART2buffer.DATAB
RX_DATA_UART2[7] => UART2buffer.DATAB
RX_DATA_UART2[7] => UART2buffer.DATAB
WR_EN <= wr_enint.DB_MAX_OUTPUT_PORT_TYPE
ENCODER_ADDRESS <= encaddress.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
CLK_DIV[0] <= <GND>
CLK_DIV[1] <= <GND>
CLK_DIV[2] <= <VCC>
CLK_DIV[3] <= <GND>
CLK_DIV[4] <= <GND>
CLK_DIV[5] <= <VCC>
CLK_DIV[6] <= <VCC>
CLK_DIV[7] <= <GND>
CLK_DIV[8] <= <VCC>
CLK_DIV[9] <= <VCC>
CLK_DIV[10] <= <GND>
CLK_DIV[11] <= <GND>
CLK_DIV[12] <= <GND>
CLK_DIV[13] <= <GND>
CLK_DIV[14] <= <GND>
CLK_DIV[15] <= <GND>
ENC_WRITE <= write_enc.DB_MAX_OUTPUT_PORT_TYPE
ENC_READ <= read_enc.DB_MAX_OUTPUT_PORT_TYPE
WR_EN2 <= wr_enint2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT2[0] <= dout2[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT2[1] <= dout2[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT2[2] <= dout2[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT2[3] <= dout2[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT2[4] <= dout2[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT2[5] <= dout2[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT2[6] <= dout2[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT2[7] <= dout2[7].DB_MAX_OUTPUT_PORT_TYPE


|test|mmu_uart_top:inst11
Clk => baud_cnt:baud_cnt_u0.clk
Clk => tx:tx_u0.clk
Clk => rx:rx_u0.clk
Reset_n => baud_cnt:baud_cnt_u0.reset
Reset_n => tx:tx_u0.reset
Reset_n => rx:rx_u0.reset
TXD <= tx:tx_u0.tx_out
RXD => rx:rx_u0.rx_in
ck_div[0] => baud_cnt:baud_cnt_u0.cnt_limit[0]
ck_div[1] => baud_cnt:baud_cnt_u0.cnt_limit[1]
ck_div[2] => baud_cnt:baud_cnt_u0.cnt_limit[2]
ck_div[3] => baud_cnt:baud_cnt_u0.cnt_limit[3]
ck_div[4] => baud_cnt:baud_cnt_u0.cnt_limit[4]
ck_div[5] => baud_cnt:baud_cnt_u0.cnt_limit[5]
ck_div[6] => baud_cnt:baud_cnt_u0.cnt_limit[6]
ck_div[7] => baud_cnt:baud_cnt_u0.cnt_limit[7]
ck_div[8] => baud_cnt:baud_cnt_u0.cnt_limit[8]
ck_div[9] => baud_cnt:baud_cnt_u0.cnt_limit[9]
ck_div[10] => baud_cnt:baud_cnt_u0.cnt_limit[10]
ck_div[11] => baud_cnt:baud_cnt_u0.cnt_limit[11]
ck_div[12] => baud_cnt:baud_cnt_u0.cnt_limit[12]
ck_div[13] => baud_cnt:baud_cnt_u0.cnt_limit[13]
ck_div[14] => baud_cnt:baud_cnt_u0.cnt_limit[14]
ck_div[15] => baud_cnt:baud_cnt_u0.cnt_limit[15]
CE_N => load_tx.IN1
CE_N => READ_DATA.IN0
WR_N => load_tx.IN0
RD_N => READ_DATA.IN1
A0 => READ_DATA.IN1
A0 => load_tx.IN1
A0 => READ_DATA.IN1
D_IN[0] => tx:tx_u0.d_in[0]
D_IN[1] => tx:tx_u0.d_in[1]
D_IN[2] => tx:tx_u0.d_in[2]
D_IN[3] => tx:tx_u0.d_in[3]
D_IN[4] => tx:tx_u0.d_in[4]
D_IN[5] => tx:tx_u0.d_in[5]
D_IN[6] => tx:tx_u0.d_in[6]
D_IN[7] => tx:tx_u0.d_in[7]
D_OUT[0] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= D_OUT.DB_MAX_OUTPUT_PORT_TYPE
RX_full <= rx:rx_u0.full
TX_busy_n <= tx:tx_u0.busy


|test|mmu_uart_top:inst11|baud_cnt:baud_cnt_u0
clk => ck_en~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
reset => ck_en~reg0.ACLR
reset => counter[0].PRESET
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
cnt_limit[0] => counter.DATAB
cnt_limit[1] => counter.DATAB
cnt_limit[2] => counter.DATAB
cnt_limit[3] => counter.DATAB
cnt_limit[4] => counter.DATAB
cnt_limit[5] => counter.DATAB
cnt_limit[6] => counter.DATAB
cnt_limit[7] => counter.DATAB
cnt_limit[8] => counter.DATAB
cnt_limit[9] => counter.DATAB
cnt_limit[10] => counter.DATAB
cnt_limit[11] => counter.DATAB
cnt_limit[12] => counter.DATAB
cnt_limit[13] => counter.DATAB
cnt_limit[14] => counter.DATAB
cnt_limit[15] => counter.DATAB
ck_en <= ck_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|mmu_uart_top:inst11|tx:tx_u0
clk => shift_en.CLK
clk => byte_timer[0].CLK
clk => byte_timer[1].CLK
clk => byte_timer[2].CLK
clk => byte_timer[3].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => ck3_en.CLK
clk => cnt_3[0].CLK
clk => cnt_3[1].CLK
ck_en => ck3_en.OUTPUTSELECT
ck_en => cnt_3.OUTPUTSELECT
ck_en => cnt_3.OUTPUTSELECT
reset => shift_en.ACLR
reset => byte_timer[0].ACLR
reset => byte_timer[1].ACLR
reset => byte_timer[2].ACLR
reset => byte_timer[3].ACLR
reset => data[0].PRESET
reset => data[1].PRESET
reset => data[2].PRESET
reset => data[3].PRESET
reset => data[4].PRESET
reset => data[5].PRESET
reset => data[6].PRESET
reset => data[7].PRESET
reset => data[8].PRESET
reset => data[9].PRESET
reset => cnt_3[0].ACLR
reset => cnt_3[1].ACLR
reset => ck3_en.ENA
tx_out <= data[0].DB_MAX_OUTPUT_PORT_TYPE
d_in[0] => data.DATAB
d_in[1] => data.DATAB
d_in[2] => data.DATAB
d_in[3] => data.DATAB
d_in[4] => data.DATAB
d_in[5] => data.DATAB
d_in[6] => data.DATAB
d_in[7] => data.DATAB
load => cnt_3.OUTPUTSELECT
load => cnt_3.OUTPUTSELECT
load => SHIFT_DATA.IN1
load => byte_timer.OUTPUTSELECT
load => byte_timer.OUTPUTSELECT
load => byte_timer.OUTPUTSELECT
load => byte_timer.OUTPUTSELECT
load => shift_en.OUTPUTSELECT
busy <= shift_en.DB_MAX_OUTPUT_PORT_TYPE


|test|mmu_uart_top:inst11|RX:rx_u0
rx_in => Selector0.IN3
rx_in => NS.START_START.DATAB
rx_in => rx_shift_reg[7].DATAIN
clk => rx_shift_reg[0].CLK
clk => rx_shift_reg[1].CLK
clk => rx_shift_reg[2].CLK
clk => rx_shift_reg[3].CLK
clk => rx_shift_reg[4].CLK
clk => rx_shift_reg[5].CLK
clk => rx_shift_reg[6].CLK
clk => rx_shift_reg[7].CLK
clk => full~reg0.CLK
clk => d_out_valid_delayed.CLK
clk => CS~29.DATAIN
ck_en => RX_SHIFT.IN1
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
ck_en => CS.OUTPUTSELECT
reset => rx_shift_reg[0].ACLR
reset => rx_shift_reg[1].ACLR
reset => rx_shift_reg[2].ACLR
reset => rx_shift_reg[3].ACLR
reset => rx_shift_reg[4].ACLR
reset => rx_shift_reg[5].ACLR
reset => rx_shift_reg[6].ACLR
reset => rx_shift_reg[7].ACLR
reset => full~reg0.ACLR
reset => d_out_valid_delayed.PRESET
reset => CS~31.DATAIN
d_out[0] <= rx_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= rx_shift_reg[1].DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= rx_shift_reg[2].DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= rx_shift_reg[3].DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= rx_shift_reg[4].DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= rx_shift_reg[5].DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= rx_shift_reg[6].DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= rx_shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
full <= full~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_clr => FULL_FLAG.IN1


|test|Encoder:inst5
ENC_1A => COUNT_1[0].CLK
ENC_1A => COUNT_1[1].CLK
ENC_1A => COUNT_1[2].CLK
ENC_1A => COUNT_1[3].CLK
ENC_1A => COUNT_1[4].CLK
ENC_1A => COUNT_1[5].CLK
ENC_1A => COUNT_1[6].CLK
ENC_1A => COUNT_1[7].CLK
ENC_1A => COUNT_1[8].CLK
ENC_1A => COUNT_1[9].CLK
ENC_1A => COUNT_1[10].CLK
ENC_1A => COUNT_1[11].CLK
ENC_1A => COUNT_1[12].CLK
ENC_1A => COUNT_1[13].CLK
ENC_1A => COUNT_1[14].CLK
ENC_1A => COUNT_1[15].CLK
ENC_1A => COUNT_1[16].CLK
ENC_1A => COUNT_1[17].CLK
ENC_1A => COUNT_1[18].CLK
ENC_1A => COUNT_1[19].CLK
ENC_1A => COUNT_1[20].CLK
ENC_1A => COUNT_1[21].CLK
ENC_1A => COUNT_1[22].CLK
ENC_1A => COUNT_1[23].CLK
ENC_1A => COUNT_1[24].CLK
ENC_1A => COUNT_1[25].CLK
ENC_1A => COUNT_1[26].CLK
ENC_1A => COUNT_1[27].CLK
ENC_1A => COUNT_1[28].CLK
ENC_1A => COUNT_1[29].CLK
ENC_1A => COUNT_1[30].CLK
ENC_1A => COUNT_1[31].CLK
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_1B => COUNT_1.OUTPUTSELECT
ENC_2A => COUNT_2[0].CLK
ENC_2A => COUNT_2[1].CLK
ENC_2A => COUNT_2[2].CLK
ENC_2A => COUNT_2[3].CLK
ENC_2A => COUNT_2[4].CLK
ENC_2A => COUNT_2[5].CLK
ENC_2A => COUNT_2[6].CLK
ENC_2A => COUNT_2[7].CLK
ENC_2A => COUNT_2[8].CLK
ENC_2A => COUNT_2[9].CLK
ENC_2A => COUNT_2[10].CLK
ENC_2A => COUNT_2[11].CLK
ENC_2A => COUNT_2[12].CLK
ENC_2A => COUNT_2[13].CLK
ENC_2A => COUNT_2[14].CLK
ENC_2A => COUNT_2[15].CLK
ENC_2A => COUNT_2[16].CLK
ENC_2A => COUNT_2[17].CLK
ENC_2A => COUNT_2[18].CLK
ENC_2A => COUNT_2[19].CLK
ENC_2A => COUNT_2[20].CLK
ENC_2A => COUNT_2[21].CLK
ENC_2A => COUNT_2[22].CLK
ENC_2A => COUNT_2[23].CLK
ENC_2A => COUNT_2[24].CLK
ENC_2A => COUNT_2[25].CLK
ENC_2A => COUNT_2[26].CLK
ENC_2A => COUNT_2[27].CLK
ENC_2A => COUNT_2[28].CLK
ENC_2A => COUNT_2[29].CLK
ENC_2A => COUNT_2[30].CLK
ENC_2A => COUNT_2[31].CLK
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
ENC_2B => COUNT_2.OUTPUTSELECT
nChipSel => process_0.IN0
nRead => ~NO_FANOUT~
nWrite => process_0.IN1
ADDRESS => process_0.IN1
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => DATA_BUS.OUTPUTSELECT
ADDRESS => process_0.IN1
DATA_BUS[0] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[1] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[2] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[3] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[4] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[5] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[6] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[7] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[8] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[9] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[10] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[11] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[12] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[13] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[14] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[15] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[16] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[17] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[18] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[19] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[20] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[21] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[22] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[23] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[24] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[25] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[26] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[27] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[28] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[29] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[30] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[31] <= DATA_BUS.DB_MAX_OUTPUT_PORT_TYPE


|test|FSM:inst14
Clock => testdata.CLK
Clock => outclockcounter[0].CLK
Clock => outclockcounter[1].CLK
Clock => outclockcounter[2].CLK
Clock => outclockcounter[3].CLK
Clock => outclockcounter[4].CLK
Clock => outclockcounter[5].CLK
Clock => outclockcounter[6].CLK
Clock => outclockcounter[7].CLK
Clock => outclockcounter[8].CLK
Clock => outclockcounter[9].CLK
Clock => outclockcounter[10].CLK
Clock => outclockcounter[11].CLK
Clock => outclockcounter[12].CLK
Clock => outclockcounter[13].CLK
Clock => outclockcounter[14].CLK
Clock => outclockcounter[15].CLK
Clock => outclockcounter[16].CLK
Clock => outclockcounter[17].CLK
Clock => outclockcounter[18].CLK
Clock => outclockcounter[19].CLK
Clock => outclockcounter[20].CLK
Clock => outclockcounter[21].CLK
Clock => outclockcounter[22].CLK
Clock => outclockcounter[23].CLK
Clock => outclockcounter[24].CLK
Clock => outclockcounter[25].CLK
Clock => outclockcounter[26].CLK
Clock => outclockcounter[27].CLK
Clock => outclockcounter[28].CLK
Clock => outclockcounter[29].CLK
Clock => outclockcounter[30].CLK
Clock => outclockcounter[31].CLK
Clock => done.CLK
Clock => count[0].CLK
Clock => count[1].CLK
Clock => count[2].CLK
Clock => count[3].CLK
Clock => count[4].CLK
Clock => count[5].CLK
Clock => count[6].CLK
Clock => count[7].CLK
Clock => count[8].CLK
Clock => count[9].CLK
Clock => count[10].CLK
Clock => count[11].CLK
Clock => count[12].CLK
Clock => count[13].CLK
Clock => count[14].CLK
Clock => count[15].CLK
Clock => count[16].CLK
Clock => count[17].CLK
Clock => count[18].CLK
Clock => count[19].CLK
Clock => count[20].CLK
Clock => count[21].CLK
Clock => count[22].CLK
Clock => count[23].CLK
Clock => count[24].CLK
Clock => count[25].CLK
Clock => count[26].CLK
Clock => count[27].CLK
Clock => count[28].CLK
Clock => count[29].CLK
Clock => count[30].CLK
Clock => count[31].CLK
Clock => SclkInt.CLK
Clock => ResetOut~reg0.CLK
Clock => clockedin.CLK
Clock => incounter[0].CLK
Clock => incounter[1].CLK
Clock => incounter[2].CLK
Clock => incounter[3].CLK
Clock => incounter[4].CLK
Clock => incounter[5].CLK
Clock => incounter[6].CLK
Clock => incounter[7].CLK
Clock => incounter[8].CLK
Clock => incounter[9].CLK
Clock => incounter[10].CLK
Clock => incounter[11].CLK
Clock => incounter[12].CLK
Clock => incounter[13].CLK
Clock => incounter[14].CLK
Clock => incounter[15].CLK
Clock => incounter[16].CLK
Clock => incounter[17].CLK
Clock => incounter[18].CLK
Clock => incounter[19].CLK
Clock => incounter[20].CLK
Clock => incounter[21].CLK
Clock => incounter[22].CLK
Clock => incounter[23].CLK
Clock => incounter[24].CLK
Clock => incounter[25].CLK
Clock => incounter[26].CLK
Clock => incounter[27].CLK
Clock => incounter[28].CLK
Clock => incounter[29].CLK
Clock => incounter[30].CLK
Clock => incounter[31].CLK
Clock => shiftregister[0].CLK
Clock => shiftregister[1].CLK
Clock => shiftregister[2].CLK
Clock => shiftregister[3].CLK
Clock => shiftregister[4].CLK
Clock => shiftregister[5].CLK
Clock => shiftregister[6].CLK
Clock => shiftregister[7].CLK
Clock => shiftregister[8].CLK
Clock => shiftregister[9].CLK
Clock => shiftregister[10].CLK
Clock => shiftregister[11].CLK
Clock => shiftregister[12].CLK
Clock => shiftregister[13].CLK
Clock => shiftregister[14].CLK
Clock => shiftregister[15].CLK
Clock => shiftregister[16].CLK
Clock => shiftregister[17].CLK
Clock => shiftregister[18].CLK
Clock => shiftregister[19].CLK
Clock => shiftregister[20].CLK
Clock => shiftregister[21].CLK
Clock => shiftregister[22].CLK
Clock => shiftregister[23].CLK
Clock => shiftregister[24].CLK
Clock => shiftregister[25].CLK
Clock => shiftregister[26].CLK
Clock => shiftregister[27].CLK
Clock => shiftregister[28].CLK
Clock => shiftregister[29].CLK
Clock => shiftregister[30].CLK
Clock => shiftregister[31].CLK
Clock => shiftregister[32].CLK
Clock => shiftregister[33].CLK
Clock => shiftregister[34].CLK
Clock => shiftregister[35].CLK
Clock => shiftregister[36].CLK
Clock => shiftregister[37].CLK
Clock => shiftregister[38].CLK
Clock => shiftregister[39].CLK
Clock => shiftregister[40].CLK
Clock => shiftregister[41].CLK
Clock => shiftregister[42].CLK
Clock => shiftregister[43].CLK
Clock => shiftregister[44].CLK
Clock => shiftregister[45].CLK
Clock => shiftregister[46].CLK
Clock => shiftregister[47].CLK
Clock => shiftregister[48].CLK
Clock => shiftregister[49].CLK
Clock => shiftregister[50].CLK
Clock => shiftregister[51].CLK
Clock => shiftregister[52].CLK
Clock => shiftregister[53].CLK
Clock => shiftregister[54].CLK
Clock => shiftregister[55].CLK
Clock => shiftregister[56].CLK
Clock => shiftregister[57].CLK
Clock => shiftregister[58].CLK
Clock => shiftregister[59].CLK
Clock => shiftregister[60].CLK
Clock => shiftregister[61].CLK
Clock => shiftregister[62].CLK
Clock => shiftregister[63].CLK
Clock => shiftregister[64].CLK
Clock => shiftregister[65].CLK
Clock => shiftregister[66].CLK
Clock => shiftregister[67].CLK
Clock => shiftregister[68].CLK
Clock => shiftregister[69].CLK
Clock => shiftregister[70].CLK
Clock => shiftregister[71].CLK
Clock => shiftregister[72].CLK
Clock => shiftregister[73].CLK
Clock => shiftregister[74].CLK
Clock => shiftregister[75].CLK
Clock => shiftregister[76].CLK
Clock => shiftregister[77].CLK
Clock => shiftregister[78].CLK
Clock => shiftregister[79].CLK
Clock => shiftregister[80].CLK
Clock => shiftregister[81].CLK
Clock => shiftregister[82].CLK
Clock => shiftregister[83].CLK
Clock => shiftregister[84].CLK
Clock => shiftregister[85].CLK
Clock => shiftregister[86].CLK
Clock => shiftregister[87].CLK
Clock => shiftregister[88].CLK
Clock => shiftregister[89].CLK
Clock => shiftregister[90].CLK
Clock => shiftregister[91].CLK
Clock => shiftregister[92].CLK
Clock => shiftregister[93].CLK
Clock => shiftregister[94].CLK
Clock => shiftregister[95].CLK
Clock => shiftregister[96].CLK
Clock => shiftregister[97].CLK
Clock => shiftregister[98].CLK
Clock => shiftregister[99].CLK
Clock => shiftregister[100].CLK
Clock => shiftregister[101].CLK
Clock => shiftregister[102].CLK
Clock => shiftregister[103].CLK
Clock => shiftregister[104].CLK
Clock => shiftregister[105].CLK
Clock => shiftregister[106].CLK
Clock => shiftregister[107].CLK
Clock => shiftregister[108].CLK
Clock => shiftregister[109].CLK
Clock => shiftregister[110].CLK
Clock => shiftregister[111].CLK
Clock => shiftregister[112].CLK
Clock => shiftregister[113].CLK
Clock => shiftregister[114].CLK
Clock => shiftregister[115].CLK
Clock => shiftregister[116].CLK
Clock => shiftregister[117].CLK
Clock => shiftregister[118].CLK
Clock => shiftregister[119].CLK
Clock => shiftregister[120].CLK
Clock => shiftregister[121].CLK
Clock => shiftregister[122].CLK
Clock => shiftregister[123].CLK
Clock => shiftregister[124].CLK
Clock => shiftregister[125].CLK
Clock => shiftregister[126].CLK
Clock => shiftregister[127].CLK
Clock => shiftregister[128].CLK
Clock => shiftregister[129].CLK
Clock => shiftregister[130].CLK
Clock => shiftregister[131].CLK
Clock => shiftregister[132].CLK
Clock => shiftregister[133].CLK
Clock => shiftregister[134].CLK
Clock => shiftregister[135].CLK
Clock => shiftregister[136].CLK
Clock => shiftregister[137].CLK
Clock => shiftregister[138].CLK
Clock => shiftregister[139].CLK
Clock => shiftregister[140].CLK
Clock => shiftregister[141].CLK
Clock => shiftregister[142].CLK
Clock => shiftregister[143].CLK
Clock => shiftregister[144].CLK
Clock => shiftregister[145].CLK
Clock => shiftregister[146].CLK
Clock => shiftregister[147].CLK
Clock => shiftregister[148].CLK
Clock => shiftregister[149].CLK
Clock => shiftregister[150].CLK
Clock => shiftregister[151].CLK
Clock => shiftregister[152].CLK
Clock => shiftregister[153].CLK
Clock => shiftregister[154].CLK
Clock => shiftregister[155].CLK
Clock => shiftregister[156].CLK
Clock => shiftregister[157].CLK
Clock => shiftregister[158].CLK
Clock => shiftregister[159].CLK
Clock => dataregister[0].CLK
Clock => dataregister[1].CLK
Clock => dataregister[2].CLK
Clock => dataregister[3].CLK
Clock => dataregister[4].CLK
Clock => dataregister[5].CLK
Clock => dataregister[6].CLK
Clock => dataregister[7].CLK
Clock => dataregister[8].CLK
Clock => dataregister[9].CLK
Clock => dataregister[10].CLK
Clock => dataregister[11].CLK
Clock => dataregister[12].CLK
Clock => dataregister[13].CLK
Clock => dataregister[14].CLK
Clock => dataregister[15].CLK
Clock => dataregister[16].CLK
Clock => dataregister[17].CLK
Clock => dataregister[18].CLK
Clock => dataregister[19].CLK
Clock => dataregister[20].CLK
Clock => dataregister[21].CLK
Clock => dataregister[22].CLK
Clock => dataregister[23].CLK
Clock => dataregister[24].CLK
Clock => dataregister[25].CLK
Clock => dataregister[26].CLK
Clock => dataregister[27].CLK
Clock => dataregister[28].CLK
Clock => dataregister[29].CLK
Clock => dataregister[30].CLK
Clock => dataregister[31].CLK
Clock => dataregister[32].CLK
Clock => dataregister[33].CLK
Clock => dataregister[34].CLK
Clock => dataregister[35].CLK
Clock => dataregister[36].CLK
Clock => dataregister[37].CLK
Clock => dataregister[38].CLK
Clock => dataregister[39].CLK
Clock => dataregister[40].CLK
Clock => dataregister[41].CLK
Clock => dataregister[42].CLK
Clock => dataregister[43].CLK
Clock => dataregister[44].CLK
Clock => dataregister[45].CLK
Clock => dataregister[46].CLK
Clock => dataregister[47].CLK
Clock => dataregister[48].CLK
Clock => dataregister[49].CLK
Clock => dataregister[50].CLK
Clock => dataregister[51].CLK
Clock => dataregister[52].CLK
Clock => dataregister[53].CLK
Clock => dataregister[54].CLK
Clock => dataregister[55].CLK
Clock => dataregister[56].CLK
Clock => dataregister[57].CLK
Clock => dataregister[58].CLK
Clock => dataregister[59].CLK
Clock => dataregister[60].CLK
Clock => dataregister[61].CLK
Clock => dataregister[62].CLK
Clock => dataregister[63].CLK
Clock => dataregister[64].CLK
Clock => dataregister[65].CLK
Clock => dataregister[66].CLK
Clock => dataregister[67].CLK
Clock => dataregister[68].CLK
Clock => dataregister[69].CLK
Clock => dataregister[70].CLK
Clock => dataregister[71].CLK
Clock => dataregister[72].CLK
Clock => dataregister[73].CLK
Clock => dataregister[74].CLK
Clock => dataregister[75].CLK
Clock => dataregister[76].CLK
Clock => dataregister[77].CLK
Clock => dataregister[78].CLK
Clock => dataregister[79].CLK
Clock => dataregister[80].CLK
Clock => dataregister[81].CLK
Clock => dataregister[82].CLK
Clock => dataregister[83].CLK
Clock => dataregister[84].CLK
Clock => dataregister[85].CLK
Clock => dataregister[86].CLK
Clock => dataregister[87].CLK
Clock => dataregister[88].CLK
Clock => dataregister[89].CLK
Clock => dataregister[90].CLK
Clock => dataregister[91].CLK
Clock => dataregister[92].CLK
Clock => dataregister[93].CLK
Clock => dataregister[94].CLK
Clock => dataregister[95].CLK
Clock => dataregister[96].CLK
Clock => dataregister[97].CLK
Clock => dataregister[98].CLK
Clock => dataregister[99].CLK
Clock => dataregister[100].CLK
Clock => dataregister[101].CLK
Clock => dataregister[102].CLK
Clock => dataregister[103].CLK
Clock => dataregister[104].CLK
Clock => dataregister[105].CLK
Clock => dataregister[106].CLK
Clock => dataregister[107].CLK
Clock => dataregister[108].CLK
Clock => dataregister[109].CLK
Clock => dataregister[110].CLK
Clock => dataregister[111].CLK
Clock => dataregister[112].CLK
Clock => dataregister[113].CLK
Clock => dataregister[114].CLK
Clock => dataregister[115].CLK
Clock => dataregister[116].CLK
Clock => dataregister[117].CLK
Clock => dataregister[118].CLK
Clock => dataregister[119].CLK
Clock => dataregister[120].CLK
Clock => dataregister[121].CLK
Clock => dataregister[122].CLK
Clock => dataregister[123].CLK
Clock => dataregister[124].CLK
Clock => dataregister[125].CLK
Clock => dataregister[126].CLK
Clock => dataregister[127].CLK
Clock => dataregister[128].CLK
Clock => dataregister[129].CLK
Clock => dataregister[130].CLK
Clock => dataregister[131].CLK
Clock => dataregister[132].CLK
Clock => dataregister[133].CLK
Clock => dataregister[134].CLK
Clock => dataregister[135].CLK
Clock => dataregister[136].CLK
Clock => dataregister[137].CLK
Clock => dataregister[138].CLK
Clock => dataregister[139].CLK
Clock => dataregister[140].CLK
Clock => dataregister[141].CLK
Clock => dataregister[142].CLK
Clock => dataregister[143].CLK
Clock => dataregister[144].CLK
Clock => dataregister[145].CLK
Clock => dataregister[146].CLK
Clock => dataregister[147].CLK
Clock => dataregister[148].CLK
Clock => dataregister[149].CLK
Clock => dataregister[150].CLK
Clock => dataregister[151].CLK
Clock => dataregister[152].CLK
Clock => dataregister[153].CLK
Clock => dataregister[154].CLK
Clock => dataregister[155].CLK
Clock => dataregister[156].CLK
Clock => dataregister[157].CLK
Clock => dataregister[158].CLK
Clock => dataregister[159].CLK
ResetIn => clockedin.ACLR
ResetIn => incounter[0].ACLR
ResetIn => incounter[1].ACLR
ResetIn => incounter[2].ACLR
ResetIn => incounter[3].ACLR
ResetIn => incounter[4].ACLR
ResetIn => incounter[5].ACLR
ResetIn => incounter[6].ACLR
ResetIn => incounter[7].ACLR
ResetIn => incounter[8].ACLR
ResetIn => incounter[9].ACLR
ResetIn => incounter[10].ACLR
ResetIn => incounter[11].ACLR
ResetIn => incounter[12].ACLR
ResetIn => incounter[13].ACLR
ResetIn => incounter[14].ACLR
ResetIn => incounter[15].ACLR
ResetIn => incounter[16].ACLR
ResetIn => incounter[17].ACLR
ResetIn => incounter[18].ACLR
ResetIn => incounter[19].ACLR
ResetIn => incounter[20].ACLR
ResetIn => incounter[21].ACLR
ResetIn => incounter[22].ACLR
ResetIn => incounter[23].ACLR
ResetIn => incounter[24].ACLR
ResetIn => incounter[25].ACLR
ResetIn => incounter[26].ACLR
ResetIn => incounter[27].ACLR
ResetIn => incounter[28].ACLR
ResetIn => incounter[29].ACLR
ResetIn => incounter[30].ACLR
ResetIn => incounter[31].ACLR
ResetIn => shiftregister[0].ALOAD
ResetIn => shiftregister[1].ALOAD
ResetIn => shiftregister[2].ALOAD
ResetIn => shiftregister[3].ALOAD
ResetIn => shiftregister[4].ALOAD
ResetIn => shiftregister[5].ALOAD
ResetIn => shiftregister[6].ALOAD
ResetIn => shiftregister[7].ALOAD
ResetIn => shiftregister[8].ALOAD
ResetIn => shiftregister[9].ALOAD
ResetIn => shiftregister[10].ALOAD
ResetIn => shiftregister[11].ALOAD
ResetIn => shiftregister[12].ALOAD
ResetIn => shiftregister[13].ALOAD
ResetIn => shiftregister[14].ALOAD
ResetIn => shiftregister[15].ALOAD
ResetIn => shiftregister[16].ALOAD
ResetIn => shiftregister[17].ALOAD
ResetIn => shiftregister[18].ALOAD
ResetIn => shiftregister[19].ALOAD
ResetIn => shiftregister[20].ALOAD
ResetIn => shiftregister[21].ALOAD
ResetIn => shiftregister[22].ALOAD
ResetIn => shiftregister[23].ALOAD
ResetIn => shiftregister[24].ALOAD
ResetIn => shiftregister[25].ALOAD
ResetIn => shiftregister[26].ALOAD
ResetIn => shiftregister[27].ALOAD
ResetIn => shiftregister[28].ALOAD
ResetIn => shiftregister[29].ALOAD
ResetIn => shiftregister[30].ALOAD
ResetIn => shiftregister[31].ALOAD
ResetIn => shiftregister[32].ALOAD
ResetIn => shiftregister[33].ALOAD
ResetIn => shiftregister[34].ALOAD
ResetIn => shiftregister[35].ALOAD
ResetIn => shiftregister[36].ALOAD
ResetIn => shiftregister[37].ALOAD
ResetIn => shiftregister[38].ALOAD
ResetIn => shiftregister[39].ALOAD
ResetIn => shiftregister[40].ALOAD
ResetIn => shiftregister[41].ALOAD
ResetIn => shiftregister[42].ALOAD
ResetIn => shiftregister[43].ALOAD
ResetIn => shiftregister[44].ALOAD
ResetIn => shiftregister[45].ALOAD
ResetIn => shiftregister[46].ALOAD
ResetIn => shiftregister[47].ALOAD
ResetIn => shiftregister[48].ALOAD
ResetIn => shiftregister[49].ALOAD
ResetIn => shiftregister[50].ALOAD
ResetIn => shiftregister[51].ALOAD
ResetIn => shiftregister[52].ALOAD
ResetIn => shiftregister[53].ALOAD
ResetIn => shiftregister[54].ALOAD
ResetIn => shiftregister[55].ALOAD
ResetIn => shiftregister[56].ALOAD
ResetIn => shiftregister[57].ALOAD
ResetIn => shiftregister[58].ALOAD
ResetIn => shiftregister[59].ALOAD
ResetIn => shiftregister[60].ALOAD
ResetIn => shiftregister[61].ALOAD
ResetIn => shiftregister[62].ALOAD
ResetIn => shiftregister[63].ALOAD
ResetIn => shiftregister[64].ALOAD
ResetIn => shiftregister[65].ALOAD
ResetIn => shiftregister[66].ALOAD
ResetIn => shiftregister[67].ALOAD
ResetIn => shiftregister[68].ALOAD
ResetIn => shiftregister[69].ALOAD
ResetIn => shiftregister[70].ALOAD
ResetIn => shiftregister[71].ALOAD
ResetIn => shiftregister[72].ALOAD
ResetIn => shiftregister[73].ALOAD
ResetIn => shiftregister[74].ALOAD
ResetIn => shiftregister[75].ALOAD
ResetIn => shiftregister[76].ALOAD
ResetIn => shiftregister[77].ALOAD
ResetIn => shiftregister[78].ALOAD
ResetIn => shiftregister[79].ALOAD
ResetIn => shiftregister[80].ALOAD
ResetIn => shiftregister[81].ALOAD
ResetIn => shiftregister[82].ALOAD
ResetIn => shiftregister[83].ALOAD
ResetIn => shiftregister[84].ALOAD
ResetIn => shiftregister[85].ALOAD
ResetIn => shiftregister[86].ALOAD
ResetIn => shiftregister[87].ALOAD
ResetIn => shiftregister[88].ALOAD
ResetIn => shiftregister[89].ALOAD
ResetIn => shiftregister[90].ALOAD
ResetIn => shiftregister[91].ALOAD
ResetIn => shiftregister[92].ALOAD
ResetIn => shiftregister[93].ALOAD
ResetIn => shiftregister[94].ALOAD
ResetIn => shiftregister[95].ALOAD
ResetIn => shiftregister[96].ALOAD
ResetIn => shiftregister[97].ALOAD
ResetIn => shiftregister[98].ALOAD
ResetIn => shiftregister[99].ALOAD
ResetIn => shiftregister[100].ALOAD
ResetIn => shiftregister[101].ALOAD
ResetIn => shiftregister[102].ALOAD
ResetIn => shiftregister[103].ALOAD
ResetIn => shiftregister[104].ALOAD
ResetIn => shiftregister[105].ALOAD
ResetIn => shiftregister[106].ALOAD
ResetIn => shiftregister[107].ALOAD
ResetIn => shiftregister[108].ALOAD
ResetIn => shiftregister[109].ALOAD
ResetIn => shiftregister[110].ALOAD
ResetIn => shiftregister[111].ALOAD
ResetIn => shiftregister[112].ALOAD
ResetIn => shiftregister[113].ALOAD
ResetIn => shiftregister[114].ALOAD
ResetIn => shiftregister[115].ALOAD
ResetIn => shiftregister[116].ALOAD
ResetIn => shiftregister[117].ALOAD
ResetIn => shiftregister[118].ALOAD
ResetIn => shiftregister[119].ALOAD
ResetIn => shiftregister[120].ALOAD
ResetIn => shiftregister[121].ALOAD
ResetIn => shiftregister[122].ALOAD
ResetIn => shiftregister[123].ALOAD
ResetIn => shiftregister[124].ALOAD
ResetIn => shiftregister[125].ALOAD
ResetIn => shiftregister[126].ALOAD
ResetIn => shiftregister[127].ALOAD
ResetIn => shiftregister[128].ALOAD
ResetIn => shiftregister[129].ALOAD
ResetIn => shiftregister[130].ALOAD
ResetIn => shiftregister[131].ALOAD
ResetIn => shiftregister[132].ALOAD
ResetIn => shiftregister[133].ALOAD
ResetIn => shiftregister[134].ALOAD
ResetIn => shiftregister[135].ALOAD
ResetIn => shiftregister[136].ALOAD
ResetIn => shiftregister[137].ALOAD
ResetIn => shiftregister[138].ALOAD
ResetIn => shiftregister[139].ALOAD
ResetIn => shiftregister[140].ALOAD
ResetIn => shiftregister[141].ALOAD
ResetIn => shiftregister[142].ALOAD
ResetIn => shiftregister[143].ALOAD
ResetIn => shiftregister[144].ALOAD
ResetIn => shiftregister[145].ALOAD
ResetIn => shiftregister[146].ALOAD
ResetIn => shiftregister[147].ALOAD
ResetIn => shiftregister[148].ALOAD
ResetIn => shiftregister[149].ALOAD
ResetIn => shiftregister[150].ALOAD
ResetIn => shiftregister[151].ALOAD
ResetIn => shiftregister[152].ALOAD
ResetIn => shiftregister[153].ALOAD
ResetIn => shiftregister[154].ALOAD
ResetIn => shiftregister[155].ALOAD
ResetIn => shiftregister[156].ALOAD
ResetIn => shiftregister[157].ALOAD
ResetIn => shiftregister[158].ALOAD
ResetIn => shiftregister[159].ALOAD
ResetIn => dataregister[0].ACLR
ResetIn => dataregister[1].ACLR
ResetIn => dataregister[2].ACLR
ResetIn => dataregister[3].ACLR
ResetIn => dataregister[4].ACLR
ResetIn => dataregister[5].ACLR
ResetIn => dataregister[6].ACLR
ResetIn => dataregister[7].ACLR
ResetIn => dataregister[8].ACLR
ResetIn => dataregister[9].ACLR
ResetIn => dataregister[10].ACLR
ResetIn => dataregister[11].ACLR
ResetIn => dataregister[12].ACLR
ResetIn => dataregister[13].ACLR
ResetIn => dataregister[14].ACLR
ResetIn => dataregister[15].ACLR
ResetIn => dataregister[16].ACLR
ResetIn => dataregister[17].ACLR
ResetIn => dataregister[18].ACLR
ResetIn => dataregister[19].ACLR
ResetIn => dataregister[20].ACLR
ResetIn => dataregister[21].ACLR
ResetIn => dataregister[22].ACLR
ResetIn => dataregister[23].ACLR
ResetIn => dataregister[24].ACLR
ResetIn => dataregister[25].ACLR
ResetIn => dataregister[26].ACLR
ResetIn => dataregister[27].ACLR
ResetIn => dataregister[28].ACLR
ResetIn => dataregister[29].ACLR
ResetIn => dataregister[30].ACLR
ResetIn => dataregister[31].ACLR
ResetIn => dataregister[32].ACLR
ResetIn => dataregister[33].ACLR
ResetIn => dataregister[34].ACLR
ResetIn => dataregister[35].ACLR
ResetIn => dataregister[36].ACLR
ResetIn => dataregister[37].ACLR
ResetIn => dataregister[38].ACLR
ResetIn => dataregister[39].ACLR
ResetIn => dataregister[40].ACLR
ResetIn => dataregister[41].ACLR
ResetIn => dataregister[42].ACLR
ResetIn => dataregister[43].ACLR
ResetIn => dataregister[44].ACLR
ResetIn => dataregister[45].ACLR
ResetIn => dataregister[46].ACLR
ResetIn => dataregister[47].ACLR
ResetIn => dataregister[48].ACLR
ResetIn => dataregister[49].ACLR
ResetIn => dataregister[50].ACLR
ResetIn => dataregister[51].ACLR
ResetIn => dataregister[52].ACLR
ResetIn => dataregister[53].ACLR
ResetIn => dataregister[54].ACLR
ResetIn => dataregister[55].ACLR
ResetIn => dataregister[56].ACLR
ResetIn => dataregister[57].ACLR
ResetIn => dataregister[58].ACLR
ResetIn => dataregister[59].ACLR
ResetIn => dataregister[60].ACLR
ResetIn => dataregister[61].ACLR
ResetIn => dataregister[62].ACLR
ResetIn => dataregister[63].ACLR
ResetIn => dataregister[64].ACLR
ResetIn => dataregister[65].ACLR
ResetIn => dataregister[66].ACLR
ResetIn => dataregister[67].ACLR
ResetIn => dataregister[68].ACLR
ResetIn => dataregister[69].ACLR
ResetIn => dataregister[70].ACLR
ResetIn => dataregister[71].ACLR
ResetIn => dataregister[72].ACLR
ResetIn => dataregister[73].ACLR
ResetIn => dataregister[74].ACLR
ResetIn => dataregister[75].ACLR
ResetIn => dataregister[76].ACLR
ResetIn => dataregister[77].ACLR
ResetIn => dataregister[78].ACLR
ResetIn => dataregister[79].ACLR
ResetIn => dataregister[80].ACLR
ResetIn => dataregister[81].ACLR
ResetIn => dataregister[82].ACLR
ResetIn => dataregister[83].ACLR
ResetIn => dataregister[84].ACLR
ResetIn => dataregister[85].ACLR
ResetIn => dataregister[86].ACLR
ResetIn => dataregister[87].ACLR
ResetIn => dataregister[88].ACLR
ResetIn => dataregister[89].ACLR
ResetIn => dataregister[90].ACLR
ResetIn => dataregister[91].ACLR
ResetIn => dataregister[92].ACLR
ResetIn => dataregister[93].ACLR
ResetIn => dataregister[94].ACLR
ResetIn => dataregister[95].ACLR
ResetIn => dataregister[96].ACLR
ResetIn => dataregister[97].ACLR
ResetIn => dataregister[98].ACLR
ResetIn => dataregister[99].ACLR
ResetIn => dataregister[100].ACLR
ResetIn => dataregister[101].ACLR
ResetIn => dataregister[102].ACLR
ResetIn => dataregister[103].ACLR
ResetIn => dataregister[104].ACLR
ResetIn => dataregister[105].ACLR
ResetIn => dataregister[106].ACLR
ResetIn => dataregister[107].ACLR
ResetIn => dataregister[108].ACLR
ResetIn => dataregister[109].ACLR
ResetIn => dataregister[110].ACLR
ResetIn => dataregister[111].ACLR
ResetIn => dataregister[112].ACLR
ResetIn => dataregister[113].ACLR
ResetIn => dataregister[114].ACLR
ResetIn => dataregister[115].ACLR
ResetIn => dataregister[116].ACLR
ResetIn => dataregister[117].ACLR
ResetIn => dataregister[118].ACLR
ResetIn => dataregister[119].ACLR
ResetIn => dataregister[120].ACLR
ResetIn => dataregister[121].ACLR
ResetIn => dataregister[122].ACLR
ResetIn => dataregister[123].ACLR
ResetIn => dataregister[124].ACLR
ResetIn => dataregister[125].ACLR
ResetIn => dataregister[126].ACLR
ResetIn => dataregister[127].ACLR
ResetIn => dataregister[128].ACLR
ResetIn => dataregister[129].ACLR
ResetIn => dataregister[130].ACLR
ResetIn => dataregister[131].ACLR
ResetIn => dataregister[132].ACLR
ResetIn => dataregister[133].ACLR
ResetIn => dataregister[134].ACLR
ResetIn => dataregister[135].ACLR
ResetIn => dataregister[136].ACLR
ResetIn => dataregister[137].ACLR
ResetIn => dataregister[138].ACLR
ResetIn => dataregister[139].ACLR
ResetIn => dataregister[140].ACLR
ResetIn => dataregister[141].ACLR
ResetIn => dataregister[142].ACLR
ResetIn => dataregister[143].ACLR
ResetIn => dataregister[144].ACLR
ResetIn => dataregister[145].ACLR
ResetIn => dataregister[146].ACLR
ResetIn => dataregister[147].ACLR
ResetIn => dataregister[148].ACLR
ResetIn => dataregister[149].ACLR
ResetIn => dataregister[150].ACLR
ResetIn => dataregister[151].ACLR
ResetIn => dataregister[152].ACLR
ResetIn => dataregister[153].ACLR
ResetIn => dataregister[154].ACLR
ResetIn => dataregister[155].ACLR
ResetIn => dataregister[156].ACLR
ResetIn => dataregister[157].ACLR
ResetIn => dataregister[158].ACLR
ResetIn => dataregister[159].ACLR
ResetIn => ResetOut.OUTPUTSELECT
ResetIn => SclkInt.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => count.OUTPUTSELECT
ResetIn => done.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
ResetIn => outclockcounter.OUTPUTSELECT
Din => dataregister.DATAB
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.OUTPUTSELECT
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAB
Topbit => shiftregister.DATAB
Topbit => shiftregister.DATAB
Topbit => shiftregister.DATAB
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Topbit => shiftregister.DATAA
Dout <= testdata.DB_MAX_OUTPUT_PORT_TYPE
SclkOut <= SclkInt.DB_MAX_OUTPUT_PORT_TYPE
ResetOut <= ResetOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


