Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct 27 09:41:13 2020
| Host         : Neilsons running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_2_control_sets_placed.rpt
| Design       : lab4_2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           21 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+------------------------+------------------------------+------------------+----------------+--------------+
|              Clock Signal              |      Enable Signal     |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+------------------------+------------------------------+------------------+----------------+--------------+
|  o_en/one_pulsed                       |                        | next_mode_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  o_en/one_pulsed                       |                        | next_mode[0]_i_2_n_0         |                1 |              1 |         1.00 |
|  o_en/one_pulsed                       |                        | rst_IBUF                     |                1 |              1 |         1.00 |
|  slowed_clk_for_4bits_flushing/CLK     |                        | DIGIT_OBUF[2]                |                1 |              1 |         1.00 |
|  next_mode_reg[1]_LDC_i_1_n_0          |                        | rst_IBUF                     |                1 |              1 |         1.00 |
|  temp_one_pulsed_BUFG                  |                        |                              |                1 |              2 |         2.00 |
|  slowed_for_counting_BUFG              | BCD1[3]_i_2_n_0        | BCD1[3]_i_1_n_0              |                2 |              4 |         2.00 |
|  slowed_for_counting_BUFG              | BCD2[3]_i_2_n_0        | BCD2[3]_i_1_n_0              |                1 |              4 |         4.00 |
|  slowed_for_counting_BUFG              | BCD0[3]_i_2_n_0        | BCD0[3]_i_1_n_0              |                3 |              4 |         1.33 |
|  slowed_clk_for_4bits_flushing/CLK     |                        |                              |                1 |              7 |         7.00 |
|  slowed_for_counting_BUFG              |                        |                              |                5 |              7 |         1.40 |
|  temp_one_pulsed_BUFG                  | next_rec1_BCD0         | rec1_BCD00                   |                4 |             16 |         4.00 |
|  temp_one_pulsed_BUFG                  | next_rec2_BCD0         | rec2_BCD00                   |                4 |             16 |         4.00 |
|  slowed_for_counting_BUFG              | resume_BCD1[3]_i_2_n_0 | resume_BCD0                  |                6 |             16 |         2.67 |
|  slowed_clk_for_buttons_to_record/Q[0] |                        |                              |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                         |                        |                              |               11 |             43 |         3.91 |
+----------------------------------------+------------------------+------------------------------+------------------+----------------+--------------+


