/******************************************************************************
 * COPYRIGHT CRAY INC. ar_pi_ip_mmrs_h.h
 * FILE: ar_pi_ip_mmrs_h.h
 * Created by v2h.c on Wed Oct  8 14:39:03 2014
 ******************************************************************************/

#ifndef _AR_PI_IP_MMRS_H_H_
#define _AR_PI_IP_MMRS_H_H_

#ifdef __GNUC__
#define _unused __attribute__((unused))
#else
#define _unused
#endif

#ifndef _GENERIC_MMRD_T_
#define _GENERIC_MMRD_T_
typedef struct {
	char* _name;		/* Field name */
	uint32_t _bpos;		/* Field bit postion */
	uint64_t _mask;		/* Field bit mask */
} generic_mmrd_t;
#endif

#ifndef _ERRCAT_MMRD_T_
#define _ERRCAT_MMRD_T_
typedef struct {
	char* _name;		/* Field name */
	uint32_t _bpos;		/* Field bit postion */
	uint32_t _ec;		/* Field error category */
} errcat_mmrd_t;
#endif

#ifndef _GENERIC_MMR_T_
#define _GENERIC_MMR_T_
typedef struct {
	char* _name;		/* MMR name */
	uint64_t _addr;		/* MMR address */
	int _size;		/* Size in bytes of MMR */
	int _depth;		/* Number of MMR instances */
	const generic_mmrd_t *_info;	/* MMR detail */
} generic_mmr_t;
#endif

static const generic_mmr_t* _ar_pi_ip_mmrs[] _unused;	/* PI_IP Array */

/*
 *  AR PI_IP MMR DETAIL DECLARATIONS
 */
static const generic_mmrd_t _ar_pi_cfg_den_ip_detail[] = {
    { "LINK_DOWN_RESET_COUNT", AR_PI_CFG_DEN_IP_LINK_DOWN_RESET_COUNT_BP, AR_PI_CFG_DEN_IP_LINK_DOWN_RESET_COUNT_MASK },
    { "PHY_LANE_RESET_PLTRST_ENABLE", AR_PI_CFG_DEN_IP_PHY_LANE_RESET_PLTRST_ENABLE_BP, AR_PI_CFG_DEN_IP_PHY_LANE_RESET_PLTRST_ENABLE_MASK },
    { "DEBUG_STATUS_PERF_CNTR_SEL", AR_PI_CFG_DEN_IP_DEBUG_STATUS_PERF_CNTR_SEL_BP, AR_PI_CFG_DEN_IP_DEBUG_STATUS_PERF_CNTR_SEL_MASK },
    { "LANE_COUNT_IN", AR_PI_CFG_DEN_IP_LANE_COUNT_IN_BP, AR_PI_CFG_DEN_IP_LANE_COUNT_IN_MASK },
    { "PCIE_DISABLE_GEN3_DC_BALANCE", AR_PI_CFG_DEN_IP_PCIE_DISABLE_GEN3_DC_BALANCE_BP, AR_PI_CFG_DEN_IP_PCIE_DISABLE_GEN3_DC_BALANCE_MASK },
    { "PCIE_GENERATION_SEL", AR_PI_CFG_DEN_IP_PCIE_GENERATION_SEL_BP, AR_PI_CFG_DEN_IP_PCIE_GENERATION_SEL_MASK },
    { "PHANTOM_FUNCTION_MODE_SEL", AR_PI_CFG_DEN_IP_PHANTOM_FUNCTION_MODE_SEL_BP, AR_PI_CFG_DEN_IP_PHANTOM_FUNCTION_MODE_SEL_MASK },
    { "LINK_DOWN_ENABLE", AR_PI_CFG_DEN_IP_LINK_DOWN_ENABLE_BP, AR_PI_CFG_DEN_IP_LINK_DOWN_ENABLE_MASK },
    { "PLTRST_ENABLE", AR_PI_CFG_DEN_IP_PLTRST_ENABLE_BP, AR_PI_CFG_DEN_IP_PLTRST_ENABLE_MASK },
    { "LINK_TRAINING_ENABLE", AR_PI_CFG_DEN_IP_LINK_TRAINING_ENABLE_BP, AR_PI_CFG_DEN_IP_LINK_TRAINING_ENABLE_MASK },
    { "CONFIG_ENABLE", AR_PI_CFG_DEN_IP_CONFIG_ENABLE_BP, AR_PI_CFG_DEN_IP_CONFIG_ENABLE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_sts_den_ip_detail[] = {
    { "FUNCTION_POWER_STATE", AR_PI_STS_DEN_IP_FUNCTION_POWER_STATE_BP, AR_PI_STS_DEN_IP_FUNCTION_POWER_STATE_MASK },
    { "FUNCTION_STATUS", AR_PI_STS_DEN_IP_FUNCTION_STATUS_BP, AR_PI_STS_DEN_IP_FUNCTION_STATUS_MASK },
    { "RCB_STATUS", AR_PI_STS_DEN_IP_RCB_STATUS_BP, AR_PI_STS_DEN_IP_RCB_STATUS_MASK },
    { "MAX_PAYLOAD_SIZE", AR_PI_STS_DEN_IP_MAX_PAYLOAD_SIZE_BP, AR_PI_STS_DEN_IP_MAX_PAYLOAD_SIZE_MASK },
    { "LTSSM_STATE", AR_PI_STS_DEN_IP_LTSSM_STATE_BP, AR_PI_STS_DEN_IP_LTSSM_STATE_MASK },
    { "LINK_POWER_STATE", AR_PI_STS_DEN_IP_LINK_POWER_STATE_BP, AR_PI_STS_DEN_IP_LINK_POWER_STATE_MASK },
    { "MAX_READ_REQ_SIZE", AR_PI_STS_DEN_IP_MAX_READ_REQ_SIZE_BP, AR_PI_STS_DEN_IP_MAX_READ_REQ_SIZE_MASK },
    { "LINK_STATUS", AR_PI_STS_DEN_IP_LINK_STATUS_BP, AR_PI_STS_DEN_IP_LINK_STATUS_MASK },
    { "NEGOTIATED_SPEED", AR_PI_STS_DEN_IP_NEGOTIATED_SPEED_BP, AR_PI_STS_DEN_IP_NEGOTIATED_SPEED_MASK },
    { "LINK_DOWN_RESET_OUT", AR_PI_STS_DEN_IP_LINK_DOWN_RESET_OUT_BP, AR_PI_STS_DEN_IP_LINK_DOWN_RESET_OUT_MASK },
    { "HOT_RESET_OUT", AR_PI_STS_DEN_IP_HOT_RESET_OUT_BP, AR_PI_STS_DEN_IP_HOT_RESET_OUT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_err_flg_ip_detail[] = {
    { "LB_RING_PCLK_UNFLOW", AR_PI_ERR_FLG_IP_LB_RING_PCLK_UNFLOW_BP, AR_PI_ERR_FLG_IP_LB_RING_PCLK_UNFLOW_MASK },
    { "LB_RING_PCLK_OVFLOW", AR_PI_ERR_FLG_IP_LB_RING_PCLK_OVFLOW_BP, AR_PI_ERR_FLG_IP_LB_RING_PCLK_OVFLOW_MASK },
    { "PM_CNTR_ROLLOVER", AR_PI_ERR_FLG_IP_PM_CNTR_ROLLOVER_BP, AR_PI_ERR_FLG_IP_PM_CNTR_ROLLOVER_MASK },
    { "PM_CNTR_PERR", AR_PI_ERR_FLG_IP_PM_CNTR_PERR_BP, AR_PI_ERR_FLG_IP_PM_CNTR_PERR_MASK },
    { "DEN_SPEED_CHANGE", AR_PI_ERR_FLG_IP_DEN_SPEED_CHANGE_BP, AR_PI_ERR_FLG_IP_DEN_SPEED_CHANGE_MASK },
    { "DEN_INTR", AR_PI_ERR_FLG_IP_DEN_INTR_BP, AR_PI_ERR_FLG_IP_DEN_INTR_MASK },
    { "DEN_DPA_INTR", AR_PI_ERR_FLG_IP_DEN_DPA_INTR_BP, AR_PI_ERR_FLG_IP_DEN_DPA_INTR_MASK },
    { "DEN_CORRECTABLE_ERROR", AR_PI_ERR_FLG_IP_DEN_CORRECTABLE_ERROR_BP, AR_PI_ERR_FLG_IP_DEN_CORRECTABLE_ERROR_MASK },
    { "DEN_NON_FATAL_ERROR", AR_PI_ERR_FLG_IP_DEN_NON_FATAL_ERROR_BP, AR_PI_ERR_FLG_IP_DEN_NON_FATAL_ERROR_MASK },
    { "DEN_FATAL_ERROR", AR_PI_ERR_FLG_IP_DEN_FATAL_ERROR_BP, AR_PI_ERR_FLG_IP_DEN_FATAL_ERROR_MASK },
    { "DIAG_ONLY", AR_PI_ERR_FLG_IP_DIAG_ONLY_BP, AR_PI_ERR_FLG_IP_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_pi_err_flg_ip_errcat[] = {
    { "LB_RING_PCLK_UNFLOW", AR_PI_ERR_FLG_IP_LB_RING_PCLK_UNFLOW_BP, AR_PI_ERR_FLG_IP_LB_RING_PCLK_UNFLOW_EC },
    { "LB_RING_PCLK_OVFLOW", AR_PI_ERR_FLG_IP_LB_RING_PCLK_OVFLOW_BP, AR_PI_ERR_FLG_IP_LB_RING_PCLK_OVFLOW_EC },
    { "PM_CNTR_ROLLOVER", AR_PI_ERR_FLG_IP_PM_CNTR_ROLLOVER_BP, AR_PI_ERR_FLG_IP_PM_CNTR_ROLLOVER_EC },
    { "PM_CNTR_PERR", AR_PI_ERR_FLG_IP_PM_CNTR_PERR_BP, AR_PI_ERR_FLG_IP_PM_CNTR_PERR_EC },
    { "DEN_SPEED_CHANGE", AR_PI_ERR_FLG_IP_DEN_SPEED_CHANGE_BP, AR_PI_ERR_FLG_IP_DEN_SPEED_CHANGE_EC },
    { "DEN_INTR", AR_PI_ERR_FLG_IP_DEN_INTR_BP, AR_PI_ERR_FLG_IP_DEN_INTR_EC },
    { "DEN_DPA_INTR", AR_PI_ERR_FLG_IP_DEN_DPA_INTR_BP, AR_PI_ERR_FLG_IP_DEN_DPA_INTR_EC },
    { "DEN_CORRECTABLE_ERROR", AR_PI_ERR_FLG_IP_DEN_CORRECTABLE_ERROR_BP, AR_PI_ERR_FLG_IP_DEN_CORRECTABLE_ERROR_EC },
    { "DEN_NON_FATAL_ERROR", AR_PI_ERR_FLG_IP_DEN_NON_FATAL_ERROR_BP, AR_PI_ERR_FLG_IP_DEN_NON_FATAL_ERROR_EC },
    { "DEN_FATAL_ERROR", AR_PI_ERR_FLG_IP_DEN_FATAL_ERROR_BP, AR_PI_ERR_FLG_IP_DEN_FATAL_ERROR_EC },
    { "DIAG_ONLY", AR_PI_ERR_FLG_IP_DIAG_ONLY_BP, AR_PI_ERR_FLG_IP_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_pi_err_clr_ip_detail[] = {
    { "LB_RING_PCLK_UNFLOW", AR_PI_ERR_CLR_IP_LB_RING_PCLK_UNFLOW_BP, AR_PI_ERR_CLR_IP_LB_RING_PCLK_UNFLOW_MASK },
    { "LB_RING_PCLK_OVFLOW", AR_PI_ERR_CLR_IP_LB_RING_PCLK_OVFLOW_BP, AR_PI_ERR_CLR_IP_LB_RING_PCLK_OVFLOW_MASK },
    { "PM_CNTR_ROLLOVER", AR_PI_ERR_CLR_IP_PM_CNTR_ROLLOVER_BP, AR_PI_ERR_CLR_IP_PM_CNTR_ROLLOVER_MASK },
    { "PM_CNTR_PERR", AR_PI_ERR_CLR_IP_PM_CNTR_PERR_BP, AR_PI_ERR_CLR_IP_PM_CNTR_PERR_MASK },
    { "DEN_SPEED_CHANGE", AR_PI_ERR_CLR_IP_DEN_SPEED_CHANGE_BP, AR_PI_ERR_CLR_IP_DEN_SPEED_CHANGE_MASK },
    { "DEN_INTR", AR_PI_ERR_CLR_IP_DEN_INTR_BP, AR_PI_ERR_CLR_IP_DEN_INTR_MASK },
    { "DEN_DPA_INTR", AR_PI_ERR_CLR_IP_DEN_DPA_INTR_BP, AR_PI_ERR_CLR_IP_DEN_DPA_INTR_MASK },
    { "DEN_CORRECTABLE_ERROR", AR_PI_ERR_CLR_IP_DEN_CORRECTABLE_ERROR_BP, AR_PI_ERR_CLR_IP_DEN_CORRECTABLE_ERROR_MASK },
    { "DEN_NON_FATAL_ERROR", AR_PI_ERR_CLR_IP_DEN_NON_FATAL_ERROR_BP, AR_PI_ERR_CLR_IP_DEN_NON_FATAL_ERROR_MASK },
    { "DEN_FATAL_ERROR", AR_PI_ERR_CLR_IP_DEN_FATAL_ERROR_BP, AR_PI_ERR_CLR_IP_DEN_FATAL_ERROR_MASK },
    { "DIAG_ONLY", AR_PI_ERR_CLR_IP_DIAG_ONLY_BP, AR_PI_ERR_CLR_IP_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_err_hss_msk_ip_detail[] = {
    { "LB_RING_PCLK_UNFLOW", AR_PI_ERR_HSS_MSK_IP_LB_RING_PCLK_UNFLOW_BP, AR_PI_ERR_HSS_MSK_IP_LB_RING_PCLK_UNFLOW_MASK },
    { "LB_RING_PCLK_OVFLOW", AR_PI_ERR_HSS_MSK_IP_LB_RING_PCLK_OVFLOW_BP, AR_PI_ERR_HSS_MSK_IP_LB_RING_PCLK_OVFLOW_MASK },
    { "PM_CNTR_ROLLOVER", AR_PI_ERR_HSS_MSK_IP_PM_CNTR_ROLLOVER_BP, AR_PI_ERR_HSS_MSK_IP_PM_CNTR_ROLLOVER_MASK },
    { "PM_CNTR_PERR", AR_PI_ERR_HSS_MSK_IP_PM_CNTR_PERR_BP, AR_PI_ERR_HSS_MSK_IP_PM_CNTR_PERR_MASK },
    { "DEN_SPEED_CHANGE", AR_PI_ERR_HSS_MSK_IP_DEN_SPEED_CHANGE_BP, AR_PI_ERR_HSS_MSK_IP_DEN_SPEED_CHANGE_MASK },
    { "DEN_INTR", AR_PI_ERR_HSS_MSK_IP_DEN_INTR_BP, AR_PI_ERR_HSS_MSK_IP_DEN_INTR_MASK },
    { "DEN_DPA_INTR", AR_PI_ERR_HSS_MSK_IP_DEN_DPA_INTR_BP, AR_PI_ERR_HSS_MSK_IP_DEN_DPA_INTR_MASK },
    { "DEN_CORRECTABLE_ERROR", AR_PI_ERR_HSS_MSK_IP_DEN_CORRECTABLE_ERROR_BP, AR_PI_ERR_HSS_MSK_IP_DEN_CORRECTABLE_ERROR_MASK },
    { "DEN_NON_FATAL_ERROR", AR_PI_ERR_HSS_MSK_IP_DEN_NON_FATAL_ERROR_BP, AR_PI_ERR_HSS_MSK_IP_DEN_NON_FATAL_ERROR_MASK },
    { "DEN_FATAL_ERROR", AR_PI_ERR_HSS_MSK_IP_DEN_FATAL_ERROR_BP, AR_PI_ERR_HSS_MSK_IP_DEN_FATAL_ERROR_MASK },
    { "DIAG_ONLY", AR_PI_ERR_HSS_MSK_IP_DIAG_ONLY_BP, AR_PI_ERR_HSS_MSK_IP_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_err_os_msk_ip_detail[] = {
    { "LB_RING_PCLK_UNFLOW", AR_PI_ERR_OS_MSK_IP_LB_RING_PCLK_UNFLOW_BP, AR_PI_ERR_OS_MSK_IP_LB_RING_PCLK_UNFLOW_MASK },
    { "LB_RING_PCLK_OVFLOW", AR_PI_ERR_OS_MSK_IP_LB_RING_PCLK_OVFLOW_BP, AR_PI_ERR_OS_MSK_IP_LB_RING_PCLK_OVFLOW_MASK },
    { "PM_CNTR_ROLLOVER", AR_PI_ERR_OS_MSK_IP_PM_CNTR_ROLLOVER_BP, AR_PI_ERR_OS_MSK_IP_PM_CNTR_ROLLOVER_MASK },
    { "PM_CNTR_PERR", AR_PI_ERR_OS_MSK_IP_PM_CNTR_PERR_BP, AR_PI_ERR_OS_MSK_IP_PM_CNTR_PERR_MASK },
    { "DEN_SPEED_CHANGE", AR_PI_ERR_OS_MSK_IP_DEN_SPEED_CHANGE_BP, AR_PI_ERR_OS_MSK_IP_DEN_SPEED_CHANGE_MASK },
    { "DEN_INTR", AR_PI_ERR_OS_MSK_IP_DEN_INTR_BP, AR_PI_ERR_OS_MSK_IP_DEN_INTR_MASK },
    { "DEN_DPA_INTR", AR_PI_ERR_OS_MSK_IP_DEN_DPA_INTR_BP, AR_PI_ERR_OS_MSK_IP_DEN_DPA_INTR_MASK },
    { "DEN_CORRECTABLE_ERROR", AR_PI_ERR_OS_MSK_IP_DEN_CORRECTABLE_ERROR_BP, AR_PI_ERR_OS_MSK_IP_DEN_CORRECTABLE_ERROR_MASK },
    { "DEN_NON_FATAL_ERROR", AR_PI_ERR_OS_MSK_IP_DEN_NON_FATAL_ERROR_BP, AR_PI_ERR_OS_MSK_IP_DEN_NON_FATAL_ERROR_MASK },
    { "DEN_FATAL_ERROR", AR_PI_ERR_OS_MSK_IP_DEN_FATAL_ERROR_BP, AR_PI_ERR_OS_MSK_IP_DEN_FATAL_ERROR_MASK },
    { "DIAG_ONLY", AR_PI_ERR_OS_MSK_IP_DIAG_ONLY_BP, AR_PI_ERR_OS_MSK_IP_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_err_first_flg_ip_detail[] = {
    { "LB_RING_PCLK_UNFLOW", AR_PI_ERR_FIRST_FLG_IP_LB_RING_PCLK_UNFLOW_BP, AR_PI_ERR_FIRST_FLG_IP_LB_RING_PCLK_UNFLOW_MASK },
    { "LB_RING_PCLK_OVFLOW", AR_PI_ERR_FIRST_FLG_IP_LB_RING_PCLK_OVFLOW_BP, AR_PI_ERR_FIRST_FLG_IP_LB_RING_PCLK_OVFLOW_MASK },
    { "PM_CNTR_ROLLOVER", AR_PI_ERR_FIRST_FLG_IP_PM_CNTR_ROLLOVER_BP, AR_PI_ERR_FIRST_FLG_IP_PM_CNTR_ROLLOVER_MASK },
    { "PM_CNTR_PERR", AR_PI_ERR_FIRST_FLG_IP_PM_CNTR_PERR_BP, AR_PI_ERR_FIRST_FLG_IP_PM_CNTR_PERR_MASK },
    { "DEN_SPEED_CHANGE", AR_PI_ERR_FIRST_FLG_IP_DEN_SPEED_CHANGE_BP, AR_PI_ERR_FIRST_FLG_IP_DEN_SPEED_CHANGE_MASK },
    { "DEN_INTR", AR_PI_ERR_FIRST_FLG_IP_DEN_INTR_BP, AR_PI_ERR_FIRST_FLG_IP_DEN_INTR_MASK },
    { "DEN_DPA_INTR", AR_PI_ERR_FIRST_FLG_IP_DEN_DPA_INTR_BP, AR_PI_ERR_FIRST_FLG_IP_DEN_DPA_INTR_MASK },
    { "DEN_CORRECTABLE_ERROR", AR_PI_ERR_FIRST_FLG_IP_DEN_CORRECTABLE_ERROR_BP, AR_PI_ERR_FIRST_FLG_IP_DEN_CORRECTABLE_ERROR_MASK },
    { "DEN_NON_FATAL_ERROR", AR_PI_ERR_FIRST_FLG_IP_DEN_NON_FATAL_ERROR_BP, AR_PI_ERR_FIRST_FLG_IP_DEN_NON_FATAL_ERROR_MASK },
    { "DEN_FATAL_ERROR", AR_PI_ERR_FIRST_FLG_IP_DEN_FATAL_ERROR_BP, AR_PI_ERR_FIRST_FLG_IP_DEN_FATAL_ERROR_MASK },
    { "DIAG_ONLY", AR_PI_ERR_FIRST_FLG_IP_DIAG_ONLY_BP, AR_PI_ERR_FIRST_FLG_IP_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_status_den_ip_detail[] = {
    { "CMU_OK_3", AR_PI_PHY_STATUS_DEN_IP_CMU_OK_3_BP, AR_PI_PHY_STATUS_DEN_IP_CMU_OK_3_MASK },
    { "CMU_OK_2", AR_PI_PHY_STATUS_DEN_IP_CMU_OK_2_BP, AR_PI_PHY_STATUS_DEN_IP_CMU_OK_2_MASK },
    { "CMU_OK_1", AR_PI_PHY_STATUS_DEN_IP_CMU_OK_1_BP, AR_PI_PHY_STATUS_DEN_IP_CMU_OK_1_MASK },
    { "CMU_OK_O", AR_PI_PHY_STATUS_DEN_IP_CMU_OK_O_BP, AR_PI_PHY_STATUS_DEN_IP_CMU_OK_O_MASK },
    { "PHY_STATUS_OVERRIDE_ENABLE", AR_PI_PHY_STATUS_DEN_IP_PHY_STATUS_OVERRIDE_ENABLE_BP, AR_PI_PHY_STATUS_DEN_IP_PHY_STATUS_OVERRIDE_ENABLE_MASK },
    { "PHY_STATUS_OVERRIDE", AR_PI_PHY_STATUS_DEN_IP_PHY_STATUS_OVERRIDE_BP, AR_PI_PHY_STATUS_DEN_IP_PHY_STATUS_OVERRIDE_MASK },
    { "PHY_STATUS_SAMPLE", AR_PI_PHY_STATUS_DEN_IP_PHY_STATUS_SAMPLE_BP, AR_PI_PHY_STATUS_DEN_IP_PHY_STATUS_SAMPLE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_equal_den_ip_detail[] = {
    { "MAX_ADAPT_CYCLES", AR_PI_PHY_EQUAL_DEN_IP_MAX_ADAPT_CYCLES_BP, AR_PI_PHY_EQUAL_DEN_IP_MAX_ADAPT_CYCLES_MASK },
    { "MIN_ADAPT_CYCLES", AR_PI_PHY_EQUAL_DEN_IP_MIN_ADAPT_CYCLES_BP, AR_PI_PHY_EQUAL_DEN_IP_MIN_ADAPT_CYCLES_MASK },
    { "MAX_DELTA", AR_PI_PHY_EQUAL_DEN_IP_MAX_DELTA_BP, AR_PI_PHY_EQUAL_DEN_IP_MAX_DELTA_MASK },
    { "LINK_EQ_LF", AR_PI_PHY_EQUAL_DEN_IP_LINK_EQ_LF_BP, AR_PI_PHY_EQUAL_DEN_IP_LINK_EQ_LF_MASK },
    { "LINK_EQ_FS", AR_PI_PHY_EQUAL_DEN_IP_LINK_EQ_FS_BP, AR_PI_PHY_EQUAL_DEN_IP_LINK_EQ_FS_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_equal_coeff_0_detail[] = {
    { "CP1", AR_PI_PHY_EQUAL_COEFF_0_CP1_BP, AR_PI_PHY_EQUAL_COEFF_0_CP1_MASK },
    { "C0", AR_PI_PHY_EQUAL_COEFF_0_C0_BP, AR_PI_PHY_EQUAL_COEFF_0_C0_MASK },
    { "CM1", AR_PI_PHY_EQUAL_COEFF_0_CM1_BP, AR_PI_PHY_EQUAL_COEFF_0_CM1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_equal_coeff_1_detail[] = {
    { "CP1", AR_PI_PHY_EQUAL_COEFF_1_CP1_BP, AR_PI_PHY_EQUAL_COEFF_1_CP1_MASK },
    { "C0", AR_PI_PHY_EQUAL_COEFF_1_C0_BP, AR_PI_PHY_EQUAL_COEFF_1_C0_MASK },
    { "CM1", AR_PI_PHY_EQUAL_COEFF_1_CM1_BP, AR_PI_PHY_EQUAL_COEFF_1_CM1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_equal_coeff_2_detail[] = {
    { "CP1", AR_PI_PHY_EQUAL_COEFF_2_CP1_BP, AR_PI_PHY_EQUAL_COEFF_2_CP1_MASK },
    { "C0", AR_PI_PHY_EQUAL_COEFF_2_C0_BP, AR_PI_PHY_EQUAL_COEFF_2_C0_MASK },
    { "CM1", AR_PI_PHY_EQUAL_COEFF_2_CM1_BP, AR_PI_PHY_EQUAL_COEFF_2_CM1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_equal_coeff_3_detail[] = {
    { "CP1", AR_PI_PHY_EQUAL_COEFF_3_CP1_BP, AR_PI_PHY_EQUAL_COEFF_3_CP1_MASK },
    { "C0", AR_PI_PHY_EQUAL_COEFF_3_C0_BP, AR_PI_PHY_EQUAL_COEFF_3_C0_MASK },
    { "CM1", AR_PI_PHY_EQUAL_COEFF_3_CM1_BP, AR_PI_PHY_EQUAL_COEFF_3_CM1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_equal_coeff_4_detail[] = {
    { "CP1", AR_PI_PHY_EQUAL_COEFF_4_CP1_BP, AR_PI_PHY_EQUAL_COEFF_4_CP1_MASK },
    { "C0", AR_PI_PHY_EQUAL_COEFF_4_C0_BP, AR_PI_PHY_EQUAL_COEFF_4_C0_MASK },
    { "CM1", AR_PI_PHY_EQUAL_COEFF_4_CM1_BP, AR_PI_PHY_EQUAL_COEFF_4_CM1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_equal_coeff_5_detail[] = {
    { "CP1", AR_PI_PHY_EQUAL_COEFF_5_CP1_BP, AR_PI_PHY_EQUAL_COEFF_5_CP1_MASK },
    { "C0", AR_PI_PHY_EQUAL_COEFF_5_C0_BP, AR_PI_PHY_EQUAL_COEFF_5_C0_MASK },
    { "CM1", AR_PI_PHY_EQUAL_COEFF_5_CM1_BP, AR_PI_PHY_EQUAL_COEFF_5_CM1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_equal_coeff_6_detail[] = {
    { "CP1", AR_PI_PHY_EQUAL_COEFF_6_CP1_BP, AR_PI_PHY_EQUAL_COEFF_6_CP1_MASK },
    { "C0", AR_PI_PHY_EQUAL_COEFF_6_C0_BP, AR_PI_PHY_EQUAL_COEFF_6_C0_MASK },
    { "CM1", AR_PI_PHY_EQUAL_COEFF_6_CM1_BP, AR_PI_PHY_EQUAL_COEFF_6_CM1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_equal_coeff_7_detail[] = {
    { "CP1", AR_PI_PHY_EQUAL_COEFF_7_CP1_BP, AR_PI_PHY_EQUAL_COEFF_7_CP1_MASK },
    { "C0", AR_PI_PHY_EQUAL_COEFF_7_C0_BP, AR_PI_PHY_EQUAL_COEFF_7_C0_MASK },
    { "CM1", AR_PI_PHY_EQUAL_COEFF_7_CM1_BP, AR_PI_PHY_EQUAL_COEFF_7_CM1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_equal_coeff_8_detail[] = {
    { "CP1", AR_PI_PHY_EQUAL_COEFF_8_CP1_BP, AR_PI_PHY_EQUAL_COEFF_8_CP1_MASK },
    { "C0", AR_PI_PHY_EQUAL_COEFF_8_C0_BP, AR_PI_PHY_EQUAL_COEFF_8_C0_MASK },
    { "CM1", AR_PI_PHY_EQUAL_COEFF_8_CM1_BP, AR_PI_PHY_EQUAL_COEFF_8_CM1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_equal_coeff_9_detail[] = {
    { "CP1", AR_PI_PHY_EQUAL_COEFF_9_CP1_BP, AR_PI_PHY_EQUAL_COEFF_9_CP1_MASK },
    { "C0", AR_PI_PHY_EQUAL_COEFF_9_C0_BP, AR_PI_PHY_EQUAL_COEFF_9_C0_MASK },
    { "CM1", AR_PI_PHY_EQUAL_COEFF_9_CM1_BP, AR_PI_PHY_EQUAL_COEFF_9_CM1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_equal_coeff_10_detail[] = {
    { "CP1", AR_PI_PHY_EQUAL_COEFF_10_CP1_BP, AR_PI_PHY_EQUAL_COEFF_10_CP1_MASK },
    { "C0", AR_PI_PHY_EQUAL_COEFF_10_C0_BP, AR_PI_PHY_EQUAL_COEFF_10_C0_MASK },
    { "CM1", AR_PI_PHY_EQUAL_COEFF_10_CM1_BP, AR_PI_PHY_EQUAL_COEFF_10_CM1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_pclk_cfg_detail[] = {
    { "PRF_PRSP_HAL_BLKD_EN", AR_PI_PMI_PCLK_CFG_PRF_PRSP_HAL_BLKD_EN_BP, AR_PI_PMI_PCLK_CFG_PRF_PRSP_HAL_BLKD_EN_MASK },
    { "PRF_PREQ_BLKD_EN", AR_PI_PMI_PCLK_CFG_PRF_PREQ_BLKD_EN_BP, AR_PI_PMI_PCLK_CFG_PRF_PREQ_BLKD_EN_MASK },
    { "PRF_PREQ_PTC_BLKD_EN", AR_PI_PMI_PCLK_CFG_PRF_PREQ_PTC_BLKD_EN_BP, AR_PI_PMI_PCLK_CFG_PRF_PREQ_PTC_BLKD_EN_MASK },
    { "PM_SELECT", AR_PI_PMI_PCLK_CFG_PM_SELECT_BP, AR_PI_PMI_PCLK_CFG_PM_SELECT_MASK },
    { "PNP_ARB_ENA", AR_PI_PMI_PCLK_CFG_PNP_ARB_ENA_BP, AR_PI_PMI_PCLK_CFG_PNP_ARB_ENA_MASK },
    { "PRSP_FC_THRESH", AR_PI_PMI_PCLK_CFG_PRSP_FC_THRESH_BP, AR_PI_PMI_PCLK_CFG_PRSP_FC_THRESH_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_dbg_errinj_preq_detail[] = {
    { "CHECKBITS_UP", AR_PI_PMI_DBG_ERRINJ_PREQ_CHECKBITS_UP_BP, AR_PI_PMI_DBG_ERRINJ_PREQ_CHECKBITS_UP_MASK },
    { "CHECKBITS_LO", AR_PI_PMI_DBG_ERRINJ_PREQ_CHECKBITS_LO_BP, AR_PI_PMI_DBG_ERRINJ_PREQ_CHECKBITS_LO_MASK },
    { "TRIGGERED", AR_PI_PMI_DBG_ERRINJ_PREQ_TRIGGERED_BP, AR_PI_PMI_DBG_ERRINJ_PREQ_TRIGGERED_MASK },
    { "COUNT", AR_PI_PMI_DBG_ERRINJ_PREQ_COUNT_BP, AR_PI_PMI_DBG_ERRINJ_PREQ_COUNT_MASK },
    { "MODE", AR_PI_PMI_DBG_ERRINJ_PREQ_MODE_BP, AR_PI_PMI_DBG_ERRINJ_PREQ_MODE_MASK },
    { "ENABLE2", AR_PI_PMI_DBG_ERRINJ_PREQ_ENABLE2_BP, AR_PI_PMI_DBG_ERRINJ_PREQ_ENABLE2_MASK },
    { "ENABLE1", AR_PI_PMI_DBG_ERRINJ_PREQ_ENABLE1_BP, AR_PI_PMI_DBG_ERRINJ_PREQ_ENABLE1_MASK },
    { "ENABLE0", AR_PI_PMI_DBG_ERRINJ_PREQ_ENABLE0_BP, AR_PI_PMI_DBG_ERRINJ_PREQ_ENABLE0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_dbg_errinj_prsp_hal_detail[] = {
    { "PARITY", AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_PARITY_BP, AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_PARITY_MASK },
    { "TRIGGERED", AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_TRIGGERED_BP, AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_TRIGGERED_MASK },
    { "COUNT", AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_COUNT_BP, AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_COUNT_MASK },
    { "MODE", AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_MODE_BP, AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_MODE_MASK },
    { "ENABLE", AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_ENABLE_BP, AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_ENABLE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_fifo2_err_flg_detail[] = {
    { "PREQ2_TBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_TBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_TBE_MASK },
    { "PREQ1_TBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_TBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_TBE_MASK },
    { "PREQ0_TBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_TBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_TBE_MASK },
    { "PRSP_OVFLOW", AR_PI_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_BP, AR_PI_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_MASK },
    { "PREQ2_UNFLOW", AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_MASK },
    { "PREQ1_UNFLOW", AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_MASK },
    { "PREQ0_UNFLOW", AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_MASK },
    { "PREQ2_SBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_SBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_SBE_MASK },
    { "PREQ1_SBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_SBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_SBE_MASK },
    { "PREQ0_SBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_SBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_SBE_MASK },
    { "PREQ2_MBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_MBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_MBE_MASK },
    { "PREQ1_MBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_MBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_MBE_MASK },
    { "PREQ0_MBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_MBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PMI_FIFO2_ERR_FLG_DIAG_ONLY_BP, AR_PI_PMI_FIFO2_ERR_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_pi_pmi_fifo2_err_flg_errcat[] = {
    { "PREQ2_TBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_TBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_TBE_EC },
    { "PREQ1_TBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_TBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_TBE_EC },
    { "PREQ0_TBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_TBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_TBE_EC },
    { "PRSP_OVFLOW", AR_PI_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_BP, AR_PI_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_EC },
    { "PREQ2_UNFLOW", AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_EC },
    { "PREQ1_UNFLOW", AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_EC },
    { "PREQ0_UNFLOW", AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_EC },
    { "PREQ2_SBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_SBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_SBE_EC },
    { "PREQ1_SBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_SBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_SBE_EC },
    { "PREQ0_SBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_SBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_SBE_EC },
    { "PREQ2_MBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_MBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ2_MBE_EC },
    { "PREQ1_MBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_MBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ1_MBE_EC },
    { "PREQ0_MBE", AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_MBE_BP, AR_PI_PMI_FIFO2_ERR_FLG_PREQ0_MBE_EC },
    { "DIAG_ONLY", AR_PI_PMI_FIFO2_ERR_FLG_DIAG_ONLY_BP, AR_PI_PMI_FIFO2_ERR_FLG_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_pi_pmi_fifo2_err_clr_detail[] = {
    { "PREQ2_TBE", AR_PI_PMI_FIFO2_ERR_CLR_PREQ2_TBE_BP, AR_PI_PMI_FIFO2_ERR_CLR_PREQ2_TBE_MASK },
    { "PREQ1_TBE", AR_PI_PMI_FIFO2_ERR_CLR_PREQ1_TBE_BP, AR_PI_PMI_FIFO2_ERR_CLR_PREQ1_TBE_MASK },
    { "PREQ0_TBE", AR_PI_PMI_FIFO2_ERR_CLR_PREQ0_TBE_BP, AR_PI_PMI_FIFO2_ERR_CLR_PREQ0_TBE_MASK },
    { "PRSP_OVFLOW", AR_PI_PMI_FIFO2_ERR_CLR_PRSP_OVFLOW_BP, AR_PI_PMI_FIFO2_ERR_CLR_PRSP_OVFLOW_MASK },
    { "PREQ2_UNFLOW", AR_PI_PMI_FIFO2_ERR_CLR_PREQ2_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_CLR_PREQ2_UNFLOW_MASK },
    { "PREQ1_UNFLOW", AR_PI_PMI_FIFO2_ERR_CLR_PREQ1_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_CLR_PREQ1_UNFLOW_MASK },
    { "PREQ0_UNFLOW", AR_PI_PMI_FIFO2_ERR_CLR_PREQ0_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_CLR_PREQ0_UNFLOW_MASK },
    { "PREQ2_SBE", AR_PI_PMI_FIFO2_ERR_CLR_PREQ2_SBE_BP, AR_PI_PMI_FIFO2_ERR_CLR_PREQ2_SBE_MASK },
    { "PREQ1_SBE", AR_PI_PMI_FIFO2_ERR_CLR_PREQ1_SBE_BP, AR_PI_PMI_FIFO2_ERR_CLR_PREQ1_SBE_MASK },
    { "PREQ0_SBE", AR_PI_PMI_FIFO2_ERR_CLR_PREQ0_SBE_BP, AR_PI_PMI_FIFO2_ERR_CLR_PREQ0_SBE_MASK },
    { "PREQ2_MBE", AR_PI_PMI_FIFO2_ERR_CLR_PREQ2_MBE_BP, AR_PI_PMI_FIFO2_ERR_CLR_PREQ2_MBE_MASK },
    { "PREQ1_MBE", AR_PI_PMI_FIFO2_ERR_CLR_PREQ1_MBE_BP, AR_PI_PMI_FIFO2_ERR_CLR_PREQ1_MBE_MASK },
    { "PREQ0_MBE", AR_PI_PMI_FIFO2_ERR_CLR_PREQ0_MBE_BP, AR_PI_PMI_FIFO2_ERR_CLR_PREQ0_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PMI_FIFO2_ERR_CLR_DIAG_ONLY_BP, AR_PI_PMI_FIFO2_ERR_CLR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_fifo2_err_hss_msk_detail[] = {
    { "PREQ2_TBE", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ2_TBE_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ2_TBE_MASK },
    { "PREQ1_TBE", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ1_TBE_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ1_TBE_MASK },
    { "PREQ0_TBE", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ0_TBE_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ0_TBE_MASK },
    { "PRSP_OVFLOW", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PRSP_OVFLOW_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PRSP_OVFLOW_MASK },
    { "PREQ2_UNFLOW", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ2_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ2_UNFLOW_MASK },
    { "PREQ1_UNFLOW", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ1_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ1_UNFLOW_MASK },
    { "PREQ0_UNFLOW", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ0_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ0_UNFLOW_MASK },
    { "PREQ2_SBE", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ2_SBE_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ2_SBE_MASK },
    { "PREQ1_SBE", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ1_SBE_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ1_SBE_MASK },
    { "PREQ0_SBE", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ0_SBE_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ0_SBE_MASK },
    { "PREQ2_MBE", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ2_MBE_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ2_MBE_MASK },
    { "PREQ1_MBE", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ1_MBE_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ1_MBE_MASK },
    { "PREQ0_MBE", AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ0_MBE_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_PREQ0_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PMI_FIFO2_ERR_HSS_MSK_DIAG_ONLY_BP, AR_PI_PMI_FIFO2_ERR_HSS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_fifo2_err_os_msk_detail[] = {
    { "PREQ2_TBE", AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ2_TBE_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ2_TBE_MASK },
    { "PREQ1_TBE", AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ1_TBE_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ1_TBE_MASK },
    { "PREQ0_TBE", AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ0_TBE_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ0_TBE_MASK },
    { "PRSP_OVFLOW", AR_PI_PMI_FIFO2_ERR_OS_MSK_PRSP_OVFLOW_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PRSP_OVFLOW_MASK },
    { "PREQ2_UNFLOW", AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ2_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ2_UNFLOW_MASK },
    { "PREQ1_UNFLOW", AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ1_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ1_UNFLOW_MASK },
    { "PREQ0_UNFLOW", AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ0_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ0_UNFLOW_MASK },
    { "PREQ2_SBE", AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ2_SBE_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ2_SBE_MASK },
    { "PREQ1_SBE", AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ1_SBE_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ1_SBE_MASK },
    { "PREQ0_SBE", AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ0_SBE_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ0_SBE_MASK },
    { "PREQ2_MBE", AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ2_MBE_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ2_MBE_MASK },
    { "PREQ1_MBE", AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ1_MBE_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ1_MBE_MASK },
    { "PREQ0_MBE", AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ0_MBE_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_PREQ0_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PMI_FIFO2_ERR_OS_MSK_DIAG_ONLY_BP, AR_PI_PMI_FIFO2_ERR_OS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_fifo2_err_first_flg_detail[] = {
    { "PREQ2_TBE", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ2_TBE_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ2_TBE_MASK },
    { "PREQ1_TBE", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ1_TBE_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ1_TBE_MASK },
    { "PREQ0_TBE", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ0_TBE_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ0_TBE_MASK },
    { "PRSP_OVFLOW", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PRSP_OVFLOW_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PRSP_OVFLOW_MASK },
    { "PREQ2_UNFLOW", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ2_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ2_UNFLOW_MASK },
    { "PREQ1_UNFLOW", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ1_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ1_UNFLOW_MASK },
    { "PREQ0_UNFLOW", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ0_UNFLOW_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ0_UNFLOW_MASK },
    { "PREQ2_SBE", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ2_SBE_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ2_SBE_MASK },
    { "PREQ1_SBE", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ1_SBE_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ1_SBE_MASK },
    { "PREQ0_SBE", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ0_SBE_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ0_SBE_MASK },
    { "PREQ2_MBE", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ2_MBE_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ2_MBE_MASK },
    { "PREQ1_MBE", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ1_MBE_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ1_MBE_MASK },
    { "PREQ0_MBE", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ0_MBE_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_PREQ0_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PMI_FIFO2_ERR_FIRST_FLG_DIAG_ONLY_BP, AR_PI_PMI_FIFO2_ERR_FIRST_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_mbe_err_info2_detail[] = {
    { "PREQ2_SYND1", AR_PI_PMI_MBE_ERR_INFO2_PREQ2_SYND1_BP, AR_PI_PMI_MBE_ERR_INFO2_PREQ2_SYND1_MASK },
    { "PREQ2_SYND0", AR_PI_PMI_MBE_ERR_INFO2_PREQ2_SYND0_BP, AR_PI_PMI_MBE_ERR_INFO2_PREQ2_SYND0_MASK },
    { "PREQ1_SYND1", AR_PI_PMI_MBE_ERR_INFO2_PREQ1_SYND1_BP, AR_PI_PMI_MBE_ERR_INFO2_PREQ1_SYND1_MASK },
    { "PREQ1_SYND0", AR_PI_PMI_MBE_ERR_INFO2_PREQ1_SYND0_BP, AR_PI_PMI_MBE_ERR_INFO2_PREQ1_SYND0_MASK },
    { "PREQ0_SYND1", AR_PI_PMI_MBE_ERR_INFO2_PREQ0_SYND1_BP, AR_PI_PMI_MBE_ERR_INFO2_PREQ0_SYND1_MASK },
    { "PREQ0_SYND0", AR_PI_PMI_MBE_ERR_INFO2_PREQ0_SYND0_BP, AR_PI_PMI_MBE_ERR_INFO2_PREQ0_SYND0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_sbe_err_info2_detail[] = {
    { "PREQ2_SYND1", AR_PI_PMI_SBE_ERR_INFO2_PREQ2_SYND1_BP, AR_PI_PMI_SBE_ERR_INFO2_PREQ2_SYND1_MASK },
    { "PREQ2_SYND0", AR_PI_PMI_SBE_ERR_INFO2_PREQ2_SYND0_BP, AR_PI_PMI_SBE_ERR_INFO2_PREQ2_SYND0_MASK },
    { "PREQ1_SYND1", AR_PI_PMI_SBE_ERR_INFO2_PREQ1_SYND1_BP, AR_PI_PMI_SBE_ERR_INFO2_PREQ1_SYND1_MASK },
    { "PREQ1_SYND0", AR_PI_PMI_SBE_ERR_INFO2_PREQ1_SYND0_BP, AR_PI_PMI_SBE_ERR_INFO2_PREQ1_SYND0_MASK },
    { "PREQ0_SYND1", AR_PI_PMI_SBE_ERR_INFO2_PREQ0_SYND1_BP, AR_PI_PMI_SBE_ERR_INFO2_PREQ0_SYND1_MASK },
    { "PREQ0_SYND0", AR_PI_PMI_SBE_ERR_INFO2_PREQ0_SYND0_BP, AR_PI_PMI_SBE_ERR_INFO2_PREQ0_SYND0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_ptc0_stall_duration_detail[] = {
    { "MAX", AR_PI_PMI_PREQ_PTC0_STALL_DURATION_MAX_BP, AR_PI_PMI_PREQ_PTC0_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_ptc1_stall_duration_detail[] = {
    { "MAX", AR_PI_PMI_PREQ_PTC1_STALL_DURATION_MAX_BP, AR_PI_PMI_PREQ_PTC1_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_ptc2_stall_duration_detail[] = {
    { "MAX", AR_PI_PMI_PREQ_PTC2_STALL_DURATION_MAX_BP, AR_PI_PMI_PREQ_PTC2_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_hal_stall_duration_detail[] = {
    { "MAX", AR_PI_PMI_PREQ_HAL_STALL_DURATION_MAX_BP, AR_PI_PMI_PREQ_HAL_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_hal_stall_duration_detail[] = {
    { "MAX", AR_PI_PMI_PRSP_HAL_STALL_DURATION_MAX_BP, AR_PI_PMI_PRSP_HAL_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_cfg_detail[] = {
    { "MSIX_TPH_ENABLE", AR_PI_PII_PCLK_CFG_MSIX_TPH_ENABLE_BP, AR_PI_PII_PCLK_CFG_MSIX_TPH_ENABLE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_dbg_errinj_fifo_detail[] = {
    { "ECC1", AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_ECC1_BP, AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_ECC1_MASK },
    { "ECC0", AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_ECC0_BP, AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_ECC0_MASK },
    { "TRIGGERED", AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_TRIGGERED_BP, AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_TRIGGERED_MASK },
    { "SELECT", AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_SELECT_BP, AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_SELECT_MASK },
    { "COUNT", AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_COUNT_BP, AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_COUNT_MASK },
    { "MODE", AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_MODE_BP, AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_MODE_MASK },
    { "EN", AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_EN_BP, AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_EN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_err_flg_detail[] = {
    { "IRQ_SYNC_FIFO_OV", AR_PI_PII_PCLK_ERR_FLG_IRQ_SYNC_FIFO_OV_BP, AR_PI_PII_PCLK_ERR_FLG_IRQ_SYNC_FIFO_OV_MASK },
    { "F3_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_FLG_F3_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_FLG_F3_MSIX_MSG_FIFO_UN_MASK },
    { "F2_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_FLG_F2_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_FLG_F2_MSIX_MSG_FIFO_UN_MASK },
    { "F1_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_FLG_F1_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_FLG_F1_MSIX_MSG_FIFO_UN_MASK },
    { "F0_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_FLG_F0_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_FLG_F0_MSIX_MSG_FIFO_UN_MASK },
    { "F3_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_FLG_F3_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_FLG_F3_MSIX_FIFO_SBE_MASK },
    { "F3_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_FLG_F3_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_FLG_F3_MSIX_FIFO_MBE_MASK },
    { "F2_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_FLG_F2_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_FLG_F2_MSIX_FIFO_SBE_MASK },
    { "F2_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_FLG_F2_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_FLG_F2_MSIX_FIFO_MBE_MASK },
    { "F1_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_FLG_F1_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_FLG_F1_MSIX_FIFO_SBE_MASK },
    { "F1_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_FLG_F1_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_FLG_F1_MSIX_FIFO_MBE_MASK },
    { "F0_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_FLG_F0_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_FLG_F0_MSIX_FIFO_SBE_MASK },
    { "F0_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_FLG_F0_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_FLG_F0_MSIX_FIFO_MBE_MASK },
    { "MSG_ABORTED", AR_PI_PII_PCLK_ERR_FLG_MSG_ABORTED_BP, AR_PI_PII_PCLK_ERR_FLG_MSG_ABORTED_MASK },
    { "MSG_DISCARD", AR_PI_PII_PCLK_ERR_FLG_MSG_DISCARD_BP, AR_PI_PII_PCLK_ERR_FLG_MSG_DISCARD_MASK },
    { "DIAG_ONLY", AR_PI_PII_PCLK_ERR_FLG_DIAG_ONLY_BP, AR_PI_PII_PCLK_ERR_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_pi_pii_pclk_err_flg_errcat[] = {
    { "IRQ_SYNC_FIFO_OV", AR_PI_PII_PCLK_ERR_FLG_IRQ_SYNC_FIFO_OV_BP, AR_PI_PII_PCLK_ERR_FLG_IRQ_SYNC_FIFO_OV_EC },
    { "F3_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_FLG_F3_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_FLG_F3_MSIX_MSG_FIFO_UN_EC },
    { "F2_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_FLG_F2_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_FLG_F2_MSIX_MSG_FIFO_UN_EC },
    { "F1_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_FLG_F1_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_FLG_F1_MSIX_MSG_FIFO_UN_EC },
    { "F0_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_FLG_F0_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_FLG_F0_MSIX_MSG_FIFO_UN_EC },
    { "F3_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_FLG_F3_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_FLG_F3_MSIX_FIFO_SBE_EC },
    { "F3_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_FLG_F3_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_FLG_F3_MSIX_FIFO_MBE_EC },
    { "F2_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_FLG_F2_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_FLG_F2_MSIX_FIFO_SBE_EC },
    { "F2_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_FLG_F2_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_FLG_F2_MSIX_FIFO_MBE_EC },
    { "F1_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_FLG_F1_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_FLG_F1_MSIX_FIFO_SBE_EC },
    { "F1_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_FLG_F1_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_FLG_F1_MSIX_FIFO_MBE_EC },
    { "F0_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_FLG_F0_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_FLG_F0_MSIX_FIFO_SBE_EC },
    { "F0_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_FLG_F0_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_FLG_F0_MSIX_FIFO_MBE_EC },
    { "MSG_ABORTED", AR_PI_PII_PCLK_ERR_FLG_MSG_ABORTED_BP, AR_PI_PII_PCLK_ERR_FLG_MSG_ABORTED_EC },
    { "MSG_DISCARD", AR_PI_PII_PCLK_ERR_FLG_MSG_DISCARD_BP, AR_PI_PII_PCLK_ERR_FLG_MSG_DISCARD_EC },
    { "DIAG_ONLY", AR_PI_PII_PCLK_ERR_FLG_DIAG_ONLY_BP, AR_PI_PII_PCLK_ERR_FLG_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_pi_pii_pclk_err_clr_detail[] = {
    { "IRQ_SYNC_FIFO_OV", AR_PI_PII_PCLK_ERR_CLR_IRQ_SYNC_FIFO_OV_BP, AR_PI_PII_PCLK_ERR_CLR_IRQ_SYNC_FIFO_OV_MASK },
    { "F3_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_CLR_F3_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_CLR_F3_MSIX_MSG_FIFO_UN_MASK },
    { "F2_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_CLR_F2_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_CLR_F2_MSIX_MSG_FIFO_UN_MASK },
    { "F1_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_CLR_F1_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_CLR_F1_MSIX_MSG_FIFO_UN_MASK },
    { "F0_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_CLR_F0_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_CLR_F0_MSIX_MSG_FIFO_UN_MASK },
    { "F3_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_CLR_F3_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_CLR_F3_MSIX_FIFO_SBE_MASK },
    { "F3_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_CLR_F3_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_CLR_F3_MSIX_FIFO_MBE_MASK },
    { "F2_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_CLR_F2_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_CLR_F2_MSIX_FIFO_SBE_MASK },
    { "F2_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_CLR_F2_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_CLR_F2_MSIX_FIFO_MBE_MASK },
    { "F1_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_CLR_F1_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_CLR_F1_MSIX_FIFO_SBE_MASK },
    { "F1_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_CLR_F1_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_CLR_F1_MSIX_FIFO_MBE_MASK },
    { "F0_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_CLR_F0_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_CLR_F0_MSIX_FIFO_SBE_MASK },
    { "F0_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_CLR_F0_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_CLR_F0_MSIX_FIFO_MBE_MASK },
    { "MSG_ABORTED", AR_PI_PII_PCLK_ERR_CLR_MSG_ABORTED_BP, AR_PI_PII_PCLK_ERR_CLR_MSG_ABORTED_MASK },
    { "MSG_DISCARD", AR_PI_PII_PCLK_ERR_CLR_MSG_DISCARD_BP, AR_PI_PII_PCLK_ERR_CLR_MSG_DISCARD_MASK },
    { "DIAG_ONLY", AR_PI_PII_PCLK_ERR_CLR_DIAG_ONLY_BP, AR_PI_PII_PCLK_ERR_CLR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_err_hss_msk_detail[] = {
    { "IRQ_SYNC_FIFO_OV", AR_PI_PII_PCLK_ERR_HSS_MSK_IRQ_SYNC_FIFO_OV_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_IRQ_SYNC_FIFO_OV_MASK },
    { "F3_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_UN_MASK },
    { "F2_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_UN_MASK },
    { "F1_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_UN_MASK },
    { "F0_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_UN_MASK },
    { "F3_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_HSS_MSK_F3_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_F3_MSIX_FIFO_SBE_MASK },
    { "F3_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_HSS_MSK_F3_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_F3_MSIX_FIFO_MBE_MASK },
    { "F2_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_HSS_MSK_F2_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_F2_MSIX_FIFO_SBE_MASK },
    { "F2_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_HSS_MSK_F2_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_F2_MSIX_FIFO_MBE_MASK },
    { "F1_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_HSS_MSK_F1_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_F1_MSIX_FIFO_SBE_MASK },
    { "F1_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_HSS_MSK_F1_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_F1_MSIX_FIFO_MBE_MASK },
    { "F0_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_HSS_MSK_F0_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_F0_MSIX_FIFO_SBE_MASK },
    { "F0_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_HSS_MSK_F0_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_F0_MSIX_FIFO_MBE_MASK },
    { "MSG_ABORTED", AR_PI_PII_PCLK_ERR_HSS_MSK_MSG_ABORTED_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_MSG_ABORTED_MASK },
    { "MSG_DISCARD", AR_PI_PII_PCLK_ERR_HSS_MSK_MSG_DISCARD_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_MSG_DISCARD_MASK },
    { "DIAG_ONLY", AR_PI_PII_PCLK_ERR_HSS_MSK_DIAG_ONLY_BP, AR_PI_PII_PCLK_ERR_HSS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_err_os_msk_detail[] = {
    { "IRQ_SYNC_FIFO_OV", AR_PI_PII_PCLK_ERR_OS_MSK_IRQ_SYNC_FIFO_OV_BP, AR_PI_PII_PCLK_ERR_OS_MSK_IRQ_SYNC_FIFO_OV_MASK },
    { "F3_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_OS_MSK_F3_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_OS_MSK_F3_MSIX_MSG_FIFO_UN_MASK },
    { "F2_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_OS_MSK_F2_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_OS_MSK_F2_MSIX_MSG_FIFO_UN_MASK },
    { "F1_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_OS_MSK_F1_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_OS_MSK_F1_MSIX_MSG_FIFO_UN_MASK },
    { "F0_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_OS_MSK_F0_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_OS_MSK_F0_MSIX_MSG_FIFO_UN_MASK },
    { "F3_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_OS_MSK_F3_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_OS_MSK_F3_MSIX_FIFO_SBE_MASK },
    { "F3_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_OS_MSK_F3_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_OS_MSK_F3_MSIX_FIFO_MBE_MASK },
    { "F2_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_OS_MSK_F2_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_OS_MSK_F2_MSIX_FIFO_SBE_MASK },
    { "F2_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_OS_MSK_F2_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_OS_MSK_F2_MSIX_FIFO_MBE_MASK },
    { "F1_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_OS_MSK_F1_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_OS_MSK_F1_MSIX_FIFO_SBE_MASK },
    { "F1_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_OS_MSK_F1_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_OS_MSK_F1_MSIX_FIFO_MBE_MASK },
    { "F0_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_OS_MSK_F0_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_OS_MSK_F0_MSIX_FIFO_SBE_MASK },
    { "F0_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_OS_MSK_F0_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_OS_MSK_F0_MSIX_FIFO_MBE_MASK },
    { "MSG_ABORTED", AR_PI_PII_PCLK_ERR_OS_MSK_MSG_ABORTED_BP, AR_PI_PII_PCLK_ERR_OS_MSK_MSG_ABORTED_MASK },
    { "MSG_DISCARD", AR_PI_PII_PCLK_ERR_OS_MSK_MSG_DISCARD_BP, AR_PI_PII_PCLK_ERR_OS_MSK_MSG_DISCARD_MASK },
    { "DIAG_ONLY", AR_PI_PII_PCLK_ERR_OS_MSK_DIAG_ONLY_BP, AR_PI_PII_PCLK_ERR_OS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_err_first_flg_detail[] = {
    { "IRQ_SYNC_FIFO_OV", AR_PI_PII_PCLK_ERR_FIRST_FLG_IRQ_SYNC_FIFO_OV_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_IRQ_SYNC_FIFO_OV_MASK },
    { "F3_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_UN_MASK },
    { "F2_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_UN_MASK },
    { "F1_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_UN_MASK },
    { "F0_MSIX_MSG_FIFO_UN", AR_PI_PII_PCLK_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_UN_MASK },
    { "F3_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_FIRST_FLG_F3_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_F3_MSIX_FIFO_SBE_MASK },
    { "F3_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_FIRST_FLG_F3_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_F3_MSIX_FIFO_MBE_MASK },
    { "F2_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_FIRST_FLG_F2_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_F2_MSIX_FIFO_SBE_MASK },
    { "F2_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_FIRST_FLG_F2_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_F2_MSIX_FIFO_MBE_MASK },
    { "F1_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_FIRST_FLG_F1_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_F1_MSIX_FIFO_SBE_MASK },
    { "F1_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_FIRST_FLG_F1_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_F1_MSIX_FIFO_MBE_MASK },
    { "F0_MSIX_FIFO_SBE", AR_PI_PII_PCLK_ERR_FIRST_FLG_F0_MSIX_FIFO_SBE_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_F0_MSIX_FIFO_SBE_MASK },
    { "F0_MSIX_FIFO_MBE", AR_PI_PII_PCLK_ERR_FIRST_FLG_F0_MSIX_FIFO_MBE_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_F0_MSIX_FIFO_MBE_MASK },
    { "MSG_ABORTED", AR_PI_PII_PCLK_ERR_FIRST_FLG_MSG_ABORTED_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_MSG_ABORTED_MASK },
    { "MSG_DISCARD", AR_PI_PII_PCLK_ERR_FIRST_FLG_MSG_DISCARD_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_MSG_DISCARD_MASK },
    { "DIAG_ONLY", AR_PI_PII_PCLK_ERR_FIRST_FLG_DIAG_ONLY_BP, AR_PI_PII_PCLK_ERR_FIRST_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_err_info_mbe_detail[] = {
    { "F3_MSIX_FIFO_SYND1", AR_PI_PII_PCLK_ERR_INFO_MBE_F3_MSIX_FIFO_SYND1_BP, AR_PI_PII_PCLK_ERR_INFO_MBE_F3_MSIX_FIFO_SYND1_MASK },
    { "F3_MSIX_FIFO_SYND0", AR_PI_PII_PCLK_ERR_INFO_MBE_F3_MSIX_FIFO_SYND0_BP, AR_PI_PII_PCLK_ERR_INFO_MBE_F3_MSIX_FIFO_SYND0_MASK },
    { "F2_MSIX_FIFO_SYND1", AR_PI_PII_PCLK_ERR_INFO_MBE_F2_MSIX_FIFO_SYND1_BP, AR_PI_PII_PCLK_ERR_INFO_MBE_F2_MSIX_FIFO_SYND1_MASK },
    { "F2_MSIX_FIFO_SYND0", AR_PI_PII_PCLK_ERR_INFO_MBE_F2_MSIX_FIFO_SYND0_BP, AR_PI_PII_PCLK_ERR_INFO_MBE_F2_MSIX_FIFO_SYND0_MASK },
    { "F1_MSIX_FIFO_SYND1", AR_PI_PII_PCLK_ERR_INFO_MBE_F1_MSIX_FIFO_SYND1_BP, AR_PI_PII_PCLK_ERR_INFO_MBE_F1_MSIX_FIFO_SYND1_MASK },
    { "F1_MSIX_FIFO_SYND0", AR_PI_PII_PCLK_ERR_INFO_MBE_F1_MSIX_FIFO_SYND0_BP, AR_PI_PII_PCLK_ERR_INFO_MBE_F1_MSIX_FIFO_SYND0_MASK },
    { "F0_MSIX_FIFO_SYND1", AR_PI_PII_PCLK_ERR_INFO_MBE_F0_MSIX_FIFO_SYND1_BP, AR_PI_PII_PCLK_ERR_INFO_MBE_F0_MSIX_FIFO_SYND1_MASK },
    { "F0_MSIX_FIFO_SYND0", AR_PI_PII_PCLK_ERR_INFO_MBE_F0_MSIX_FIFO_SYND0_BP, AR_PI_PII_PCLK_ERR_INFO_MBE_F0_MSIX_FIFO_SYND0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_err_info_sbe_detail[] = {
    { "F3_MSIX_FIFO_SYND1", AR_PI_PII_PCLK_ERR_INFO_SBE_F3_MSIX_FIFO_SYND1_BP, AR_PI_PII_PCLK_ERR_INFO_SBE_F3_MSIX_FIFO_SYND1_MASK },
    { "F3_MSIX_FIFO_SYND0", AR_PI_PII_PCLK_ERR_INFO_SBE_F3_MSIX_FIFO_SYND0_BP, AR_PI_PII_PCLK_ERR_INFO_SBE_F3_MSIX_FIFO_SYND0_MASK },
    { "F2_MSIX_FIFO_SYND1", AR_PI_PII_PCLK_ERR_INFO_SBE_F2_MSIX_FIFO_SYND1_BP, AR_PI_PII_PCLK_ERR_INFO_SBE_F2_MSIX_FIFO_SYND1_MASK },
    { "F2_MSIX_FIFO_SYND0", AR_PI_PII_PCLK_ERR_INFO_SBE_F2_MSIX_FIFO_SYND0_BP, AR_PI_PII_PCLK_ERR_INFO_SBE_F2_MSIX_FIFO_SYND0_MASK },
    { "F1_MSIX_FIFO_SYND1", AR_PI_PII_PCLK_ERR_INFO_SBE_F1_MSIX_FIFO_SYND1_BP, AR_PI_PII_PCLK_ERR_INFO_SBE_F1_MSIX_FIFO_SYND1_MASK },
    { "F1_MSIX_FIFO_SYND0", AR_PI_PII_PCLK_ERR_INFO_SBE_F1_MSIX_FIFO_SYND0_BP, AR_PI_PII_PCLK_ERR_INFO_SBE_F1_MSIX_FIFO_SYND0_MASK },
    { "F0_MSIX_FIFO_SYND1", AR_PI_PII_PCLK_ERR_INFO_SBE_F0_MSIX_FIFO_SYND1_BP, AR_PI_PII_PCLK_ERR_INFO_SBE_F0_MSIX_FIFO_SYND1_MASK },
    { "F0_MSIX_FIFO_SYND0", AR_PI_PII_PCLK_ERR_INFO_SBE_F0_MSIX_FIFO_SYND0_BP, AR_PI_PII_PCLK_ERR_INFO_SBE_F0_MSIX_FIFO_SYND0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_err_info_msg_addr_detail[] = {
    { "MSG_ADDRESS", AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_MSG_ADDRESS_BP, AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_MSG_ADDRESS_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_err_info_msg_data_detail[] = {
    { "MSG_DATA", AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_MSG_DATA_BP, AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_MSG_DATA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_msg_stall_duration_detail[] = {
    { "MAX", AR_PI_PII_PCLK_MSG_STALL_DURATION_MAX_BP, AR_PI_PII_PCLK_MSG_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_pclk_cfg_detail[] = {
    { "RSP_HALT_ON_FATAL_ERROR", AR_PI_PTI_PCLK_CFG_RSP_HALT_ON_FATAL_ERROR_BP, AR_PI_PTI_PCLK_CFG_RSP_HALT_ON_FATAL_ERROR_MASK },
    { "NIF_REQ_IFIFO_AF_THRESH", AR_PI_PTI_PCLK_CFG_NIF_REQ_IFIFO_AF_THRESH_BP, AR_PI_PTI_PCLK_CFG_NIF_REQ_IFIFO_AF_THRESH_MASK },
    { "LIF_REQ_IFIFO_AF_THRESH", AR_PI_PTI_PCLK_CFG_LIF_REQ_IFIFO_AF_THRESH_BP, AR_PI_PTI_PCLK_CFG_LIF_REQ_IFIFO_AF_THRESH_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_pclk_dbg_errinj_fifo_detail[] = {
    { "ECC1", AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_ECC1_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_ECC1_MASK },
    { "ECC0", AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_ECC0_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_ECC0_MASK },
    { "TRIGGERED", AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_TRIGGERED_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_TRIGGERED_MASK },
    { "SELECT", AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_SELECT_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_SELECT_MASK },
    { "COUNT", AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_COUNT_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_COUNT_MASK },
    { "MODE", AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_MODE_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_MODE_MASK },
    { "EN", AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_EN_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_EN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_pclk_dbg_errinj_hal_detail[] = {
    { "PARITY", AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_PARITY_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_PARITY_MASK },
    { "TRIGGERED", AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_TRIGGERED_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_TRIGGERED_MASK },
    { "SELECT", AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_SELECT_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_SELECT_MASK },
    { "COUNT", AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_COUNT_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_COUNT_MASK },
    { "MODE", AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_MODE_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_MODE_MASK },
    { "EN", AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_EN_BP, AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_EN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_pclk_err_flg_detail[] = {
    { "TREQ_HAL_PARITY_ERROR", AR_PI_PTI_PCLK_ERR_FLG_TREQ_HAL_PARITY_ERROR_BP, AR_PI_PTI_PCLK_ERR_FLG_TREQ_HAL_PARITY_ERROR_MASK },
    { "TREQ_HAL_TTYPE_ERROR", AR_PI_PTI_PCLK_ERR_FLG_TREQ_HAL_TTYPE_ERROR_BP, AR_PI_PTI_PCLK_ERR_FLG_TREQ_HAL_TTYPE_ERROR_MASK },
    { "TREQ_HAL_WR_EOP_ERROR", AR_PI_PTI_PCLK_ERR_FLG_TREQ_HAL_WR_EOP_ERROR_BP, AR_PI_PTI_PCLK_ERR_FLG_TREQ_HAL_WR_EOP_ERROR_MASK },
    { "LIF_RSP_OFIFO_SBE", AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_SBE_BP, AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_SBE_MASK },
    { "LIF_RSP_OFIFO_MBE", AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_MBE_BP, AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_MBE_MASK },
    { "LIF_RSP_OFIFO_TAIL_ERROR", AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_TAIL_ERROR_BP, AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_TAIL_ERROR_MASK },
    { "LIF_RSP_OFIFO_UN", AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_UN_BP, AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_UN_MASK },
    { "LIF_REQ_IFIFO_OV", AR_PI_PTI_PCLK_ERR_FLG_LIF_REQ_IFIFO_OV_BP, AR_PI_PTI_PCLK_ERR_FLG_LIF_REQ_IFIFO_OV_MASK },
    { "NIF_REQ_IFIFO_OV", AR_PI_PTI_PCLK_ERR_FLG_NIF_REQ_IFIFO_OV_BP, AR_PI_PTI_PCLK_ERR_FLG_NIF_REQ_IFIFO_OV_MASK },
    { "DIAG_ONLY", AR_PI_PTI_PCLK_ERR_FLG_DIAG_ONLY_BP, AR_PI_PTI_PCLK_ERR_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_pi_pti_pclk_err_flg_errcat[] = {
    { "TREQ_HAL_PARITY_ERROR", AR_PI_PTI_PCLK_ERR_FLG_TREQ_HAL_PARITY_ERROR_BP, AR_PI_PTI_PCLK_ERR_FLG_TREQ_HAL_PARITY_ERROR_EC },
    { "TREQ_HAL_TTYPE_ERROR", AR_PI_PTI_PCLK_ERR_FLG_TREQ_HAL_TTYPE_ERROR_BP, AR_PI_PTI_PCLK_ERR_FLG_TREQ_HAL_TTYPE_ERROR_EC },
    { "TREQ_HAL_WR_EOP_ERROR", AR_PI_PTI_PCLK_ERR_FLG_TREQ_HAL_WR_EOP_ERROR_BP, AR_PI_PTI_PCLK_ERR_FLG_TREQ_HAL_WR_EOP_ERROR_EC },
    { "LIF_RSP_OFIFO_SBE", AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_SBE_BP, AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_SBE_EC },
    { "LIF_RSP_OFIFO_MBE", AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_MBE_BP, AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_MBE_EC },
    { "LIF_RSP_OFIFO_TAIL_ERROR", AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_TAIL_ERROR_BP, AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_TAIL_ERROR_EC },
    { "LIF_RSP_OFIFO_UN", AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_UN_BP, AR_PI_PTI_PCLK_ERR_FLG_LIF_RSP_OFIFO_UN_EC },
    { "LIF_REQ_IFIFO_OV", AR_PI_PTI_PCLK_ERR_FLG_LIF_REQ_IFIFO_OV_BP, AR_PI_PTI_PCLK_ERR_FLG_LIF_REQ_IFIFO_OV_EC },
    { "NIF_REQ_IFIFO_OV", AR_PI_PTI_PCLK_ERR_FLG_NIF_REQ_IFIFO_OV_BP, AR_PI_PTI_PCLK_ERR_FLG_NIF_REQ_IFIFO_OV_EC },
    { "DIAG_ONLY", AR_PI_PTI_PCLK_ERR_FLG_DIAG_ONLY_BP, AR_PI_PTI_PCLK_ERR_FLG_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_pi_pti_pclk_err_clr_detail[] = {
    { "TREQ_HAL_PARITY_ERROR", AR_PI_PTI_PCLK_ERR_CLR_TREQ_HAL_PARITY_ERROR_BP, AR_PI_PTI_PCLK_ERR_CLR_TREQ_HAL_PARITY_ERROR_MASK },
    { "TREQ_HAL_TTYPE_ERROR", AR_PI_PTI_PCLK_ERR_CLR_TREQ_HAL_TTYPE_ERROR_BP, AR_PI_PTI_PCLK_ERR_CLR_TREQ_HAL_TTYPE_ERROR_MASK },
    { "TREQ_HAL_WR_EOP_ERROR", AR_PI_PTI_PCLK_ERR_CLR_TREQ_HAL_WR_EOP_ERROR_BP, AR_PI_PTI_PCLK_ERR_CLR_TREQ_HAL_WR_EOP_ERROR_MASK },
    { "LIF_RSP_OFIFO_SBE", AR_PI_PTI_PCLK_ERR_CLR_LIF_RSP_OFIFO_SBE_BP, AR_PI_PTI_PCLK_ERR_CLR_LIF_RSP_OFIFO_SBE_MASK },
    { "LIF_RSP_OFIFO_MBE", AR_PI_PTI_PCLK_ERR_CLR_LIF_RSP_OFIFO_MBE_BP, AR_PI_PTI_PCLK_ERR_CLR_LIF_RSP_OFIFO_MBE_MASK },
    { "LIF_RSP_OFIFO_TAIL_ERROR", AR_PI_PTI_PCLK_ERR_CLR_LIF_RSP_OFIFO_TAIL_ERROR_BP, AR_PI_PTI_PCLK_ERR_CLR_LIF_RSP_OFIFO_TAIL_ERROR_MASK },
    { "LIF_RSP_OFIFO_UN", AR_PI_PTI_PCLK_ERR_CLR_LIF_RSP_OFIFO_UN_BP, AR_PI_PTI_PCLK_ERR_CLR_LIF_RSP_OFIFO_UN_MASK },
    { "LIF_REQ_IFIFO_OV", AR_PI_PTI_PCLK_ERR_CLR_LIF_REQ_IFIFO_OV_BP, AR_PI_PTI_PCLK_ERR_CLR_LIF_REQ_IFIFO_OV_MASK },
    { "NIF_REQ_IFIFO_OV", AR_PI_PTI_PCLK_ERR_CLR_NIF_REQ_IFIFO_OV_BP, AR_PI_PTI_PCLK_ERR_CLR_NIF_REQ_IFIFO_OV_MASK },
    { "DIAG_ONLY", AR_PI_PTI_PCLK_ERR_CLR_DIAG_ONLY_BP, AR_PI_PTI_PCLK_ERR_CLR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_pclk_err_hss_msk_detail[] = {
    { "TREQ_HAL_PARITY_ERROR", AR_PI_PTI_PCLK_ERR_HSS_MSK_TREQ_HAL_PARITY_ERROR_BP, AR_PI_PTI_PCLK_ERR_HSS_MSK_TREQ_HAL_PARITY_ERROR_MASK },
    { "TREQ_HAL_TTYPE_ERROR", AR_PI_PTI_PCLK_ERR_HSS_MSK_TREQ_HAL_TTYPE_ERROR_BP, AR_PI_PTI_PCLK_ERR_HSS_MSK_TREQ_HAL_TTYPE_ERROR_MASK },
    { "TREQ_HAL_WR_EOP_ERROR", AR_PI_PTI_PCLK_ERR_HSS_MSK_TREQ_HAL_WR_EOP_ERROR_BP, AR_PI_PTI_PCLK_ERR_HSS_MSK_TREQ_HAL_WR_EOP_ERROR_MASK },
    { "LIF_RSP_OFIFO_SBE", AR_PI_PTI_PCLK_ERR_HSS_MSK_LIF_RSP_OFIFO_SBE_BP, AR_PI_PTI_PCLK_ERR_HSS_MSK_LIF_RSP_OFIFO_SBE_MASK },
    { "LIF_RSP_OFIFO_MBE", AR_PI_PTI_PCLK_ERR_HSS_MSK_LIF_RSP_OFIFO_MBE_BP, AR_PI_PTI_PCLK_ERR_HSS_MSK_LIF_RSP_OFIFO_MBE_MASK },
    { "LIF_RSP_OFIFO_TAIL_ERROR", AR_PI_PTI_PCLK_ERR_HSS_MSK_LIF_RSP_OFIFO_TAIL_ERROR_BP, AR_PI_PTI_PCLK_ERR_HSS_MSK_LIF_RSP_OFIFO_TAIL_ERROR_MASK },
    { "LIF_RSP_OFIFO_UN", AR_PI_PTI_PCLK_ERR_HSS_MSK_LIF_RSP_OFIFO_UN_BP, AR_PI_PTI_PCLK_ERR_HSS_MSK_LIF_RSP_OFIFO_UN_MASK },
    { "LIF_REQ_IFIFO_OV", AR_PI_PTI_PCLK_ERR_HSS_MSK_LIF_REQ_IFIFO_OV_BP, AR_PI_PTI_PCLK_ERR_HSS_MSK_LIF_REQ_IFIFO_OV_MASK },
    { "NIF_REQ_IFIFO_OV", AR_PI_PTI_PCLK_ERR_HSS_MSK_NIF_REQ_IFIFO_OV_BP, AR_PI_PTI_PCLK_ERR_HSS_MSK_NIF_REQ_IFIFO_OV_MASK },
    { "DIAG_ONLY", AR_PI_PTI_PCLK_ERR_HSS_MSK_DIAG_ONLY_BP, AR_PI_PTI_PCLK_ERR_HSS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_pclk_err_os_msk_detail[] = {
    { "TREQ_HAL_PARITY_ERROR", AR_PI_PTI_PCLK_ERR_OS_MSK_TREQ_HAL_PARITY_ERROR_BP, AR_PI_PTI_PCLK_ERR_OS_MSK_TREQ_HAL_PARITY_ERROR_MASK },
    { "TREQ_HAL_TTYPE_ERROR", AR_PI_PTI_PCLK_ERR_OS_MSK_TREQ_HAL_TTYPE_ERROR_BP, AR_PI_PTI_PCLK_ERR_OS_MSK_TREQ_HAL_TTYPE_ERROR_MASK },
    { "TREQ_HAL_WR_EOP_ERROR", AR_PI_PTI_PCLK_ERR_OS_MSK_TREQ_HAL_WR_EOP_ERROR_BP, AR_PI_PTI_PCLK_ERR_OS_MSK_TREQ_HAL_WR_EOP_ERROR_MASK },
    { "LIF_RSP_OFIFO_SBE", AR_PI_PTI_PCLK_ERR_OS_MSK_LIF_RSP_OFIFO_SBE_BP, AR_PI_PTI_PCLK_ERR_OS_MSK_LIF_RSP_OFIFO_SBE_MASK },
    { "LIF_RSP_OFIFO_MBE", AR_PI_PTI_PCLK_ERR_OS_MSK_LIF_RSP_OFIFO_MBE_BP, AR_PI_PTI_PCLK_ERR_OS_MSK_LIF_RSP_OFIFO_MBE_MASK },
    { "LIF_RSP_OFIFO_TAIL_ERROR", AR_PI_PTI_PCLK_ERR_OS_MSK_LIF_RSP_OFIFO_TAIL_ERROR_BP, AR_PI_PTI_PCLK_ERR_OS_MSK_LIF_RSP_OFIFO_TAIL_ERROR_MASK },
    { "LIF_RSP_OFIFO_UN", AR_PI_PTI_PCLK_ERR_OS_MSK_LIF_RSP_OFIFO_UN_BP, AR_PI_PTI_PCLK_ERR_OS_MSK_LIF_RSP_OFIFO_UN_MASK },
    { "LIF_REQ_IFIFO_OV", AR_PI_PTI_PCLK_ERR_OS_MSK_LIF_REQ_IFIFO_OV_BP, AR_PI_PTI_PCLK_ERR_OS_MSK_LIF_REQ_IFIFO_OV_MASK },
    { "NIF_REQ_IFIFO_OV", AR_PI_PTI_PCLK_ERR_OS_MSK_NIF_REQ_IFIFO_OV_BP, AR_PI_PTI_PCLK_ERR_OS_MSK_NIF_REQ_IFIFO_OV_MASK },
    { "DIAG_ONLY", AR_PI_PTI_PCLK_ERR_OS_MSK_DIAG_ONLY_BP, AR_PI_PTI_PCLK_ERR_OS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_pclk_err_first_flg_detail[] = {
    { "TREQ_HAL_PARITY_ERROR", AR_PI_PTI_PCLK_ERR_FIRST_FLG_TREQ_HAL_PARITY_ERROR_BP, AR_PI_PTI_PCLK_ERR_FIRST_FLG_TREQ_HAL_PARITY_ERROR_MASK },
    { "TREQ_HAL_TTYPE_ERROR", AR_PI_PTI_PCLK_ERR_FIRST_FLG_TREQ_HAL_TTYPE_ERROR_BP, AR_PI_PTI_PCLK_ERR_FIRST_FLG_TREQ_HAL_TTYPE_ERROR_MASK },
    { "TREQ_HAL_WR_EOP_ERROR", AR_PI_PTI_PCLK_ERR_FIRST_FLG_TREQ_HAL_WR_EOP_ERROR_BP, AR_PI_PTI_PCLK_ERR_FIRST_FLG_TREQ_HAL_WR_EOP_ERROR_MASK },
    { "LIF_RSP_OFIFO_SBE", AR_PI_PTI_PCLK_ERR_FIRST_FLG_LIF_RSP_OFIFO_SBE_BP, AR_PI_PTI_PCLK_ERR_FIRST_FLG_LIF_RSP_OFIFO_SBE_MASK },
    { "LIF_RSP_OFIFO_MBE", AR_PI_PTI_PCLK_ERR_FIRST_FLG_LIF_RSP_OFIFO_MBE_BP, AR_PI_PTI_PCLK_ERR_FIRST_FLG_LIF_RSP_OFIFO_MBE_MASK },
    { "LIF_RSP_OFIFO_TAIL_ERROR", AR_PI_PTI_PCLK_ERR_FIRST_FLG_LIF_RSP_OFIFO_TAIL_ERROR_BP, AR_PI_PTI_PCLK_ERR_FIRST_FLG_LIF_RSP_OFIFO_TAIL_ERROR_MASK },
    { "LIF_RSP_OFIFO_UN", AR_PI_PTI_PCLK_ERR_FIRST_FLG_LIF_RSP_OFIFO_UN_BP, AR_PI_PTI_PCLK_ERR_FIRST_FLG_LIF_RSP_OFIFO_UN_MASK },
    { "LIF_REQ_IFIFO_OV", AR_PI_PTI_PCLK_ERR_FIRST_FLG_LIF_REQ_IFIFO_OV_BP, AR_PI_PTI_PCLK_ERR_FIRST_FLG_LIF_REQ_IFIFO_OV_MASK },
    { "NIF_REQ_IFIFO_OV", AR_PI_PTI_PCLK_ERR_FIRST_FLG_NIF_REQ_IFIFO_OV_BP, AR_PI_PTI_PCLK_ERR_FIRST_FLG_NIF_REQ_IFIFO_OV_MASK },
    { "DIAG_ONLY", AR_PI_PTI_PCLK_ERR_FIRST_FLG_DIAG_ONLY_BP, AR_PI_PTI_PCLK_ERR_FIRST_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_pclk_err_info_ecc_detail[] = {
    { "LIF_RSP_OFIFO_SBE_SYND1", AR_PI_PTI_PCLK_ERR_INFO_ECC_LIF_RSP_OFIFO_SBE_SYND1_BP, AR_PI_PTI_PCLK_ERR_INFO_ECC_LIF_RSP_OFIFO_SBE_SYND1_MASK },
    { "LIF_RSP_OFIFO_SBE_SYND0", AR_PI_PTI_PCLK_ERR_INFO_ECC_LIF_RSP_OFIFO_SBE_SYND0_BP, AR_PI_PTI_PCLK_ERR_INFO_ECC_LIF_RSP_OFIFO_SBE_SYND0_MASK },
    { "LIF_RSP_OFIFO_MBE_SYND1", AR_PI_PTI_PCLK_ERR_INFO_ECC_LIF_RSP_OFIFO_MBE_SYND1_BP, AR_PI_PTI_PCLK_ERR_INFO_ECC_LIF_RSP_OFIFO_MBE_SYND1_MASK },
    { "LIF_RSP_OFIFO_MBE_SYND0", AR_PI_PTI_PCLK_ERR_INFO_ECC_LIF_RSP_OFIFO_MBE_SYND0_BP, AR_PI_PTI_PCLK_ERR_INFO_ECC_LIF_RSP_OFIFO_MBE_SYND0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_pclk_err_info_misc_detail[] = {
    { "TREQ_PARITY_ERROR", AR_PI_PTI_PCLK_ERR_INFO_MISC_TREQ_PARITY_ERROR_BP, AR_PI_PTI_PCLK_ERR_INFO_MISC_TREQ_PARITY_ERROR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pm_pclk_dbg_errinj_cntr_perr_detail[] = {
    { "ADDRESS", AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_ADDRESS_BP, AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_ADDRESS_MASK },
    { "CHECKBITS", AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_CHECKBITS_BP, AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_CHECKBITS_MASK },
    { "TRIGGERED", AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_TRIGGERED_BP, AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_TRIGGERED_MASK },
    { "MODE", AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_MODE_BP, AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_MODE_MASK },
    { "ENABLE", AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_ENABLE_BP, AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_ENABLE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pm_pclk_err_info_cntr_perr_detail[] = {
    { "ADDRESS", AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_ADDRESS_BP, AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_ADDRESS_MASK },
    { "MMR_DETECTED_PERR", AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_BP, AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pm_pclk_err_info_cntr_perr_cnt_detail[] = {
    { "PERR_COUNT", AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_BP, AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pm_pclk_event_cntr_ctrl_detail[] = {
    { "DISABLE_AUTO_UPDATE", AR_PI_PM_PCLK_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_BP, AR_PI_PM_PCLK_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_MASK },
    { "ENABLE", AR_PI_PM_PCLK_EVENT_CNTR_CTRL_ENABLE_BP, AR_PI_PM_PCLK_EVENT_CNTR_CTRL_ENABLE_MASK },
    { "CLEAR", AR_PI_PM_PCLK_EVENT_CNTR_CTRL_CLEAR_BP, AR_PI_PM_PCLK_EVENT_CNTR_CTRL_CLEAR_MASK },
    { "COUNTERS_CLEAR", AR_PI_PM_PCLK_EVENT_CNTR_CTRL_COUNTERS_CLEAR_BP, AR_PI_PM_PCLK_EVENT_CNTR_CTRL_COUNTERS_CLEAR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_cfg_diag_trans_detail[] = {
    { "NO_CPU_CAPTURE", AR_PI_CFG_DIAG_TRANS_NO_CPU_CAPTURE_BP, AR_PI_CFG_DIAG_TRANS_NO_CPU_CAPTURE_MASK },
    { "CAPTURE_COUNT", AR_PI_CFG_DIAG_TRANS_CAPTURE_COUNT_BP, AR_PI_CFG_DIAG_TRANS_CAPTURE_COUNT_MASK },
    { "CAPTURE_TYPE", AR_PI_CFG_DIAG_TRANS_CAPTURE_TYPE_BP, AR_PI_CFG_DIAG_TRANS_CAPTURE_TYPE_MASK },
    { "RESET_CAPTURE", AR_PI_CFG_DIAG_TRANS_RESET_CAPTURE_BP, AR_PI_CFG_DIAG_TRANS_RESET_CAPTURE_MASK },
    { "CAPTURE_BUS", AR_PI_CFG_DIAG_TRANS_CAPTURE_BUS_BP, AR_PI_CFG_DIAG_TRANS_CAPTURE_BUS_MASK },
    { "WRAP_CAPTURE", AR_PI_CFG_DIAG_TRANS_WRAP_CAPTURE_BP, AR_PI_CFG_DIAG_TRANS_WRAP_CAPTURE_MASK },
    { "STOP_CAPTURE", AR_PI_CFG_DIAG_TRANS_STOP_CAPTURE_BP, AR_PI_CFG_DIAG_TRANS_STOP_CAPTURE_MASK },
    { "START_CAPTURE", AR_PI_CFG_DIAG_TRANS_START_CAPTURE_BP, AR_PI_CFG_DIAG_TRANS_START_CAPTURE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_sts_diag_trans_detail[] = {
    { "CAPTURE_COUNT", AR_PI_STS_DIAG_TRANS_CAPTURE_COUNT_BP, AR_PI_STS_DIAG_TRANS_CAPTURE_COUNT_MASK },
    { "CAPTURE_FULL", AR_PI_STS_DIAG_TRANS_CAPTURE_FULL_BP, AR_PI_STS_DIAG_TRANS_CAPTURE_FULL_MASK },
    { "IN_PROGRESS", AR_PI_STS_DIAG_TRANS_IN_PROGRESS_BP, AR_PI_STS_DIAG_TRANS_IN_PROGRESS_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_trans_ctl_0_detail[] = {
    { "CAPTURE_CNTL", AR_PI_DBG_TRANS_CTL_0_CAPTURE_CNTL_BP, AR_PI_DBG_TRANS_CTL_0_CAPTURE_CNTL_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_trans_ctl_1_detail[] = {
    { "CAPTURE_CNTL", AR_PI_DBG_TRANS_CTL_1_CAPTURE_CNTL_BP, AR_PI_DBG_TRANS_CTL_1_CAPTURE_CNTL_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_trans_ctl_2_detail[] = {
    { "CAPTURE_CNTL", AR_PI_DBG_TRANS_CTL_2_CAPTURE_CNTL_BP, AR_PI_DBG_TRANS_CTL_2_CAPTURE_CNTL_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_trans_ctl_3_detail[] = {
    { "CAPTURE_CNTL", AR_PI_DBG_TRANS_CTL_3_CAPTURE_CNTL_BP, AR_PI_DBG_TRANS_CTL_3_CAPTURE_CNTL_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_trans_ctl_4_detail[] = {
    { "CAPTURE_CNTL", AR_PI_DBG_TRANS_CTL_4_CAPTURE_CNTL_BP, AR_PI_DBG_TRANS_CTL_4_CAPTURE_CNTL_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_trans_mask_0_detail[] = {
    { "CAPTURE_MASK", AR_PI_DBG_TRANS_MASK_0_CAPTURE_MASK_BP, AR_PI_DBG_TRANS_MASK_0_CAPTURE_MASK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_trans_mask_1_detail[] = {
    { "CAPTURE_MASK", AR_PI_DBG_TRANS_MASK_1_CAPTURE_MASK_BP, AR_PI_DBG_TRANS_MASK_1_CAPTURE_MASK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_trans_mask_2_detail[] = {
    { "CAPTURE_MASK", AR_PI_DBG_TRANS_MASK_2_CAPTURE_MASK_BP, AR_PI_DBG_TRANS_MASK_2_CAPTURE_MASK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_trans_mask_3_detail[] = {
    { "CAPTURE_MASK", AR_PI_DBG_TRANS_MASK_3_CAPTURE_MASK_BP, AR_PI_DBG_TRANS_MASK_3_CAPTURE_MASK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_trans_mask_4_detail[] = {
    { "CAPTURE_MASK", AR_PI_DBG_TRANS_MASK_4_CAPTURE_MASK_BP, AR_PI_DBG_TRANS_MASK_4_CAPTURE_MASK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_cfg_diag_recv_detail[] = {
    { "CAPTURE_COUNT", AR_PI_CFG_DIAG_RECV_CAPTURE_COUNT_BP, AR_PI_CFG_DIAG_RECV_CAPTURE_COUNT_MASK },
    { "CAPTURE_TYPE", AR_PI_CFG_DIAG_RECV_CAPTURE_TYPE_BP, AR_PI_CFG_DIAG_RECV_CAPTURE_TYPE_MASK },
    { "RESET_CAPTURE", AR_PI_CFG_DIAG_RECV_RESET_CAPTURE_BP, AR_PI_CFG_DIAG_RECV_RESET_CAPTURE_MASK },
    { "CAPTURE_BUS", AR_PI_CFG_DIAG_RECV_CAPTURE_BUS_BP, AR_PI_CFG_DIAG_RECV_CAPTURE_BUS_MASK },
    { "WRAP_CAPTURE", AR_PI_CFG_DIAG_RECV_WRAP_CAPTURE_BP, AR_PI_CFG_DIAG_RECV_WRAP_CAPTURE_MASK },
    { "STOP_CAPTURE", AR_PI_CFG_DIAG_RECV_STOP_CAPTURE_BP, AR_PI_CFG_DIAG_RECV_STOP_CAPTURE_MASK },
    { "START_CAPTURE", AR_PI_CFG_DIAG_RECV_START_CAPTURE_BP, AR_PI_CFG_DIAG_RECV_START_CAPTURE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_sts_diag_recv_detail[] = {
    { "CAPTURE_COUNT", AR_PI_STS_DIAG_RECV_CAPTURE_COUNT_BP, AR_PI_STS_DIAG_RECV_CAPTURE_COUNT_MASK },
    { "CAPTURE_FULL", AR_PI_STS_DIAG_RECV_CAPTURE_FULL_BP, AR_PI_STS_DIAG_RECV_CAPTURE_FULL_MASK },
    { "IN_PROGRESS", AR_PI_STS_DIAG_RECV_IN_PROGRESS_BP, AR_PI_STS_DIAG_RECV_IN_PROGRESS_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_recv_ctl_0_detail[] = {
    { "CAPTURE_CNTL", AR_PI_DBG_RECV_CTL_0_CAPTURE_CNTL_BP, AR_PI_DBG_RECV_CTL_0_CAPTURE_CNTL_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_recv_ctl_1_detail[] = {
    { "CAPTURE_CNTL", AR_PI_DBG_RECV_CTL_1_CAPTURE_CNTL_BP, AR_PI_DBG_RECV_CTL_1_CAPTURE_CNTL_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_recv_ctl_2_detail[] = {
    { "CAPTURE_CNTL", AR_PI_DBG_RECV_CTL_2_CAPTURE_CNTL_BP, AR_PI_DBG_RECV_CTL_2_CAPTURE_CNTL_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_recv_ctl_3_detail[] = {
    { "CAPTURE_CNTL", AR_PI_DBG_RECV_CTL_3_CAPTURE_CNTL_BP, AR_PI_DBG_RECV_CTL_3_CAPTURE_CNTL_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_recv_ctl_4_detail[] = {
    { "CAPTURE_CNTL", AR_PI_DBG_RECV_CTL_4_CAPTURE_CNTL_BP, AR_PI_DBG_RECV_CTL_4_CAPTURE_CNTL_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_recv_mask_0_detail[] = {
    { "CAPTURE_MASK", AR_PI_DBG_RECV_MASK_0_CAPTURE_MASK_BP, AR_PI_DBG_RECV_MASK_0_CAPTURE_MASK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_recv_mask_1_detail[] = {
    { "CAPTURE_MASK", AR_PI_DBG_RECV_MASK_1_CAPTURE_MASK_BP, AR_PI_DBG_RECV_MASK_1_CAPTURE_MASK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_recv_mask_2_detail[] = {
    { "CAPTURE_MASK", AR_PI_DBG_RECV_MASK_2_CAPTURE_MASK_BP, AR_PI_DBG_RECV_MASK_2_CAPTURE_MASK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_recv_mask_3_detail[] = {
    { "CAPTURE_MASK", AR_PI_DBG_RECV_MASK_3_CAPTURE_MASK_BP, AR_PI_DBG_RECV_MASK_3_CAPTURE_MASK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_dbg_recv_mask_4_detail[] = {
    { "CAPTURE_MASK", AR_PI_DBG_RECV_MASK_4_CAPTURE_MASK_BP, AR_PI_DBG_RECV_MASK_4_CAPTURE_MASK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_debug_den_ip_detail[] = {
    { "DEN_DEBUG_PORTS", AR_PI_DEBUG_DEN_IP_DEN_DEBUG_PORTS_BP, AR_PI_DEBUG_DEN_IP_DEN_DEBUG_PORTS_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_cfg_diag_inj_detail[] = {
    { "ONE_TRANS", AR_PI_CFG_DIAG_INJ_ONE_TRANS_BP, AR_PI_CFG_DIAG_INJ_ONE_TRANS_MASK },
    { "INJECT_COUNT", AR_PI_CFG_DIAG_INJ_INJECT_COUNT_BP, AR_PI_CFG_DIAG_INJ_INJECT_COUNT_MASK },
    { "RESET_INJECT", AR_PI_CFG_DIAG_INJ_RESET_INJECT_BP, AR_PI_CFG_DIAG_INJ_RESET_INJECT_MASK },
    { "STOP_INJECT", AR_PI_CFG_DIAG_INJ_STOP_INJECT_BP, AR_PI_CFG_DIAG_INJ_STOP_INJECT_MASK },
    { "START_INJECT", AR_PI_CFG_DIAG_INJ_START_INJECT_BP, AR_PI_CFG_DIAG_INJ_START_INJECT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_sts_diag_inj_detail[] = {
    { "INJECT_COUNT", AR_PI_STS_DIAG_INJ_INJECT_COUNT_BP, AR_PI_STS_DIAG_INJ_INJECT_COUNT_MASK },
    { "INJECT_COMPLETE", AR_PI_STS_DIAG_INJ_INJECT_COMPLETE_BP, AR_PI_STS_DIAG_INJ_INJECT_COMPLETE_MASK },
    { "IN_PROGRESS", AR_PI_STS_DIAG_INJ_IN_PROGRESS_BP, AR_PI_STS_DIAG_INJ_IN_PROGRESS_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pcic_mems_dbg_errinj_detail[] = {
    { "ADDRESS", AR_PI_PCIC_MEMS_DBG_ERRINJ_ADDRESS_BP, AR_PI_PCIC_MEMS_DBG_ERRINJ_ADDRESS_MASK },
    { "CHECKBITS", AR_PI_PCIC_MEMS_DBG_ERRINJ_CHECKBITS_BP, AR_PI_PCIC_MEMS_DBG_ERRINJ_CHECKBITS_MASK },
    { "RAMSELECT", AR_PI_PCIC_MEMS_DBG_ERRINJ_RAMSELECT_BP, AR_PI_PCIC_MEMS_DBG_ERRINJ_RAMSELECT_MASK },
    { "TRIGGERED", AR_PI_PCIC_MEMS_DBG_ERRINJ_TRIGGERED_BP, AR_PI_PCIC_MEMS_DBG_ERRINJ_TRIGGERED_MASK },
    { "MODE", AR_PI_PCIC_MEMS_DBG_ERRINJ_MODE_BP, AR_PI_PCIC_MEMS_DBG_ERRINJ_MODE_MASK },
    { "ENABLE", AR_PI_PCIC_MEMS_DBG_ERRINJ_ENABLE_BP, AR_PI_PCIC_MEMS_DBG_ERRINJ_ENABLE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_csr_cmu_0_detail[] = {
    { "SSC_CLK_DIV_Q3", AR_PI_PHY_CSR_CMU_0_SSC_CLK_DIV_Q3_BP, AR_PI_PHY_CSR_CMU_0_SSC_CLK_DIV_Q3_MASK },
    { "GCFSM_CLK_DIV_Q3", AR_PI_PHY_CSR_CMU_0_GCFSM_CLK_DIV_Q3_BP, AR_PI_PHY_CSR_CMU_0_GCFSM_CLK_DIV_Q3_MASK },
    { "PLL_CTRL_NUM_CYCLES_9_6_Q3", AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_9_6_Q3_BP, AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_9_6_Q3_MASK },
    { "SSC_CLK_DIV_Q2", AR_PI_PHY_CSR_CMU_0_SSC_CLK_DIV_Q2_BP, AR_PI_PHY_CSR_CMU_0_SSC_CLK_DIV_Q2_MASK },
    { "GCFSM_CLK_DIV_Q2", AR_PI_PHY_CSR_CMU_0_GCFSM_CLK_DIV_Q2_BP, AR_PI_PHY_CSR_CMU_0_GCFSM_CLK_DIV_Q2_MASK },
    { "PLL_CTRL_NUM_CYCLES_9_6_Q2", AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_9_6_Q2_BP, AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_9_6_Q2_MASK },
    { "SSC_CLK_DIV_Q1", AR_PI_PHY_CSR_CMU_0_SSC_CLK_DIV_Q1_BP, AR_PI_PHY_CSR_CMU_0_SSC_CLK_DIV_Q1_MASK },
    { "GCFSM_CLK_DIV_Q1", AR_PI_PHY_CSR_CMU_0_GCFSM_CLK_DIV_Q1_BP, AR_PI_PHY_CSR_CMU_0_GCFSM_CLK_DIV_Q1_MASK },
    { "PLL_CTRL_NUM_CYCLES_9_6_Q1", AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_9_6_Q1_BP, AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_9_6_Q1_MASK },
    { "SSC_CLK_DIV_Q0", AR_PI_PHY_CSR_CMU_0_SSC_CLK_DIV_Q0_BP, AR_PI_PHY_CSR_CMU_0_SSC_CLK_DIV_Q0_MASK },
    { "GCFSM_CLK_DIV_Q0", AR_PI_PHY_CSR_CMU_0_GCFSM_CLK_DIV_Q0_BP, AR_PI_PHY_CSR_CMU_0_GCFSM_CLK_DIV_Q0_MASK },
    { "PLL_CTRL_NUM_CYCLES_9_6_Q0", AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_9_6_Q0_BP, AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_9_6_Q0_MASK },
    { "PLL_CTRL_NUM_CYCLES_5_0_Q3", AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_5_0_Q3_BP, AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_5_0_Q3_MASK },
    { "PLL_CTRL_GOOD_STATE_Q3", AR_PI_PHY_CSR_CMU_0_PLL_CTRL_GOOD_STATE_Q3_BP, AR_PI_PHY_CSR_CMU_0_PLL_CTRL_GOOD_STATE_Q3_MASK },
    { "CMU_MASTER_CDN_Q3", AR_PI_PHY_CSR_CMU_0_CMU_MASTER_CDN_Q3_BP, AR_PI_PHY_CSR_CMU_0_CMU_MASTER_CDN_Q3_MASK },
    { "PLL_CTRL_NUM_CYCLES_5_0_Q2", AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_5_0_Q2_BP, AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_5_0_Q2_MASK },
    { "PLL_CTRL_GOOD_STATE_Q2", AR_PI_PHY_CSR_CMU_0_PLL_CTRL_GOOD_STATE_Q2_BP, AR_PI_PHY_CSR_CMU_0_PLL_CTRL_GOOD_STATE_Q2_MASK },
    { "CMU_MASTER_CDN_Q2", AR_PI_PHY_CSR_CMU_0_CMU_MASTER_CDN_Q2_BP, AR_PI_PHY_CSR_CMU_0_CMU_MASTER_CDN_Q2_MASK },
    { "PLL_CTRL_NUM_CYCLES_5_0_Q1", AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_5_0_Q1_BP, AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_5_0_Q1_MASK },
    { "PLL_CTRL_GOOD_STATE_Q1", AR_PI_PHY_CSR_CMU_0_PLL_CTRL_GOOD_STATE_Q1_BP, AR_PI_PHY_CSR_CMU_0_PLL_CTRL_GOOD_STATE_Q1_MASK },
    { "CMU_MASTER_CDN_Q1", AR_PI_PHY_CSR_CMU_0_CMU_MASTER_CDN_Q1_BP, AR_PI_PHY_CSR_CMU_0_CMU_MASTER_CDN_Q1_MASK },
    { "PLL_CTRL_NUM_CYCLES_5_0_Q0", AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_5_0_Q0_BP, AR_PI_PHY_CSR_CMU_0_PLL_CTRL_NUM_CYCLES_5_0_Q0_MASK },
    { "PLL_CTRL_GOOD_STATE_Q0", AR_PI_PHY_CSR_CMU_0_PLL_CTRL_GOOD_STATE_Q0_BP, AR_PI_PHY_CSR_CMU_0_PLL_CTRL_GOOD_STATE_Q0_MASK },
    { "CMU_MASTER_CDN_Q0", AR_PI_PHY_CSR_CMU_0_CMU_MASTER_CDN_Q0_BP, AR_PI_PHY_CSR_CMU_0_CMU_MASTER_CDN_Q0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_csr_lane1_0_detail[] = {
    { "NEIM_LB_ENA_O_Q3", AR_PI_PHY_CSR_LANE1_0_NEIM_LB_ENA_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_NEIM_LB_ENA_O_Q3_MASK },
    { "FES_LB_ENA_O_Q3", AR_PI_PHY_CSR_LANE1_0_FES_LB_ENA_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_FES_LB_ENA_O_Q3_MASK },
    { "REG1_WORD_O_Q3", AR_PI_PHY_CSR_LANE1_0_REG1_WORD_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_REG1_WORD_O_Q3_MASK },
    { "REG1_BIT_O_Q3", AR_PI_PHY_CSR_LANE1_0_REG1_BIT_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_REG1_BIT_O_Q3_MASK },
    { "REG1_POL_O_Q3", AR_PI_PHY_CSR_LANE1_0_REG1_POL_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_REG1_POL_O_Q3_MASK },
    { "TREG1_WORD_O_Q3", AR_PI_PHY_CSR_LANE1_0_TREG1_WORD_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_TREG1_WORD_O_Q3_MASK },
    { "TREG1_BIT_O_Q3", AR_PI_PHY_CSR_LANE1_0_TREG1_BIT_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_TREG1_BIT_O_Q3_MASK },
    { "TREG1_POL_O_Q3", AR_PI_PHY_CSR_LANE1_0_TREG1_POL_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_TREG1_POL_O_Q3_MASK },
    { "NEIM_LB_ENA_O_Q2", AR_PI_PHY_CSR_LANE1_0_NEIM_LB_ENA_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_NEIM_LB_ENA_O_Q2_MASK },
    { "FES_LB_ENA_O_Q2", AR_PI_PHY_CSR_LANE1_0_FES_LB_ENA_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_FES_LB_ENA_O_Q2_MASK },
    { "REG1_WORD_O_Q2", AR_PI_PHY_CSR_LANE1_0_REG1_WORD_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_REG1_WORD_O_Q2_MASK },
    { "REG1_BIT_O_Q2", AR_PI_PHY_CSR_LANE1_0_REG1_BIT_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_REG1_BIT_O_Q2_MASK },
    { "REG1_POL_O_Q2", AR_PI_PHY_CSR_LANE1_0_REG1_POL_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_REG1_POL_O_Q2_MASK },
    { "TREG1_WORD_O_Q2", AR_PI_PHY_CSR_LANE1_0_TREG1_WORD_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_TREG1_WORD_O_Q2_MASK },
    { "TREG1_BIT_O_Q2", AR_PI_PHY_CSR_LANE1_0_TREG1_BIT_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_TREG1_BIT_O_Q2_MASK },
    { "TREG1_POL_O_Q2", AR_PI_PHY_CSR_LANE1_0_TREG1_POL_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_TREG1_POL_O_Q2_MASK },
    { "NEIM_LB_ENA_O_Q1", AR_PI_PHY_CSR_LANE1_0_NEIM_LB_ENA_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_NEIM_LB_ENA_O_Q1_MASK },
    { "FES_LB_ENA_O_Q1", AR_PI_PHY_CSR_LANE1_0_FES_LB_ENA_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_FES_LB_ENA_O_Q1_MASK },
    { "REG1_WORD_O_Q1", AR_PI_PHY_CSR_LANE1_0_REG1_WORD_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_REG1_WORD_O_Q1_MASK },
    { "REG1_BIT_O_Q1", AR_PI_PHY_CSR_LANE1_0_REG1_BIT_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_REG1_BIT_O_Q1_MASK },
    { "REG1_POL_O_Q1", AR_PI_PHY_CSR_LANE1_0_REG1_POL_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_REG1_POL_O_Q1_MASK },
    { "TREG1_WORD_O_Q1", AR_PI_PHY_CSR_LANE1_0_TREG1_WORD_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_TREG1_WORD_O_Q1_MASK },
    { "TREG1_BIT_O_Q1", AR_PI_PHY_CSR_LANE1_0_TREG1_BIT_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_TREG1_BIT_O_Q1_MASK },
    { "TREG1_POL_O_Q1", AR_PI_PHY_CSR_LANE1_0_TREG1_POL_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_TREG1_POL_O_Q1_MASK },
    { "NEIM_LB_ENA_O_Q0", AR_PI_PHY_CSR_LANE1_0_NEIM_LB_ENA_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_NEIM_LB_ENA_O_Q0_MASK },
    { "FES_LB_ENA_O_Q0", AR_PI_PHY_CSR_LANE1_0_FES_LB_ENA_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_FES_LB_ENA_O_Q0_MASK },
    { "REG1_WORD_O_Q0", AR_PI_PHY_CSR_LANE1_0_REG1_WORD_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_REG1_WORD_O_Q0_MASK },
    { "REG1_BIT_O_Q0", AR_PI_PHY_CSR_LANE1_0_REG1_BIT_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_REG1_BIT_O_Q0_MASK },
    { "REG1_POL_O_Q0", AR_PI_PHY_CSR_LANE1_0_REG1_POL_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_REG1_POL_O_Q0_MASK },
    { "TREG1_WORD_O_Q0", AR_PI_PHY_CSR_LANE1_0_TREG1_WORD_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_TREG1_WORD_O_Q0_MASK },
    { "TREG1_BIT_O_Q0", AR_PI_PHY_CSR_LANE1_0_TREG1_BIT_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_TREG1_BIT_O_Q0_MASK },
    { "TREG1_POL_O_Q0", AR_PI_PHY_CSR_LANE1_0_TREG1_POL_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_TREG1_POL_O_Q0_MASK },
    { "DMUX_TXA_SEL_O_1_0_Q3", AR_PI_PHY_CSR_LANE1_0_DMUX_TXA_SEL_O_1_0_Q3_BP, AR_PI_PHY_CSR_LANE1_0_DMUX_TXA_SEL_O_1_0_Q3_MASK },
    { "TREG0_WORD_O_Q3", AR_PI_PHY_CSR_LANE1_0_TREG0_WORD_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_TREG0_WORD_O_Q3_MASK },
    { "TREG0_BIT_O_Q3", AR_PI_PHY_CSR_LANE1_0_TREG0_BIT_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_TREG0_BIT_O_Q3_MASK },
    { "TREG0_POL_O_Q3", AR_PI_PHY_CSR_LANE1_0_TREG0_POL_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_TREG0_POL_O_Q3_MASK },
    { "RX_SRC_O_Q3", AR_PI_PHY_CSR_LANE1_0_RX_SRC_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_RX_SRC_O_Q3_MASK },
    { "RX_CLK_SRC_O_Q3", AR_PI_PHY_CSR_LANE1_0_RX_CLK_SRC_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_RX_CLK_SRC_O_Q3_MASK },
    { "TX_CLK_SRC_O_Q3", AR_PI_PHY_CSR_LANE1_0_TX_CLK_SRC_O_Q3_BP, AR_PI_PHY_CSR_LANE1_0_TX_CLK_SRC_O_Q3_MASK },
    { "DMUX_TXA_SEL_O_1_0_Q2", AR_PI_PHY_CSR_LANE1_0_DMUX_TXA_SEL_O_1_0_Q2_BP, AR_PI_PHY_CSR_LANE1_0_DMUX_TXA_SEL_O_1_0_Q2_MASK },
    { "TREG0_WORD_O_Q2", AR_PI_PHY_CSR_LANE1_0_TREG0_WORD_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_TREG0_WORD_O_Q2_MASK },
    { "TREG0_BIT_O_Q2", AR_PI_PHY_CSR_LANE1_0_TREG0_BIT_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_TREG0_BIT_O_Q2_MASK },
    { "TREG0_POL_O_Q2", AR_PI_PHY_CSR_LANE1_0_TREG0_POL_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_TREG0_POL_O_Q2_MASK },
    { "RX_SRC_O_Q2", AR_PI_PHY_CSR_LANE1_0_RX_SRC_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_RX_SRC_O_Q2_MASK },
    { "RX_CLK_SRC_O_Q2", AR_PI_PHY_CSR_LANE1_0_RX_CLK_SRC_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_RX_CLK_SRC_O_Q2_MASK },
    { "TX_CLK_SRC_O_Q2", AR_PI_PHY_CSR_LANE1_0_TX_CLK_SRC_O_Q2_BP, AR_PI_PHY_CSR_LANE1_0_TX_CLK_SRC_O_Q2_MASK },
    { "DMUX_TXA_SEL_O_1_0_Q1", AR_PI_PHY_CSR_LANE1_0_DMUX_TXA_SEL_O_1_0_Q1_BP, AR_PI_PHY_CSR_LANE1_0_DMUX_TXA_SEL_O_1_0_Q1_MASK },
    { "TREG0_WORD_O_Q1", AR_PI_PHY_CSR_LANE1_0_TREG0_WORD_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_TREG0_WORD_O_Q1_MASK },
    { "TREG0_BIT_O_Q1", AR_PI_PHY_CSR_LANE1_0_TREG0_BIT_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_TREG0_BIT_O_Q1_MASK },
    { "TREG0_POL_O_Q1", AR_PI_PHY_CSR_LANE1_0_TREG0_POL_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_TREG0_POL_O_Q1_MASK },
    { "RX_SRC_O_Q1", AR_PI_PHY_CSR_LANE1_0_RX_SRC_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_RX_SRC_O_Q1_MASK },
    { "RX_CLK_SRC_O_Q1", AR_PI_PHY_CSR_LANE1_0_RX_CLK_SRC_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_RX_CLK_SRC_O_Q1_MASK },
    { "TX_CLK_SRC_O_Q1", AR_PI_PHY_CSR_LANE1_0_TX_CLK_SRC_O_Q1_BP, AR_PI_PHY_CSR_LANE1_0_TX_CLK_SRC_O_Q1_MASK },
    { "DMUX_TXA_SEL_O_1_0_Q0", AR_PI_PHY_CSR_LANE1_0_DMUX_TXA_SEL_O_1_0_Q0_BP, AR_PI_PHY_CSR_LANE1_0_DMUX_TXA_SEL_O_1_0_Q0_MASK },
    { "TREG0_WORD_O_Q0", AR_PI_PHY_CSR_LANE1_0_TREG0_WORD_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_TREG0_WORD_O_Q0_MASK },
    { "TREG0_BIT_O_Q0", AR_PI_PHY_CSR_LANE1_0_TREG0_BIT_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_TREG0_BIT_O_Q0_MASK },
    { "TREG0_POL_O_Q0", AR_PI_PHY_CSR_LANE1_0_TREG0_POL_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_TREG0_POL_O_Q0_MASK },
    { "RX_SRC_O_Q0", AR_PI_PHY_CSR_LANE1_0_RX_SRC_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_RX_SRC_O_Q0_MASK },
    { "RX_CLK_SRC_O_Q0", AR_PI_PHY_CSR_LANE1_0_RX_CLK_SRC_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_RX_CLK_SRC_O_Q0_MASK },
    { "TX_CLK_SRC_O_Q0", AR_PI_PHY_CSR_LANE1_0_TX_CLK_SRC_O_Q0_BP, AR_PI_PHY_CSR_LANE1_0_TX_CLK_SRC_O_Q0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_phy_csr_comlane_0_detail[] = {
    { "EBUF_EN_Q3", AR_PI_PHY_CSR_COMLANE_0_EBUF_EN_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_EBUF_EN_Q3_MASK },
    { "QUAD_EN_Q3", AR_PI_PHY_CSR_COMLANE_0_QUAD_EN_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_QUAD_EN_Q3_MASK },
    { "SAPIS_EN_Q3", AR_PI_PHY_CSR_COMLANE_0_SAPIS_EN_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_SAPIS_EN_Q3_MASK },
    { "PIPE_EN_Q3", AR_PI_PHY_CSR_COMLANE_0_PIPE_EN_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_PIPE_EN_Q3_MASK },
    { "RXEQ_CDR_LOCK_WAIT_3_0_Q3", AR_PI_PHY_CSR_COMLANE_0_RXEQ_CDR_LOCK_WAIT_3_0_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_RXEQ_CDR_LOCK_WAIT_3_0_Q3_MASK },
    { "EBUF_EN_Q2", AR_PI_PHY_CSR_COMLANE_0_EBUF_EN_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_EBUF_EN_Q2_MASK },
    { "QUAD_EN_Q2", AR_PI_PHY_CSR_COMLANE_0_QUAD_EN_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_QUAD_EN_Q2_MASK },
    { "SAPIS_EN_Q2", AR_PI_PHY_CSR_COMLANE_0_SAPIS_EN_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_SAPIS_EN_Q2_MASK },
    { "PIPE_EN_Q2", AR_PI_PHY_CSR_COMLANE_0_PIPE_EN_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_PIPE_EN_Q2_MASK },
    { "RXEQ_CDR_LOCK_WAIT_3_0_Q2", AR_PI_PHY_CSR_COMLANE_0_RXEQ_CDR_LOCK_WAIT_3_0_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_RXEQ_CDR_LOCK_WAIT_3_0_Q2_MASK },
    { "EBUF_EN_Q1", AR_PI_PHY_CSR_COMLANE_0_EBUF_EN_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_EBUF_EN_Q1_MASK },
    { "QUAD_EN_Q1", AR_PI_PHY_CSR_COMLANE_0_QUAD_EN_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_QUAD_EN_Q1_MASK },
    { "SAPIS_EN_Q1", AR_PI_PHY_CSR_COMLANE_0_SAPIS_EN_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_SAPIS_EN_Q1_MASK },
    { "PIPE_EN_Q1", AR_PI_PHY_CSR_COMLANE_0_PIPE_EN_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_PIPE_EN_Q1_MASK },
    { "RXEQ_CDR_LOCK_WAIT_3_0_Q1", AR_PI_PHY_CSR_COMLANE_0_RXEQ_CDR_LOCK_WAIT_3_0_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_RXEQ_CDR_LOCK_WAIT_3_0_Q1_MASK },
    { "EBUF_EN_Q0", AR_PI_PHY_CSR_COMLANE_0_EBUF_EN_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_EBUF_EN_Q0_MASK },
    { "QUAD_EN_Q0", AR_PI_PHY_CSR_COMLANE_0_QUAD_EN_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_QUAD_EN_Q0_MASK },
    { "SAPIS_EN_Q0", AR_PI_PHY_CSR_COMLANE_0_SAPIS_EN_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_SAPIS_EN_Q0_MASK },
    { "PIPE_EN_Q0", AR_PI_PHY_CSR_COMLANE_0_PIPE_EN_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_PIPE_EN_Q0_MASK },
    { "RXEQ_CDR_LOCK_WAIT_3_0_Q0", AR_PI_PHY_CSR_COMLANE_0_RXEQ_CDR_LOCK_WAIT_3_0_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_RXEQ_CDR_LOCK_WAIT_3_0_Q0_MASK },
    { "DEC_EN_Q3", AR_PI_PHY_CSR_COMLANE_0_DEC_EN_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_DEC_EN_Q3_MASK },
    { "ENC_EN_Q3", AR_PI_PHY_CSR_COMLANE_0_ENC_EN_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_ENC_EN_Q3_MASK },
    { "RLD_EN_Q3", AR_PI_PHY_CSR_COMLANE_0_RLD_EN_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_RLD_EN_Q3_MASK },
    { "L3_MASTER_CDN_Q3", AR_PI_PHY_CSR_COMLANE_0_L3_MASTER_CDN_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_L3_MASTER_CDN_Q3_MASK },
    { "L2_MASTER_CDN_Q3", AR_PI_PHY_CSR_COMLANE_0_L2_MASTER_CDN_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_L2_MASTER_CDN_Q3_MASK },
    { "L1_MASTER_CDN_Q3", AR_PI_PHY_CSR_COMLANE_0_L1_MASTER_CDN_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_L1_MASTER_CDN_Q3_MASK },
    { "L0_MASTER_CDN_Q3", AR_PI_PHY_CSR_COMLANE_0_L0_MASTER_CDN_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_L0_MASTER_CDN_Q3_MASK },
    { "LN_MASTER_CDN_OVR_Q3", AR_PI_PHY_CSR_COMLANE_0_LN_MASTER_CDN_OVR_Q3_BP, AR_PI_PHY_CSR_COMLANE_0_LN_MASTER_CDN_OVR_Q3_MASK },
    { "DEC_EN_Q2", AR_PI_PHY_CSR_COMLANE_0_DEC_EN_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_DEC_EN_Q2_MASK },
    { "ENC_EN_Q2", AR_PI_PHY_CSR_COMLANE_0_ENC_EN_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_ENC_EN_Q2_MASK },
    { "RLD_EN_Q2", AR_PI_PHY_CSR_COMLANE_0_RLD_EN_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_RLD_EN_Q2_MASK },
    { "L3_MASTER_CDN_Q2", AR_PI_PHY_CSR_COMLANE_0_L3_MASTER_CDN_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_L3_MASTER_CDN_Q2_MASK },
    { "L2_MASTER_CDN_Q2", AR_PI_PHY_CSR_COMLANE_0_L2_MASTER_CDN_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_L2_MASTER_CDN_Q2_MASK },
    { "L1_MASTER_CDN_Q2", AR_PI_PHY_CSR_COMLANE_0_L1_MASTER_CDN_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_L1_MASTER_CDN_Q2_MASK },
    { "L0_MASTER_CDN_Q2", AR_PI_PHY_CSR_COMLANE_0_L0_MASTER_CDN_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_L0_MASTER_CDN_Q2_MASK },
    { "LN_MASTER_CDN_OVR_Q2", AR_PI_PHY_CSR_COMLANE_0_LN_MASTER_CDN_OVR_Q2_BP, AR_PI_PHY_CSR_COMLANE_0_LN_MASTER_CDN_OVR_Q2_MASK },
    { "DEC_EN_Q1", AR_PI_PHY_CSR_COMLANE_0_DEC_EN_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_DEC_EN_Q1_MASK },
    { "ENC_EN_Q1", AR_PI_PHY_CSR_COMLANE_0_ENC_EN_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_ENC_EN_Q1_MASK },
    { "RLD_EN_Q1", AR_PI_PHY_CSR_COMLANE_0_RLD_EN_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_RLD_EN_Q1_MASK },
    { "L3_MASTER_CDN_Q1", AR_PI_PHY_CSR_COMLANE_0_L3_MASTER_CDN_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_L3_MASTER_CDN_Q1_MASK },
    { "L2_MASTER_CDN_Q1", AR_PI_PHY_CSR_COMLANE_0_L2_MASTER_CDN_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_L2_MASTER_CDN_Q1_MASK },
    { "L1_MASTER_CDN_Q1", AR_PI_PHY_CSR_COMLANE_0_L1_MASTER_CDN_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_L1_MASTER_CDN_Q1_MASK },
    { "L0_MASTER_CDN_Q1", AR_PI_PHY_CSR_COMLANE_0_L0_MASTER_CDN_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_L0_MASTER_CDN_Q1_MASK },
    { "LN_MASTER_CDN_OVR_Q1", AR_PI_PHY_CSR_COMLANE_0_LN_MASTER_CDN_OVR_Q1_BP, AR_PI_PHY_CSR_COMLANE_0_LN_MASTER_CDN_OVR_Q1_MASK },
    { "DEC_EN_Q0", AR_PI_PHY_CSR_COMLANE_0_DEC_EN_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_DEC_EN_Q0_MASK },
    { "ENC_EN_Q0", AR_PI_PHY_CSR_COMLANE_0_ENC_EN_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_ENC_EN_Q0_MASK },
    { "RLD_EN_Q0", AR_PI_PHY_CSR_COMLANE_0_RLD_EN_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_RLD_EN_Q0_MASK },
    { "L3_MASTER_CDN_Q0", AR_PI_PHY_CSR_COMLANE_0_L3_MASTER_CDN_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_L3_MASTER_CDN_Q0_MASK },
    { "L2_MASTER_CDN_Q0", AR_PI_PHY_CSR_COMLANE_0_L2_MASTER_CDN_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_L2_MASTER_CDN_Q0_MASK },
    { "L1_MASTER_CDN_Q0", AR_PI_PHY_CSR_COMLANE_0_L1_MASTER_CDN_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_L1_MASTER_CDN_Q0_MASK },
    { "L0_MASTER_CDN_Q0", AR_PI_PHY_CSR_COMLANE_0_L0_MASTER_CDN_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_L0_MASTER_CDN_Q0_MASK },
    { "LN_MASTER_CDN_OVR_Q0", AR_PI_PHY_CSR_COMLANE_0_LN_MASTER_CDN_OVR_Q0_BP, AR_PI_PHY_CSR_COMLANE_0_LN_MASTER_CDN_OVR_Q0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_f0_db_rev_id_class_code_detail[] = {
    { "BIST", AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_BIST_BP, AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_BIST_MASK },
    { "HEADER_TYPE", AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_HEADER_TYPE_BP, AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_HEADER_TYPE_MASK },
    { "LATENCY_TIMER", AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_LATENCY_TIMER_BP, AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_LATENCY_TIMER_MASK },
    { "CACHE_LINE_SIZE", AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_CACHE_LINE_SIZE_BP, AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_CACHE_LINE_SIZE_MASK },
    { "CLASS_CODE", AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_CLASS_CODE_BP, AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_CLASS_CODE_MASK },
    { "REVISION_ID", AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_REVISION_ID_BP, AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_REVISION_ID_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_f0_bar_0_1_detail[] = {
    { "WRITEABLE_128G", AR_PI_DB_F0_BAR_0_1_WRITEABLE_128G_BP, AR_PI_DB_F0_BAR_0_1_WRITEABLE_128G_MASK },
    { "BASE_ADDR_HIGH", AR_PI_DB_F0_BAR_0_1_BASE_ADDR_HIGH_BP, AR_PI_DB_F0_BAR_0_1_BASE_ADDR_HIGH_MASK },
    { "BASE_ADDR", AR_PI_DB_F0_BAR_0_1_BASE_ADDR_BP, AR_PI_DB_F0_BAR_0_1_BASE_ADDR_MASK },
    { "READ_ONLY_128G", AR_PI_DB_F0_BAR_0_1_READ_ONLY_128G_BP, AR_PI_DB_F0_BAR_0_1_READ_ONLY_128G_MASK },
    { "BASE_ADDR_LOW", AR_PI_DB_F0_BAR_0_1_BASE_ADDR_LOW_BP, AR_PI_DB_F0_BAR_0_1_BASE_ADDR_LOW_MASK },
    { "PREFETCHABILITY", AR_PI_DB_F0_BAR_0_1_PREFETCHABILITY_BP, AR_PI_DB_F0_BAR_0_1_PREFETCHABILITY_MASK },
    { "SIZE", AR_PI_DB_F0_BAR_0_1_SIZE_BP, AR_PI_DB_F0_BAR_0_1_SIZE_MASK },
    { "MEM_SPACE", AR_PI_DB_F0_BAR_0_1_MEM_SPACE_BP, AR_PI_DB_F0_BAR_0_1_MEM_SPACE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_msi_x_cntl_2c_0_detail[] = {
    { "TABLE_OFFSET", AR_PI_DB_MSI_X_CNTL_2C_0_TABLE_OFFSET_BP, AR_PI_DB_MSI_X_CNTL_2C_0_TABLE_OFFSET_MASK },
    { "BAR_INDICATOR_EG", AR_PI_DB_MSI_X_CNTL_2C_0_BAR_INDICATOR_EG_BP, AR_PI_DB_MSI_X_CNTL_2C_0_BAR_INDICATOR_EG_MASK },
    { "MSI_X_ENABLE", AR_PI_DB_MSI_X_CNTL_2C_0_MSI_X_ENABLE_BP, AR_PI_DB_MSI_X_CNTL_2C_0_MSI_X_ENABLE_MASK },
    { "FUNCTION_MASK", AR_PI_DB_MSI_X_CNTL_2C_0_FUNCTION_MASK_BP, AR_PI_DB_MSI_X_CNTL_2C_0_FUNCTION_MASK_MASK },
    { "MSI_X_TABLE_SIZE", AR_PI_DB_MSI_X_CNTL_2C_0_MSI_X_TABLE_SIZE_BP, AR_PI_DB_MSI_X_CNTL_2C_0_MSI_X_TABLE_SIZE_MASK },
    { "CAPABILITY_PTR", AR_PI_DB_MSI_X_CNTL_2C_0_CAPABILITY_PTR_BP, AR_PI_DB_MSI_X_CNTL_2C_0_CAPABILITY_PTR_MASK },
    { "CAPABILITY_ID", AR_PI_DB_MSI_X_CNTL_2C_0_CAPABILITY_ID_BP, AR_PI_DB_MSI_X_CNTL_2C_0_CAPABILITY_ID_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_msi_x_pendi_2e_0_detail[] = {
    { "PBA_OFFSET", AR_PI_DB_MSI_X_PENDI_2E_0_PBA_OFFSET_BP, AR_PI_DB_MSI_X_PENDI_2E_0_PBA_OFFSET_MASK },
    { "BAR_INDICATOR_REG", AR_PI_DB_MSI_X_PENDI_2E_0_BAR_INDICATOR_REG_BP, AR_PI_DB_MSI_X_PENDI_2E_0_BAR_INDICATOR_REG_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_pcie_cntl_sts_0_detail[] = {
    { "PORT_NUMBER", AR_PI_DB_PCIE_CNTL_STS_0_PORT_NUMBER_BP, AR_PI_DB_PCIE_CNTL_STS_0_PORT_NUMBER_MASK },
    { "RESERVED_55", AR_PI_DB_PCIE_CNTL_STS_0_RESERVED_55_BP, AR_PI_DB_PCIE_CNTL_STS_0_RESERVED_55_MASK },
    { "ASPM_OPTIONALITY_COMPLIANCE", AR_PI_DB_PCIE_CNTL_STS_0_ASPM_OPTIONALITY_COMPLIANCE_BP, AR_PI_DB_PCIE_CNTL_STS_0_ASPM_OPTIONALITY_COMPLIANCE_MASK },
    { "RESERVED_53", AR_PI_DB_PCIE_CNTL_STS_0_RESERVED_53_BP, AR_PI_DB_PCIE_CNTL_STS_0_RESERVED_53_MASK },
    { "DATA_LINK_REPORT", AR_PI_DB_PCIE_CNTL_STS_0_DATA_LINK_REPORT_BP, AR_PI_DB_PCIE_CNTL_STS_0_DATA_LINK_REPORT_MASK },
    { "SURP_DOWN_REPORT", AR_PI_DB_PCIE_CNTL_STS_0_SURP_DOWN_REPORT_BP, AR_PI_DB_PCIE_CNTL_STS_0_SURP_DOWN_REPORT_MASK },
    { "CLK_PWR_MNGT", AR_PI_DB_PCIE_CNTL_STS_0_CLK_PWR_MNGT_BP, AR_PI_DB_PCIE_CNTL_STS_0_CLK_PWR_MNGT_MASK },
    { "L1_EXIT_LAT", AR_PI_DB_PCIE_CNTL_STS_0_L1_EXIT_LAT_BP, AR_PI_DB_PCIE_CNTL_STS_0_L1_EXIT_LAT_MASK },
    { "LOS_EXIT_LAT", AR_PI_DB_PCIE_CNTL_STS_0_LOS_EXIT_LAT_BP, AR_PI_DB_PCIE_CNTL_STS_0_LOS_EXIT_LAT_MASK },
    { "ACTIVE_PWR_STATE", AR_PI_DB_PCIE_CNTL_STS_0_ACTIVE_PWR_STATE_BP, AR_PI_DB_PCIE_CNTL_STS_0_ACTIVE_PWR_STATE_MASK },
    { "MAX_LINK_WIDTH", AR_PI_DB_PCIE_CNTL_STS_0_MAX_LINK_WIDTH_BP, AR_PI_DB_PCIE_CNTL_STS_0_MAX_LINK_WIDTH_MASK },
    { "MAX_LINK_SPEED", AR_PI_DB_PCIE_CNTL_STS_0_MAX_LINK_SPEED_BP, AR_PI_DB_PCIE_CNTL_STS_0_MAX_LINK_SPEED_MASK },
    { "RESERVED_31_22", AR_PI_DB_PCIE_CNTL_STS_0_RESERVED_31_22_BP, AR_PI_DB_PCIE_CNTL_STS_0_RESERVED_31_22_MASK },
    { "TRANS_PENDING", AR_PI_DB_PCIE_CNTL_STS_0_TRANS_PENDING_BP, AR_PI_DB_PCIE_CNTL_STS_0_TRANS_PENDING_MASK },
    { "AUX_POWER_DET", AR_PI_DB_PCIE_CNTL_STS_0_AUX_POWER_DET_BP, AR_PI_DB_PCIE_CNTL_STS_0_AUX_POWER_DET_MASK },
    { "UNSUP_REQ_DET", AR_PI_DB_PCIE_CNTL_STS_0_UNSUP_REQ_DET_BP, AR_PI_DB_PCIE_CNTL_STS_0_UNSUP_REQ_DET_MASK },
    { "FATAL_ERR_DET", AR_PI_DB_PCIE_CNTL_STS_0_FATAL_ERR_DET_BP, AR_PI_DB_PCIE_CNTL_STS_0_FATAL_ERR_DET_MASK },
    { "NON_FATAL_ERR_DET", AR_PI_DB_PCIE_CNTL_STS_0_NON_FATAL_ERR_DET_BP, AR_PI_DB_PCIE_CNTL_STS_0_NON_FATAL_ERR_DET_MASK },
    { "CORR_ERR_DET", AR_PI_DB_PCIE_CNTL_STS_0_CORR_ERR_DET_BP, AR_PI_DB_PCIE_CNTL_STS_0_CORR_ERR_DET_MASK },
    { "FUNC_LEVEL_RESET", AR_PI_DB_PCIE_CNTL_STS_0_FUNC_LEVEL_RESET_BP, AR_PI_DB_PCIE_CNTL_STS_0_FUNC_LEVEL_RESET_MASK },
    { "MAX_READ_REQ", AR_PI_DB_PCIE_CNTL_STS_0_MAX_READ_REQ_BP, AR_PI_DB_PCIE_CNTL_STS_0_MAX_READ_REQ_MASK },
    { "NO_SNOOP_EN", AR_PI_DB_PCIE_CNTL_STS_0_NO_SNOOP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_0_NO_SNOOP_EN_MASK },
    { "AUX_POWER_EN", AR_PI_DB_PCIE_CNTL_STS_0_AUX_POWER_EN_BP, AR_PI_DB_PCIE_CNTL_STS_0_AUX_POWER_EN_MASK },
    { "PHANTOM_FUNC_EN", AR_PI_DB_PCIE_CNTL_STS_0_PHANTOM_FUNC_EN_BP, AR_PI_DB_PCIE_CNTL_STS_0_PHANTOM_FUNC_EN_MASK },
    { "TAG_FIELD_EN", AR_PI_DB_PCIE_CNTL_STS_0_TAG_FIELD_EN_BP, AR_PI_DB_PCIE_CNTL_STS_0_TAG_FIELD_EN_MASK },
    { "MAX_PAYLOAD", AR_PI_DB_PCIE_CNTL_STS_0_MAX_PAYLOAD_BP, AR_PI_DB_PCIE_CNTL_STS_0_MAX_PAYLOAD_MASK },
    { "RELAX_ORD_EN", AR_PI_DB_PCIE_CNTL_STS_0_RELAX_ORD_EN_BP, AR_PI_DB_PCIE_CNTL_STS_0_RELAX_ORD_EN_MASK },
    { "UNS_REQ_REP_EN", AR_PI_DB_PCIE_CNTL_STS_0_UNS_REQ_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_0_UNS_REQ_REP_EN_MASK },
    { "FATAL_REP_EN", AR_PI_DB_PCIE_CNTL_STS_0_FATAL_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_0_FATAL_REP_EN_MASK },
    { "NONFATAL_REP_EN", AR_PI_DB_PCIE_CNTL_STS_0_NONFATAL_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_0_NONFATAL_REP_EN_MASK },
    { "COR_ERR_REP_EN", AR_PI_DB_PCIE_CNTL_STS_0_COR_ERR_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_0_COR_ERR_REP_EN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_pcie_cntl_sts_2_0_detail[] = {
    { "RESERVED_63_36", AR_PI_DB_PCIE_CNTL_STS_2_0_RESERVED_63_36_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_RESERVED_63_36_MASK },
    { "SUP_LINK_SPEED", AR_PI_DB_PCIE_CNTL_STS_2_0_SUP_LINK_SPEED_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_SUP_LINK_SPEED_MASK },
    { "RESERVED_32", AR_PI_DB_PCIE_CNTL_STS_2_0_RESERVED_32_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_RESERVED_32_MASK },
    { "RESERVED_31_15", AR_PI_DB_PCIE_CNTL_STS_2_0_RESERVED_31_15_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_RESERVED_31_15_MASK },
    { "OBFF_EN", AR_PI_DB_PCIE_CNTL_STS_2_0_OBFF_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_OBFF_EN_MASK },
    { "RESERVED_12_11", AR_PI_DB_PCIE_CNTL_STS_2_0_RESERVED_12_11_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_RESERVED_12_11_MASK },
    { "LTR_MECH_EN", AR_PI_DB_PCIE_CNTL_STS_2_0_LTR_MECH_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_LTR_MECH_EN_MASK },
    { "IDO_COMP", AR_PI_DB_PCIE_CNTL_STS_2_0_IDO_COMP_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_IDO_COMP_MASK },
    { "IDO_REQ_EN", AR_PI_DB_PCIE_CNTL_STS_2_0_IDO_REQ_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_IDO_REQ_EN_MASK },
    { "RESERVED_7", AR_PI_DB_PCIE_CNTL_STS_2_0_RESERVED_7_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_RESERVED_7_MASK },
    { "ATOM_OP_REQ_EN", AR_PI_DB_PCIE_CNTL_STS_2_0_ATOM_OP_REQ_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_ATOM_OP_REQ_EN_MASK },
    { "RESERVED_5", AR_PI_DB_PCIE_CNTL_STS_2_0_RESERVED_5_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_RESERVED_5_MASK },
    { "CMP_TIMEOUT_DIS", AR_PI_DB_PCIE_CNTL_STS_2_0_CMP_TIMEOUT_DIS_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_CMP_TIMEOUT_DIS_MASK },
    { "CMP_TIMEOUT", AR_PI_DB_PCIE_CNTL_STS_2_0_CMP_TIMEOUT_BP, AR_PI_DB_PCIE_CNTL_STS_2_0_CMP_TIMEOUT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_pcie_tph_req_cntl_0_detail[] = {
    { "RESERVED_63_41", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RESERVED_63_41_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RESERVED_63_41_MASK },
    { "TPH_REQ_EN", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_TPH_REQ_EN_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_TPH_REQ_EN_MASK },
    { "RESERVED_39_35", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RESERVED_39_35_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RESERVED_39_35_MASK },
    { "ST_MODE", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_ST_MODE_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_ST_MODE_MASK },
    { "RESERVED_31_27", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RESERVED_31_27_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RESERVED_31_27_MASK },
    { "ST_TABLE_SIZE", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_ST_TABLE_SIZE_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_ST_TABLE_SIZE_MASK },
    { "RESERVED_15_11", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RESERVED_15_11_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RESERVED_15_11_MASK },
    { "ST_TABLE_LOC", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_ST_TABLE_LOC_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_ST_TABLE_LOC_MASK },
    { "EXT_TPH_REG_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_EXT_TPH_REG_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_EXT_TPH_REG_SUP_MASK },
    { "ST_TABLE_LOC_WA", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_ST_TABLE_LOC_WA_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_ST_TABLE_LOC_WA_MASK },
    { "RESERVED_7_3", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RESERVED_7_3_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RESERVED_7_3_MASK },
    { "DEV_SPECMODE_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_DEV_SPECMODE_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_DEV_SPECMODE_SUP_MASK },
    { "INT_VECTMODE_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_INT_VECTMODE_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_INT_VECTMODE_SUP_MASK },
    { "NO_ST_MODE_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_0_NO_ST_MODE_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_0_NO_ST_MODE_SUP_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_f1_db_rev_id_class_code_detail[] = {
    { "BIST", AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_BIST_BP, AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_BIST_MASK },
    { "HEADER_TYPE", AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_HEADER_TYPE_BP, AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_HEADER_TYPE_MASK },
    { "LATENCY_TIMER", AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_LATENCY_TIMER_BP, AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_LATENCY_TIMER_MASK },
    { "CACHE_LINE_SIZE", AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_CACHE_LINE_SIZE_BP, AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_CACHE_LINE_SIZE_MASK },
    { "CLASS_CODE", AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_CLASS_CODE_BP, AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_CLASS_CODE_MASK },
    { "REVISION_ID", AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_REVISION_ID_BP, AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_REVISION_ID_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_f1_bar_0_1_detail[] = {
    { "BASE_ADDR_HIGH", AR_PI_DB_F1_BAR_0_1_BASE_ADDR_HIGH_BP, AR_PI_DB_F1_BAR_0_1_BASE_ADDR_HIGH_MASK },
    { "WRITEABLE_8K", AR_PI_DB_F1_BAR_0_1_WRITEABLE_8K_BP, AR_PI_DB_F1_BAR_0_1_WRITEABLE_8K_MASK },
    { "BASE_ADDR", AR_PI_DB_F1_BAR_0_1_BASE_ADDR_BP, AR_PI_DB_F1_BAR_0_1_BASE_ADDR_MASK },
    { "READ_ONLY_8K", AR_PI_DB_F1_BAR_0_1_READ_ONLY_8K_BP, AR_PI_DB_F1_BAR_0_1_READ_ONLY_8K_MASK },
    { "BASE_ADDR_LOW", AR_PI_DB_F1_BAR_0_1_BASE_ADDR_LOW_BP, AR_PI_DB_F1_BAR_0_1_BASE_ADDR_LOW_MASK },
    { "PREFETCHABILITY", AR_PI_DB_F1_BAR_0_1_PREFETCHABILITY_BP, AR_PI_DB_F1_BAR_0_1_PREFETCHABILITY_MASK },
    { "SIZE", AR_PI_DB_F1_BAR_0_1_SIZE_BP, AR_PI_DB_F1_BAR_0_1_SIZE_MASK },
    { "MEM_SPACE", AR_PI_DB_F1_BAR_0_1_MEM_SPACE_BP, AR_PI_DB_F1_BAR_0_1_MEM_SPACE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_msi_x_cntl_2c_1_detail[] = {
    { "TABLE_OFFSET", AR_PI_DB_MSI_X_CNTL_2C_1_TABLE_OFFSET_BP, AR_PI_DB_MSI_X_CNTL_2C_1_TABLE_OFFSET_MASK },
    { "BAR_INDICATOR_EG", AR_PI_DB_MSI_X_CNTL_2C_1_BAR_INDICATOR_EG_BP, AR_PI_DB_MSI_X_CNTL_2C_1_BAR_INDICATOR_EG_MASK },
    { "MSI_X_ENABLE", AR_PI_DB_MSI_X_CNTL_2C_1_MSI_X_ENABLE_BP, AR_PI_DB_MSI_X_CNTL_2C_1_MSI_X_ENABLE_MASK },
    { "FUNCTION_MASK", AR_PI_DB_MSI_X_CNTL_2C_1_FUNCTION_MASK_BP, AR_PI_DB_MSI_X_CNTL_2C_1_FUNCTION_MASK_MASK },
    { "MSI_X_TABLE_SIZE", AR_PI_DB_MSI_X_CNTL_2C_1_MSI_X_TABLE_SIZE_BP, AR_PI_DB_MSI_X_CNTL_2C_1_MSI_X_TABLE_SIZE_MASK },
    { "CAPABILITY_PTR", AR_PI_DB_MSI_X_CNTL_2C_1_CAPABILITY_PTR_BP, AR_PI_DB_MSI_X_CNTL_2C_1_CAPABILITY_PTR_MASK },
    { "CAPABILITY_ID", AR_PI_DB_MSI_X_CNTL_2C_1_CAPABILITY_ID_BP, AR_PI_DB_MSI_X_CNTL_2C_1_CAPABILITY_ID_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_msi_x_pendi_2e_1_detail[] = {
    { "PBA_OFFSET", AR_PI_DB_MSI_X_PENDI_2E_1_PBA_OFFSET_BP, AR_PI_DB_MSI_X_PENDI_2E_1_PBA_OFFSET_MASK },
    { "BAR_INDICATOR_REG", AR_PI_DB_MSI_X_PENDI_2E_1_BAR_INDICATOR_REG_BP, AR_PI_DB_MSI_X_PENDI_2E_1_BAR_INDICATOR_REG_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_pcie_cntl_sts_1_detail[] = {
    { "PORT_NUMBER", AR_PI_DB_PCIE_CNTL_STS_1_PORT_NUMBER_BP, AR_PI_DB_PCIE_CNTL_STS_1_PORT_NUMBER_MASK },
    { "RESERVED_55", AR_PI_DB_PCIE_CNTL_STS_1_RESERVED_55_BP, AR_PI_DB_PCIE_CNTL_STS_1_RESERVED_55_MASK },
    { "ASPM_OPTIONALITY_COMPLIANCE", AR_PI_DB_PCIE_CNTL_STS_1_ASPM_OPTIONALITY_COMPLIANCE_BP, AR_PI_DB_PCIE_CNTL_STS_1_ASPM_OPTIONALITY_COMPLIANCE_MASK },
    { "RESERVED_53", AR_PI_DB_PCIE_CNTL_STS_1_RESERVED_53_BP, AR_PI_DB_PCIE_CNTL_STS_1_RESERVED_53_MASK },
    { "DATA_LINK_REPORT", AR_PI_DB_PCIE_CNTL_STS_1_DATA_LINK_REPORT_BP, AR_PI_DB_PCIE_CNTL_STS_1_DATA_LINK_REPORT_MASK },
    { "SURP_DOWN_REPORT", AR_PI_DB_PCIE_CNTL_STS_1_SURP_DOWN_REPORT_BP, AR_PI_DB_PCIE_CNTL_STS_1_SURP_DOWN_REPORT_MASK },
    { "CLK_PWR_MNGT", AR_PI_DB_PCIE_CNTL_STS_1_CLK_PWR_MNGT_BP, AR_PI_DB_PCIE_CNTL_STS_1_CLK_PWR_MNGT_MASK },
    { "L1_EXIT_LAT", AR_PI_DB_PCIE_CNTL_STS_1_L1_EXIT_LAT_BP, AR_PI_DB_PCIE_CNTL_STS_1_L1_EXIT_LAT_MASK },
    { "LOS_EXIT_LAT", AR_PI_DB_PCIE_CNTL_STS_1_LOS_EXIT_LAT_BP, AR_PI_DB_PCIE_CNTL_STS_1_LOS_EXIT_LAT_MASK },
    { "ACTIVE_PWR_STATE", AR_PI_DB_PCIE_CNTL_STS_1_ACTIVE_PWR_STATE_BP, AR_PI_DB_PCIE_CNTL_STS_1_ACTIVE_PWR_STATE_MASK },
    { "MAX_LINK_WIDTH", AR_PI_DB_PCIE_CNTL_STS_1_MAX_LINK_WIDTH_BP, AR_PI_DB_PCIE_CNTL_STS_1_MAX_LINK_WIDTH_MASK },
    { "MAX_LINK_SPEED", AR_PI_DB_PCIE_CNTL_STS_1_MAX_LINK_SPEED_BP, AR_PI_DB_PCIE_CNTL_STS_1_MAX_LINK_SPEED_MASK },
    { "RESERVED_31_22", AR_PI_DB_PCIE_CNTL_STS_1_RESERVED_31_22_BP, AR_PI_DB_PCIE_CNTL_STS_1_RESERVED_31_22_MASK },
    { "TRANS_PENDING", AR_PI_DB_PCIE_CNTL_STS_1_TRANS_PENDING_BP, AR_PI_DB_PCIE_CNTL_STS_1_TRANS_PENDING_MASK },
    { "AUX_POWER_DET", AR_PI_DB_PCIE_CNTL_STS_1_AUX_POWER_DET_BP, AR_PI_DB_PCIE_CNTL_STS_1_AUX_POWER_DET_MASK },
    { "UNSUP_REQ_DET", AR_PI_DB_PCIE_CNTL_STS_1_UNSUP_REQ_DET_BP, AR_PI_DB_PCIE_CNTL_STS_1_UNSUP_REQ_DET_MASK },
    { "FATAL_ERR_DET", AR_PI_DB_PCIE_CNTL_STS_1_FATAL_ERR_DET_BP, AR_PI_DB_PCIE_CNTL_STS_1_FATAL_ERR_DET_MASK },
    { "NON_FATAL_ERR_DET", AR_PI_DB_PCIE_CNTL_STS_1_NON_FATAL_ERR_DET_BP, AR_PI_DB_PCIE_CNTL_STS_1_NON_FATAL_ERR_DET_MASK },
    { "CORR_ERR_DET", AR_PI_DB_PCIE_CNTL_STS_1_CORR_ERR_DET_BP, AR_PI_DB_PCIE_CNTL_STS_1_CORR_ERR_DET_MASK },
    { "FUNC_LEVEL_RESET", AR_PI_DB_PCIE_CNTL_STS_1_FUNC_LEVEL_RESET_BP, AR_PI_DB_PCIE_CNTL_STS_1_FUNC_LEVEL_RESET_MASK },
    { "MAX_READ_REQ", AR_PI_DB_PCIE_CNTL_STS_1_MAX_READ_REQ_BP, AR_PI_DB_PCIE_CNTL_STS_1_MAX_READ_REQ_MASK },
    { "NO_SNOOP_EN", AR_PI_DB_PCIE_CNTL_STS_1_NO_SNOOP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_1_NO_SNOOP_EN_MASK },
    { "AUX_POWER_EN", AR_PI_DB_PCIE_CNTL_STS_1_AUX_POWER_EN_BP, AR_PI_DB_PCIE_CNTL_STS_1_AUX_POWER_EN_MASK },
    { "PHANTOM_FUNC_EN", AR_PI_DB_PCIE_CNTL_STS_1_PHANTOM_FUNC_EN_BP, AR_PI_DB_PCIE_CNTL_STS_1_PHANTOM_FUNC_EN_MASK },
    { "TAG_FIELD_EN", AR_PI_DB_PCIE_CNTL_STS_1_TAG_FIELD_EN_BP, AR_PI_DB_PCIE_CNTL_STS_1_TAG_FIELD_EN_MASK },
    { "MAX_PAYLOAD", AR_PI_DB_PCIE_CNTL_STS_1_MAX_PAYLOAD_BP, AR_PI_DB_PCIE_CNTL_STS_1_MAX_PAYLOAD_MASK },
    { "RELAX_ORD_EN", AR_PI_DB_PCIE_CNTL_STS_1_RELAX_ORD_EN_BP, AR_PI_DB_PCIE_CNTL_STS_1_RELAX_ORD_EN_MASK },
    { "UNS_REQ_REP_EN", AR_PI_DB_PCIE_CNTL_STS_1_UNS_REQ_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_1_UNS_REQ_REP_EN_MASK },
    { "FATAL_REP_EN", AR_PI_DB_PCIE_CNTL_STS_1_FATAL_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_1_FATAL_REP_EN_MASK },
    { "NONFATAL_REP_EN", AR_PI_DB_PCIE_CNTL_STS_1_NONFATAL_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_1_NONFATAL_REP_EN_MASK },
    { "COR_ERR_REP_EN", AR_PI_DB_PCIE_CNTL_STS_1_COR_ERR_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_1_COR_ERR_REP_EN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_pcie_cntl_sts_2_1_detail[] = {
    { "RESERVED_63_36", AR_PI_DB_PCIE_CNTL_STS_2_1_RESERVED_63_36_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_RESERVED_63_36_MASK },
    { "SUP_LINK_SPEED", AR_PI_DB_PCIE_CNTL_STS_2_1_SUP_LINK_SPEED_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_SUP_LINK_SPEED_MASK },
    { "RESERVED_32", AR_PI_DB_PCIE_CNTL_STS_2_1_RESERVED_32_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_RESERVED_32_MASK },
    { "RESERVED_31_15", AR_PI_DB_PCIE_CNTL_STS_2_1_RESERVED_31_15_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_RESERVED_31_15_MASK },
    { "OBFF_EN", AR_PI_DB_PCIE_CNTL_STS_2_1_OBFF_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_OBFF_EN_MASK },
    { "RESERVED_12_11", AR_PI_DB_PCIE_CNTL_STS_2_1_RESERVED_12_11_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_RESERVED_12_11_MASK },
    { "LTR_MECH_EN", AR_PI_DB_PCIE_CNTL_STS_2_1_LTR_MECH_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_LTR_MECH_EN_MASK },
    { "IDO_COMP", AR_PI_DB_PCIE_CNTL_STS_2_1_IDO_COMP_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_IDO_COMP_MASK },
    { "IDO_REQ_EN", AR_PI_DB_PCIE_CNTL_STS_2_1_IDO_REQ_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_IDO_REQ_EN_MASK },
    { "RESERVED_7", AR_PI_DB_PCIE_CNTL_STS_2_1_RESERVED_7_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_RESERVED_7_MASK },
    { "ATOM_OP_REQ_EN", AR_PI_DB_PCIE_CNTL_STS_2_1_ATOM_OP_REQ_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_ATOM_OP_REQ_EN_MASK },
    { "RESERVED_5", AR_PI_DB_PCIE_CNTL_STS_2_1_RESERVED_5_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_RESERVED_5_MASK },
    { "CMP_TIMEOUT_DIS", AR_PI_DB_PCIE_CNTL_STS_2_1_CMP_TIMEOUT_DIS_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_CMP_TIMEOUT_DIS_MASK },
    { "CMP_TIMEOUT", AR_PI_DB_PCIE_CNTL_STS_2_1_CMP_TIMEOUT_BP, AR_PI_DB_PCIE_CNTL_STS_2_1_CMP_TIMEOUT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_pcie_tph_req_cntl_1_detail[] = {
    { "RESERVED_63_41", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RESERVED_63_41_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RESERVED_63_41_MASK },
    { "TPH_REQ_EN", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_TPH_REQ_EN_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_TPH_REQ_EN_MASK },
    { "RESERVED_39_35", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RESERVED_39_35_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RESERVED_39_35_MASK },
    { "ST_MODE", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_ST_MODE_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_ST_MODE_MASK },
    { "RESERVED_31_27", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RESERVED_31_27_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RESERVED_31_27_MASK },
    { "ST_TABLE_SIZE", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_ST_TABLE_SIZE_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_ST_TABLE_SIZE_MASK },
    { "RESERVED_15_11", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RESERVED_15_11_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RESERVED_15_11_MASK },
    { "ST_TABLE_LOC", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_ST_TABLE_LOC_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_ST_TABLE_LOC_MASK },
    { "EXT_TPH_REG_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_EXT_TPH_REG_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_EXT_TPH_REG_SUP_MASK },
    { "ST_TABLE_LOC_WA", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_ST_TABLE_LOC_WA_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_ST_TABLE_LOC_WA_MASK },
    { "RESERVED_7_3", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RESERVED_7_3_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RESERVED_7_3_MASK },
    { "DEV_SPECMODE_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_DEV_SPECMODE_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_DEV_SPECMODE_SUP_MASK },
    { "INT_VECTMODE_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_INT_VECTMODE_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_INT_VECTMODE_SUP_MASK },
    { "NO_ST_MODE_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_1_NO_ST_MODE_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_1_NO_ST_MODE_SUP_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_f2_db_rev_id_class_code_detail[] = {
    { "BIST", AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_BIST_BP, AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_BIST_MASK },
    { "HEADER_TYPE", AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_HEADER_TYPE_BP, AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_HEADER_TYPE_MASK },
    { "LATENCY_TIMER", AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_LATENCY_TIMER_BP, AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_LATENCY_TIMER_MASK },
    { "CACHE_LINE_SIZE", AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_CACHE_LINE_SIZE_BP, AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_CACHE_LINE_SIZE_MASK },
    { "CLASS_CODE", AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_CLASS_CODE_BP, AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_CLASS_CODE_MASK },
    { "REVISION_ID", AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_REVISION_ID_BP, AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_REVISION_ID_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_f2_bar_0_1_detail[] = {
    { "BASE_ADDR_HIGH", AR_PI_DB_F2_BAR_0_1_BASE_ADDR_HIGH_BP, AR_PI_DB_F2_BAR_0_1_BASE_ADDR_HIGH_MASK },
    { "WRITEABLE_8K", AR_PI_DB_F2_BAR_0_1_WRITEABLE_8K_BP, AR_PI_DB_F2_BAR_0_1_WRITEABLE_8K_MASK },
    { "BASE_ADDR", AR_PI_DB_F2_BAR_0_1_BASE_ADDR_BP, AR_PI_DB_F2_BAR_0_1_BASE_ADDR_MASK },
    { "READ_ONLY_8K", AR_PI_DB_F2_BAR_0_1_READ_ONLY_8K_BP, AR_PI_DB_F2_BAR_0_1_READ_ONLY_8K_MASK },
    { "BASE_ADDR_LOW", AR_PI_DB_F2_BAR_0_1_BASE_ADDR_LOW_BP, AR_PI_DB_F2_BAR_0_1_BASE_ADDR_LOW_MASK },
    { "PREFETCHABILITY", AR_PI_DB_F2_BAR_0_1_PREFETCHABILITY_BP, AR_PI_DB_F2_BAR_0_1_PREFETCHABILITY_MASK },
    { "SIZE", AR_PI_DB_F2_BAR_0_1_SIZE_BP, AR_PI_DB_F2_BAR_0_1_SIZE_MASK },
    { "MEM_SPACE", AR_PI_DB_F2_BAR_0_1_MEM_SPACE_BP, AR_PI_DB_F2_BAR_0_1_MEM_SPACE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_msi_x_cntl_2c_2_detail[] = {
    { "TABLE_OFFSET", AR_PI_DB_MSI_X_CNTL_2C_2_TABLE_OFFSET_BP, AR_PI_DB_MSI_X_CNTL_2C_2_TABLE_OFFSET_MASK },
    { "BAR_INDICATOR_EG", AR_PI_DB_MSI_X_CNTL_2C_2_BAR_INDICATOR_EG_BP, AR_PI_DB_MSI_X_CNTL_2C_2_BAR_INDICATOR_EG_MASK },
    { "MSI_X_ENABLE", AR_PI_DB_MSI_X_CNTL_2C_2_MSI_X_ENABLE_BP, AR_PI_DB_MSI_X_CNTL_2C_2_MSI_X_ENABLE_MASK },
    { "FUNCTION_MASK", AR_PI_DB_MSI_X_CNTL_2C_2_FUNCTION_MASK_BP, AR_PI_DB_MSI_X_CNTL_2C_2_FUNCTION_MASK_MASK },
    { "MSI_X_TABLE_SIZE", AR_PI_DB_MSI_X_CNTL_2C_2_MSI_X_TABLE_SIZE_BP, AR_PI_DB_MSI_X_CNTL_2C_2_MSI_X_TABLE_SIZE_MASK },
    { "CAPABILITY_PTR", AR_PI_DB_MSI_X_CNTL_2C_2_CAPABILITY_PTR_BP, AR_PI_DB_MSI_X_CNTL_2C_2_CAPABILITY_PTR_MASK },
    { "CAPABILITY_ID", AR_PI_DB_MSI_X_CNTL_2C_2_CAPABILITY_ID_BP, AR_PI_DB_MSI_X_CNTL_2C_2_CAPABILITY_ID_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_msi_x_pendi_2e_2_detail[] = {
    { "PBA_OFFSET", AR_PI_DB_MSI_X_PENDI_2E_2_PBA_OFFSET_BP, AR_PI_DB_MSI_X_PENDI_2E_2_PBA_OFFSET_MASK },
    { "BAR_INDICATOR_REG", AR_PI_DB_MSI_X_PENDI_2E_2_BAR_INDICATOR_REG_BP, AR_PI_DB_MSI_X_PENDI_2E_2_BAR_INDICATOR_REG_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_pcie_cntl_sts_2_detail[] = {
    { "PORT_NUMBER", AR_PI_DB_PCIE_CNTL_STS_2_PORT_NUMBER_BP, AR_PI_DB_PCIE_CNTL_STS_2_PORT_NUMBER_MASK },
    { "RESERVED_55", AR_PI_DB_PCIE_CNTL_STS_2_RESERVED_55_BP, AR_PI_DB_PCIE_CNTL_STS_2_RESERVED_55_MASK },
    { "ASPM_OPTIONALITY_COMPLIANCE", AR_PI_DB_PCIE_CNTL_STS_2_ASPM_OPTIONALITY_COMPLIANCE_BP, AR_PI_DB_PCIE_CNTL_STS_2_ASPM_OPTIONALITY_COMPLIANCE_MASK },
    { "RESERVED_53", AR_PI_DB_PCIE_CNTL_STS_2_RESERVED_53_BP, AR_PI_DB_PCIE_CNTL_STS_2_RESERVED_53_MASK },
    { "DATA_LINK_REPORT", AR_PI_DB_PCIE_CNTL_STS_2_DATA_LINK_REPORT_BP, AR_PI_DB_PCIE_CNTL_STS_2_DATA_LINK_REPORT_MASK },
    { "SURP_DOWN_REPORT", AR_PI_DB_PCIE_CNTL_STS_2_SURP_DOWN_REPORT_BP, AR_PI_DB_PCIE_CNTL_STS_2_SURP_DOWN_REPORT_MASK },
    { "CLK_PWR_MNGT", AR_PI_DB_PCIE_CNTL_STS_2_CLK_PWR_MNGT_BP, AR_PI_DB_PCIE_CNTL_STS_2_CLK_PWR_MNGT_MASK },
    { "L1_EXIT_LAT", AR_PI_DB_PCIE_CNTL_STS_2_L1_EXIT_LAT_BP, AR_PI_DB_PCIE_CNTL_STS_2_L1_EXIT_LAT_MASK },
    { "LOS_EXIT_LAT", AR_PI_DB_PCIE_CNTL_STS_2_LOS_EXIT_LAT_BP, AR_PI_DB_PCIE_CNTL_STS_2_LOS_EXIT_LAT_MASK },
    { "ACTIVE_PWR_STATE", AR_PI_DB_PCIE_CNTL_STS_2_ACTIVE_PWR_STATE_BP, AR_PI_DB_PCIE_CNTL_STS_2_ACTIVE_PWR_STATE_MASK },
    { "MAX_LINK_WIDTH", AR_PI_DB_PCIE_CNTL_STS_2_MAX_LINK_WIDTH_BP, AR_PI_DB_PCIE_CNTL_STS_2_MAX_LINK_WIDTH_MASK },
    { "MAX_LINK_SPEED", AR_PI_DB_PCIE_CNTL_STS_2_MAX_LINK_SPEED_BP, AR_PI_DB_PCIE_CNTL_STS_2_MAX_LINK_SPEED_MASK },
    { "RESERVED_31_22", AR_PI_DB_PCIE_CNTL_STS_2_RESERVED_31_22_BP, AR_PI_DB_PCIE_CNTL_STS_2_RESERVED_31_22_MASK },
    { "TRANS_PENDING", AR_PI_DB_PCIE_CNTL_STS_2_TRANS_PENDING_BP, AR_PI_DB_PCIE_CNTL_STS_2_TRANS_PENDING_MASK },
    { "AUX_POWER_DET", AR_PI_DB_PCIE_CNTL_STS_2_AUX_POWER_DET_BP, AR_PI_DB_PCIE_CNTL_STS_2_AUX_POWER_DET_MASK },
    { "UNSUP_REQ_DET", AR_PI_DB_PCIE_CNTL_STS_2_UNSUP_REQ_DET_BP, AR_PI_DB_PCIE_CNTL_STS_2_UNSUP_REQ_DET_MASK },
    { "FATAL_ERR_DET", AR_PI_DB_PCIE_CNTL_STS_2_FATAL_ERR_DET_BP, AR_PI_DB_PCIE_CNTL_STS_2_FATAL_ERR_DET_MASK },
    { "NON_FATAL_ERR_DET", AR_PI_DB_PCIE_CNTL_STS_2_NON_FATAL_ERR_DET_BP, AR_PI_DB_PCIE_CNTL_STS_2_NON_FATAL_ERR_DET_MASK },
    { "CORR_ERR_DET", AR_PI_DB_PCIE_CNTL_STS_2_CORR_ERR_DET_BP, AR_PI_DB_PCIE_CNTL_STS_2_CORR_ERR_DET_MASK },
    { "FUNC_LEVEL_RESET", AR_PI_DB_PCIE_CNTL_STS_2_FUNC_LEVEL_RESET_BP, AR_PI_DB_PCIE_CNTL_STS_2_FUNC_LEVEL_RESET_MASK },
    { "MAX_READ_REQ", AR_PI_DB_PCIE_CNTL_STS_2_MAX_READ_REQ_BP, AR_PI_DB_PCIE_CNTL_STS_2_MAX_READ_REQ_MASK },
    { "NO_SNOOP_EN", AR_PI_DB_PCIE_CNTL_STS_2_NO_SNOOP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_NO_SNOOP_EN_MASK },
    { "AUX_POWER_EN", AR_PI_DB_PCIE_CNTL_STS_2_AUX_POWER_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_AUX_POWER_EN_MASK },
    { "PHANTOM_FUNC_EN", AR_PI_DB_PCIE_CNTL_STS_2_PHANTOM_FUNC_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_PHANTOM_FUNC_EN_MASK },
    { "TAG_FIELD_EN", AR_PI_DB_PCIE_CNTL_STS_2_TAG_FIELD_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_TAG_FIELD_EN_MASK },
    { "MAX_PAYLOAD", AR_PI_DB_PCIE_CNTL_STS_2_MAX_PAYLOAD_BP, AR_PI_DB_PCIE_CNTL_STS_2_MAX_PAYLOAD_MASK },
    { "RELAX_ORD_EN", AR_PI_DB_PCIE_CNTL_STS_2_RELAX_ORD_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_RELAX_ORD_EN_MASK },
    { "UNS_REQ_REP_EN", AR_PI_DB_PCIE_CNTL_STS_2_UNS_REQ_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_UNS_REQ_REP_EN_MASK },
    { "FATAL_REP_EN", AR_PI_DB_PCIE_CNTL_STS_2_FATAL_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_FATAL_REP_EN_MASK },
    { "NONFATAL_REP_EN", AR_PI_DB_PCIE_CNTL_STS_2_NONFATAL_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_NONFATAL_REP_EN_MASK },
    { "COR_ERR_REP_EN", AR_PI_DB_PCIE_CNTL_STS_2_COR_ERR_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_COR_ERR_REP_EN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_pcie_cntl_sts_2_2_detail[] = {
    { "RESERVED_63_36", AR_PI_DB_PCIE_CNTL_STS_2_2_RESERVED_63_36_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_RESERVED_63_36_MASK },
    { "SUP_LINK_SPEED", AR_PI_DB_PCIE_CNTL_STS_2_2_SUP_LINK_SPEED_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_SUP_LINK_SPEED_MASK },
    { "RESERVED_32", AR_PI_DB_PCIE_CNTL_STS_2_2_RESERVED_32_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_RESERVED_32_MASK },
    { "RESERVED_31_15", AR_PI_DB_PCIE_CNTL_STS_2_2_RESERVED_31_15_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_RESERVED_31_15_MASK },
    { "OBFF_EN", AR_PI_DB_PCIE_CNTL_STS_2_2_OBFF_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_OBFF_EN_MASK },
    { "RESERVED_12_11", AR_PI_DB_PCIE_CNTL_STS_2_2_RESERVED_12_11_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_RESERVED_12_11_MASK },
    { "LTR_MECH_EN", AR_PI_DB_PCIE_CNTL_STS_2_2_LTR_MECH_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_LTR_MECH_EN_MASK },
    { "IDO_COMP", AR_PI_DB_PCIE_CNTL_STS_2_2_IDO_COMP_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_IDO_COMP_MASK },
    { "IDO_REQ_EN", AR_PI_DB_PCIE_CNTL_STS_2_2_IDO_REQ_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_IDO_REQ_EN_MASK },
    { "RESERVED_7", AR_PI_DB_PCIE_CNTL_STS_2_2_RESERVED_7_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_RESERVED_7_MASK },
    { "ATOM_OP_REQ_EN", AR_PI_DB_PCIE_CNTL_STS_2_2_ATOM_OP_REQ_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_ATOM_OP_REQ_EN_MASK },
    { "RESERVED_5", AR_PI_DB_PCIE_CNTL_STS_2_2_RESERVED_5_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_RESERVED_5_MASK },
    { "CMP_TIMEOUT_DIS", AR_PI_DB_PCIE_CNTL_STS_2_2_CMP_TIMEOUT_DIS_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_CMP_TIMEOUT_DIS_MASK },
    { "CMP_TIMEOUT", AR_PI_DB_PCIE_CNTL_STS_2_2_CMP_TIMEOUT_BP, AR_PI_DB_PCIE_CNTL_STS_2_2_CMP_TIMEOUT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_pcie_tph_req_cntl_2_detail[] = {
    { "RESERVED_63_41", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RESERVED_63_41_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RESERVED_63_41_MASK },
    { "TPH_REQ_EN", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_TPH_REQ_EN_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_TPH_REQ_EN_MASK },
    { "RESERVED_39_35", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RESERVED_39_35_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RESERVED_39_35_MASK },
    { "ST_MODE", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_ST_MODE_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_ST_MODE_MASK },
    { "RESERVED_31_27", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RESERVED_31_27_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RESERVED_31_27_MASK },
    { "ST_TABLE_SIZE", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_ST_TABLE_SIZE_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_ST_TABLE_SIZE_MASK },
    { "RESERVED_15_11", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RESERVED_15_11_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RESERVED_15_11_MASK },
    { "ST_TABLE_LOC", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_ST_TABLE_LOC_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_ST_TABLE_LOC_MASK },
    { "EXT_TPH_REG_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_EXT_TPH_REG_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_EXT_TPH_REG_SUP_MASK },
    { "ST_TABLE_LOC_WA", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_ST_TABLE_LOC_WA_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_ST_TABLE_LOC_WA_MASK },
    { "RESERVED_7_3", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RESERVED_7_3_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RESERVED_7_3_MASK },
    { "DEV_SPECMODE_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_DEV_SPECMODE_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_DEV_SPECMODE_SUP_MASK },
    { "INT_VECTMODE_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_INT_VECTMODE_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_INT_VECTMODE_SUP_MASK },
    { "NO_ST_MODE_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_2_NO_ST_MODE_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_2_NO_ST_MODE_SUP_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_f3_db_rev_id_class_code_detail[] = {
    { "BIST", AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_BIST_BP, AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_BIST_MASK },
    { "HEADER_TYPE", AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_HEADER_TYPE_BP, AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_HEADER_TYPE_MASK },
    { "LATENCY_TIMER", AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_LATENCY_TIMER_BP, AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_LATENCY_TIMER_MASK },
    { "CACHE_LINE_SIZE", AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_CACHE_LINE_SIZE_BP, AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_CACHE_LINE_SIZE_MASK },
    { "CLASS_CODE", AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_CLASS_CODE_BP, AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_CLASS_CODE_MASK },
    { "REVISION_ID", AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_REVISION_ID_BP, AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_REVISION_ID_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_f3_bar_0_1_detail[] = {
    { "BASE_ADDR_HIGH", AR_PI_DB_F3_BAR_0_1_BASE_ADDR_HIGH_BP, AR_PI_DB_F3_BAR_0_1_BASE_ADDR_HIGH_MASK },
    { "WRITEABLE_8K", AR_PI_DB_F3_BAR_0_1_WRITEABLE_8K_BP, AR_PI_DB_F3_BAR_0_1_WRITEABLE_8K_MASK },
    { "BASE_ADDR", AR_PI_DB_F3_BAR_0_1_BASE_ADDR_BP, AR_PI_DB_F3_BAR_0_1_BASE_ADDR_MASK },
    { "READ_ONLY_8K", AR_PI_DB_F3_BAR_0_1_READ_ONLY_8K_BP, AR_PI_DB_F3_BAR_0_1_READ_ONLY_8K_MASK },
    { "BASE_ADDR_LOW", AR_PI_DB_F3_BAR_0_1_BASE_ADDR_LOW_BP, AR_PI_DB_F3_BAR_0_1_BASE_ADDR_LOW_MASK },
    { "PREFETCHABILITY", AR_PI_DB_F3_BAR_0_1_PREFETCHABILITY_BP, AR_PI_DB_F3_BAR_0_1_PREFETCHABILITY_MASK },
    { "SIZE", AR_PI_DB_F3_BAR_0_1_SIZE_BP, AR_PI_DB_F3_BAR_0_1_SIZE_MASK },
    { "MEM_SPACE", AR_PI_DB_F3_BAR_0_1_MEM_SPACE_BP, AR_PI_DB_F3_BAR_0_1_MEM_SPACE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_msi_x_cntl_2c_3_detail[] = {
    { "TABLE_OFFSET", AR_PI_DB_MSI_X_CNTL_2C_3_TABLE_OFFSET_BP, AR_PI_DB_MSI_X_CNTL_2C_3_TABLE_OFFSET_MASK },
    { "BAR_INDICATOR_EG", AR_PI_DB_MSI_X_CNTL_2C_3_BAR_INDICATOR_EG_BP, AR_PI_DB_MSI_X_CNTL_2C_3_BAR_INDICATOR_EG_MASK },
    { "MSI_X_ENABLE", AR_PI_DB_MSI_X_CNTL_2C_3_MSI_X_ENABLE_BP, AR_PI_DB_MSI_X_CNTL_2C_3_MSI_X_ENABLE_MASK },
    { "FUNCTION_MASK", AR_PI_DB_MSI_X_CNTL_2C_3_FUNCTION_MASK_BP, AR_PI_DB_MSI_X_CNTL_2C_3_FUNCTION_MASK_MASK },
    { "MSI_X_TABLE_SIZE", AR_PI_DB_MSI_X_CNTL_2C_3_MSI_X_TABLE_SIZE_BP, AR_PI_DB_MSI_X_CNTL_2C_3_MSI_X_TABLE_SIZE_MASK },
    { "CAPABILITY_PTR", AR_PI_DB_MSI_X_CNTL_2C_3_CAPABILITY_PTR_BP, AR_PI_DB_MSI_X_CNTL_2C_3_CAPABILITY_PTR_MASK },
    { "CAPABILITY_ID", AR_PI_DB_MSI_X_CNTL_2C_3_CAPABILITY_ID_BP, AR_PI_DB_MSI_X_CNTL_2C_3_CAPABILITY_ID_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_msi_x_pendi_2e_3_detail[] = {
    { "PBA_OFFSET", AR_PI_DB_MSI_X_PENDI_2E_3_PBA_OFFSET_BP, AR_PI_DB_MSI_X_PENDI_2E_3_PBA_OFFSET_MASK },
    { "BAR_INDICATOR_REG", AR_PI_DB_MSI_X_PENDI_2E_3_BAR_INDICATOR_REG_BP, AR_PI_DB_MSI_X_PENDI_2E_3_BAR_INDICATOR_REG_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_pcie_cntl_sts_3_detail[] = {
    { "PORT_NUMBER", AR_PI_DB_PCIE_CNTL_STS_3_PORT_NUMBER_BP, AR_PI_DB_PCIE_CNTL_STS_3_PORT_NUMBER_MASK },
    { "RESERVED_55", AR_PI_DB_PCIE_CNTL_STS_3_RESERVED_55_BP, AR_PI_DB_PCIE_CNTL_STS_3_RESERVED_55_MASK },
    { "ASPM_OPTIONALITY_COMPLIANCE", AR_PI_DB_PCIE_CNTL_STS_3_ASPM_OPTIONALITY_COMPLIANCE_BP, AR_PI_DB_PCIE_CNTL_STS_3_ASPM_OPTIONALITY_COMPLIANCE_MASK },
    { "RESERVED_53", AR_PI_DB_PCIE_CNTL_STS_3_RESERVED_53_BP, AR_PI_DB_PCIE_CNTL_STS_3_RESERVED_53_MASK },
    { "DATA_LINK_REPORT", AR_PI_DB_PCIE_CNTL_STS_3_DATA_LINK_REPORT_BP, AR_PI_DB_PCIE_CNTL_STS_3_DATA_LINK_REPORT_MASK },
    { "SURP_DOWN_REPORT", AR_PI_DB_PCIE_CNTL_STS_3_SURP_DOWN_REPORT_BP, AR_PI_DB_PCIE_CNTL_STS_3_SURP_DOWN_REPORT_MASK },
    { "CLK_PWR_MNGT", AR_PI_DB_PCIE_CNTL_STS_3_CLK_PWR_MNGT_BP, AR_PI_DB_PCIE_CNTL_STS_3_CLK_PWR_MNGT_MASK },
    { "L1_EXIT_LAT", AR_PI_DB_PCIE_CNTL_STS_3_L1_EXIT_LAT_BP, AR_PI_DB_PCIE_CNTL_STS_3_L1_EXIT_LAT_MASK },
    { "LOS_EXIT_LAT", AR_PI_DB_PCIE_CNTL_STS_3_LOS_EXIT_LAT_BP, AR_PI_DB_PCIE_CNTL_STS_3_LOS_EXIT_LAT_MASK },
    { "ACTIVE_PWR_STATE", AR_PI_DB_PCIE_CNTL_STS_3_ACTIVE_PWR_STATE_BP, AR_PI_DB_PCIE_CNTL_STS_3_ACTIVE_PWR_STATE_MASK },
    { "MAX_LINK_WIDTH", AR_PI_DB_PCIE_CNTL_STS_3_MAX_LINK_WIDTH_BP, AR_PI_DB_PCIE_CNTL_STS_3_MAX_LINK_WIDTH_MASK },
    { "MAX_LINK_SPEED", AR_PI_DB_PCIE_CNTL_STS_3_MAX_LINK_SPEED_BP, AR_PI_DB_PCIE_CNTL_STS_3_MAX_LINK_SPEED_MASK },
    { "RESERVED_31_22", AR_PI_DB_PCIE_CNTL_STS_3_RESERVED_31_22_BP, AR_PI_DB_PCIE_CNTL_STS_3_RESERVED_31_22_MASK },
    { "TRANS_PENDING", AR_PI_DB_PCIE_CNTL_STS_3_TRANS_PENDING_BP, AR_PI_DB_PCIE_CNTL_STS_3_TRANS_PENDING_MASK },
    { "AUX_POWER_DET", AR_PI_DB_PCIE_CNTL_STS_3_AUX_POWER_DET_BP, AR_PI_DB_PCIE_CNTL_STS_3_AUX_POWER_DET_MASK },
    { "UNSUP_REQ_DET", AR_PI_DB_PCIE_CNTL_STS_3_UNSUP_REQ_DET_BP, AR_PI_DB_PCIE_CNTL_STS_3_UNSUP_REQ_DET_MASK },
    { "FATAL_ERR_DET", AR_PI_DB_PCIE_CNTL_STS_3_FATAL_ERR_DET_BP, AR_PI_DB_PCIE_CNTL_STS_3_FATAL_ERR_DET_MASK },
    { "NON_FATAL_ERR_DET", AR_PI_DB_PCIE_CNTL_STS_3_NON_FATAL_ERR_DET_BP, AR_PI_DB_PCIE_CNTL_STS_3_NON_FATAL_ERR_DET_MASK },
    { "CORR_ERR_DET", AR_PI_DB_PCIE_CNTL_STS_3_CORR_ERR_DET_BP, AR_PI_DB_PCIE_CNTL_STS_3_CORR_ERR_DET_MASK },
    { "FUNC_LEVEL_RESET", AR_PI_DB_PCIE_CNTL_STS_3_FUNC_LEVEL_RESET_BP, AR_PI_DB_PCIE_CNTL_STS_3_FUNC_LEVEL_RESET_MASK },
    { "MAX_READ_REQ", AR_PI_DB_PCIE_CNTL_STS_3_MAX_READ_REQ_BP, AR_PI_DB_PCIE_CNTL_STS_3_MAX_READ_REQ_MASK },
    { "NO_SNOOP_EN", AR_PI_DB_PCIE_CNTL_STS_3_NO_SNOOP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_3_NO_SNOOP_EN_MASK },
    { "AUX_POWER_EN", AR_PI_DB_PCIE_CNTL_STS_3_AUX_POWER_EN_BP, AR_PI_DB_PCIE_CNTL_STS_3_AUX_POWER_EN_MASK },
    { "PHANTOM_FUNC_EN", AR_PI_DB_PCIE_CNTL_STS_3_PHANTOM_FUNC_EN_BP, AR_PI_DB_PCIE_CNTL_STS_3_PHANTOM_FUNC_EN_MASK },
    { "TAG_FIELD_EN", AR_PI_DB_PCIE_CNTL_STS_3_TAG_FIELD_EN_BP, AR_PI_DB_PCIE_CNTL_STS_3_TAG_FIELD_EN_MASK },
    { "MAX_PAYLOAD", AR_PI_DB_PCIE_CNTL_STS_3_MAX_PAYLOAD_BP, AR_PI_DB_PCIE_CNTL_STS_3_MAX_PAYLOAD_MASK },
    { "RELAX_ORD_EN", AR_PI_DB_PCIE_CNTL_STS_3_RELAX_ORD_EN_BP, AR_PI_DB_PCIE_CNTL_STS_3_RELAX_ORD_EN_MASK },
    { "UNS_REQ_REP_EN", AR_PI_DB_PCIE_CNTL_STS_3_UNS_REQ_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_3_UNS_REQ_REP_EN_MASK },
    { "FATAL_REP_EN", AR_PI_DB_PCIE_CNTL_STS_3_FATAL_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_3_FATAL_REP_EN_MASK },
    { "NONFATAL_REP_EN", AR_PI_DB_PCIE_CNTL_STS_3_NONFATAL_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_3_NONFATAL_REP_EN_MASK },
    { "COR_ERR_REP_EN", AR_PI_DB_PCIE_CNTL_STS_3_COR_ERR_REP_EN_BP, AR_PI_DB_PCIE_CNTL_STS_3_COR_ERR_REP_EN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_pcie_cntl_sts_2_3_detail[] = {
    { "RESERVED_63_36", AR_PI_DB_PCIE_CNTL_STS_2_3_RESERVED_63_36_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_RESERVED_63_36_MASK },
    { "SUP_LINK_SPEED", AR_PI_DB_PCIE_CNTL_STS_2_3_SUP_LINK_SPEED_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_SUP_LINK_SPEED_MASK },
    { "RESERVED_32", AR_PI_DB_PCIE_CNTL_STS_2_3_RESERVED_32_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_RESERVED_32_MASK },
    { "RESERVED_31_15", AR_PI_DB_PCIE_CNTL_STS_2_3_RESERVED_31_15_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_RESERVED_31_15_MASK },
    { "OBFF_EN", AR_PI_DB_PCIE_CNTL_STS_2_3_OBFF_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_OBFF_EN_MASK },
    { "RESERVED_12_11", AR_PI_DB_PCIE_CNTL_STS_2_3_RESERVED_12_11_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_RESERVED_12_11_MASK },
    { "LTR_MECH_EN", AR_PI_DB_PCIE_CNTL_STS_2_3_LTR_MECH_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_LTR_MECH_EN_MASK },
    { "IDO_COMP", AR_PI_DB_PCIE_CNTL_STS_2_3_IDO_COMP_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_IDO_COMP_MASK },
    { "IDO_REQ_EN", AR_PI_DB_PCIE_CNTL_STS_2_3_IDO_REQ_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_IDO_REQ_EN_MASK },
    { "RESERVED_7", AR_PI_DB_PCIE_CNTL_STS_2_3_RESERVED_7_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_RESERVED_7_MASK },
    { "ATOM_OP_REQ_EN", AR_PI_DB_PCIE_CNTL_STS_2_3_ATOM_OP_REQ_EN_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_ATOM_OP_REQ_EN_MASK },
    { "RESERVED_5", AR_PI_DB_PCIE_CNTL_STS_2_3_RESERVED_5_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_RESERVED_5_MASK },
    { "CMP_TIMEOUT_DIS", AR_PI_DB_PCIE_CNTL_STS_2_3_CMP_TIMEOUT_DIS_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_CMP_TIMEOUT_DIS_MASK },
    { "CMP_TIMEOUT", AR_PI_DB_PCIE_CNTL_STS_2_3_CMP_TIMEOUT_BP, AR_PI_DB_PCIE_CNTL_STS_2_3_CMP_TIMEOUT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_pcie_tph_req_cntl_3_detail[] = {
    { "RESERVED_63_41", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RESERVED_63_41_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RESERVED_63_41_MASK },
    { "TPH_REQ_EN", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_TPH_REQ_EN_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_TPH_REQ_EN_MASK },
    { "RESERVED_39_35", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RESERVED_39_35_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RESERVED_39_35_MASK },
    { "ST_MODE", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_ST_MODE_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_ST_MODE_MASK },
    { "RESERVED_31_27", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RESERVED_31_27_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RESERVED_31_27_MASK },
    { "ST_TABLE_SIZE", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_ST_TABLE_SIZE_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_ST_TABLE_SIZE_MASK },
    { "RESERVED_15_11", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RESERVED_15_11_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RESERVED_15_11_MASK },
    { "ST_TABLE_LOC", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_ST_TABLE_LOC_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_ST_TABLE_LOC_MASK },
    { "EXT_TPH_REG_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_EXT_TPH_REG_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_EXT_TPH_REG_SUP_MASK },
    { "ST_TABLE_LOC_WA", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_ST_TABLE_LOC_WA_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_ST_TABLE_LOC_WA_MASK },
    { "RESERVED_7_3", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RESERVED_7_3_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RESERVED_7_3_MASK },
    { "DEV_SPECMODE_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_DEV_SPECMODE_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_DEV_SPECMODE_SUP_MASK },
    { "INT_VECTMODE_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_INT_VECTMODE_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_INT_VECTMODE_SUP_MASK },
    { "NO_ST_MODE_SUP", AR_PI_DB_PCIE_TPH_REQ_CNTL_3_NO_ST_MODE_SUP_BP, AR_PI_DB_PCIE_TPH_REQ_CNTL_3_NO_ST_MODE_SUP_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_phy_layer_cfg_detail[] = {
    { "TRANS_FTS_CNT_8", AR_PI_DB_PHY_LAYER_CFG_TRANS_FTS_CNT_8_BP, AR_PI_DB_PHY_LAYER_CFG_TRANS_FTS_CNT_8_MASK },
    { "TRANS_FTS_CNT_5", AR_PI_DB_PHY_LAYER_CFG_TRANS_FTS_CNT_5_BP, AR_PI_DB_PHY_LAYER_CFG_TRANS_FTS_CNT_5_MASK },
    { "TRANS_FTS_CNT_2_5", AR_PI_DB_PHY_LAYER_CFG_TRANS_FTS_CNT_2_5_BP, AR_PI_DB_PHY_LAYER_CFG_TRANS_FTS_CNT_2_5_MASK },
    { "RESERVED_39_32", AR_PI_DB_PHY_LAYER_CFG_RESERVED_39_32_BP, AR_PI_DB_PHY_LAYER_CFG_RESERVED_39_32_MASK },
    { "MASTER_LB_ENABLE", AR_PI_DB_PHY_LAYER_CFG_MASTER_LB_ENABLE_BP, AR_PI_DB_PHY_LAYER_CFG_MASTER_LB_ENABLE_MASK },
    { "RESERVED_30", AR_PI_DB_PHY_LAYER_CFG_RESERVED_30_BP, AR_PI_DB_PHY_LAYER_CFG_RESERVED_30_MASK },
    { "LTSSM_STATE", AR_PI_DB_PHY_LAYER_CFG_LTSSM_STATE_BP, AR_PI_DB_PHY_LAYER_CFG_LTSSM_STATE_MASK },
    { "RECV_LINK_ID", AR_PI_DB_PHY_LAYER_CFG_RECV_LINK_ID_BP, AR_PI_DB_PHY_LAYER_CFG_RECV_LINK_ID_MASK },
    { "RECV_FTS_CNT_2_5", AR_PI_DB_PHY_LAYER_CFG_RECV_FTS_CNT_2_5_BP, AR_PI_DB_PHY_LAYER_CFG_RECV_FTS_CNT_2_5_MASK },
    { "TX_SWING_SETTING", AR_PI_DB_PHY_LAYER_CFG_TX_SWING_SETTING_BP, AR_PI_DB_PHY_LAYER_CFG_TX_SWING_SETTING_MASK },
    { "ALL_PHY_ERR_RPT", AR_PI_DB_PHY_LAYER_CFG_ALL_PHY_ERR_RPT_BP, AR_PI_DB_PHY_LAYER_CFG_ALL_PHY_ERR_RPT_MASK },
    { "NEG_SPEED", AR_PI_DB_PHY_LAYER_CFG_NEG_SPEED_BP, AR_PI_DB_PHY_LAYER_CFG_NEG_SPEED_MASK },
    { "NEG_LANE_COUNT", AR_PI_DB_PHY_LAYER_CFG_NEG_LANE_COUNT_BP, AR_PI_DB_PHY_LAYER_CFG_NEG_LANE_COUNT_MASK },
    { "LINK_STATUS", AR_PI_DB_PHY_LAYER_CFG_LINK_STATUS_BP, AR_PI_DB_PHY_LAYER_CFG_LINK_STATUS_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_recv_credit_0_detail[] = {
    { "NONP_PAYL_CRED", AR_PI_DB_RECV_CREDIT_0_NONP_PAYL_CRED_BP, AR_PI_DB_RECV_CREDIT_0_NONP_PAYL_CRED_MASK },
    { "POST_HEAD_CRED", AR_PI_DB_RECV_CREDIT_0_POST_HEAD_CRED_BP, AR_PI_DB_RECV_CREDIT_0_POST_HEAD_CRED_MASK },
    { "POST_PAYL_CRED", AR_PI_DB_RECV_CREDIT_0_POST_PAYL_CRED_BP, AR_PI_DB_RECV_CREDIT_0_POST_PAYL_CRED_MASK },
    { "RESERVED_31_25", AR_PI_DB_RECV_CREDIT_0_RESERVED_31_25_BP, AR_PI_DB_RECV_CREDIT_0_RESERVED_31_25_MASK },
    { "RECV_ACK_NAK_TO", AR_PI_DB_RECV_CREDIT_0_RECV_ACK_NAK_TO_BP, AR_PI_DB_RECV_CREDIT_0_RECV_ACK_NAK_TO_MASK },
    { "RESERVED_15_9", AR_PI_DB_RECV_CREDIT_0_RESERVED_15_9_BP, AR_PI_DB_RECV_CREDIT_0_RESERVED_15_9_MASK },
    { "TRANS_REPLAY_TO", AR_PI_DB_RECV_CREDIT_0_TRANS_REPLAY_TO_BP, AR_PI_DB_RECV_CREDIT_0_TRANS_REPLAY_TO_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_recv_credit_1_detail[] = {
    { "TRAN_NONP_PAYL", AR_PI_DB_RECV_CREDIT_1_TRAN_NONP_PAYL_BP, AR_PI_DB_RECV_CREDIT_1_TRAN_NONP_PAYL_MASK },
    { "TRAN_POST_HEAD", AR_PI_DB_RECV_CREDIT_1_TRAN_POST_HEAD_BP, AR_PI_DB_RECV_CREDIT_1_TRAN_POST_HEAD_MASK },
    { "TRAN_POST_PAYL", AR_PI_DB_RECV_CREDIT_1_TRAN_POST_PAYL_BP, AR_PI_DB_RECV_CREDIT_1_TRAN_POST_PAYL_MASK },
    { "RECV_COMP_HEAD", AR_PI_DB_RECV_CREDIT_1_RECV_COMP_HEAD_BP, AR_PI_DB_RECV_CREDIT_1_RECV_COMP_HEAD_MASK },
    { "RESERVED_23_20", AR_PI_DB_RECV_CREDIT_1_RESERVED_23_20_BP, AR_PI_DB_RECV_CREDIT_1_RESERVED_23_20_MASK },
    { "RECV_COMP_PAYL", AR_PI_DB_RECV_CREDIT_1_RECV_COMP_PAYL_BP, AR_PI_DB_RECV_CREDIT_1_RECV_COMP_PAYL_MASK },
    { "RECV_NONP_HEAD", AR_PI_DB_RECV_CREDIT_1_RECV_NONP_HEAD_BP, AR_PI_DB_RECV_CREDIT_1_RECV_NONP_HEAD_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_recv_fts_count_detail[] = {
    { "RESERVED_63_48", AR_PI_DB_RECV_FTS_COUNT_RESERVED_63_48_BP, AR_PI_DB_RECV_FTS_COUNT_RESERVED_63_48_MASK },
    { "RECV_FTS_CNT_8G", AR_PI_DB_RECV_FTS_COUNT_RECV_FTS_CNT_8G_BP, AR_PI_DB_RECV_FTS_COUNT_RECV_FTS_CNT_8G_MASK },
    { "RECV_FTS_CNT_5G", AR_PI_DB_RECV_FTS_COUNT_RECV_FTS_CNT_5G_BP, AR_PI_DB_RECV_FTS_COUNT_RECV_FTS_CNT_5G_MASK },
    { "RESERVED_31_17", AR_PI_DB_RECV_FTS_COUNT_RESERVED_31_17_BP, AR_PI_DB_RECV_FTS_COUNT_RESERVED_31_17_MASK },
    { "LANE_REVERSAL", AR_PI_DB_RECV_FTS_COUNT_LANE_REVERSAL_BP, AR_PI_DB_RECV_FTS_COUNT_LANE_REVERSAL_MASK },
    { "NEG_LANE_MAP", AR_PI_DB_RECV_FTS_COUNT_NEG_LANE_MAP_BP, AR_PI_DB_RECV_FTS_COUNT_NEG_LANE_MAP_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_db_physical_cfg_reg_detail[] = {
    { "RESERVED_63_4", AR_PI_DB_PHYSICAL_CFG_REG_RESERVED_63_4_BP, AR_PI_DB_PHYSICAL_CFG_REG_RESERVED_63_4_MASK },
    { "FUNC_3_ENABLE", AR_PI_DB_PHYSICAL_CFG_REG_FUNC_3_ENABLE_BP, AR_PI_DB_PHYSICAL_CFG_REG_FUNC_3_ENABLE_MASK },
    { "FUNC_2_ENABLE", AR_PI_DB_PHYSICAL_CFG_REG_FUNC_2_ENABLE_BP, AR_PI_DB_PHYSICAL_CFG_REG_FUNC_2_ENABLE_MASK },
    { "FUNC_1_ENABLE", AR_PI_DB_PHYSICAL_CFG_REG_FUNC_1_ENABLE_BP, AR_PI_DB_PHYSICAL_CFG_REG_FUNC_1_ENABLE_MASK },
    { "FUNC_0_ENABLE", AR_PI_DB_PHYSICAL_CFG_REG_FUNC_0_ENABLE_BP, AR_PI_DB_PHYSICAL_CFG_REG_FUNC_0_ENABLE_MASK },
    { NULL, 0, 0 }
};

/*
 *  AR PI_IP MMR DECLARATIONS
 */
static const generic_mmr_t _ar_pi_cfg_den_ip = {
    "AR_PI_CFG_DEN_IP", AR_PI_CFG_DEN_IP, 8, 1, _ar_pi_cfg_den_ip_detail
};
static const generic_mmr_t _ar_pi_sts_den_ip = {
    "AR_PI_STS_DEN_IP", AR_PI_STS_DEN_IP, 8, 1, _ar_pi_sts_den_ip_detail
};
static const generic_mmr_t _ar_pi_err_flg_ip = {
    "AR_PI_ERR_FLG_IP", AR_PI_ERR_FLG_IP, 8, 1, _ar_pi_err_flg_ip_detail
};
static const generic_mmr_t _ar_pi_err_clr_ip = {
    "AR_PI_ERR_CLR_IP", AR_PI_ERR_CLR_IP, 8, 1, _ar_pi_err_clr_ip_detail
};
static const generic_mmr_t _ar_pi_err_hss_msk_ip = {
    "AR_PI_ERR_HSS_MSK_IP", AR_PI_ERR_HSS_MSK_IP, 8, 1, _ar_pi_err_hss_msk_ip_detail
};
static const generic_mmr_t _ar_pi_err_os_msk_ip = {
    "AR_PI_ERR_OS_MSK_IP", AR_PI_ERR_OS_MSK_IP, 8, 1, _ar_pi_err_os_msk_ip_detail
};
static const generic_mmr_t _ar_pi_err_first_flg_ip = {
    "AR_PI_ERR_FIRST_FLG_IP", AR_PI_ERR_FIRST_FLG_IP, 8, 1, _ar_pi_err_first_flg_ip_detail
};
static const generic_mmr_t _ar_pi_phy_status_den_ip = {
    "AR_PI_PHY_STATUS_DEN_IP", AR_PI_PHY_STATUS_DEN_IP, 8, 1, _ar_pi_phy_status_den_ip_detail
};
static const generic_mmr_t _ar_pi_phy_equal_den_ip = {
    "AR_PI_PHY_EQUAL_DEN_IP", AR_PI_PHY_EQUAL_DEN_IP, 8, 1, _ar_pi_phy_equal_den_ip_detail
};
static const generic_mmr_t _ar_pi_phy_equal_coeff_0 = {
    "AR_PI_PHY_EQUAL_COEFF_0", AR_PI_PHY_EQUAL_COEFF_0, 8, 1, _ar_pi_phy_equal_coeff_0_detail
};
static const generic_mmr_t _ar_pi_phy_equal_coeff_1 = {
    "AR_PI_PHY_EQUAL_COEFF_1", AR_PI_PHY_EQUAL_COEFF_1, 8, 1, _ar_pi_phy_equal_coeff_1_detail
};
static const generic_mmr_t _ar_pi_phy_equal_coeff_2 = {
    "AR_PI_PHY_EQUAL_COEFF_2", AR_PI_PHY_EQUAL_COEFF_2, 8, 1, _ar_pi_phy_equal_coeff_2_detail
};
static const generic_mmr_t _ar_pi_phy_equal_coeff_3 = {
    "AR_PI_PHY_EQUAL_COEFF_3", AR_PI_PHY_EQUAL_COEFF_3, 8, 1, _ar_pi_phy_equal_coeff_3_detail
};
static const generic_mmr_t _ar_pi_phy_equal_coeff_4 = {
    "AR_PI_PHY_EQUAL_COEFF_4", AR_PI_PHY_EQUAL_COEFF_4, 8, 1, _ar_pi_phy_equal_coeff_4_detail
};
static const generic_mmr_t _ar_pi_phy_equal_coeff_5 = {
    "AR_PI_PHY_EQUAL_COEFF_5", AR_PI_PHY_EQUAL_COEFF_5, 8, 1, _ar_pi_phy_equal_coeff_5_detail
};
static const generic_mmr_t _ar_pi_phy_equal_coeff_6 = {
    "AR_PI_PHY_EQUAL_COEFF_6", AR_PI_PHY_EQUAL_COEFF_6, 8, 1, _ar_pi_phy_equal_coeff_6_detail
};
static const generic_mmr_t _ar_pi_phy_equal_coeff_7 = {
    "AR_PI_PHY_EQUAL_COEFF_7", AR_PI_PHY_EQUAL_COEFF_7, 8, 1, _ar_pi_phy_equal_coeff_7_detail
};
static const generic_mmr_t _ar_pi_phy_equal_coeff_8 = {
    "AR_PI_PHY_EQUAL_COEFF_8", AR_PI_PHY_EQUAL_COEFF_8, 8, 1, _ar_pi_phy_equal_coeff_8_detail
};
static const generic_mmr_t _ar_pi_phy_equal_coeff_9 = {
    "AR_PI_PHY_EQUAL_COEFF_9", AR_PI_PHY_EQUAL_COEFF_9, 8, 1, _ar_pi_phy_equal_coeff_9_detail
};
static const generic_mmr_t _ar_pi_phy_equal_coeff_10 = {
    "AR_PI_PHY_EQUAL_COEFF_10", AR_PI_PHY_EQUAL_COEFF_10, 8, 1, _ar_pi_phy_equal_coeff_10_detail
};
static const generic_mmr_t _ar_pi_pmi_pclk_cfg = {
    "AR_PI_PMI_PCLK_CFG", AR_PI_PMI_PCLK_CFG, 8, 1, _ar_pi_pmi_pclk_cfg_detail
};
static const generic_mmr_t _ar_pi_pmi_dbg_errinj_preq = {
    "AR_PI_PMI_DBG_ERRINJ_PREQ", AR_PI_PMI_DBG_ERRINJ_PREQ, 8, 1, _ar_pi_pmi_dbg_errinj_preq_detail
};
static const generic_mmr_t _ar_pi_pmi_dbg_errinj_prsp_hal = {
    "AR_PI_PMI_DBG_ERRINJ_PRSP_HAL", AR_PI_PMI_DBG_ERRINJ_PRSP_HAL, 8, 1, _ar_pi_pmi_dbg_errinj_prsp_hal_detail
};
static const generic_mmr_t _ar_pi_pmi_fifo2_err_flg = {
    "AR_PI_PMI_FIFO2_ERR_FLG", AR_PI_PMI_FIFO2_ERR_FLG, 8, 1, _ar_pi_pmi_fifo2_err_flg_detail
};
static const generic_mmr_t _ar_pi_pmi_fifo2_err_clr = {
    "AR_PI_PMI_FIFO2_ERR_CLR", AR_PI_PMI_FIFO2_ERR_CLR, 8, 1, _ar_pi_pmi_fifo2_err_clr_detail
};
static const generic_mmr_t _ar_pi_pmi_fifo2_err_hss_msk = {
    "AR_PI_PMI_FIFO2_ERR_HSS_MSK", AR_PI_PMI_FIFO2_ERR_HSS_MSK, 8, 1, _ar_pi_pmi_fifo2_err_hss_msk_detail
};
static const generic_mmr_t _ar_pi_pmi_fifo2_err_os_msk = {
    "AR_PI_PMI_FIFO2_ERR_OS_MSK", AR_PI_PMI_FIFO2_ERR_OS_MSK, 8, 1, _ar_pi_pmi_fifo2_err_os_msk_detail
};
static const generic_mmr_t _ar_pi_pmi_fifo2_err_first_flg = {
    "AR_PI_PMI_FIFO2_ERR_FIRST_FLG", AR_PI_PMI_FIFO2_ERR_FIRST_FLG, 8, 1, _ar_pi_pmi_fifo2_err_first_flg_detail
};
static const generic_mmr_t _ar_pi_pmi_mbe_err_info2 = {
    "AR_PI_PMI_MBE_ERR_INFO2", AR_PI_PMI_MBE_ERR_INFO2, 8, 1, _ar_pi_pmi_mbe_err_info2_detail
};
static const generic_mmr_t _ar_pi_pmi_sbe_err_info2 = {
    "AR_PI_PMI_SBE_ERR_INFO2", AR_PI_PMI_SBE_ERR_INFO2, 8, 1, _ar_pi_pmi_sbe_err_info2_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_ptc0_stall_duration = {
    "AR_PI_PMI_PREQ_PTC0_STALL_DURATION", AR_PI_PMI_PREQ_PTC0_STALL_DURATION, 8, 1, _ar_pi_pmi_preq_ptc0_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_ptc1_stall_duration = {
    "AR_PI_PMI_PREQ_PTC1_STALL_DURATION", AR_PI_PMI_PREQ_PTC1_STALL_DURATION, 8, 1, _ar_pi_pmi_preq_ptc1_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_ptc2_stall_duration = {
    "AR_PI_PMI_PREQ_PTC2_STALL_DURATION", AR_PI_PMI_PREQ_PTC2_STALL_DURATION, 8, 1, _ar_pi_pmi_preq_ptc2_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_hal_stall_duration = {
    "AR_PI_PMI_PREQ_HAL_STALL_DURATION", AR_PI_PMI_PREQ_HAL_STALL_DURATION, 8, 1, _ar_pi_pmi_preq_hal_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_hal_stall_duration = {
    "AR_PI_PMI_PRSP_HAL_STALL_DURATION", AR_PI_PMI_PRSP_HAL_STALL_DURATION, 8, 1, _ar_pi_pmi_prsp_hal_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_cfg = {
    "AR_PI_PII_PCLK_CFG", AR_PI_PII_PCLK_CFG, 8, 1, _ar_pi_pii_pclk_cfg_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_dbg_errinj_fifo = {
    "AR_PI_PII_PCLK_DBG_ERRINJ_FIFO", AR_PI_PII_PCLK_DBG_ERRINJ_FIFO, 8, 1, _ar_pi_pii_pclk_dbg_errinj_fifo_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_err_flg = {
    "AR_PI_PII_PCLK_ERR_FLG", AR_PI_PII_PCLK_ERR_FLG, 8, 1, _ar_pi_pii_pclk_err_flg_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_err_clr = {
    "AR_PI_PII_PCLK_ERR_CLR", AR_PI_PII_PCLK_ERR_CLR, 8, 1, _ar_pi_pii_pclk_err_clr_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_err_hss_msk = {
    "AR_PI_PII_PCLK_ERR_HSS_MSK", AR_PI_PII_PCLK_ERR_HSS_MSK, 8, 1, _ar_pi_pii_pclk_err_hss_msk_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_err_os_msk = {
    "AR_PI_PII_PCLK_ERR_OS_MSK", AR_PI_PII_PCLK_ERR_OS_MSK, 8, 1, _ar_pi_pii_pclk_err_os_msk_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_err_first_flg = {
    "AR_PI_PII_PCLK_ERR_FIRST_FLG", AR_PI_PII_PCLK_ERR_FIRST_FLG, 8, 1, _ar_pi_pii_pclk_err_first_flg_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_err_info_mbe = {
    "AR_PI_PII_PCLK_ERR_INFO_MBE", AR_PI_PII_PCLK_ERR_INFO_MBE, 8, 1, _ar_pi_pii_pclk_err_info_mbe_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_err_info_sbe = {
    "AR_PI_PII_PCLK_ERR_INFO_SBE", AR_PI_PII_PCLK_ERR_INFO_SBE, 8, 1, _ar_pi_pii_pclk_err_info_sbe_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_err_info_msg_addr = {
    "AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR", AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR, 8, 1, _ar_pi_pii_pclk_err_info_msg_addr_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_err_info_msg_data = {
    "AR_PI_PII_PCLK_ERR_INFO_MSG_DATA", AR_PI_PII_PCLK_ERR_INFO_MSG_DATA, 8, 1, _ar_pi_pii_pclk_err_info_msg_data_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_msg_stall_duration = {
    "AR_PI_PII_PCLK_MSG_STALL_DURATION", AR_PI_PII_PCLK_MSG_STALL_DURATION, 8, 1, _ar_pi_pii_pclk_msg_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pti_pclk_cfg = {
    "AR_PI_PTI_PCLK_CFG", AR_PI_PTI_PCLK_CFG, 8, 1, _ar_pi_pti_pclk_cfg_detail
};
static const generic_mmr_t _ar_pi_pti_pclk_dbg_errinj_fifo = {
    "AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO", AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO, 8, 1, _ar_pi_pti_pclk_dbg_errinj_fifo_detail
};
static const generic_mmr_t _ar_pi_pti_pclk_dbg_errinj_hal = {
    "AR_PI_PTI_PCLK_DBG_ERRINJ_HAL", AR_PI_PTI_PCLK_DBG_ERRINJ_HAL, 8, 1, _ar_pi_pti_pclk_dbg_errinj_hal_detail
};
static const generic_mmr_t _ar_pi_pti_pclk_err_flg = {
    "AR_PI_PTI_PCLK_ERR_FLG", AR_PI_PTI_PCLK_ERR_FLG, 8, 1, _ar_pi_pti_pclk_err_flg_detail
};
static const generic_mmr_t _ar_pi_pti_pclk_err_clr = {
    "AR_PI_PTI_PCLK_ERR_CLR", AR_PI_PTI_PCLK_ERR_CLR, 8, 1, _ar_pi_pti_pclk_err_clr_detail
};
static const generic_mmr_t _ar_pi_pti_pclk_err_hss_msk = {
    "AR_PI_PTI_PCLK_ERR_HSS_MSK", AR_PI_PTI_PCLK_ERR_HSS_MSK, 8, 1, _ar_pi_pti_pclk_err_hss_msk_detail
};
static const generic_mmr_t _ar_pi_pti_pclk_err_os_msk = {
    "AR_PI_PTI_PCLK_ERR_OS_MSK", AR_PI_PTI_PCLK_ERR_OS_MSK, 8, 1, _ar_pi_pti_pclk_err_os_msk_detail
};
static const generic_mmr_t _ar_pi_pti_pclk_err_first_flg = {
    "AR_PI_PTI_PCLK_ERR_FIRST_FLG", AR_PI_PTI_PCLK_ERR_FIRST_FLG, 8, 1, _ar_pi_pti_pclk_err_first_flg_detail
};
static const generic_mmr_t _ar_pi_pti_pclk_err_info_ecc = {
    "AR_PI_PTI_PCLK_ERR_INFO_ECC", AR_PI_PTI_PCLK_ERR_INFO_ECC, 8, 1, _ar_pi_pti_pclk_err_info_ecc_detail
};
static const generic_mmr_t _ar_pi_pti_pclk_err_info_misc = {
    "AR_PI_PTI_PCLK_ERR_INFO_MISC", AR_PI_PTI_PCLK_ERR_INFO_MISC, 8, 1, _ar_pi_pti_pclk_err_info_misc_detail
};
static const generic_mmr_t _ar_pi_pm_pclk_dbg_errinj_cntr_perr = {
    "AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR", AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR, 8, 1, _ar_pi_pm_pclk_dbg_errinj_cntr_perr_detail
};
static const generic_mmr_t _ar_pi_pm_pclk_err_info_cntr_perr = {
    "AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR", AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR, 8, 1, _ar_pi_pm_pclk_err_info_cntr_perr_detail
};
static const generic_mmr_t _ar_pi_pm_pclk_err_info_cntr_perr_cnt = {
    "AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT", AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT, 8, 1, _ar_pi_pm_pclk_err_info_cntr_perr_cnt_detail
};
static const generic_mmr_t _ar_pi_pm_pclk_event_cntr_ctrl = {
    "AR_PI_PM_PCLK_EVENT_CNTR_CTRL", AR_PI_PM_PCLK_EVENT_CNTR_CTRL, 8, 1, _ar_pi_pm_pclk_event_cntr_ctrl_detail
};
static const generic_mmr_t _ar_pi_cfg_diag_trans = {
    "AR_PI_CFG_DIAG_TRANS", AR_PI_CFG_DIAG_TRANS, 8, 1, _ar_pi_cfg_diag_trans_detail
};
static const generic_mmr_t _ar_pi_sts_diag_trans = {
    "AR_PI_STS_DIAG_TRANS", AR_PI_STS_DIAG_TRANS, 8, 1, _ar_pi_sts_diag_trans_detail
};
static const generic_mmr_t _ar_pi_dbg_trans_ctl_0 = {
    "AR_PI_DBG_TRANS_CTL_0", AR_PI_DBG_TRANS_CTL_0, 8, 1, _ar_pi_dbg_trans_ctl_0_detail
};
static const generic_mmr_t _ar_pi_dbg_trans_ctl_1 = {
    "AR_PI_DBG_TRANS_CTL_1", AR_PI_DBG_TRANS_CTL_1, 8, 1, _ar_pi_dbg_trans_ctl_1_detail
};
static const generic_mmr_t _ar_pi_dbg_trans_ctl_2 = {
    "AR_PI_DBG_TRANS_CTL_2", AR_PI_DBG_TRANS_CTL_2, 8, 1, _ar_pi_dbg_trans_ctl_2_detail
};
static const generic_mmr_t _ar_pi_dbg_trans_ctl_3 = {
    "AR_PI_DBG_TRANS_CTL_3", AR_PI_DBG_TRANS_CTL_3, 8, 1, _ar_pi_dbg_trans_ctl_3_detail
};
static const generic_mmr_t _ar_pi_dbg_trans_ctl_4 = {
    "AR_PI_DBG_TRANS_CTL_4", AR_PI_DBG_TRANS_CTL_4, 8, 1, _ar_pi_dbg_trans_ctl_4_detail
};
static const generic_mmr_t _ar_pi_dbg_trans_mask_0 = {
    "AR_PI_DBG_TRANS_MASK_0", AR_PI_DBG_TRANS_MASK_0, 8, 1, _ar_pi_dbg_trans_mask_0_detail
};
static const generic_mmr_t _ar_pi_dbg_trans_mask_1 = {
    "AR_PI_DBG_TRANS_MASK_1", AR_PI_DBG_TRANS_MASK_1, 8, 1, _ar_pi_dbg_trans_mask_1_detail
};
static const generic_mmr_t _ar_pi_dbg_trans_mask_2 = {
    "AR_PI_DBG_TRANS_MASK_2", AR_PI_DBG_TRANS_MASK_2, 8, 1, _ar_pi_dbg_trans_mask_2_detail
};
static const generic_mmr_t _ar_pi_dbg_trans_mask_3 = {
    "AR_PI_DBG_TRANS_MASK_3", AR_PI_DBG_TRANS_MASK_3, 8, 1, _ar_pi_dbg_trans_mask_3_detail
};
static const generic_mmr_t _ar_pi_dbg_trans_mask_4 = {
    "AR_PI_DBG_TRANS_MASK_4", AR_PI_DBG_TRANS_MASK_4, 8, 1, _ar_pi_dbg_trans_mask_4_detail
};
static const generic_mmr_t _ar_pi_cfg_diag_recv = {
    "AR_PI_CFG_DIAG_RECV", AR_PI_CFG_DIAG_RECV, 8, 1, _ar_pi_cfg_diag_recv_detail
};
static const generic_mmr_t _ar_pi_sts_diag_recv = {
    "AR_PI_STS_DIAG_RECV", AR_PI_STS_DIAG_RECV, 8, 1, _ar_pi_sts_diag_recv_detail
};
static const generic_mmr_t _ar_pi_dbg_recv_ctl_0 = {
    "AR_PI_DBG_RECV_CTL_0", AR_PI_DBG_RECV_CTL_0, 8, 1, _ar_pi_dbg_recv_ctl_0_detail
};
static const generic_mmr_t _ar_pi_dbg_recv_ctl_1 = {
    "AR_PI_DBG_RECV_CTL_1", AR_PI_DBG_RECV_CTL_1, 8, 1, _ar_pi_dbg_recv_ctl_1_detail
};
static const generic_mmr_t _ar_pi_dbg_recv_ctl_2 = {
    "AR_PI_DBG_RECV_CTL_2", AR_PI_DBG_RECV_CTL_2, 8, 1, _ar_pi_dbg_recv_ctl_2_detail
};
static const generic_mmr_t _ar_pi_dbg_recv_ctl_3 = {
    "AR_PI_DBG_RECV_CTL_3", AR_PI_DBG_RECV_CTL_3, 8, 1, _ar_pi_dbg_recv_ctl_3_detail
};
static const generic_mmr_t _ar_pi_dbg_recv_ctl_4 = {
    "AR_PI_DBG_RECV_CTL_4", AR_PI_DBG_RECV_CTL_4, 8, 1, _ar_pi_dbg_recv_ctl_4_detail
};
static const generic_mmr_t _ar_pi_dbg_recv_mask_0 = {
    "AR_PI_DBG_RECV_MASK_0", AR_PI_DBG_RECV_MASK_0, 8, 1, _ar_pi_dbg_recv_mask_0_detail
};
static const generic_mmr_t _ar_pi_dbg_recv_mask_1 = {
    "AR_PI_DBG_RECV_MASK_1", AR_PI_DBG_RECV_MASK_1, 8, 1, _ar_pi_dbg_recv_mask_1_detail
};
static const generic_mmr_t _ar_pi_dbg_recv_mask_2 = {
    "AR_PI_DBG_RECV_MASK_2", AR_PI_DBG_RECV_MASK_2, 8, 1, _ar_pi_dbg_recv_mask_2_detail
};
static const generic_mmr_t _ar_pi_dbg_recv_mask_3 = {
    "AR_PI_DBG_RECV_MASK_3", AR_PI_DBG_RECV_MASK_3, 8, 1, _ar_pi_dbg_recv_mask_3_detail
};
static const generic_mmr_t _ar_pi_dbg_recv_mask_4 = {
    "AR_PI_DBG_RECV_MASK_4", AR_PI_DBG_RECV_MASK_4, 8, 1, _ar_pi_dbg_recv_mask_4_detail
};
static const generic_mmr_t _ar_pi_debug_den_ip = {
    "AR_PI_DEBUG_DEN_IP", AR_PI_DEBUG_DEN_IP, 8, 1, _ar_pi_debug_den_ip_detail
};
static const generic_mmr_t _ar_pi_cfg_diag_inj = {
    "AR_PI_CFG_DIAG_INJ", AR_PI_CFG_DIAG_INJ, 8, 1, _ar_pi_cfg_diag_inj_detail
};
static const generic_mmr_t _ar_pi_sts_diag_inj = {
    "AR_PI_STS_DIAG_INJ", AR_PI_STS_DIAG_INJ, 8, 1, _ar_pi_sts_diag_inj_detail
};
static const generic_mmr_t _ar_pi_pcic_mems_dbg_errinj = {
    "AR_PI_PCIC_MEMS_DBG_ERRINJ", AR_PI_PCIC_MEMS_DBG_ERRINJ, 8, 1, _ar_pi_pcic_mems_dbg_errinj_detail
};
static const generic_mmr_t _ar_pi_phy_csr_cmu_0 = {
    "AR_PI_PHY_CSR_CMU_0", AR_PI_PHY_CSR_CMU_0, 8, 1, _ar_pi_phy_csr_cmu_0_detail
};
static const generic_mmr_t _ar_pi_phy_csr_lane1_0 = {
    "AR_PI_PHY_CSR_LANE1_0", AR_PI_PHY_CSR_LANE1_0, 8, 1, _ar_pi_phy_csr_lane1_0_detail
};
static const generic_mmr_t _ar_pi_phy_csr_comlane_0 = {
    "AR_PI_PHY_CSR_COMLANE_0", AR_PI_PHY_CSR_COMLANE_0, 8, 1, _ar_pi_phy_csr_comlane_0_detail
};
static const generic_mmr_t _ar_pi_db_f0_db_rev_id_class_code = {
    "AR_PI_DB_F0_DB_REV_ID_CLASS_CODE", AR_PI_DB_F0_DB_REV_ID_CLASS_CODE, 8, 1, _ar_pi_db_f0_db_rev_id_class_code_detail
};
static const generic_mmr_t _ar_pi_db_f0_bar_0_1 = {
    "AR_PI_DB_F0_BAR_0_1", AR_PI_DB_F0_BAR_0_1, 8, 1, _ar_pi_db_f0_bar_0_1_detail
};
static const generic_mmr_t _ar_pi_db_msi_x_cntl_2c_0 = {
    "AR_PI_DB_MSI_X_CNTL_2C_0", AR_PI_DB_MSI_X_CNTL_2C_0, 8, 1, _ar_pi_db_msi_x_cntl_2c_0_detail
};
static const generic_mmr_t _ar_pi_db_msi_x_pendi_2e_0 = {
    "AR_PI_DB_MSI_X_PENDI_2E_0", AR_PI_DB_MSI_X_PENDI_2E_0, 8, 1, _ar_pi_db_msi_x_pendi_2e_0_detail
};
static const generic_mmr_t _ar_pi_db_pcie_cntl_sts_0 = {
    "AR_PI_DB_PCIE_CNTL_STS_0", AR_PI_DB_PCIE_CNTL_STS_0, 8, 1, _ar_pi_db_pcie_cntl_sts_0_detail
};
static const generic_mmr_t _ar_pi_db_pcie_cntl_sts_2_0 = {
    "AR_PI_DB_PCIE_CNTL_STS_2_0", AR_PI_DB_PCIE_CNTL_STS_2_0, 8, 1, _ar_pi_db_pcie_cntl_sts_2_0_detail
};
static const generic_mmr_t _ar_pi_db_pcie_tph_req_cntl_0 = {
    "AR_PI_DB_PCIE_TPH_REQ_CNTL_0", AR_PI_DB_PCIE_TPH_REQ_CNTL_0, 8, 1, _ar_pi_db_pcie_tph_req_cntl_0_detail
};
static const generic_mmr_t _ar_pi_db_f1_db_rev_id_class_code = {
    "AR_PI_DB_F1_DB_REV_ID_CLASS_CODE", AR_PI_DB_F1_DB_REV_ID_CLASS_CODE, 8, 1, _ar_pi_db_f1_db_rev_id_class_code_detail
};
static const generic_mmr_t _ar_pi_db_f1_bar_0_1 = {
    "AR_PI_DB_F1_BAR_0_1", AR_PI_DB_F1_BAR_0_1, 8, 1, _ar_pi_db_f1_bar_0_1_detail
};
static const generic_mmr_t _ar_pi_db_msi_x_cntl_2c_1 = {
    "AR_PI_DB_MSI_X_CNTL_2C_1", AR_PI_DB_MSI_X_CNTL_2C_1, 8, 1, _ar_pi_db_msi_x_cntl_2c_1_detail
};
static const generic_mmr_t _ar_pi_db_msi_x_pendi_2e_1 = {
    "AR_PI_DB_MSI_X_PENDI_2E_1", AR_PI_DB_MSI_X_PENDI_2E_1, 8, 1, _ar_pi_db_msi_x_pendi_2e_1_detail
};
static const generic_mmr_t _ar_pi_db_pcie_cntl_sts_1 = {
    "AR_PI_DB_PCIE_CNTL_STS_1", AR_PI_DB_PCIE_CNTL_STS_1, 8, 1, _ar_pi_db_pcie_cntl_sts_1_detail
};
static const generic_mmr_t _ar_pi_db_pcie_cntl_sts_2_1 = {
    "AR_PI_DB_PCIE_CNTL_STS_2_1", AR_PI_DB_PCIE_CNTL_STS_2_1, 8, 1, _ar_pi_db_pcie_cntl_sts_2_1_detail
};
static const generic_mmr_t _ar_pi_db_pcie_tph_req_cntl_1 = {
    "AR_PI_DB_PCIE_TPH_REQ_CNTL_1", AR_PI_DB_PCIE_TPH_REQ_CNTL_1, 8, 1, _ar_pi_db_pcie_tph_req_cntl_1_detail
};
static const generic_mmr_t _ar_pi_db_f2_db_rev_id_class_code = {
    "AR_PI_DB_F2_DB_REV_ID_CLASS_CODE", AR_PI_DB_F2_DB_REV_ID_CLASS_CODE, 8, 1, _ar_pi_db_f2_db_rev_id_class_code_detail
};
static const generic_mmr_t _ar_pi_db_f2_bar_0_1 = {
    "AR_PI_DB_F2_BAR_0_1", AR_PI_DB_F2_BAR_0_1, 8, 1, _ar_pi_db_f2_bar_0_1_detail
};
static const generic_mmr_t _ar_pi_db_msi_x_cntl_2c_2 = {
    "AR_PI_DB_MSI_X_CNTL_2C_2", AR_PI_DB_MSI_X_CNTL_2C_2, 8, 1, _ar_pi_db_msi_x_cntl_2c_2_detail
};
static const generic_mmr_t _ar_pi_db_msi_x_pendi_2e_2 = {
    "AR_PI_DB_MSI_X_PENDI_2E_2", AR_PI_DB_MSI_X_PENDI_2E_2, 8, 1, _ar_pi_db_msi_x_pendi_2e_2_detail
};
static const generic_mmr_t _ar_pi_db_pcie_cntl_sts_2 = {
    "AR_PI_DB_PCIE_CNTL_STS_2", AR_PI_DB_PCIE_CNTL_STS_2, 8, 1, _ar_pi_db_pcie_cntl_sts_2_detail
};
static const generic_mmr_t _ar_pi_db_pcie_cntl_sts_2_2 = {
    "AR_PI_DB_PCIE_CNTL_STS_2_2", AR_PI_DB_PCIE_CNTL_STS_2_2, 8, 1, _ar_pi_db_pcie_cntl_sts_2_2_detail
};
static const generic_mmr_t _ar_pi_db_pcie_tph_req_cntl_2 = {
    "AR_PI_DB_PCIE_TPH_REQ_CNTL_2", AR_PI_DB_PCIE_TPH_REQ_CNTL_2, 8, 1, _ar_pi_db_pcie_tph_req_cntl_2_detail
};
static const generic_mmr_t _ar_pi_db_f3_db_rev_id_class_code = {
    "AR_PI_DB_F3_DB_REV_ID_CLASS_CODE", AR_PI_DB_F3_DB_REV_ID_CLASS_CODE, 8, 1, _ar_pi_db_f3_db_rev_id_class_code_detail
};
static const generic_mmr_t _ar_pi_db_f3_bar_0_1 = {
    "AR_PI_DB_F3_BAR_0_1", AR_PI_DB_F3_BAR_0_1, 8, 1, _ar_pi_db_f3_bar_0_1_detail
};
static const generic_mmr_t _ar_pi_db_msi_x_cntl_2c_3 = {
    "AR_PI_DB_MSI_X_CNTL_2C_3", AR_PI_DB_MSI_X_CNTL_2C_3, 8, 1, _ar_pi_db_msi_x_cntl_2c_3_detail
};
static const generic_mmr_t _ar_pi_db_msi_x_pendi_2e_3 = {
    "AR_PI_DB_MSI_X_PENDI_2E_3", AR_PI_DB_MSI_X_PENDI_2E_3, 8, 1, _ar_pi_db_msi_x_pendi_2e_3_detail
};
static const generic_mmr_t _ar_pi_db_pcie_cntl_sts_3 = {
    "AR_PI_DB_PCIE_CNTL_STS_3", AR_PI_DB_PCIE_CNTL_STS_3, 8, 1, _ar_pi_db_pcie_cntl_sts_3_detail
};
static const generic_mmr_t _ar_pi_db_pcie_cntl_sts_2_3 = {
    "AR_PI_DB_PCIE_CNTL_STS_2_3", AR_PI_DB_PCIE_CNTL_STS_2_3, 8, 1, _ar_pi_db_pcie_cntl_sts_2_3_detail
};
static const generic_mmr_t _ar_pi_db_pcie_tph_req_cntl_3 = {
    "AR_PI_DB_PCIE_TPH_REQ_CNTL_3", AR_PI_DB_PCIE_TPH_REQ_CNTL_3, 8, 1, _ar_pi_db_pcie_tph_req_cntl_3_detail
};
static const generic_mmr_t _ar_pi_db_phy_layer_cfg = {
    "AR_PI_DB_PHY_LAYER_CFG", AR_PI_DB_PHY_LAYER_CFG, 8, 1, _ar_pi_db_phy_layer_cfg_detail
};
static const generic_mmr_t _ar_pi_db_recv_credit_0 = {
    "AR_PI_DB_RECV_CREDIT_0", AR_PI_DB_RECV_CREDIT_0, 8, 1, _ar_pi_db_recv_credit_0_detail
};
static const generic_mmr_t _ar_pi_db_recv_credit_1 = {
    "AR_PI_DB_RECV_CREDIT_1", AR_PI_DB_RECV_CREDIT_1, 8, 1, _ar_pi_db_recv_credit_1_detail
};
static const generic_mmr_t _ar_pi_db_recv_fts_count = {
    "AR_PI_DB_RECV_FTS_COUNT", AR_PI_DB_RECV_FTS_COUNT, 8, 1, _ar_pi_db_recv_fts_count_detail
};
static const generic_mmr_t _ar_pi_db_physical_cfg_reg = {
    "AR_PI_DB_PHYSICAL_CFG_REG", AR_PI_DB_PHYSICAL_CFG_REG, 8, 1, _ar_pi_db_physical_cfg_reg_detail
};

/*
 *  INSTALL AR PI_IP MMRS
 */
static const generic_mmr_t* _ar_pi_ip_mmrs[] _unused = {
    &_ar_pi_cfg_den_ip,
    &_ar_pi_sts_den_ip,
    &_ar_pi_err_flg_ip,
    &_ar_pi_err_clr_ip,
    &_ar_pi_err_hss_msk_ip,
    &_ar_pi_err_os_msk_ip,
    &_ar_pi_err_first_flg_ip,
    &_ar_pi_phy_status_den_ip,
    &_ar_pi_phy_equal_den_ip,
    &_ar_pi_phy_equal_coeff_0,
    &_ar_pi_phy_equal_coeff_1,
    &_ar_pi_phy_equal_coeff_2,
    &_ar_pi_phy_equal_coeff_3,
    &_ar_pi_phy_equal_coeff_4,
    &_ar_pi_phy_equal_coeff_5,
    &_ar_pi_phy_equal_coeff_6,
    &_ar_pi_phy_equal_coeff_7,
    &_ar_pi_phy_equal_coeff_8,
    &_ar_pi_phy_equal_coeff_9,
    &_ar_pi_phy_equal_coeff_10,
    &_ar_pi_pmi_pclk_cfg,
    &_ar_pi_pmi_dbg_errinj_preq,
    &_ar_pi_pmi_dbg_errinj_prsp_hal,
    &_ar_pi_pmi_fifo2_err_flg,
    &_ar_pi_pmi_fifo2_err_clr,
    &_ar_pi_pmi_fifo2_err_hss_msk,
    &_ar_pi_pmi_fifo2_err_os_msk,
    &_ar_pi_pmi_fifo2_err_first_flg,
    &_ar_pi_pmi_mbe_err_info2,
    &_ar_pi_pmi_sbe_err_info2,
    &_ar_pi_pmi_preq_ptc0_stall_duration,
    &_ar_pi_pmi_preq_ptc1_stall_duration,
    &_ar_pi_pmi_preq_ptc2_stall_duration,
    &_ar_pi_pmi_preq_hal_stall_duration,
    &_ar_pi_pmi_prsp_hal_stall_duration,
    &_ar_pi_pii_pclk_cfg,
    &_ar_pi_pii_pclk_dbg_errinj_fifo,
    &_ar_pi_pii_pclk_err_flg,
    &_ar_pi_pii_pclk_err_clr,
    &_ar_pi_pii_pclk_err_hss_msk,
    &_ar_pi_pii_pclk_err_os_msk,
    &_ar_pi_pii_pclk_err_first_flg,
    &_ar_pi_pii_pclk_err_info_mbe,
    &_ar_pi_pii_pclk_err_info_sbe,
    &_ar_pi_pii_pclk_err_info_msg_addr,
    &_ar_pi_pii_pclk_err_info_msg_data,
    &_ar_pi_pii_pclk_msg_stall_duration,
    &_ar_pi_pti_pclk_cfg,
    &_ar_pi_pti_pclk_dbg_errinj_fifo,
    &_ar_pi_pti_pclk_dbg_errinj_hal,
    &_ar_pi_pti_pclk_err_flg,
    &_ar_pi_pti_pclk_err_clr,
    &_ar_pi_pti_pclk_err_hss_msk,
    &_ar_pi_pti_pclk_err_os_msk,
    &_ar_pi_pti_pclk_err_first_flg,
    &_ar_pi_pti_pclk_err_info_ecc,
    &_ar_pi_pti_pclk_err_info_misc,
    &_ar_pi_pm_pclk_dbg_errinj_cntr_perr,
    &_ar_pi_pm_pclk_err_info_cntr_perr,
    &_ar_pi_pm_pclk_err_info_cntr_perr_cnt,
    &_ar_pi_pm_pclk_event_cntr_ctrl,
    &_ar_pi_cfg_diag_trans,
    &_ar_pi_sts_diag_trans,
    &_ar_pi_dbg_trans_ctl_0,
    &_ar_pi_dbg_trans_ctl_1,
    &_ar_pi_dbg_trans_ctl_2,
    &_ar_pi_dbg_trans_ctl_3,
    &_ar_pi_dbg_trans_ctl_4,
    &_ar_pi_dbg_trans_mask_0,
    &_ar_pi_dbg_trans_mask_1,
    &_ar_pi_dbg_trans_mask_2,
    &_ar_pi_dbg_trans_mask_3,
    &_ar_pi_dbg_trans_mask_4,
    &_ar_pi_cfg_diag_recv,
    &_ar_pi_sts_diag_recv,
    &_ar_pi_dbg_recv_ctl_0,
    &_ar_pi_dbg_recv_ctl_1,
    &_ar_pi_dbg_recv_ctl_2,
    &_ar_pi_dbg_recv_ctl_3,
    &_ar_pi_dbg_recv_ctl_4,
    &_ar_pi_dbg_recv_mask_0,
    &_ar_pi_dbg_recv_mask_1,
    &_ar_pi_dbg_recv_mask_2,
    &_ar_pi_dbg_recv_mask_3,
    &_ar_pi_dbg_recv_mask_4,
    &_ar_pi_debug_den_ip,
    &_ar_pi_cfg_diag_inj,
    &_ar_pi_sts_diag_inj,
    &_ar_pi_pcic_mems_dbg_errinj,
    &_ar_pi_phy_csr_cmu_0,
    &_ar_pi_phy_csr_lane1_0,
    &_ar_pi_phy_csr_comlane_0,
    &_ar_pi_db_f0_db_rev_id_class_code,
    &_ar_pi_db_f0_bar_0_1,
    &_ar_pi_db_msi_x_cntl_2c_0,
    &_ar_pi_db_msi_x_pendi_2e_0,
    &_ar_pi_db_pcie_cntl_sts_0,
    &_ar_pi_db_pcie_cntl_sts_2_0,
    &_ar_pi_db_pcie_tph_req_cntl_0,
    &_ar_pi_db_f1_db_rev_id_class_code,
    &_ar_pi_db_f1_bar_0_1,
    &_ar_pi_db_msi_x_cntl_2c_1,
    &_ar_pi_db_msi_x_pendi_2e_1,
    &_ar_pi_db_pcie_cntl_sts_1,
    &_ar_pi_db_pcie_cntl_sts_2_1,
    &_ar_pi_db_pcie_tph_req_cntl_1,
    &_ar_pi_db_f2_db_rev_id_class_code,
    &_ar_pi_db_f2_bar_0_1,
    &_ar_pi_db_msi_x_cntl_2c_2,
    &_ar_pi_db_msi_x_pendi_2e_2,
    &_ar_pi_db_pcie_cntl_sts_2,
    &_ar_pi_db_pcie_cntl_sts_2_2,
    &_ar_pi_db_pcie_tph_req_cntl_2,
    &_ar_pi_db_f3_db_rev_id_class_code,
    &_ar_pi_db_f3_bar_0_1,
    &_ar_pi_db_msi_x_cntl_2c_3,
    &_ar_pi_db_msi_x_pendi_2e_3,
    &_ar_pi_db_pcie_cntl_sts_3,
    &_ar_pi_db_pcie_cntl_sts_2_3,
    &_ar_pi_db_pcie_tph_req_cntl_3,
    &_ar_pi_db_phy_layer_cfg,
    &_ar_pi_db_recv_credit_0,
    &_ar_pi_db_recv_credit_1,
    &_ar_pi_db_recv_fts_count,
    &_ar_pi_db_physical_cfg_reg,
    NULL
};

#endif
