#ifndef MULTI_PHY_DIG_HAL_REG
#define MULTI_PHY_DIG_HAL_REG

typedef struct {
uint32 rg_ssusb_bias_pwd :1;
uint32 rg_ssusb_biasimr_pwd :1;
uint32 rg_ssusb_bg_lpf_en :1;
uint32 rg_ssusb_pll_bias_pwd :1;
uint32 rg_ssusb_xtal_rx_pwd :1;
uint32 rg_pcie_ckdet_en :1;
uint32 rg_ssusb_syspll_pwd :1;
uint32 rg_ssusb_scan_mode :1;
uint32 rg_pcie_device :1;
uint32 rg_pcie_clkrx_en :1;
uint32 rg_ssusb_xtal_ext_en :2;
uint32 rg_ssusb_pll_pwd :1;
uint32 rg_ssusb_pll_autok_vco :1;
uint32 rg_ssusb_pll_band :7;
uint32 rg_ssusb_pll_ssc_en :1;
uint32 rg_ssusb_rx_impcalib_en :1;
uint32 rg_pcie_refck_div4 :1;
uint32 rg_ssusb_pll_band_fail :7;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_0, *pHAL_sgmii_reg_phya_0;

typedef struct {
uint32 rg_ssusb_pll_bc :2;
uint32 rg_ssusb_pll_diven :3;
uint32 rg_ssusb_pll_ic :4;
uint32 rg_ssusb_pll_br :2;
uint32 rg_ssusb_pll_ir :4;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_1, *pHAL_sgmii_reg_phya_1;

typedef struct {
uint32 rsv_0 :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_ssusb_pll_bp :4;
uint32 rg_ssusb_pll_fbksel :2;
uint32 rg_ssusb_rx_leqos_en :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_2, *pHAL_sgmii_reg_phya_2;

typedef struct {
uint32 rg_ssusb_pll_fbkdiv :7;
uint32 rg_ssusb_pll_refckdiv :1;
uint32 rg_ssusb_pll_prediv :2;
uint32 rg_ssusb_pll_bias_lpf_en :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_3, *pHAL_sgmii_reg_phya_3;

typedef struct {
uint32 rg_ssusb_pll_ssc_delta1 :16;
uint32 rg_ssusb_pll_ssc_delta :16;
}HAL_sgmii_reg_phya_4, *pHAL_sgmii_reg_phya_4;

typedef struct {
uint32 rg_force_bias_pwd :1;
uint32 rg_force_biasimr_pwd :1;
uint32 rg_force_bg_lpf_en :1;
uint32 rg_force_pll_bias_pwd :1;
uint32 rg_force_xtal_rx_pwd :1;
uint32 rg_force_syspll_pwd :1;
uint32 rg_force_pll_pwd :1;
uint32 rg_force_pll_autok_vco :1;
uint32 rg_force_pll_band :1;
uint32 rg_force_tx_eidle_cm :1;
uint32 rg_force_syspll_prediv :1;
uint32 rg_force_syspll_reserve :1;
uint32 rg_force_syspll_fbdiv :1;
uint32 rg_force_pll_ssc_prd :1;
uint32 rg_force_pll_ssc_delta1 :1;
uint32 rg_force_pll_ssc_delta :1;
uint32 rg_force_rx_leqos_en :1;
uint32 rg_force_pll_bias_lpf_en :1;
uint32 rg_force_pll_ssc_en :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_5, *pHAL_sgmii_reg_phya_5;

typedef struct {
uint32 rg_force_tx_biasi_en :1;
uint32 rg_force_tx_biasi :1;
uint32 rg_force_idrv_0db :1;
uint32 rg_force_idrv_3p5db :1;
uint32 rg_force_idem_3p5db :1;
uint32 rg_force_idrv_6db :1;
uint32 rg_force_idem_6db :1;
uint32 rg_force_tx_data_en :1;
uint32 rg_force_tx_eidle_lp_en :1;
uint32 rg_force_tx_ser_en :1;
uint32 rg_force_sigdet_en :1;
uint32 rg_force_sigdet_cal_en :1;
uint32 rg_force_sigdet_cal_offset :1;
uint32 rg_force_rx_pi_cal_en :1;
uint32 rg_force_tx_drv_en :1;
uint32 rg_force_tx_lfps :1;
uint32 rg_force_tx_lfps_en :1;
uint32 rg_force_rx_saosc_en :1;
uint32 rg_force_cdr_pi0 :1;
uint32 rg_force_cdr_br :1;
uint32 rg_force_cdr_bic :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_6, *pHAL_sgmii_reg_phya_6;

typedef struct {
uint32 rg_force_cdr_kvsel :1;
uint32 rg_force_cdr_bir :1;
uint32 rg_force_cdr_bc :1;
uint32 rg_force_cdr_pwd :1;
uint32 rg_force_cdr_autok_vco :1;
uint32 rg_force_cdr_lck2ref :1;
uint32 rg_force_cdr_pi90 :1;
uint32 rg_force_cdr_band :1;
uint32 rg_force_rx_cmpwd :1;
uint32 rg_force_rx_afe_pwd :1;
uint32 rg_force_tx_imp_sel :1;
uint32 rg_force_rx_imp_sel :1;
uint32 rg_force_iext_intr_ctrl :1;
uint32 rg_force_syspll_sdm_pwr_on :1;
uint32 rg_force_syspll_sdm_iso_en :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_7, *pHAL_sgmii_reg_phya_7;

typedef struct {
uint32 rg_ssusb_cdr_bicltd0 :4;
uint32 rg_ssusb_cdr_bicltd1 :4;
uint32 rg_ssusb_cdr_bicltr :4;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_8, *pHAL_sgmii_reg_phya_8;

typedef struct {
uint32 rg_ssusb_tx_biasi_en :1;
uint32 rg_ssusb_tx_biasi :3;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_ssusb_idrv_0db :6;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_ssusb_idrv_3p5db :6;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_ssusb_idem_3p5db :6;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_9, *pHAL_sgmii_reg_phya_9;

typedef struct {
uint32 rg_ssusb_idrv_6db :6;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_ssusb_idem_6db :6;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_ssusb_rxdet_en :1;
uint32 rg_ssusb_tx_data_en :1;
uint32 rg_ssusb_tx_eidle_lp_en :1;
uint32 rg_ssusb_tx_ser_en :1;
uint32 rg_pcie_sigdet_en :1;
uint32 rg_pcie_sigdet_cal_en :1;
uint32 rg_pcie_sigdet_cal_offset :5;
uint32 rg_ssusb_rx_pi_cal_en :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_10, *pHAL_sgmii_reg_phya_10;

typedef struct {
uint32 rg_tphy_mode :2;
uint32 rg_tphy_speed :2;
uint32 rg_ssusb_tx_drv_en :1;
uint32 rg_ssusb_tx_lfps_en :1;
uint32 rg_ssusb_tx_impcalib_en :1;
uint32 rg_ssusb_tx_imp_sel :5;
uint32 rg_ssusb_tx_lfps :1;
uint32 rg_ssusb_tx_dem_g1 :2;
uint32 rg_ssusb_rx_saosc_en :1;
uint32 rg_ssusb_tx_dem_g2 :2;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_ssusb_cdr_pi0 :7;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_11, *pHAL_sgmii_reg_phya_11;

typedef struct {
uint32 rg_ssusb_cdr_bpa :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rg_ssusb_cdr_bpb :3;
uint32 rsv_7 :1;
uint32 rg_ssusb_cdr_brltr :3;
uint32 rsv_11 :1;
uint32 rg_ssusb_cdr_brltd0 :3;
uint32 rsv_15 :1;
uint32 rg_ssusb_cdr_brltd1 :3;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_12, *pHAL_sgmii_reg_phya_12;

typedef struct {
uint32 rg_ssusb_cdr_fbdiv :7;
uint32 rg_ssusb_cdr_kvselltr :1;
uint32 rg_ssusb_cdr_kvselltd0 :1;
uint32 rg_ssusb_cdr_kvselltd1 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_13, *pHAL_sgmii_reg_phya_13;

typedef struct {
uint32 rg_ssusb_cdr_birltr :5;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_ssusb_cdr_birltd0 :5;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_ssusb_cdr_birltd1 :5;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_ssusb_cdr_bcltr :5;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_14, *pHAL_sgmii_reg_phya_14;

typedef struct {
uint32 rg_ssusb_cdr_bcltd0 :5;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_ssusb_cdr_bcltd1 :5;
uint32 rg_ssusb_cdr_pwd :1;
uint32 rg_ssusb_cdr_pi_pwd :1;
uint32 rg_ssusb_cdr_pi_mode :1;
uint32 rg_ssusb_cdr_tcadj :6;
uint32 rg_ssusb_cdr_autok_vco :1;
uint32 rg_ssusb_cdr_lck2ref :1;
uint32 rg_ssusb_cdr_pi90 :7;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_15, *pHAL_sgmii_reg_phya_15;

typedef struct {
uint32 rg_ssusb_cdr_band :7;
uint32 rg_ssusb_rx_p1_entry :1;
uint32 rg_ssusb_lfps_deglitch :2;
uint32 rg_ssusb_eq_rstep1 :2;
uint32 rg_ssusb_eq_rstep2 :2;
uint32 rg_ssusb_lfps_pwd :1;
uint32 rg_ssusb_rx_cmpwd :1;
uint32 rg_ssusb_cdr_band_fail :7;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_16, *pHAL_sgmii_reg_phya_16;

typedef struct {
uint32 rg_ssusb_rx_afe_pwd :1;
uint32 rg_ssusb_rx_hz :1;
uint32 rg_ssusb_rx_p3_entry :1;
uint32 rsv_3 :1;
uint32 rg_ssusb_rx_imp_sel :5;
uint32 rg_pcie_clkdrv_offset :2;
uint32 rg_pcie_clkdrv_slew :2;
uint32 rg_pcie_clkdrv_amp :3;
uint32 rg_pcie_clktx_en :1;
uint32 rg_pcie_crsdet_vth :2;
uint32 rg_pcie_crsdet_en :1;
uint32 rg_pcie_crsdet_rstb :1;
uint32 rg_pcie_crsdet_ofst :4;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_17, *pHAL_sgmii_reg_phya_17;

typedef struct {
uint32 rg_ssusb_ext_bias_sel :1;
uint32 rg_ssusb_int_bias_sel :1;
uint32 rg_ssusb_bg_monen :1;
uint32 rg_ssusb_ref_en :1;
uint32 rg_ssusb_vrt_vref_sel :4;
uint32 rg_ssusb_iext_intr_ctrl :6;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_ssusb_mpx_sel :8;
uint32 rg_ssusb_mpx_en :1;
uint32 rg_ssusb_intr_en :1;
uint32 rg_ssusb_vrt_25m_en :1;
uint32 rg_ssusb_bg_div :2;
uint32 rg_ssusb_chpen :1;
uint32 rg_ssusb_bgr_en :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_phya_18, *pHAL_sgmii_reg_phya_18;

#endif