Analysis & Synthesis report for cmos_sdram_vga
Sat Jul 09 17:24:05 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next
 11. State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state
 12. State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next
 13. State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state
 14. State Machine - |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c
 15. State Machine - |top|cmos_top:u_cmos|i2c_master:u_i2c|state_c
 16. State Machine - |top|cmos_top:u_cmos|cmos_config:u_cfg|state_c
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for cmos_top:u_cmos|cmos_config:u_cfg
 24. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component
 25. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated
 26. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p
 27. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p
 28. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram
 29. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp
 30. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp
 31. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 32. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13
 33. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 34. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
 35. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 36. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated
 37. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p
 38. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p
 39. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram
 40. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 41. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6
 42. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp
 43. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp
 44. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 45. Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9
 46. Source assignments for sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller
 47. Source assignments for sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 48. Source assignments for sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 49. Source assignments for vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram
 50. Source assignments for sld_signaltap:auto_signaltap_0
 51. Parameter Settings for User Entity Instance: pll0:u_pll0|altpll:altpll_component
 52. Parameter Settings for User Entity Instance: pll1:u_pll1|altpll:altpll_component
 53. Parameter Settings for User Entity Instance: cmos_top:u_cmos|cmos_config:u_cfg
 54. Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 56. Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller
 57. Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 58. Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 59. Parameter Settings for User Entity Instance: vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component
 60. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 61. altpll Parameter Settings by Entity Instance
 62. dcfifo Parameter Settings by Entity Instance
 63. scfifo Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 65. Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller"
 66. Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module"
 67. Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface"
 68. Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst"
 69. Port Connectivity Checks: "cmos_top:u_cmos|i2c_master:u_i2c"
 70. Port Connectivity Checks: "pll1:u_pll1"
 71. Signal Tap Logic Analyzer Settings
 72. Post-Synthesis Netlist Statistics for Top Partition
 73. Elapsed Time Per Partition
 74. Connections to In-System Debugging Instance "auto_signaltap_0"
 75. Analysis & Synthesis Messages
 76. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 09 17:24:05 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; cmos_sdram_vga                                  ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,296                                           ;
;     Total combinational functions  ; 2,148                                           ;
;     Dedicated logic registers      ; 2,026                                           ;
; Total registers                    ; 2026                                            ;
; Total pins                         ; 75                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 126,208                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; top                ; cmos_sdram_vga     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library         ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------+
; ../rtl/vga_interface.v                                                                                  ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v                                                     ;                 ;
; ../rtl/capture.v                                                                                        ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/capture.v                                                           ;                 ;
; ../rtl/top.v                                                                                            ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v                                                               ;                 ;
; ../rtl/sdram_ctrl.v                                                                                     ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v                                                        ;                 ;
; ../rtl/sdram_controller.v                                                                               ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_controller.v                                                  ;                 ;
; ../rtl/param.v                                                                                          ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/param.v                                                             ;                 ;
; ../rtl/i2c_master.v                                                                                     ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v                                                        ;                 ;
; ../rtl/cmos_top.v                                                                                       ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_top.v                                                          ;                 ;
; ../rtl/cmos_config.v                                                                                    ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_config.v                                                       ;                 ;
; ../ip/pll0/pll0.v                                                                                       ; yes             ; User Wizard-Generated File                   ; I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v                                                          ;                 ;
; ../ip/iobuf/iobuf.v                                                                                     ; yes             ; User Wizard-Generated File                   ; I:/FPGA/fpga_pro/cmos_sdram_vga/ip/iobuf/iobuf.v                                                        ;                 ;
; ../ip/pll1/pll1.v                                                                                       ; yes             ; User Wizard-Generated File                   ; I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v                                                          ;                 ;
; ../ip/vga_buf/vga_buf.v                                                                                 ; yes             ; User Wizard-Generated File                   ; I:/FPGA/fpga_pro/cmos_sdram_vga/ip/vga_buf/vga_buf.v                                                    ;                 ;
; ../ip/wrfifo/wrfifo.v                                                                                   ; yes             ; User Wizard-Generated File                   ; I:/FPGA/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v                                                      ;                 ;
; ../ip/rdfifo/rdfifo.v                                                                                   ; yes             ; User Wizard-Generated File                   ; I:/FPGA/fpga_pro/cmos_sdram_vga/ip/rdfifo/rdfifo.v                                                      ;                 ;
; ../ip/sobel_line_buf/sobel_line_buf.v                                                                   ; yes             ; User Wizard-Generated File                   ; I:/FPGA/fpga_pro/cmos_sdram_vga/ip/sobel_line_buf/sobel_line_buf.v                                      ;                 ;
; i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/sdram_interface.v                             ; yes             ; Auto-Found Verilog HDL File                  ; i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/sdram_interface.v                             ; sdram_interface ;
; i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.v          ; yes             ; Auto-Found Verilog HDL File                  ; i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.v          ; sdram_interface ;
; i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_synchronizer.v        ; yes             ; Auto-Found Verilog HDL File                  ; i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_synchronizer.v        ; sdram_interface ;
; i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v ; yes             ; Auto-Found Verilog HDL File                  ; i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v ; sdram_interface ;
; altpll.tdf                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                            ;                 ;
; aglobal181.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                        ;                 ;
; stratix_pll.inc                                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                       ;                 ;
; stratixii_pll.inc                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                     ;                 ;
; cycloneii_pll.inc                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                     ;                 ;
; db/pll0_altpll.v                                                                                        ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v                                                    ;                 ;
; db/pll1_altpll1.v                                                                                       ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v                                                   ;                 ;
; dcfifo.tdf                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                            ;                 ;
; lpm_counter.inc                                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                       ;                 ;
; lpm_add_sub.inc                                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;                 ;
; altdpram.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                          ;                 ;
; a_graycounter.inc                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                     ;                 ;
; a_fefifo.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                          ;                 ;
; a_gray2bin.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                        ;                 ;
; dffpipe.inc                                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc                                           ;                 ;
; alt_sync_fifo.inc                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                     ;                 ;
; lpm_compare.inc                                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                       ;                 ;
; altsyncram_fifo.inc                                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                   ;                 ;
; db/dcfifo_42l1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf                                                  ;                 ;
; db/a_gray2bin_8ib.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_gray2bin_8ib.tdf                                               ;                 ;
; db/a_graycounter_777.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_graycounter_777.tdf                                            ;                 ;
; db/a_graycounter_3lc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_graycounter_3lc.tdf                                            ;                 ;
; db/altsyncram_5r41.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_5r41.tdf                                              ;                 ;
; db/dffpipe_qe9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_qe9.tdf                                                  ;                 ;
; db/alt_synch_pipe_apl.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_apl.tdf                                           ;                 ;
; db/dffpipe_re9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_re9.tdf                                                  ;                 ;
; db/alt_synch_pipe_bpl.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf                                           ;                 ;
; db/dffpipe_se9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_se9.tdf                                                  ;                 ;
; db/cmpr_p76.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_p76.tdf                                                     ;                 ;
; db/dcfifo_j2l1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf                                                  ;                 ;
; db/altsyncram_1r41.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_1r41.tdf                                              ;                 ;
; db/alt_synch_pipe_cpl.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf                                           ;                 ;
; db/dffpipe_te9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_te9.tdf                                                  ;                 ;
; db/alt_synch_pipe_dpl.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf                                           ;                 ;
; db/dffpipe_ue9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_ue9.tdf                                                  ;                 ;
; scfifo.tdf                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                            ;                 ;
; a_regfifo.inc                                                                                           ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                         ;                 ;
; a_dpfifo.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                          ;                 ;
; a_i2fifo.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                          ;                 ;
; a_fffifo.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                          ;                 ;
; a_f2fifo.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                          ;                 ;
; db/scfifo_6141.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/scfifo_6141.tdf                                                  ;                 ;
; db/a_dpfifo_d741.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf                                                ;                 ;
; db/altsyncram_tpb1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_tpb1.tdf                                              ;                 ;
; db/cmpr_hs8.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_hs8.tdf                                                     ;                 ;
; db/cntr_unb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_unb.tdf                                                     ;                 ;
; db/cntr_bo7.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_bo7.tdf                                                     ;                 ;
; db/cntr_vnb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_vnb.tdf                                                     ;                 ;
; sld_signaltap.vhd                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                     ;                 ;
; sld_signaltap_impl.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                ;                 ;
; sld_ela_control.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                   ;                 ;
; lpm_shiftreg.tdf                                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                      ;                 ;
; lpm_constant.inc                                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                      ;                 ;
; dffeea.inc                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                            ;                 ;
; sld_mbpmg.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                         ;                 ;
; sld_ela_trigger_flow_mgr.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                          ;                 ;
; sld_buffer_manager.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                ;                 ;
; altsyncram.tdf                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;                 ;
; stratix_ram_block.inc                                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;                 ;
; lpm_mux.inc                                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;                 ;
; lpm_decode.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;                 ;
; a_rdenreg.inc                                                                                           ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;                 ;
; altrom.inc                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                            ;                 ;
; altram.inc                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                            ;                 ;
; db/altsyncram_ra24.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_ra24.tdf                                              ;                 ;
; altdpram.tdf                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                          ;                 ;
; memmodes.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                        ;                 ;
; a_hdffe.inc                                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                           ;                 ;
; alt_le_rden_reg.inc                                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                   ;                 ;
; altsyncram.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                        ;                 ;
; lpm_mux.tdf                                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                           ;                 ;
; muxlut.inc                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                            ;                 ;
; bypassff.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                          ;                 ;
; altshift.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                          ;                 ;
; db/mux_psc.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/mux_psc.tdf                                                      ;                 ;
; lpm_decode.tdf                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                        ;                 ;
; declut.inc                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                            ;                 ;
; db/decode_dvf.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/decode_dvf.tdf                                                   ;                 ;
; lpm_counter.tdf                                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                       ;                 ;
; cmpconst.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                          ;                 ;
; alt_counter_stratix.inc                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                               ;                 ;
; db/cntr_sgi.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_sgi.tdf                                                     ;                 ;
; db/cmpr_sgc.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_sgc.tdf                                                     ;                 ;
; db/cntr_89j.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_89j.tdf                                                     ;                 ;
; db/cntr_cgi.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_cgi.tdf                                                     ;                 ;
; db/cmpr_rgc.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_rgc.tdf                                                     ;                 ;
; db/cntr_23j.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_23j.tdf                                                     ;                 ;
; db/cmpr_ngc.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_ngc.tdf                                                     ;                 ;
; sld_rom_sr.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                        ;                 ;
; sld_jtag_endpoint_adapter.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                         ;                 ;
; sld_jtag_endpoint_adapter_impl.sv                                                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                     ;                 ;
; sld_hub.vhd                                                                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                           ; altera_sld      ;
; db/ip/sld5710a4fb/alt_sld_fab.v                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/alt_sld_fab.v                                     ; alt_sld_fab     ;
; db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab.v              ; alt_sld_fab     ;
; db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_ident.sv       ; alt_sld_fab     ;
; db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv    ; alt_sld_fab     ;
; db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File               ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd  ; alt_sld_fab     ;
; db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv    ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                      ;                 ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,296     ;
;                                             ;           ;
; Total combinational functions               ; 2148      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1208      ;
;     -- 3 input functions                    ; 494       ;
;     -- <=2 input functions                  ; 446       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1903      ;
;     -- arithmetic mode                      ; 245       ;
;                                             ;           ;
; Total registers                             ; 2026      ;
;     -- Dedicated logic registers            ; 2026      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 75        ;
; Total memory bits                           ; 126208    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 2         ;
;     -- PLLs                                 ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 879       ;
; Total fan-out                               ; 15950     ;
; Average fan-out                             ; 3.58      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                                         ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
; |top                                                                                                                                    ; 2148 (1)            ; 2026 (0)                  ; 126208      ; 0            ; 0       ; 0         ; 75   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                                                 ; work            ;
;    |capture:u_capture|                                                                                                                  ; 47 (47)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|capture:u_capture                                                                                                                                                                                                                                                                                                                          ; capture                                             ; work            ;
;    |cmos_top:u_cmos|                                                                                                                    ; 758 (0)             ; 69 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_top:u_cmos                                                                                                                                                                                                                                                                                                                            ; cmos_top                                            ; work            ;
;       |cmos_config:u_cfg|                                                                                                               ; 699 (699)           ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_top:u_cmos|cmos_config:u_cfg                                                                                                                                                                                                                                                                                                          ; cmos_config                                         ; work            ;
;       |i2c_master:u_i2c|                                                                                                                ; 59 (59)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_top:u_cmos|i2c_master:u_i2c                                                                                                                                                                                                                                                                                                           ; i2c_master                                          ; work            ;
;    |iobuf:u_iobuf|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iobuf:u_iobuf                                                                                                                                                                                                                                                                                                                              ; iobuf                                               ; work            ;
;       |iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component|                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component                                                                                                                                                                                                                                                                              ; iobuf_iobuf_in_d8i                                  ; work            ;
;    |pll0:u_pll0|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll0:u_pll0                                                                                                                                                                                                                                                                                                                                ; pll0                                                ; work            ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll0:u_pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                                              ; work            ;
;          |pll0_altpll:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated                                                                                                                                                                                                                                                                             ; pll0_altpll                                         ; work            ;
;    |pll1:u_pll1|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll1:u_pll1                                                                                                                                                                                                                                                                                                                                ; pll1                                                ; work            ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll1:u_pll1|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                                              ; work            ;
;          |pll1_altpll1:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated                                                                                                                                                                                                                                                                            ; pll1_altpll1                                        ; work            ;
;    |sdram_controller:u_meme_controller|                                                                                                 ; 587 (0)             ; 598 (0)                   ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller                                                                                                                                                                                                                                                                                                         ; sdram_controller                                    ; work            ;
;       |sdram_ctrl:u_ctrl|                                                                                                               ; 326 (130)           ; 360 (84)                  ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl                                                                                                                                                                                                                                                                                       ; sdram_ctrl                                          ; work            ;
;          |rdfifo:u_rdfifo|                                                                                                              ; 97 (0)              ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                                                                                                       ; rdfifo                                              ; work            ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 97 (0)              ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                               ; dcfifo                                              ; work            ;
;                |dcfifo_j2l1:auto_generated|                                                                                             ; 97 (14)             ; 138 (36)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated                                                                                                                                                                                                                    ; dcfifo_j2l1                                         ; work            ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                                                                                                                                                    ; a_gray2bin_8ib                                      ; work            ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                                                                                                                                                    ; a_gray2bin_8ib                                      ; work            ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                                         ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                                                                                        ; a_graycounter_3lc                                   ; work            ;
;                   |a_graycounter_777:rdptr_g1p|                                                                                         ; 25 (25)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                                                                                        ; a_graycounter_777                                   ; work            ;
;                   |alt_synch_pipe_cpl:rs_dgwp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                                                                                                                                                         ; alt_synch_pipe_cpl                                  ; work            ;
;                      |dffpipe_te9:dffpipe6|                                                                                             ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6                                                                                                                                                                    ; dffpipe_te9                                         ; work            ;
;                   |alt_synch_pipe_dpl:ws_dgrp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                                                                                                                         ; alt_synch_pipe_dpl                                  ; work            ;
;                      |dffpipe_ue9:dffpipe9|                                                                                             ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9                                                                                                                                                                    ; dffpipe_ue9                                         ; work            ;
;                   |altsyncram_1r41:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram                                                                                                                                                                                           ; altsyncram_1r41                                     ; work            ;
;                   |cmpr_p76:rdempty_eq_comp|                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                                                                                                                           ; cmpr_p76                                            ; work            ;
;                   |cmpr_p76:wrfull_eq_comp|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                                                                                                                            ; cmpr_p76                                            ; work            ;
;                   |dffpipe_qe9:ws_brp|                                                                                                  ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                                                                 ; dffpipe_qe9                                         ; work            ;
;                   |dffpipe_qe9:ws_bwp|                                                                                                  ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                                 ; dffpipe_qe9                                         ; work            ;
;          |wrfifo:wrfifo_inst|                                                                                                           ; 99 (0)              ; 138 (0)                   ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst                                                                                                                                                                                                                                                                    ; wrfifo                                              ; work            ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 99 (0)              ; 138 (0)                   ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                            ; dcfifo                                              ; work            ;
;                |dcfifo_42l1:auto_generated|                                                                                             ; 99 (16)             ; 138 (36)                  ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated                                                                                                                                                                                                                 ; dcfifo_42l1                                         ; work            ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                                                                                                                 ; a_gray2bin_8ib                                      ; work            ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                                                                                                                 ; a_gray2bin_8ib                                      ; work            ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                                         ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                                                                                     ; a_graycounter_3lc                                   ; work            ;
;                   |a_graycounter_777:rdptr_g1p|                                                                                         ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                                                                                     ; a_graycounter_777                                   ; work            ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                      ; alt_synch_pipe_apl                                  ; work            ;
;                      |dffpipe_re9:dffpipe13|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                                                                                                                                                                ; dffpipe_re9                                         ; work            ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                      ; alt_synch_pipe_bpl                                  ; work            ;
;                      |dffpipe_se9:dffpipe16|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                                                                                                                                                                ; dffpipe_se9                                         ; work            ;
;                   |altsyncram_5r41:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 34816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram                                                                                                                                                                                        ; altsyncram_5r41                                     ; work            ;
;                   |cmpr_p76:rdempty_eq_comp|                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                                                                                                                        ; cmpr_p76                                            ; work            ;
;                   |cmpr_p76:wrfull_eq_comp|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                                                                                                                         ; cmpr_p76                                            ; work            ;
;                   |dffpipe_qe9:rs_brp|                                                                                                  ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp                                                                                                                                                                                              ; dffpipe_qe9                                         ; work            ;
;                   |dffpipe_qe9:rs_bwp|                                                                                                  ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp                                                                                                                                                                                              ; dffpipe_qe9                                         ; work            ;
;       |sdram_interface:u_interface|                                                                                                     ; 261 (0)             ; 238 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface                                                                                                                                                                                                                                                                             ; sdram_interface                                     ; sdram_interface ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                      ; altera_reset_controller                             ; sdram_interface ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                           ; altera_reset_synchronizer                           ; sdram_interface ;
;          |sdram_interface_sdram_controller:sdram_controller|                                                                            ; 261 (211)           ; 235 (151)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller                                                                                                                                                                                                                           ; sdram_interface_sdram_controller                    ; sdram_interface ;
;             |sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|               ; 50 (50)             ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module                                                                                                               ; sdram_interface_sdram_controller_input_efifo_module ; sdram_interface ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                             ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                         ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                         ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                        ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                          ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                      ; altera_sld      ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 529 (2)             ; 1177 (114)                ; 58368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                       ; work            ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 527 (0)             ; 1063 (0)                  ; 58368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                  ; work            ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 527 (89)            ; 1063 (470)                ; 58368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                 ; work            ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                            ; work            ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                          ; work            ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                                          ; work            ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                             ; work            ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                                             ; work            ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 58368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                          ; work            ;
;                |altsyncram_ra24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 58368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated                                                                                                                                                 ; altsyncram_ra24                                     ; work            ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                        ; work            ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                        ; work            ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                       ; work            ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                  ; work            ;
;             |sld_ela_control:ela_control|                                                                                               ; 135 (1)             ; 301 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                     ; work            ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                        ; work            ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 114 (0)             ; 285 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                   ; work            ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 171 (171)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                        ; work            ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 114 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                           ; work            ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 20 (20)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                            ; work            ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                                        ; work            ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 138 (11)            ; 121 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                              ; work            ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                         ; work            ;
;                   |cntr_sgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sgi:auto_generated                                                             ; cntr_sgi                                            ; work            ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                         ; work            ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                                            ; work            ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                         ; work            ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                                            ; work            ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                         ; work            ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                            ; work            ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                        ; work            ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 57 (57)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                        ; work            ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                        ; work            ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                          ; work            ;
;    |vga_interface:u_vga|                                                                                                                ; 101 (72)            ; 47 (26)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga                                                                                                                                                                                                                                                                                                                        ; vga_interface                                       ; work            ;
;       |vga_buf:u_buf|                                                                                                                   ; 29 (0)              ; 21 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf                                                                                                                                                                                                                                                                                                          ; vga_buf                                             ; work            ;
;          |scfifo:scfifo_component|                                                                                                      ; 29 (0)              ; 21 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component                                                                                                                                                                                                                                                                                  ; scfifo                                              ; work            ;
;             |scfifo_6141:auto_generated|                                                                                                ; 29 (0)              ; 21 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated                                                                                                                                                                                                                                                       ; scfifo_6141                                         ; work            ;
;                |a_dpfifo_d741:dpfifo|                                                                                                   ; 29 (18)             ; 21 (10)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo                                                                                                                                                                                                                                  ; a_dpfifo_d741                                       ; work            ;
;                   |altsyncram_tpb1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram                                                                                                                                                                                                          ; altsyncram_tpb1                                     ; work            ;
;                   |cntr_bo7:usedw_counter|                                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter                                                                                                                                                                                                           ; cntr_bo7                                            ; work            ;
;                   |cntr_unb:rd_ptr_msb|                                                                                                 ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb                                                                                                                                                                                                              ; cntr_unb                                            ; work            ;
;                   |cntr_vnb:wr_ptr|                                                                                                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr                                                                                                                                                                                                                  ; cntr_vnb                                            ; work            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 2048         ; 18           ; 2048         ; 18           ; 36864 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 57           ; 1024         ; 57           ; 58368 ; None ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File                                                         ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                         ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                         ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                         ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                         ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                         ;
; Altera ; ALTIOBUF                           ; 18.1    ; N/A          ; N/A          ; |top|iobuf:u_iobuf                                                                                                                                                                                                                                                       ; ../ip/iobuf/iobuf.v                                                     ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                                ; ../ip/rdfifo/rdfifo.v                                                   ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst                                                                                                                                                                                             ; ../ip/wrfifo/wrfifo.v                                                   ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface                                                                                                                                                                                                      ; I:/FPGA/fpga_pro/cmos_sdram_vga/ip/sdram_interface/sdram_interface.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller                                                                                                                                                               ; I:/FPGA/fpga_pro/cmos_sdram_vga/ip/sdram_interface/sdram_interface.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A          ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller                                                                                                                                                    ; I:/FPGA/fpga_pro/cmos_sdram_vga/ip/sdram_interface/sdram_interface.qsys ;
; Altera ; ALTPLL                             ; 18.1    ; N/A          ; N/A          ; |top|pll0:u_pll0                                                                                                                                                                                                                                                         ; ../ip/pll0/pll0.v                                                       ;
; Altera ; ALTPLL                             ; 18.1    ; N/A          ; N/A          ; |top|pll1:u_pll1                                                                                                                                                                                                                                                         ; ../ip/pll1/pll1.v                                                       ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |top|vga_interface:u_vga|vga_buf:u_buf                                                                                                                                                                                                                                   ; ../ip/vga_buf/vga_buf.v                                                 ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next ;
+------------------+------------------+------------------+------------------+------------------------------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                                                 ;
+------------------+------------------+------------------+------------------+------------------------------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                                                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                                                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                                                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                                                ;
+------------------+------------------+------------------+------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+------------------------------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                                               ;
+------------+------------+------------+------------+------------------------------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                                        ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                                        ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                                        ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                                        ;
+------------+------------+------------+------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                                         ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                                         ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                                         ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                                         ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                                         ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c ;
+---------------+--------------+--------------+---------------+---------------------+
; Name          ; state_c.DONE ; state_c.READ ; state_c.WRITE ; state_c.IDLE        ;
+---------------+--------------+--------------+---------------+---------------------+
; state_c.IDLE  ; 0            ; 0            ; 0             ; 0                   ;
; state_c.WRITE ; 0            ; 0            ; 1             ; 1                   ;
; state_c.READ  ; 0            ; 1            ; 0             ; 1                   ;
; state_c.DONE  ; 1            ; 0            ; 0             ; 1                   ;
+---------------+--------------+--------------+---------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|cmos_top:u_cmos|i2c_master:u_i2c|state_c                                                            ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+
; Name          ; state_c.STOP ; state_c.SACK ; state_c.READ ; state_c.RACK ; state_c.WRITE ; state_c.START ; state_c.IDLE ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+
; state_c.IDLE  ; 0            ; 0            ; 0            ; 0            ; 0             ; 0             ; 0            ;
; state_c.START ; 0            ; 0            ; 0            ; 0            ; 0             ; 1             ; 1            ;
; state_c.WRITE ; 0            ; 0            ; 0            ; 0            ; 1             ; 0             ; 1            ;
; state_c.RACK  ; 0            ; 0            ; 0            ; 1            ; 0             ; 0             ; 1            ;
; state_c.READ  ; 0            ; 0            ; 1            ; 0            ; 0             ; 0             ; 1            ;
; state_c.SACK  ; 0            ; 1            ; 0            ; 0            ; 0             ; 0             ; 1            ;
; state_c.STOP  ; 1            ; 0            ; 0            ; 0            ; 0             ; 0             ; 1            ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |top|cmos_top:u_cmos|cmos_config:u_cfg|state_c             ;
+---------------+---------------+--------------+--------------+--------------+
; Name          ; state_c.WRITE ; state_c.WREQ ; state_c.IDLE ; state_c.WAIT ;
+---------------+---------------+--------------+--------------+--------------+
; state_c.WAIT  ; 0             ; 0            ; 0            ; 0            ;
; state_c.IDLE  ; 0             ; 0            ; 1            ; 1            ;
; state_c.WREQ  ; 0             ; 1            ; 0            ; 1            ;
; state_c.WRITE ; 1             ; 0            ; 0            ; 1            ;
+---------------+---------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[2]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[3]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[0]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[1]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[10]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[8]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[9]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[6]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[7]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[4]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[5]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[2]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[3]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[0]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[1]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[10]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[11]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[8]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[9]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[6]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[7]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[4]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[5]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[2]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[3]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[0]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[1]       ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[10]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[11]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[8]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[9]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[6]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[7]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[4]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[5]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[2]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[3]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[0]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[1]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 98                                                                                                                                               ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[4,5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[2]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; cmos_top:u_cmos|i2c_master:u_i2c|command[2]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[16,17] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[16,17] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[11]                                                                                      ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[11]                                                                                      ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[11]                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[11]                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[0..3,6..11]                                                                                                         ; Merged with sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]                                                                                                              ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_bank[0]                                                                                                                                                                             ; Merged with sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_bank[1]                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[0]                                                                                                                                                                             ; Merged with sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                          ;
; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[1]                                                                                                                                                                                               ; Merged with cmos_top:u_cmos|cmos_config:u_cfg|tran_req                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_addr[9]                                                                                                             ; Merged with sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_addr[23]                                                                                                         ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[41]    ; Merged with sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[27] ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[41]    ; Merged with sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_dqm[1]                                                                                                              ; Merged with sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_dqm[0]                                                                                                           ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next~9                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next~10                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next~13                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next~14                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next~16                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next~4                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next~5                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next~6                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state~14                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state~15                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state~16                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                          ;
; cmos_top:u_cmos|i2c_master:u_i2c|state_c.READ                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; cmos_top:u_cmos|i2c_master:u_i2c|state_c.SACK                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_bank[1]                                                                                                                                                                             ; Merged with sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                          ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_dqm[0]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_dqm[0,1]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 47                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[16] ; Stuck at GND              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_dqm[0], ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_dqm[0]       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[17] ; Stuck at GND              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_dqm[1]       ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2026  ;
; Number of registers using Synchronous Clear  ; 71    ;
; Number of registers using Synchronous Load   ; 77    ;
; Number of registers using Asynchronous Clear ; 1018  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 831   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cmos_top:u_cmos|i2c_master:u_i2c|scl                                                                                                                                                                                                                                                                                            ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                                       ; 1       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                       ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                       ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                       ; 2       ;
; cmos_top:u_cmos|cmos_config:u_cfg|config_flag                                                                                                                                                                                                                                                                                   ; 7       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                       ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                        ; 117     ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                       ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                       ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                       ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                                                                     ; 11      ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                                                                                                            ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                                                                                                            ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                                                                                                             ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                                                                                                             ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                                                                                                             ; 2       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                         ; 1       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                                                                                                                 ; 2       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                  ; 7       ;
; cmos_top:u_cmos|i2c_master:u_i2c|sda_out                                                                                                                                                                                                                                                                                        ; 3       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                         ; 1       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                                                                                                                  ; 6       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                                                                                                                     ; 4       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                                                                                                                                                     ; 4       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                               ; 7       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                                                                                                                  ; 4       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                                                                                                               ; 6       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 42                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |top|cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5]                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[12]                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]                                                                                                              ;
; 7:1                ; 40 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_addr[6]                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]                                                                                                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|avm_addr[19]                                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|Selector34                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|Selector28                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for cmos_top:u_cmos|cmos_config:u_cfg ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; add_cnt0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; add_cnt0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_cnt0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_cnt0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; add_cnt1   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; add_cnt1   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_cnt1   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_cnt1   ;
+------------------------------+-------+------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                      ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                         ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                                                            ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll0:u_pll0|altpll:altpll_component ;
+-------------------------------+------------------------+-------------------------+
; Parameter Name                ; Value                  ; Type                    ;
+-------------------------------+------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                 ;
; PLL_TYPE                      ; AUTO                   ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll0 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                 ;
; LOCK_HIGH                     ; 1                      ; Untyped                 ;
; LOCK_LOW                      ; 1                      ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                 ;
; SKIP_VCO                      ; OFF                    ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                 ;
; BANDWIDTH                     ; 0                      ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                 ;
; DOWN_SPREAD                   ; 0                      ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 3                      ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 12                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 2                      ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 25                     ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                 ;
; DPA_DIVIDER                   ; 0                      ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; VCO_MIN                       ; 0                      ; Untyped                 ;
; VCO_MAX                       ; 0                      ; Untyped                 ;
; VCO_CENTER                    ; 0                      ; Untyped                 ;
; PFD_MIN                       ; 0                      ; Untyped                 ;
; PFD_MAX                       ; 0                      ; Untyped                 ;
; M_INITIAL                     ; 0                      ; Untyped                 ;
; M                             ; 0                      ; Untyped                 ;
; N                             ; 1                      ; Untyped                 ;
; M2                            ; 1                      ; Untyped                 ;
; N2                            ; 1                      ; Untyped                 ;
; SS                            ; 1                      ; Untyped                 ;
; C0_HIGH                       ; 0                      ; Untyped                 ;
; C1_HIGH                       ; 0                      ; Untyped                 ;
; C2_HIGH                       ; 0                      ; Untyped                 ;
; C3_HIGH                       ; 0                      ; Untyped                 ;
; C4_HIGH                       ; 0                      ; Untyped                 ;
; C5_HIGH                       ; 0                      ; Untyped                 ;
; C6_HIGH                       ; 0                      ; Untyped                 ;
; C7_HIGH                       ; 0                      ; Untyped                 ;
; C8_HIGH                       ; 0                      ; Untyped                 ;
; C9_HIGH                       ; 0                      ; Untyped                 ;
; C0_LOW                        ; 0                      ; Untyped                 ;
; C1_LOW                        ; 0                      ; Untyped                 ;
; C2_LOW                        ; 0                      ; Untyped                 ;
; C3_LOW                        ; 0                      ; Untyped                 ;
; C4_LOW                        ; 0                      ; Untyped                 ;
; C5_LOW                        ; 0                      ; Untyped                 ;
; C6_LOW                        ; 0                      ; Untyped                 ;
; C7_LOW                        ; 0                      ; Untyped                 ;
; C8_LOW                        ; 0                      ; Untyped                 ;
; C9_LOW                        ; 0                      ; Untyped                 ;
; C0_INITIAL                    ; 0                      ; Untyped                 ;
; C1_INITIAL                    ; 0                      ; Untyped                 ;
; C2_INITIAL                    ; 0                      ; Untyped                 ;
; C3_INITIAL                    ; 0                      ; Untyped                 ;
; C4_INITIAL                    ; 0                      ; Untyped                 ;
; C5_INITIAL                    ; 0                      ; Untyped                 ;
; C6_INITIAL                    ; 0                      ; Untyped                 ;
; C7_INITIAL                    ; 0                      ; Untyped                 ;
; C8_INITIAL                    ; 0                      ; Untyped                 ;
; C9_INITIAL                    ; 0                      ; Untyped                 ;
; C0_MODE                       ; BYPASS                 ; Untyped                 ;
; C1_MODE                       ; BYPASS                 ; Untyped                 ;
; C2_MODE                       ; BYPASS                 ; Untyped                 ;
; C3_MODE                       ; BYPASS                 ; Untyped                 ;
; C4_MODE                       ; BYPASS                 ; Untyped                 ;
; C5_MODE                       ; BYPASS                 ; Untyped                 ;
; C6_MODE                       ; BYPASS                 ; Untyped                 ;
; C7_MODE                       ; BYPASS                 ; Untyped                 ;
; C8_MODE                       ; BYPASS                 ; Untyped                 ;
; C9_MODE                       ; BYPASS                 ; Untyped                 ;
; C0_PH                         ; 0                      ; Untyped                 ;
; C1_PH                         ; 0                      ; Untyped                 ;
; C2_PH                         ; 0                      ; Untyped                 ;
; C3_PH                         ; 0                      ; Untyped                 ;
; C4_PH                         ; 0                      ; Untyped                 ;
; C5_PH                         ; 0                      ; Untyped                 ;
; C6_PH                         ; 0                      ; Untyped                 ;
; C7_PH                         ; 0                      ; Untyped                 ;
; C8_PH                         ; 0                      ; Untyped                 ;
; C9_PH                         ; 0                      ; Untyped                 ;
; L0_HIGH                       ; 1                      ; Untyped                 ;
; L1_HIGH                       ; 1                      ; Untyped                 ;
; G0_HIGH                       ; 1                      ; Untyped                 ;
; G1_HIGH                       ; 1                      ; Untyped                 ;
; G2_HIGH                       ; 1                      ; Untyped                 ;
; G3_HIGH                       ; 1                      ; Untyped                 ;
; E0_HIGH                       ; 1                      ; Untyped                 ;
; E1_HIGH                       ; 1                      ; Untyped                 ;
; E2_HIGH                       ; 1                      ; Untyped                 ;
; E3_HIGH                       ; 1                      ; Untyped                 ;
; L0_LOW                        ; 1                      ; Untyped                 ;
; L1_LOW                        ; 1                      ; Untyped                 ;
; G0_LOW                        ; 1                      ; Untyped                 ;
; G1_LOW                        ; 1                      ; Untyped                 ;
; G2_LOW                        ; 1                      ; Untyped                 ;
; G3_LOW                        ; 1                      ; Untyped                 ;
; E0_LOW                        ; 1                      ; Untyped                 ;
; E1_LOW                        ; 1                      ; Untyped                 ;
; E2_LOW                        ; 1                      ; Untyped                 ;
; E3_LOW                        ; 1                      ; Untyped                 ;
; L0_INITIAL                    ; 1                      ; Untyped                 ;
; L1_INITIAL                    ; 1                      ; Untyped                 ;
; G0_INITIAL                    ; 1                      ; Untyped                 ;
; G1_INITIAL                    ; 1                      ; Untyped                 ;
; G2_INITIAL                    ; 1                      ; Untyped                 ;
; G3_INITIAL                    ; 1                      ; Untyped                 ;
; E0_INITIAL                    ; 1                      ; Untyped                 ;
; E1_INITIAL                    ; 1                      ; Untyped                 ;
; E2_INITIAL                    ; 1                      ; Untyped                 ;
; E3_INITIAL                    ; 1                      ; Untyped                 ;
; L0_MODE                       ; BYPASS                 ; Untyped                 ;
; L1_MODE                       ; BYPASS                 ; Untyped                 ;
; G0_MODE                       ; BYPASS                 ; Untyped                 ;
; G1_MODE                       ; BYPASS                 ; Untyped                 ;
; G2_MODE                       ; BYPASS                 ; Untyped                 ;
; G3_MODE                       ; BYPASS                 ; Untyped                 ;
; E0_MODE                       ; BYPASS                 ; Untyped                 ;
; E1_MODE                       ; BYPASS                 ; Untyped                 ;
; E2_MODE                       ; BYPASS                 ; Untyped                 ;
; E3_MODE                       ; BYPASS                 ; Untyped                 ;
; L0_PH                         ; 0                      ; Untyped                 ;
; L1_PH                         ; 0                      ; Untyped                 ;
; G0_PH                         ; 0                      ; Untyped                 ;
; G1_PH                         ; 0                      ; Untyped                 ;
; G2_PH                         ; 0                      ; Untyped                 ;
; G3_PH                         ; 0                      ; Untyped                 ;
; E0_PH                         ; 0                      ; Untyped                 ;
; E1_PH                         ; 0                      ; Untyped                 ;
; E2_PH                         ; 0                      ; Untyped                 ;
; E3_PH                         ; 0                      ; Untyped                 ;
; M_PH                          ; 0                      ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; CLK0_COUNTER                  ; G0                     ; Untyped                 ;
; CLK1_COUNTER                  ; G0                     ; Untyped                 ;
; CLK2_COUNTER                  ; G0                     ; Untyped                 ;
; CLK3_COUNTER                  ; G0                     ; Untyped                 ;
; CLK4_COUNTER                  ; G0                     ; Untyped                 ;
; CLK5_COUNTER                  ; G0                     ; Untyped                 ;
; CLK6_COUNTER                  ; E0                     ; Untyped                 ;
; CLK7_COUNTER                  ; E1                     ; Untyped                 ;
; CLK8_COUNTER                  ; E2                     ; Untyped                 ;
; CLK9_COUNTER                  ; E3                     ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; M_TIME_DELAY                  ; 0                      ; Untyped                 ;
; N_TIME_DELAY                  ; 0                      ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                 ;
; VCO_POST_SCALE                ; 0                      ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                 ;
; CBXI_PARAMETER                ; pll0_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE          ;
+-------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:u_pll1|altpll:altpll_component ;
+-------------------------------+------------------------+-------------------------+
; Parameter Name                ; Value                  ; Type                    ;
+-------------------------------+------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                 ;
; PLL_TYPE                      ; AUTO                   ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                 ;
; LOCK_HIGH                     ; 1                      ; Untyped                 ;
; LOCK_LOW                      ; 1                      ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                 ;
; SKIP_VCO                      ; OFF                    ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                 ;
; BANDWIDTH                     ; 0                      ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                 ;
; DOWN_SPREAD                   ; 0                      ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 2                      ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 3000                   ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                 ;
; DPA_DIVIDER                   ; 0                      ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; VCO_MIN                       ; 0                      ; Untyped                 ;
; VCO_MAX                       ; 0                      ; Untyped                 ;
; VCO_CENTER                    ; 0                      ; Untyped                 ;
; PFD_MIN                       ; 0                      ; Untyped                 ;
; PFD_MAX                       ; 0                      ; Untyped                 ;
; M_INITIAL                     ; 0                      ; Untyped                 ;
; M                             ; 0                      ; Untyped                 ;
; N                             ; 1                      ; Untyped                 ;
; M2                            ; 1                      ; Untyped                 ;
; N2                            ; 1                      ; Untyped                 ;
; SS                            ; 1                      ; Untyped                 ;
; C0_HIGH                       ; 0                      ; Untyped                 ;
; C1_HIGH                       ; 0                      ; Untyped                 ;
; C2_HIGH                       ; 0                      ; Untyped                 ;
; C3_HIGH                       ; 0                      ; Untyped                 ;
; C4_HIGH                       ; 0                      ; Untyped                 ;
; C5_HIGH                       ; 0                      ; Untyped                 ;
; C6_HIGH                       ; 0                      ; Untyped                 ;
; C7_HIGH                       ; 0                      ; Untyped                 ;
; C8_HIGH                       ; 0                      ; Untyped                 ;
; C9_HIGH                       ; 0                      ; Untyped                 ;
; C0_LOW                        ; 0                      ; Untyped                 ;
; C1_LOW                        ; 0                      ; Untyped                 ;
; C2_LOW                        ; 0                      ; Untyped                 ;
; C3_LOW                        ; 0                      ; Untyped                 ;
; C4_LOW                        ; 0                      ; Untyped                 ;
; C5_LOW                        ; 0                      ; Untyped                 ;
; C6_LOW                        ; 0                      ; Untyped                 ;
; C7_LOW                        ; 0                      ; Untyped                 ;
; C8_LOW                        ; 0                      ; Untyped                 ;
; C9_LOW                        ; 0                      ; Untyped                 ;
; C0_INITIAL                    ; 0                      ; Untyped                 ;
; C1_INITIAL                    ; 0                      ; Untyped                 ;
; C2_INITIAL                    ; 0                      ; Untyped                 ;
; C3_INITIAL                    ; 0                      ; Untyped                 ;
; C4_INITIAL                    ; 0                      ; Untyped                 ;
; C5_INITIAL                    ; 0                      ; Untyped                 ;
; C6_INITIAL                    ; 0                      ; Untyped                 ;
; C7_INITIAL                    ; 0                      ; Untyped                 ;
; C8_INITIAL                    ; 0                      ; Untyped                 ;
; C9_INITIAL                    ; 0                      ; Untyped                 ;
; C0_MODE                       ; BYPASS                 ; Untyped                 ;
; C1_MODE                       ; BYPASS                 ; Untyped                 ;
; C2_MODE                       ; BYPASS                 ; Untyped                 ;
; C3_MODE                       ; BYPASS                 ; Untyped                 ;
; C4_MODE                       ; BYPASS                 ; Untyped                 ;
; C5_MODE                       ; BYPASS                 ; Untyped                 ;
; C6_MODE                       ; BYPASS                 ; Untyped                 ;
; C7_MODE                       ; BYPASS                 ; Untyped                 ;
; C8_MODE                       ; BYPASS                 ; Untyped                 ;
; C9_MODE                       ; BYPASS                 ; Untyped                 ;
; C0_PH                         ; 0                      ; Untyped                 ;
; C1_PH                         ; 0                      ; Untyped                 ;
; C2_PH                         ; 0                      ; Untyped                 ;
; C3_PH                         ; 0                      ; Untyped                 ;
; C4_PH                         ; 0                      ; Untyped                 ;
; C5_PH                         ; 0                      ; Untyped                 ;
; C6_PH                         ; 0                      ; Untyped                 ;
; C7_PH                         ; 0                      ; Untyped                 ;
; C8_PH                         ; 0                      ; Untyped                 ;
; C9_PH                         ; 0                      ; Untyped                 ;
; L0_HIGH                       ; 1                      ; Untyped                 ;
; L1_HIGH                       ; 1                      ; Untyped                 ;
; G0_HIGH                       ; 1                      ; Untyped                 ;
; G1_HIGH                       ; 1                      ; Untyped                 ;
; G2_HIGH                       ; 1                      ; Untyped                 ;
; G3_HIGH                       ; 1                      ; Untyped                 ;
; E0_HIGH                       ; 1                      ; Untyped                 ;
; E1_HIGH                       ; 1                      ; Untyped                 ;
; E2_HIGH                       ; 1                      ; Untyped                 ;
; E3_HIGH                       ; 1                      ; Untyped                 ;
; L0_LOW                        ; 1                      ; Untyped                 ;
; L1_LOW                        ; 1                      ; Untyped                 ;
; G0_LOW                        ; 1                      ; Untyped                 ;
; G1_LOW                        ; 1                      ; Untyped                 ;
; G2_LOW                        ; 1                      ; Untyped                 ;
; G3_LOW                        ; 1                      ; Untyped                 ;
; E0_LOW                        ; 1                      ; Untyped                 ;
; E1_LOW                        ; 1                      ; Untyped                 ;
; E2_LOW                        ; 1                      ; Untyped                 ;
; E3_LOW                        ; 1                      ; Untyped                 ;
; L0_INITIAL                    ; 1                      ; Untyped                 ;
; L1_INITIAL                    ; 1                      ; Untyped                 ;
; G0_INITIAL                    ; 1                      ; Untyped                 ;
; G1_INITIAL                    ; 1                      ; Untyped                 ;
; G2_INITIAL                    ; 1                      ; Untyped                 ;
; G3_INITIAL                    ; 1                      ; Untyped                 ;
; E0_INITIAL                    ; 1                      ; Untyped                 ;
; E1_INITIAL                    ; 1                      ; Untyped                 ;
; E2_INITIAL                    ; 1                      ; Untyped                 ;
; E3_INITIAL                    ; 1                      ; Untyped                 ;
; L0_MODE                       ; BYPASS                 ; Untyped                 ;
; L1_MODE                       ; BYPASS                 ; Untyped                 ;
; G0_MODE                       ; BYPASS                 ; Untyped                 ;
; G1_MODE                       ; BYPASS                 ; Untyped                 ;
; G2_MODE                       ; BYPASS                 ; Untyped                 ;
; G3_MODE                       ; BYPASS                 ; Untyped                 ;
; E0_MODE                       ; BYPASS                 ; Untyped                 ;
; E1_MODE                       ; BYPASS                 ; Untyped                 ;
; E2_MODE                       ; BYPASS                 ; Untyped                 ;
; E3_MODE                       ; BYPASS                 ; Untyped                 ;
; L0_PH                         ; 0                      ; Untyped                 ;
; L1_PH                         ; 0                      ; Untyped                 ;
; G0_PH                         ; 0                      ; Untyped                 ;
; G1_PH                         ; 0                      ; Untyped                 ;
; G2_PH                         ; 0                      ; Untyped                 ;
; G3_PH                         ; 0                      ; Untyped                 ;
; E0_PH                         ; 0                      ; Untyped                 ;
; E1_PH                         ; 0                      ; Untyped                 ;
; E2_PH                         ; 0                      ; Untyped                 ;
; E3_PH                         ; 0                      ; Untyped                 ;
; M_PH                          ; 0                      ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; CLK0_COUNTER                  ; G0                     ; Untyped                 ;
; CLK1_COUNTER                  ; G0                     ; Untyped                 ;
; CLK2_COUNTER                  ; G0                     ; Untyped                 ;
; CLK3_COUNTER                  ; G0                     ; Untyped                 ;
; CLK4_COUNTER                  ; G0                     ; Untyped                 ;
; CLK5_COUNTER                  ; G0                     ; Untyped                 ;
; CLK6_COUNTER                  ; E0                     ; Untyped                 ;
; CLK7_COUNTER                  ; E1                     ; Untyped                 ;
; CLK8_COUNTER                  ; E2                     ; Untyped                 ;
; CLK9_COUNTER                  ; E3                     ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; M_TIME_DELAY                  ; 0                      ; Untyped                 ;
; N_TIME_DELAY                  ; 0                      ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                 ;
; VCO_POST_SCALE                ; 0                      ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                 ;
; CBXI_PARAMETER                ; pll1_altpll1           ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE          ;
+-------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_top:u_cmos|cmos_config:u_cfg ;
+----------------+---------+-----------------------------------------------------+
; Parameter Name ; Value   ; Type                                                ;
+----------------+---------+-----------------------------------------------------+
; DELAY          ; 1000000 ; Signed Integer                                      ;
+----------------+---------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 18           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_42l1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                             ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                   ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                   ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                          ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                          ;
; CBXI_PARAMETER          ; dcfifo_j2l1  ; Untyped                                                                                          ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                        ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                              ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                          ;
+-------------------------+--------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                ;
; lpm_width               ; 16           ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_6141  ; Untyped                                                       ;
+-------------------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 57                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 57                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 2                                                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 195                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 57                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 2                                   ;
; Entity Instance               ; pll0:u_pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
; Entity Instance               ; pll1:u_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 18                                                                                              ;
;     -- LPM_NUMWORDS        ; 2048                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                              ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component    ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 2048                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                              ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                           ;
+----------------------------+-----------------------------------------------------------+
; Name                       ; Value                                                     ;
+----------------------------+-----------------------------------------------------------+
; Number of entity instances ; 1                                                         ;
; Entity Instance            ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                              ;
;     -- lpm_width           ; 16                                                        ;
;     -- LPM_NUMWORDS        ; 16                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                        ;
;     -- USE_EAB             ; ON                                                        ;
+----------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_interface:u_interface" ;
+------------------+-------+----------+------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                              ;
+------------------+-------+----------+------------------------------------------------------+
; avs_byteenable_n ; Input ; Info     ; Stuck at GND                                         ;
; avs_chipselect   ; Input ; Info     ; Stuck at VCC                                         ;
+------------------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst"               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[16]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "cmos_top:u_cmos|i2c_master:u_i2c" ;
+-----------+--------+----------+------------------------------+
; Port      ; Type   ; Severity ; Details                      ;
+-----------+--------+----------+------------------------------+
; dout      ; Output ; Info     ; Explicitly unconnected       ;
; slave_ack ; Output ; Info     ; Explicitly unconnected       ;
+-----------+--------+----------+------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll1:u_pll1"             ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 57                  ; 57               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 132                         ;
; cycloneiii_ff         ; 758                         ;
;     CLR               ; 403                         ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 123                         ;
;     ENA CLR           ; 199                         ;
;     ENA CLR SCLR      ; 22                          ;
;     ENA CLR SLD       ; 9                           ;
;     plain             ; 1                           ;
; cycloneiii_io_ibuf    ; 1                           ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 1501                        ;
;     arith             ; 157                         ;
;         2 data inputs ; 134                         ;
;         3 data inputs ; 23                          ;
;     normal            ; 1344                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 129                         ;
;         3 data inputs ; 272                         ;
;         4 data inputs ; 912                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 49                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 5.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                            ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------+---------+
; Name                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                ; Details ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------+---------+
; capture:u_capture|din[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[0]                                                      ; N/A     ;
; capture:u_capture|din[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[0]                                                      ; N/A     ;
; capture:u_capture|din[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[1]                                                      ; N/A     ;
; capture:u_capture|din[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[1]                                                      ; N/A     ;
; capture:u_capture|din[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[2]                                                      ; N/A     ;
; capture:u_capture|din[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[2]                                                      ; N/A     ;
; capture:u_capture|din[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[3]                                                      ; N/A     ;
; capture:u_capture|din[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[3]                                                      ; N/A     ;
; capture:u_capture|din[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[4]                                                      ; N/A     ;
; capture:u_capture|din[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[4]                                                      ; N/A     ;
; capture:u_capture|din[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[5]                                                      ; N/A     ;
; capture:u_capture|din[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[5]                                                      ; N/A     ;
; capture:u_capture|din[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[6]                                                      ; N/A     ;
; capture:u_capture|din[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[6]                                                      ; N/A     ;
; capture:u_capture|din[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[7]                                                      ; N/A     ;
; capture:u_capture|din[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_din[7]                                                      ; N/A     ;
; capture:u_capture|dout[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[0]                                        ; N/A     ;
; capture:u_capture|dout[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[0]                                        ; N/A     ;
; capture:u_capture|dout[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[10]                                       ; N/A     ;
; capture:u_capture|dout[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[10]                                       ; N/A     ;
; capture:u_capture|dout[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[11]                                       ; N/A     ;
; capture:u_capture|dout[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[11]                                       ; N/A     ;
; capture:u_capture|dout[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[12]                                       ; N/A     ;
; capture:u_capture|dout[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[12]                                       ; N/A     ;
; capture:u_capture|dout[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[13]                                       ; N/A     ;
; capture:u_capture|dout[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[13]                                       ; N/A     ;
; capture:u_capture|dout[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[14]                                       ; N/A     ;
; capture:u_capture|dout[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[14]                                       ; N/A     ;
; capture:u_capture|dout[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[15]                                       ; N/A     ;
; capture:u_capture|dout[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[15]                                       ; N/A     ;
; capture:u_capture|dout[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[1]                                        ; N/A     ;
; capture:u_capture|dout[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[1]                                        ; N/A     ;
; capture:u_capture|dout[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[2]                                        ; N/A     ;
; capture:u_capture|dout[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[2]                                        ; N/A     ;
; capture:u_capture|dout[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[3]                                        ; N/A     ;
; capture:u_capture|dout[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[3]                                        ; N/A     ;
; capture:u_capture|dout[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[4]                                        ; N/A     ;
; capture:u_capture|dout[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[4]                                        ; N/A     ;
; capture:u_capture|dout[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[5]                                        ; N/A     ;
; capture:u_capture|dout[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[5]                                        ; N/A     ;
; capture:u_capture|dout[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[6]                                        ; N/A     ;
; capture:u_capture|dout[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[6]                                        ; N/A     ;
; capture:u_capture|dout[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[7]                                        ; N/A     ;
; capture:u_capture|dout[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[7]                                        ; N/A     ;
; capture:u_capture|dout[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[8]                                        ; N/A     ;
; capture:u_capture|dout[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[8]                                        ; N/A     ;
; capture:u_capture|dout[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[9]                                        ; N/A     ;
; capture:u_capture|dout[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[9]                                        ; N/A     ;
; capture:u_capture|enable                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag                    ; N/A     ;
; capture:u_capture|enable                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag                    ; N/A     ;
; clk                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                              ; N/A     ;
; sdram_controller:u_meme_controller|dout[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[0]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[0]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[10] ; N/A     ;
; sdram_controller:u_meme_controller|dout[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[10] ; N/A     ;
; sdram_controller:u_meme_controller|dout[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[11] ; N/A     ;
; sdram_controller:u_meme_controller|dout[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[11] ; N/A     ;
; sdram_controller:u_meme_controller|dout[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[12] ; N/A     ;
; sdram_controller:u_meme_controller|dout[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[12] ; N/A     ;
; sdram_controller:u_meme_controller|dout[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[13] ; N/A     ;
; sdram_controller:u_meme_controller|dout[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[13] ; N/A     ;
; sdram_controller:u_meme_controller|dout[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[14] ; N/A     ;
; sdram_controller:u_meme_controller|dout[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[14] ; N/A     ;
; sdram_controller:u_meme_controller|dout[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[15] ; N/A     ;
; sdram_controller:u_meme_controller|dout[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[15] ; N/A     ;
; sdram_controller:u_meme_controller|dout[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[1]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[1]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[2]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[2]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[3]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[3]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[4]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[4]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[5]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[5]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[6]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[6]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[7]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[7]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[8]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[8]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[9]  ; N/A     ;
; sdram_controller:u_meme_controller|dout[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[9]  ; N/A     ;
; vga_interface:u_vga|vga_rgb[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[0]~0                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[0]~0                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[10]~10                               ; N/A     ;
; vga_interface:u_vga|vga_rgb[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[10]~10                               ; N/A     ;
; vga_interface:u_vga|vga_rgb[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[11]~11                               ; N/A     ;
; vga_interface:u_vga|vga_rgb[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[11]~11                               ; N/A     ;
; vga_interface:u_vga|vga_rgb[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[12]~12                               ; N/A     ;
; vga_interface:u_vga|vga_rgb[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[12]~12                               ; N/A     ;
; vga_interface:u_vga|vga_rgb[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[13]~13                               ; N/A     ;
; vga_interface:u_vga|vga_rgb[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[13]~13                               ; N/A     ;
; vga_interface:u_vga|vga_rgb[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[14]~14                               ; N/A     ;
; vga_interface:u_vga|vga_rgb[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[14]~14                               ; N/A     ;
; vga_interface:u_vga|vga_rgb[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[15]~15                               ; N/A     ;
; vga_interface:u_vga|vga_rgb[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[15]~15                               ; N/A     ;
; vga_interface:u_vga|vga_rgb[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[1]~1                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[1]~1                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[2]~2                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[2]~2                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[3]~3                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[3]~3                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[4]~4                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[4]~4                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[5]~5                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[5]~5                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[6]~6                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[6]~6                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[7]~7                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[7]~7                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[8]~8                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[8]~8                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[9]~9                                 ; N/A     ;
; vga_interface:u_vga|vga_rgb[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_interface:u_vga|vga_rgb[9]~9                                 ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Jul 09 17:23:09 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cmos_sdram_vga -c cmos_sdram_vga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "sdram_interface.qsys"
Info (12250): 2022.07.09.17:23:23 Progress: Loading sdram_interface/sdram_interface.qsys
Info (12250): 2022.07.09.17:23:25 Progress: Reading input file
Info (12250): 2022.07.09.17:23:25 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2022.07.09.17:23:25 Progress: Parameterizing module clk_0
Info (12250): 2022.07.09.17:23:25 Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2022.07.09.17:23:26 Progress: Parameterizing module sdram_controller
Info (12250): 2022.07.09.17:23:26 Progress: Building connections
Info (12250): 2022.07.09.17:23:26 Progress: Parameterizing connections
Info (12250): 2022.07.09.17:23:26 Progress: Validating
Info (12250): 2022.07.09.17:23:26 Progress: Done reading input file
Info (12250): Sdram_interface.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Sdram_interface: Generating sdram_interface "sdram_interface" for QUARTUS_SYNTH
Info (12250): Sdram_controller: Starting RTL generation for module 'sdram_interface_sdram_controller'
Info (12250): Sdram_controller:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_interface_sdram_controller --dir=C:/Users/HP/AppData/Local/Temp/alt9182_4159305422309706802.dir/0002_sdram_controller_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt9182_4159305422309706802.dir/0002_sdram_controller_gen//sdram_interface_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram_controller: Done RTL generation for module 'sdram_interface_sdram_controller'
Info (12250): Sdram_controller: "sdram_interface" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info (12250): Rst_controller: "sdram_interface" instantiated altera_reset_controller "rst_controller"
Info (12250): Sdram_interface: Done "sdram_interface" with 3 modules, 5 files
Info (12249): Finished elaborating Platform Designer system entity "sdram_interface.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/tb/imag_process_tb.v
    Info (12023): Found entity 1: imag_process_tb File: I:/FPGA/fpga_pro/cmos_sdram_vga/tb/imag_process_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/sobel.v
    Info (12023): Found entity 1: sobel File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sobel.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/rgb2gray.v
    Info (12023): Found entity 1: rgb2gray File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/rgb2gray.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/imag_process.v
    Info (12023): Found entity 1: imag_process File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/imag_process.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/gray2bin.v
    Info (12023): Found entity 1: gray2bin File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/gray2bin.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/gauss_filter.v
    Info (12023): Found entity 1: gauss_filter File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/gauss_filter.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/tb/top_tb.v
    Info (12023): Found entity 1: top_tb File: I:/FPGA/fpga_pro/cmos_sdram_vga/tb/top_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v
    Info (12023): Found entity 1: vga_interface File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/capture.v
    Info (12023): Found entity 1: capture File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/capture.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/top.v
    Info (12023): Found entity 1: top File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_controller.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/param.v
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v
    Info (12023): Found entity 1: i2c_master File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/cmos_top.v
    Info (12023): Found entity 1: cmos_top File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/cmos_config.v
    Info (12023): Found entity 1: cmos_config File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_config.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v
    Info (12023): Found entity 1: pll0 File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/iobuf/iobuf.v
    Info (12023): Found entity 1: iobuf_iobuf_in_d8i File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/iobuf/iobuf.v Line: 46
    Info (12023): Found entity 2: iobuf File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/iobuf/iobuf.v Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v
    Info (12023): Found entity 1: pll1 File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/vga_buf/vga_buf.v
    Info (12023): Found entity 1: vga_buf File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/vga_buf/vga_buf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v
    Info (12023): Found entity 1: wrfifo File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/rdfifo/rdfifo.v
    Info (12023): Found entity 1: rdfifo File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/rdfifo/rdfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/gs_line_buf/gs_line_buf.v
    Info (12023): Found entity 1: gs_line_buf File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/gs_line_buf/gs_line_buf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/sobel_line_buf/sobel_line_buf.v
    Info (12023): Found entity 1: sobel_line_buf File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/sobel_line_buf/sobel_line_buf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sdram_interface/sdram_interface.v
    Info (12023): Found entity 1: sdram_interface File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/sdram_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sdram_interface/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sdram_interface/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v
    Info (12023): Found entity 1: sdram_interface_sdram_controller_input_efifo_module File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v Line: 21
    Info (12023): Found entity 2: sdram_interface_sdram_controller File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v Line: 159
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pll0" for hierarchy "pll0:u_pll0" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 67
Info (12128): Elaborating entity "altpll" for hierarchy "pll0:u_pll0|altpll:altpll_component" File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll0:u_pll0|altpll:altpll_component" File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v Line: 103
Info (12133): Instantiated megafunction "pll0:u_pll0|altpll:altpll_component" with the following parameter: File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: pll0_altpll File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v Line: 29
Info (12128): Elaborating entity "pll0_altpll" for hierarchy "pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:u_pll1" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 75
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:u_pll1|altpll:altpll_component" File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll1:u_pll1|altpll:altpll_component" File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v Line: 107
Info (12133): Instantiated megafunction "pll1:u_pll1|altpll:altpll_component" with the following parameter: File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll1.v
    Info (12023): Found entity 1: pll1_altpll1 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v Line: 30
Info (12128): Elaborating entity "pll1_altpll1" for hierarchy "pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "iobuf" for hierarchy "iobuf:u_iobuf" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 81
Info (12128): Elaborating entity "iobuf_iobuf_in_d8i" for hierarchy "iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component" File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/iobuf/iobuf.v Line: 93
Info (12128): Elaborating entity "cmos_top" for hierarchy "cmos_top:u_cmos" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 91
Info (12128): Elaborating entity "cmos_config" for hierarchy "cmos_top:u_cmos|cmos_config:u_cfg" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_top.v Line: 38
Warning (10230): Verilog HDL assignment warning at cmos_config.v(97): truncated value with size 32 to match size of target (20) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_config.v Line: 97
Warning (10230): Verilog HDL assignment warning at cmos_config.v(112): truncated value with size 32 to match size of target (2) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_config.v Line: 112
Info (12128): Elaborating entity "i2c_master" for hierarchy "cmos_top:u_cmos|i2c_master:u_i2c" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_top.v Line: 54
Warning (10230): Verilog HDL assignment warning at i2c_master.v(157): truncated value with size 32 to match size of target (9) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v Line: 157
Warning (10230): Verilog HDL assignment warning at i2c_master.v(171): truncated value with size 32 to match size of target (4) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v Line: 171
Info (12128): Elaborating entity "capture" for hierarchy "capture:u_capture" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 104
Warning (10230): Verilog HDL assignment warning at capture.v(44): truncated value with size 32 to match size of target (12) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/capture.v Line: 44
Warning (10230): Verilog HDL assignment warning at capture.v(58): truncated value with size 32 to match size of target (10) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/capture.v Line: 58
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:u_meme_controller" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 159
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_controller.v Line: 61
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(135): truncated value with size 32 to match size of target (9) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v Line: 135
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(220): truncated value with size 32 to match size of target (22) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v Line: 220
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(234): truncated value with size 32 to match size of target (22) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v Line: 234
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(342): truncated value with size 32 to match size of target (24) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v Line: 342
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v Line: 313
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component" File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v Line: 92
Info (12130): Elaborated megafunction instantiation "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component" File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v Line: 92
Info (12133): Instantiated megafunction "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component" with the following parameter: File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_42l1.tdf
    Info (12023): Found entity 1: dcfifo_42l1 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_42l1" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info (12023): Found entity 1: a_gray2bin_8ib File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_gray2bin_8ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_8ib" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_graycounter_777.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_graycounter_3lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5r41.tdf
    Info (12023): Found entity 1: altsyncram_5r41 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_5r41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5r41" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf
    Info (12023): Found entity 1: cmpr_p76 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_p76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_p76" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:rdempty_eq_comp" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf Line: 72
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v Line: 330
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/rdfifo/rdfifo.v Line: 92
Info (12130): Elaborated megafunction instantiation "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/rdfifo/rdfifo.v Line: 92
Info (12133): Instantiated megafunction "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter: File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/rdfifo/rdfifo.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_j2l1.tdf
    Info (12023): Found entity 1: dcfifo_j2l1 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_j2l1" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1r41.tdf
    Info (12023): Found entity 1: altsyncram_1r41 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_1r41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1r41" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_ue9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf Line: 34
Info (12128): Elaborating entity "sdram_interface" for hierarchy "sdram_controller:u_meme_controller|sdram_interface:u_interface" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_controller.v Line: 85
Info (12128): Elaborating entity "sdram_interface_sdram_controller" for hierarchy "sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/sdram_interface.v Line: 52
Info (12128): Elaborating entity "sdram_interface_sdram_controller_input_efifo_module" for hierarchy "sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v Line: 298
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/sdram_interface.v Line: 115
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "vga_interface" for hierarchy "vga_interface:u_vga" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 170
Warning (10230): Verilog HDL assignment warning at vga_interface.v(49): truncated value with size 32 to match size of target (11) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v Line: 49
Warning (10230): Verilog HDL assignment warning at vga_interface.v(63): truncated value with size 32 to match size of target (10) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v Line: 63
Warning (10230): Verilog HDL assignment warning at vga_interface.v(150): truncated value with size 32 to match size of target (16) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v Line: 150
Info (12128): Elaborating entity "vga_buf" for hierarchy "vga_interface:u_vga|vga_buf:u_buf" File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v Line: 143
Info (12128): Elaborating entity "scfifo" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component" File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/vga_buf/vga_buf.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component" File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/vga_buf/vga_buf.v Line: 82
Info (12133): Instantiated megafunction "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component" with the following parameter: File: I:/FPGA/fpga_pro/cmos_sdram_vga/ip/vga_buf/vga_buf.v Line: 82
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6141.tdf
    Info (12023): Found entity 1: scfifo_6141 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/scfifo_6141.tdf Line: 24
Info (12128): Elaborating entity "scfifo_6141" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_d741.tdf
    Info (12023): Found entity 1: a_dpfifo_d741 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_d741" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/scfifo_6141.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tpb1.tdf
    Info (12023): Found entity 1: altsyncram_tpb1 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_tpb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tpb1" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf
    Info (12023): Found entity 1: cmpr_hs8 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_hs8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_hs8" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cmpr_hs8:almost_full_comparer" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf Line: 55
Info (12128): Elaborating entity "cmpr_hs8" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cmpr_hs8:three_comparison" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_unb.tdf Line: 25
Info (12128): Elaborating entity "cntr_unb" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf
    Info (12023): Found entity 1: cntr_bo7 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_bo7.tdf Line: 25
Info (12128): Elaborating entity "cntr_bo7" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_vnb.tdf Line: 25
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ra24.tdf
    Info (12023): Found entity 1: altsyncram_ra24 File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_ra24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/mux_psc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sgi.tdf
    Info (12023): Found entity 1: cntr_sgi File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_sgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_89j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_cgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.07.09.17:23:43 Progress: Loading sld5710a4fb/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5710a4fb/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[16]" File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_5r41.tdf Line: 520
Info (13000): Registers with preset signals will power-up high File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 13
    Warning (13410): Pin "cmos_reset" is stuck at VCC File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 14
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 19
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 27
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 27
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/FPGA/fpga_pro/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 147 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3603 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 3415 logic cells
    Info (21064): Implemented 106 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4873 megabytes
    Info: Processing ended: Sat Jul 09 17:24:05 2022
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:01:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/FPGA/fpga_pro/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.map.smsg.


