<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: rtl Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classAxiLiteSequencerRam_1_1rtl.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Subtypes">Subtypes</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">rtl Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a895af3476b9de24022063a0edbb894df"><td class="memItemLeft" align="right" valign="top"><a id="a895af3476b9de24022063a0edbb894df"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a895af3476b9de24022063a0edbb894df">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">ack</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">extSize</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">extStart</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">sAxilReadMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">sAxilWriteMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">seqData</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a72bbc70fc4a5d3542ed50c4c98efa103"><td class="memItemLeft" align="right" valign="top"><a id="a72bbc70fc4a5d3542ed50c4c98efa103"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a72bbc70fc4a5d3542ed50c4c98efa103">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axilClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:abdbe6396c0d63c5ceb031c33488e6b94"><td class="memItemLeft" align="right" valign="top"><a id="abdbe6396c0d63c5ceb031c33488e6b94"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#abdbe6396c0d63c5ceb031c33488e6b94">AXI_RAM_ADDR_HIGH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_G</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_DEC_ADDR_RANGE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">high</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac2e11a1cb9ef23902905c17fac8df3d7"><td class="memItemLeft" align="right" valign="top"><a id="ac2e11a1cb9ef23902905c17fac8df3d7"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#ac2e11a1cb9ef23902905c17fac8df3d7">AXI_RAM_ADDR_LOW_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_DEC_ADDR_RANGE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">high</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8630e0b99fba71d15c5232af2b2ff30c"><td class="memItemLeft" align="right" valign="top"><a id="a8630e0b99fba71d15c5232af2b2ff30c"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a8630e0b99fba71d15c5232af2b2ff30c">REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">extBusy</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">extDone</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">sAxilWriteSlave</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">sAxilReadSlave</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wstrb</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">din</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">size</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">cnt</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">seqAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">resp</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rdLatecy</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">req</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_REQ_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">state</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:aa02c1b59de17b4cb8b3d6f364264c469"><td class="memItemLeft" align="right" valign="top"><a id="aa02c1b59de17b4cb8b3d6f364264c469"></a>
<b><a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#aa02c1b59de17b4cb8b3d6f364264c469">StateType</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">S_AXI_RD_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">M_AXI_REQ_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">M_AXI_ACK_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">SEQ_DONE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Subtypes"></a>
Subtypes</h2></td></tr>
 <tr class="memitem:ad58144d8edc63730355268f73686825a"><td class="memItemLeft" align="right" valign="top"><a id="ad58144d8edc63730355268f73686825a"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#ad58144d8edc63730355268f73686825a">AXI_DEC_ADDR_RANGE_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aeb7066ea1389e98ee17822e2dcc0fa00"><td class="memItemLeft" align="right" valign="top"><a id="aeb7066ea1389e98ee17822e2dcc0fa00"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#aeb7066ea1389e98ee17822e2dcc0fa00">AXI_RAM_ADDR_RANGE_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_RAM_ADDR_HIGH_C</span><span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_RAM_ADDR_LOW_C</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a0498304adc5e9a77df9df664a54ee3d3"><td class="memItemLeft" align="right" valign="top"><a id="a0498304adc5e9a77df9df664a54ee3d3"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a0498304adc5e9a77df9df664a54ee3d3">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a758a8cbb78916a3911d410a62191310d"><td class="memItemLeft" align="right" valign="top"><a id="a758a8cbb78916a3911d410a62191310d"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a758a8cbb78916a3911d410a62191310d">rin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a061c29f2e10eaf77a8933ecfa23e0d1d"><td class="memItemLeft" align="right" valign="top"><a id="a061c29f2e10eaf77a8933ecfa23e0d1d"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a061c29f2e10eaf77a8933ecfa23e0d1d">seqData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7262480f0368e6f723f2ece4d152e78a"><td class="memItemLeft" align="right" valign="top"><a id="a7262480f0368e6f723f2ece4d152e78a"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a7262480f0368e6f723f2ece4d152e78a">dout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a215df6b3f248fda419016f81817f2d0a"><td class="memItemLeft" align="right" valign="top"><a id="a215df6b3f248fda419016f81817f2d0a"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a215df6b3f248fda419016f81817f2d0a">ack</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteAckType</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a35f0a6888bd1c2e56754f97c77a534b9"><td class="memItemLeft" align="right" valign="top"><a id="a35f0a6888bd1c2e56754f97c77a534b9"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a> <b> &#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memitem:ac36b4d489eea39440fea90a72c653b7d"><td class="memItemLeft" align="right" valign="top"><a id="ac36b4d489eea39440fea90a72c653b7d"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#ac36b4d489eea39440fea90a72c653b7d">extBusy</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a9bba19976fded9dda80348699b34f247"><td class="memItemLeft" align="right" valign="top"><a id="a9bba19976fded9dda80348699b34f247"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a9bba19976fded9dda80348699b34f247">extDone</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:af29e871e87e26284017942c20f654668"><td class="memItemLeft" align="right" valign="top"><a id="af29e871e87e26284017942c20f654668"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#af29e871e87e26284017942c20f654668">sAxilWriteSlave</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteSlaveType</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a98200ca195e6f06253c06f1bc7920482"><td class="memItemLeft" align="right" valign="top"><a id="a98200ca195e6f06253c06f1bc7920482"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a98200ca195e6f06253c06f1bc7920482">sAxilReadSlave</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadSlaveType</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a38b3a59738db21f3a8445be37e90d6f3"><td class="memItemLeft" align="right" valign="top"><a id="a38b3a59738db21f3a8445be37e90d6f3"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a38b3a59738db21f3a8445be37e90d6f3">din</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ac4869fcd973f979c7f5833ba8768c92c"><td class="memItemLeft" align="right" valign="top"><a id="ac4869fcd973f979c7f5833ba8768c92c"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#ac4869fcd973f979c7f5833ba8768c92c">wstrb</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ab025aeec8095ba4a3f907a2007700f0f"><td class="memItemLeft" align="right" valign="top"><a id="ab025aeec8095ba4a3f907a2007700f0f"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#ab025aeec8095ba4a3f907a2007700f0f">addr</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a7e13c3f632d91377192bce407c3a3dcc"><td class="memItemLeft" align="right" valign="top"><a id="a7e13c3f632d91377192bce407c3a3dcc"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a7e13c3f632d91377192bce407c3a3dcc">size</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a37054e9c4d431aee26a3c2aae603bc44"><td class="memItemLeft" align="right" valign="top"><a id="a37054e9c4d431aee26a3c2aae603bc44"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a37054e9c4d431aee26a3c2aae603bc44">cnt</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a2316dbb610f57c500fb3cf42684e830e"><td class="memItemLeft" align="right" valign="top"><a id="a2316dbb610f57c500fb3cf42684e830e"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a2316dbb610f57c500fb3cf42684e830e">seqAddr</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ae353ac84eddf79cfff6c7fe2dee3c62a"><td class="memItemLeft" align="right" valign="top"><a id="ae353ac84eddf79cfff6c7fe2dee3c62a"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#ae353ac84eddf79cfff6c7fe2dee3c62a">resp</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a87c9360710742c3f348453dce7a247a5"><td class="memItemLeft" align="right" valign="top"><a id="a87c9360710742c3f348453dce7a247a5"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a87c9360710742c3f348453dce7a247a5">rdLatecy</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">READ_LATENCY_G</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a75a61b296175ca202baa9f4650b9e351"><td class="memItemLeft" align="right" valign="top"><a id="a75a61b296175ca202baa9f4650b9e351"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a75a61b296175ca202baa9f4650b9e351">req</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReqType</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a29ddea0778c5dba9ca0b08e7188a5a57"><td class="memItemLeft" align="right" valign="top"><a id="a29ddea0778c5dba9ca0b08e7188a5a57"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#a29ddea0778c5dba9ca0b08e7188a5a57">state</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">StateType</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:ae2ed45573efcbe62a33617f906e8a57d"><td class="memItemLeft" align="right" valign="top"><a id="ae2ed45573efcbe62a33617f906e8a57d"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#ae2ed45573efcbe62a33617f906e8a57d">u_axilitemaster</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiLiteMaster</b>  <em><a class="el" href="classAxiLiteMaster.html">&lt;Entity AxiLiteMaster&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TrueDualPortRamXpm</b>  <em><a class="el" href="classTrueDualPortRamXpm.html">&lt;Entity TrueDualPortRamXpm&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TrueDualPortRamAlteraMf</b>  <em><a class="el" href="classTrueDualPortRamAlteraMf.html">&lt;Entity TrueDualPortRamAlteraMf&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiLiteSequencerRam_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>TrueDualPortRam</b>  <em><a class="el" href="classTrueDualPortRam.html">&lt;Entity TrueDualPortRam&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/travis/build/slaclab/surf/axi/axi-lite/rtl/AxiLiteSequencerRam.vhd</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiLiteSequencerRam.html">AxiLiteSequencerRam</a></li><li class="navelem"><a class="el" href="classAxiLiteSequencerRam_1_1rtl.html">rtl</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
