{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 00:50:01 2009 " "Info: Processing started: Mon Nov 16 00:50:01 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider7_fsm -c divider7_fsm " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divider7_fsm -c divider7_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "clk_divide_7 packed divider7_fsm.v(38) " "Critical Warning (10226): Verilog HDL Port Declaration warning at divider7_fsm.v(38): port declaration for \"clk_divide_7\" declares packed dimensions but the data type declaration does not" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 38 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "" 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "clk_divide_7 divider7_fsm.v(44) " "Info (10151): Verilog HDL Declaration information at divider7_fsm.v(44): \"clk_divide_7\" is declared here" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 44 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\", or an identifier (\"end\" is a reserved keyword ), or a number, or a system task, or \"(\", or \"\{\", or unary operator divider7_fsm.v(97) " "Error (10170): Verilog HDL syntax error at divider7_fsm.v(97) near text \"end\";  expecting \"endcase\", or an identifier (\"end\" is a reserved keyword ), or a number, or a system task, or \"(\", or \"\{\", or unary operator" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 97 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  divider7_fsm.v(100) " "Error (10170): Verilog HDL syntax error at divider7_fsm.v(100) near text \"end\"; \"end\" without \"begin\" " {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"@\", or \"end\", or an identifier (\"always\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement divider7_fsm.v(102) " "Error (10170): Verilog HDL syntax error at divider7_fsm.v(102) near text \"always\";  expecting \"@\", or \"end\", or an identifier (\"always\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 102 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"@\", or \"end\", or an identifier (\"endmodule\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement divider7_fsm.v(115) " "Error (10170): Verilog HDL syntax error at divider7_fsm.v(115) near text \"endmodule\";  expecting \"@\", or \"end\", or an identifier (\"endmodule\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 115 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/divider7_fsm.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file RTL/divider7_fsm.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Allocated 134 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 16 00:50:01 2009 " "Error: Processing ended: Mon Nov 16 00:50:01 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
