// Seed: 1416851506
module module_0;
  tri0 id_1 = -1, id_2;
  assign id_1 = id_2;
  reg  id_3;
  tri1 id_4;
  always
    if (id_4) $display(id_4 & {1} - 1, id_2, id_4);
    else disable id_5;
  tri1 id_6;
  initial id_3 = 1;
  assign id_4 = 1;
  always id_3 <= id_3 - (id_6);
  supply0 id_7, id_8, id_9 = -1'b0, id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4 = !id_3;
  module_0 modCall_1 ();
endmodule
