Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Project3Mult_isim_beh.exe -prj C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Project3Mult_beh.prj work.Project3Mult 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Woodal.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Tetrabonacci.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/StellaOctanga.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Jacobtshal.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/SequenceMultiplexer.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/SDriver.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/SDecoder.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/ClockDivider.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/CLK_Divider2.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/BCDConverter.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Main.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Project3Mult.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity ClockDivider [clockdivider_default]
Compiling architecture behavioral of entity CLK_Divider2 [clk_divider2_default]
Compiling architecture behavioral of entity Woodall [woodall_default]
Compiling architecture behavioral of entity Jacobtshal [jacobtshal_default]
Compiling architecture behavioral of entity Tetrabonacci [tetrabonacci_default]
Compiling architecture behavioral of entity StellaOctanga [stellaoctanga_default]
Compiling architecture behavioral of entity SequenceMultiplexer [sequencemultiplexer_default]
Compiling architecture behavioral of entity BCDConverter [bcdconverter_default]
Compiling architecture behavioral of entity SDriver [sdriver_default]
Compiling architecture behavioral of entity SDecoder [sdecoder_default]
Compiling architecture behavioral of entity Main [main_default]
Compiling architecture behavior of entity project3mult
Time Resolution for simulation is 1ps.
Waiting for 13 sub-compilation(s) to finish...
Compiled 28 VHDL Units
Built simulation executable C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Project3Mult_isim_beh.exe
Fuse Memory Usage: 37492 KB
Fuse CPU Usage: 827 ms
