<pre>name: type_access_implements
description: access interface class type with scope resolution operator
should_fail: 0
tags: 8.26.3
files: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>
incdirs: 
top_module: 
rc: 10

%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:8: syntax error, unexpected interface
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:8: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:10: syntax error, unexpected pure
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:10: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:11: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:13: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:13: Unsupported: SystemVerilog 2012 reserved word not implemented: implements
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:14: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:14: syntax error, unexpected ::, expecting ')'
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:14: Perhaps 'ihello' is a package which needs to be predeclared? (IEEE 2012 26.3)
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:17: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:22: Unsupported: SystemVerilog 2005 reserved word not implemented: new
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:22: syntax error, unexpected ';', expecting TYPE-IDENTIFIER
%Error: Internal Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>:7: ../V3ParseSym.h:112: Symbols suggest ending TASK 'hello' but parser thinks ending MODULE 'class_tb'
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>
</pre>