<root><simulation><result_generated_time />2023-05-17 19:34:56<layer><layer_spec />{'B': 1, 'K': 256, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />26214400<total_data_size_element />{'W': 262144, 'I': 102400, 'O': 25600}<total_data_reuse />{'W': 100, 'I': 256.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_2', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [40, 1, 1], 'O': [160, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OY', 10)]], [[('C', 2), ('K', 8)], []], [], []]<I />[[[('K', 8)], []], [[('C', 2), ('OY', 2)], [('OY', 10)]], [], []]<O />[[[('C', 2)], []], [[('K', 8), ('OY', 2)], [('OY', 10)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('OX', 2)], [('C', 512), ('OX', 5), ('K', 2), ('K', 4)], []]<I />[[('K', 4), ('OX', 2)], [('C', 512), ('OX', 5), ('K', 2), ('K', 4)], []]<O />[[('K', 4), ('OX', 2), ('C', 512)], [('OX', 5), ('K', 2), ('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [20.0, 2, 5, 1], 'I': [8.0, 4.0, 8.0, 1.0], 'O': [2.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 2097152, 2097152], 'I': [16, 1638400, 1638400], 'O': [64, 409600, 409600], 'O_partial': [64, 0, 0], 'O_final': [0, 409600, 409600]}<actual_mem_utilization_individual />{'W': [0.06, 0.06, 0.0], 'I': [0.03, 0.05, 0.0], 'O': [0.12, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.12, 0.0], 'I': [0.03, 0.12, 0.0], 'O': [0.12, 0.12, 0.0]}<effective_mem_size_bit />{'W': [32, 1048576, 2097152], 'I': [16, 1638400, 1638400], 'O': [64, 81920, 409600], 'O_partial': [64, 0, 0], 'O_final': [0, 81920, 409600]}<total_unit_count />{'W': [320, 16, 1, 1], 'I': [320, 40, 1, 1], 'O': [320, 160, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [40, 40, 1, 1], 'O': [160, 160, 1, 1]}<duplicate_unit_count />{'W': [20.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2621440, 1310720], [1310720, 262144], [262144, 0]]<I />[[819200, 819200], [819200, 102400], [102400, 0]]<O />[[(13081600, 13107200), (25600, 0)], [(0, 25600), (25600, 0)], [(0, 25600), (0, 0)]]<O_partial />[[(13081600, 13107200), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (25600, 0)], [(0, 25600), (25600, 0)], [(0, 25600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[327680, 163840], [20480, 4096], [1024, 0]]<I />[[102400, 102400], [12800, 1600], [400, 0]]<O />[[(1635200, 1638400), (3200, 0)], [(0, 400), (400, 0)], [(0, 100), (0, 0)]]<O_partial />[([1635200, 1638400], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [3200, 0]), ([0, 400], [400, 0]), ([0, 100], [0, 0])]</mem_access_count_word><mac_count><active />26214400<idle />57671680</mac_count></basic_info><energy><total_energy />60195793.7<mem_energy_breakdown><W />[169.8, 2536.7, 1363.8]<I />[71.7, 1496.2, 532.7]<O />[1147.8, 79.3, 133.2]</mem_energy_breakdown><MAC_energy><active_MAC />57304678.4<idle_MAC />2883584.0<total />60188262.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2992<utilization_without_data_loading />0.3125<utilization_spatial />0.3125<utilization_temporal_with_data_loading />0.9574<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />171137<latency_cycle_without_data_loading />163840<ideal_computing_cycle />163840<data_loading><load_cycle_total />7297<load_cycle_individual />{'W': [1, 4096, 0], 'I': [2, 3200, 0]}<load_cycle_combined />{'W': 4096, 'I': 3200}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-163839], [-163832, -143353], [-163840, -163840]], 'I': [[-163839], [-163832, -143353], [-163840, -163840]], 'O': [[-163840], [-163800, -163040], [-163040, -163640]]}<mem_stall_cycle_shared />{'W': [[-163839], [-163832, 0], [0, 0]], 'I': [[-163839], [-163832, 0], [0, 0]], 'O': [[-163840], [-163800, -163040], [-163040, -163640]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 2097152, 2097152], 'I': [16, 1638400, 1638400], 'O': [64, 409600, 409600], 'O_partial': [64, 0, 0], 'O_final': [0, 409600, 409600]}<data_size_each_level_total />{'W': [512, 2097152, 2097152], 'I': [640, 1638400, 1638400], 'O': [10240, 409600, 409600]}<loop_cycles_each_level />{'W': [8, 163840, 163840], 'I': [8, 163840, 163840], 'O': [4096, 163840, 163840]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [1, 8, 1], 'O': [512, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [64.0, 12.8], [12.8, 12.8]], 'I': [[8.0, 2.0], [80.0, 10.0], [10.0, 10.0]], 'O': [[8.0, 0.0], [2.5, 2.5], [2.5, 2.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 12.8], [12.8, 12.8]], 'I': [[8.0, 2.0], [80.0, 80.0], [80.0, 10.0]], 'O': [[8.0, 8.0], [1280.0, 2.5], [2.5, 2.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [64.0, 12.8], [12.8, 0]], 'I': [[8.0, 2.0], [80.0, 10.0], [10.0, 0]], 'O': [[8.0, 0.0], [2.5, 2.5], [2.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [146.5, 25.3], [22.8, 2.5]], 'I': [[8.0, 2.0], [146.5, 25.3], [22.8, 2.5]], 'O': [[8.0, 0.0], [146.5, 25.3], [22.8, 2.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 163840], [8, 8, 20480], [163840, 163840, 1]], 'I': [[1, 1, 163840], [8, 8, 20480], [163840, 163840, 1]], 'O': [[1, 1, 163840], [4096, 4096, 40], [163840, 163840, 1]]}<trans_time_real />{'W': [[0, 1, 163840], [[0, 8, 20480], [1, 8, 20480]], [[4096, 163840, 1], [1024, 163840, 1]]], 'I': [[0, 1, 163840], [[0, 8, 20480], [1, 8, 20480]], [[3200, 163840, 1], [800, 163840, 1]]], 'O': [[0, 1, 163840], [[1, 4096, 40], [20, 4096, 40]], [[800, 163840, 1], [200, 163840, 1]]]}<single_stall_cycle />{'W': [[-1], [-8, -7], [-159744, -162816]], 'I': [[-1], [-8, -7], [-160640, -163040]], 'O': [[-1], [-4095, -4076], [-163040, -163640]]}<single_stall_count />{'W': [163839, 20479, 0], 'I': [163839, 20479, 0], 'O': [163840, 40, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [800, 0]}, 1: {'W': [20479, 0], 'I': [20479, 0], 'O': [800, 800]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-163840, -163840], [-163040, -163840]], 1: [[-122882, -163840], [-163040, -163040]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />1</simulation></root>