

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>ECE587 Hardware/Software Codesign (Fall2013) &mdash; Boyang Wang&#39;s Notebook</title>
  

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />

  
  
    <link rel="shortcut icon" href="../../_static/favicon_logo.png"/>
  
  
  

  
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/language_data.js"></script>
        <script crossorigin="anonymous" integrity="sha256-Ae2Vz/4ePdIu6ZyI/5ZGsYnb+m0JlOmKPjt6XZ9JJkA=" src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.3.4/require.min.js"></script>
        <script async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/latest.js?config=TeX-AMS-MML_HTMLorMML"></script>
        <script type="text/x-mathjax-config">MathJax.Hub.Config({"tex2jax": {"inlineMath": [["$", "$"], ["\\(", "\\)"]], "processEscapes": true, "ignoreClass": "document", "processClass": "math|output_area"}})</script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="ECE441 Microcomputers and Embedded Computing Systems (Spring2013)" href="ECE441.html" />
    <link rel="prev" title="ECE429 Intro to VLSI (Fall2013)" href="ECE429.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html">
          

          
            
            <img src="../../_static/WebsiteLogo.png" class="logo" alt="Logo"/>
          
          </a>

          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../Resume/MyResume.html">Boyang Wang - Résumé</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Resume/MyResume.html#personal-details">PERSONAL DETAILS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/MyResume.html#education">EDUCATION</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/MyResume.html#research-interests">RESEARCH INTERESTS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/MyResume.html#skills">SKILLS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/MyResume.html#experience">EXPERIENCE</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Resume/MyResume.html#research-assistant-illinois-institute-of-technology-2015-2020">Research Assistant Illinois Institute of Technology (2015-2020)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Resume/MyResume.html#teaching-assistant-illinois-institute-of-technology-2015-2020">Teaching Assistant Illinois Institute of Technology (2015-2020)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Resume/MyResume.html#research-student-argonne-national-laboratory-2017-2018">Research Student Argonne National Laboratory (2017-2018)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/MyResume.html#research-projects">RESEARCH PROJECTS</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Resume/MyResume.html#reconfigurable-ultrasonic-ndt-system-based-on-zynq-apsoc-2015-2019">Reconfigurable Ultrasonic NDT System based on ZYNQ APSoC (2015-2019)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Resume/MyResume.html#statistical-signal-analyzing-and-processing-based-on-artificial-intelligence-2016-2019">Statistical Signal Analyzing and Processing based on Artificial Intelligence  (2016-2019)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Resume/MyResume.html#data-compression-using-wavelet-packet-transform-optimized-by-convolutional-autoencoder-2020">Data Compression using Wavelet Packet Transform Optimized by Convolutional Autoencoder (2020)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/MyResume.html#other-proejcts">OTHER PROEJCTS</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Resume/MyResume.html#wearable-sensor-network-for-human-gesture-detection-based-on-artificial-intelligence-2019-2020">Wearable sensor network for human gesture detection based on Artificial Intelligence (2019-2020)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Resume/MyResume.html#a-single-camera-3d-microscope-detail-scanner-2019">A single Camera 3D microscope detail scanner (2019)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/MyResume.html#awards">AWARDS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/MyResume.html#hobbies">HOBBIES</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/MyResume.html#certifications">CERTIFICATIONS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/MyResume.html#publications">PUBLICATIONS</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html">王博杨 - 简历</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id2">联系方式</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id3">教育背景</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id4">科研方向</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id5">技术能力</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id6">工作经历</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id7">研究助理 伊利诺伊理工大学 (2015-2020)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id8">助教 伊利诺伊理工大学 (2015-2020)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id9">研究助理 美国阿贡国家实验室 (2017-2018)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id10">项目经历</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id11">基于可编程片上系统的超声波无损探伤系统设计 (2015-2019)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id12">基于神经网络的超声波无损探伤信号处理 (2016-2019)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id13">卷积自编码器用于优化基于小波包分解的超声波信号压缩 (2020)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id14">固态媒介中的超声波通讯 (2017-2020)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id15">其他课题</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id16">基于神经网络和传感器网络的人类姿态检测 (2019-2020)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#d-2019">基于单通道显微镜相机的3D细节扫描仪 (2019)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id17">基于神经网络和单(双)通道腹膜心电图的胎儿心率检测 (2018)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id18">获奖情况</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id22">证书</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Resume/%E7%AE%80%E5%8E%86.html#id23">论文情况</a></li>
</ul>
</li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../ResearchProjects/ResearchPrj.html">Research Projects</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../ResearchProjects/UltrasonicNDT.html">Ultrasonic NDT Signal Acquisition and Processing System based on ZYNQ APSoC (2015-2019)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ResearchProjects/UltrasondComm.html">Software Defined Ultrasonic Communication System based on ZYNQ SoC (2017-2020)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ResearchProjects/SignalProcessingAI.html">Statistical Signal Analyzing and Processing based on Artificial Intelligence (2016-2019)</a></li>
</ul>
</li>
<li class="toctree-l1 current"><a class="reference internal" href="CoursePrj.html">Course Projects</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="ECE425.html">ECE425 Analysis and Design of Analog IC - Operational Amplifier Design (Fall2015)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="ECE425.html#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE425.html#calculations">Calculations</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE425.html#schematics-and-simulations">Schematics and Simulations</a><ul>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#schematic-setup">Schematic Setup</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#bode-plot-dc-gain-unity-gain-frequency-gain-margin">Bode Plot (DC gain &amp; Unity Gain Frequency &amp; Gain Margin)</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#phase-margin-test">Phase Margin Test</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#slew-rate-test">Slew Rate Test</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#input-offset-voltage">Input offset Voltage</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#input-common-mode-range">Input Common Mode Range</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#output-swing">Output swing</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#openloop-response">Openloop response</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="ECE425.html#performance-evaluation">Performance evaluation</a><ul>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#openloop-gain">Openloop Gain</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#slew-rate">Slew Rate</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#icmr">ICMR</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#id1">Output swing</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE425.html#power-consumption">Power Consumption</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="ECE425.html#conclusion">Conclusion</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE425.html#reference">Reference</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="ECE565.html">ECE565 Nodule Detection based on Statistical Signal Analysis (Spring2015)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="ECE565.html#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE565.html#methods-and-results">Methods and Results</a><ul>
<li class="toctree-l4"><a class="reference internal" href="ECE565.html#step-1-segmentation-of-the-lungs">Step 1: Segmentation of the lungs</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE565.html#step-2-detection-and-segmentation-of-lesion-candidates">Step 2: Detection and segmentation of lesion candidates</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE565.html#step-3-connectivity-analysis-and-feature-extraction-from-the-segmented-lesion-candidates">Step 3: Connectivity analysis and feature extraction from the segmented lesion candidates</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE565.html#step-4-feature-selection-and-classification-of-the-lesion-candidates-by-using-a-rule-based-scheme">Step 4: Feature selection and classification of the lesion candidates by using a rule based scheme</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="ECE565.html#discussion-and-conclusion">Discussion and Conclusion</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE565.html#references">References</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="ECE584.html">ECE584 DCT Implementation Optimization on VLSI level (Spring2014)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="ECE584.html#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE584.html#background">Background</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE584.html#implementation">Implementation</a><ul>
<li class="toctree-l4"><a class="reference internal" href="ECE584.html#dct-direct-implementation-with-algorithm-strength-reduction">DCT direct implementation with Algorithm Strength Reduction</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE584.html#bindct-multiplier-less-dct-implementation">binDCT multiplier-less DCT implementation</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="ECE584.html#functional-validation-and-verification">Functional Validation and verification</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE584.html#matlab-ise-co-simulation">MATLAB ISE co-simulation</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE584.html#result">Result</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE584.html#conclusion-and-future-work">Conclusion and Future Work</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE584.html#reference">Reference</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="ECE529.html">ECE529 Advanced VLSI Systems Design (Spring2014)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="ECE529.html#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE529.html#background">Background</a><ul>
<li class="toctree-l4"><a class="reference internal" href="ECE529.html#multiplier">multiplier</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE529.html#conventional-domino-technique">Conventional Domino Technique</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE529.html#split-path-data-driven-dynamic-logic">Split Path Data Driven Dynamic Logic</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="ECE529.html#architecture-exploration">Architecture Exploration</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE529.html#function-validation-and-verification">Function Validation and Verification</a><ul>
<li class="toctree-l4"><a class="reference internal" href="ECE529.html#dual-rail-domino-adder-design">Dual rail DOMINO adder design</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE529.html#id2">Split Path Data Driven Dynamic Logic</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="ECE529.html#bonus">Bonus</a><ul>
<li class="toctree-l4"><a class="reference internal" href="ECE529.html#power-gating-of-the-dual-rail-domino-design">Power gating of the Dual rail DOMINO design</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE529.html#power-gating-of-the-split-path-data-driven-dynamic-logic-design">Power gating of the Split Path Data Driven Dynamic Logic design</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE529.html#comparison-of-these-two-designs">Comparison of these two designs</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="ECE529.html#results">Results</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE529.html#conclusion-and-future-work">Conclusion and Future Work</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE529.html#reference">Reference</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="ECE429.html">ECE429 Intro to VLSI (Fall2013)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="ECE429.html#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE429.html#background-knowledge">Background Knowledge</a></li>
<li class="toctree-l3"><a class="reference internal" href="ECE429.html#implementation-and-simulation">implementation and Simulation</a><ul>
<li class="toctree-l4"><a class="reference internal" href="ECE429.html#carry-ripple-adder">Carry Ripple Adder</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE429.html#carry-skip-adder">Carry Skip Adder</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE429.html#carry-select-adder">Carry Select Adder</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE429.html#prefix-adder-koggle-stone">Prefix Adder: Koggle Stone</a></li>
<li class="toctree-l4"><a class="reference internal" href="ECE429.html#bonus-multiplier">bonus: multiplier</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="ECE429.html#conclusion">Conclusion</a></li>
</ul>
</li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">ECE587 Hardware/Software Codesign (Fall2013)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="#background-knowledge">Background Knowledge</a></li>
<li class="toctree-l3"><a class="reference internal" href="#d-noc-architecture">2D NoC Architecture</a></li>
<li class="toctree-l3"><a class="reference internal" href="#system-implementation">System Implementation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#system-evaluation">System Evaluation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#conclusion">Conclusion</a></li>
<li class="toctree-l3"><a class="reference internal" href="#appendix">Appendix</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="ECE441.html">ECE441 Microcomputers and Embedded Computing Systems (Spring2013)</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../OtherProjects/OtherPrj.html">Other Projects</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../OtherProjects/GRBL_PythonLib.html">GRBL Python Library (2019)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/GRBL_PythonLib.html#implementation">Implementation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../OtherProjects/PyvisaOSC_control.html">SidePrj: Control MSOX2024a with pyvisa (2019)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/PyvisaOSC_control.html#system-environment-setup">System Environment Setup</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/PyvisaOSC_control.html#implementation">Implementation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/PyvisaOSC_control.html#references">References</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../OtherProjects/CheckeeCrawl.html">checkee.info data Crawl and Analysis (2018)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/CheckeeCrawl.html#introduction">Introduction</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../OtherProjects/CheckeeCrawl.html#update-on-july-2019">update on July 2019:</a></li>
<li class="toctree-l4"><a class="reference internal" href="../OtherProjects/CheckeeCrawl.html#update-on-march-2020">update on March 2020:</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/CheckeeCrawl.html#implementation">Implementation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/CheckeeCrawl.html#example-results">Example Results</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/CheckeeCrawl.html#disclaimer">Disclaimer:</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/CheckeeCrawl.html#note">Note:</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../OtherProjects/NEXYS4DDR-OV7640.html">WeekendPrj: Adapting OV7670 camera module with Nexys4 DDR board (2017)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/NEXYS4DDR-OV7640.html#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/NEXYS4DDR-OV7640.html#camera-interface">Camera Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/NEXYS4DDR-OV7640.html#vivado-ip-integrator">Vivado IP-Integrator</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/NEXYS4DDR-OV7640.html#result">Result</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../OtherProjects/RGBPannel.html">WeekendPrj: 32by16 RGB Panel Control with ZYNQ APSoC(2017)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/RGBPannel.html#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/RGBPannel.html#led-panel-design-fpga-code-to-drive-it">LED Panel Design &amp; FPGA code to drive it</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/RGBPannel.html#top-level-fpga-block-diagram">Top Level FPGA Block Diagram</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/RGBPannel.html#write-software-in-xsdk">Write Software in XSDK</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/RGBPannel.html#test-results">Test Results</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/RGBPannel.html#project-expansion">Project Expansion</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/RGBPannel.html#to-duplicate-the-design">To duplicate the design</a></li>
<li class="toctree-l3"><a class="reference internal" href="../OtherProjects/RGBPannel.html#references">References</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../StudentPrj/StudentPrj.html">Supervised Students’ Projects</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../StudentPrj/DetailScanner.html">A Single-Camera 3D Microscope Scanner with Image Stitching and Stereo Matching</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../CertificationsAwards/awards.html">Awards</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../CertificationsAwards/awards.html#sigma-xi-iit-student-award-for-excellence-in-university-research">Sigma Xi/IIT Student Award for Excellence in University Research</a></li>
<li class="toctree-l2"><a class="reference internal" href="../CertificationsAwards/awards.html#student-paper-competition-winner-in-the-2019-ieee-international-ultrasonics-symposium">Student Paper Competition Winner in the 2019 IEEE International Ultrasonics Symposium</a></li>
<li class="toctree-l2"><a class="reference internal" href="../CertificationsAwards/awards.html#excellence-award-in-field-rank-students-science-and-technology-innovation-project">Excellence Award in Field Rank Students’ Science And Technology Innovation Project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../CertificationsAwards/awards.html#first-prize-in-beijing-college-students-physical-experimental-contest">First prize in Beijing college students’ Physical Experimental Contest</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../CertificationsAwards/certifications.html">Certifications</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../CertificationsAwards/certifications.html#deeplearning-ai-tensorflow-developer">DeepLearning.AI TensorFlow Developer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../CertificationsAwards/certifications.html#machine-learning">Machine Learning</a></li>
<li class="toctree-l2"><a class="reference internal" href="../CertificationsAwards/certifications.html#algorithms">Algorithms</a></li>
</ul>
</li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">BoyangWangPersonalSite</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content style-external-links">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="CoursePrj.html">Course Projects</a> &raquo;</li>
        
      <li>ECE587 Hardware/Software Codesign (Fall2013)</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
        
      </li>
    
  </ul>

  
  <div class="rst-breadcrumbs-buttons" role="navigation" aria-label="breadcrumb navigation">
      
        <a href="ECE441.html" class="btn btn-neutral float-right" title="ECE441 Microcomputers and Embedded Computing Systems (Spring2013)" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="ECE429.html" class="btn btn-neutral float-left" title="ECE429 Intro to VLSI (Fall2013)" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
  </div>
  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  
<style>
/* CSS overrides for sphinx_rtd_theme */

/* 24px margin */
.nbinput.nblast.container,
.nboutput.nblast.container {
    margin-bottom: 19px;  /* padding has already 5px */
}

/* ... except between code cells! */
.nblast.container + .nbinput.container {
    margin-top: -19px;
}

.admonition > p:before {
    margin-right: 4px;  /* make room for the exclamation icon */
}

/* Fix math alignment, see https://github.com/rtfd/sphinx_rtd_theme/pull/686 */
.math {
    text-align: unset;
}
</style>
<div class="section" id="ece587-hardware-software-codesign-fall2013">
<h1>ECE587 Hardware/Software Codesign (Fall2013)<a class="headerlink" href="#ece587-hardware-software-codesign-fall2013" title="Permalink to this headline">¶</a></h1>
<div class="section" id="introduction">
<h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>This is the second project of the course ECE 587, the main purpose of this project is to build and evaluate a system that computes 8 point discrete Fourier transform (DFT) using fast Fourier transform which is known to us by FFT. FFT can efficiently transform a signal from time domain to the frequency domain, which will benefit the calculation of the response of a system or in some other areas. The FFT computation is based on the NoC architecture that we start in project #1. Instead of building a 1-D NoC architecture, we will build a 2-D NoC architecture to improve the efficiency of the computation. However, this system will be much more complex than the one in project #1. After building the NoC architecture, I am going to evaluate the system by printing some important parameters.</p>
<p>The whole project is based on the SystemC in a C++ environment. So the whole system is more like a simulation and this is very important to evaluate a system before going to implement it in the hardware. In the progress of coding in the Visual Studio, we will use GIT to manage the project and submit it at last.</p>
</div>
<div class="section" id="background-knowledge">
<h2>Background Knowledge<a class="headerlink" href="#background-knowledge" title="Permalink to this headline">¶</a></h2>
<p>The first thing that we have to describe is the fast Fourier transform (FFT). A fast Fourier transform (FFT) is an algorithm to compute the discrete Fourier transform (DFT) and its inverse. A Fourier transform converts time (or space) to frequency and vice versa. Although FFT is a simplification of the Fourier transform, it also needs a lot of computation. So for simplicity, we will only consider an 8-point DFT in our project.</p>
<p>The inputs of the computation are 8 complex numbers x(0), x(1),…,x(7) and the outputs are the other 8 complex numbers X (0); X (1); : : : ; X (7). The mathematical relation is shown as follows,</p>
<p class="centered">
<strong><span class="math notranslate nohighlight">\(X(k)=\sum_{n=0}^{7} x(n) \omega^{k n} \quad \mathrm{k}=0,1,2, \ldots, 7\)</span></strong></p><p>Where ω= ⅇ^(-j π/4) =cosπ/4 – j sinπ/4. Obviously, this equation includes a lot of computation in it. The FFT algorithm computes the same output in a much smarter way that requires much less computations. Though the FFT algorithm is inevitably complicated for general cases, for our problem setting, it can be written as the following 12 sets of equations, each representing a butterfly computation that input and output 2 complex numbers.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 35%" />
<col style="width: 46%" />
<col style="width: 19%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>y(0) = x(0) + x(4);</p></td>
<td><p>y (1) = x(0) - x(4);</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>y(2) = x(2) + x(6);</p></td>
<td><p>y (3) = x(2) - x(6);</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>y(4) = x(1) + x(5);</p></td>
<td><p>y (5) = x(1) - x(5);</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>y(6) = x(3) + x(7);</p></td>
<td><p>y (7) = x(3) - x(7);</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>z(0) = y(0) + y(2);</p></td>
<td><p>z (1) = y(0) - y(2);</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-even"><td><p>z(2) = y(1) + y(3)w^2;</p></td>
<td><p>z (3) = y(1) - y(3)w^2;</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-odd"><td><p>z(4) = y(4) + y(6);</p></td>
<td><p>z (5) = y(4) - y(6);</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>z(6) = y(5) + y(7)w^2;</p></td>
<td><p>z (7) = y(5) - y(7)w^2;</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>X (0) = z(0) + z (4);</p></td>
<td><p>X (4) = z (0) - z (4);</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>X (1) = z(2) + z (6)w;</p></td>
<td><p>X (5) = z (2) - z (6)w;</p></td>
<td><p>10</p></td>
</tr>
<tr class="row-odd"><td><p>X (2) = z(1) + z (5)w^2;</p></td>
<td><p>X (6) = z (1) - z (5)w^2;</p></td>
<td><p>11</p></td>
</tr>
<tr class="row-even"><td><p>X (3) = z(3) + z (7)w^3;</p></td>
<td><p>X (7) = z (3) - z (7)w^3;</p></td>
<td><p>12</p></td>
</tr>
</tbody>
</table>
<p>So, our problem become how to map these equations into our 2-D NoC system.</p>
</div>
<div class="section" id="d-noc-architecture">
<h2>2D NoC Architecture<a class="headerlink" href="#d-noc-architecture" title="Permalink to this headline">¶</a></h2>
<p>Different from project #1, we will build a 2-D NoC architecture this time. So there are more things to consider of, like how to build the mesh, how to route the packets and so on. Let’s discuss it one by one.</p>
<p>In project #1, I have already described the specific content of the routers and pes. So I will directly skip that part and come to the building of the 2-D NoC architecture part. The NoC system is built up by some basic blocks, each block consist a router and a PE. The routers take charge of routing the packets and the PEs process the data in the packets.</p>
<div class="figure align-left">
<a class="reference internal image-reference" href="../../_images/ece587_1.png"><img alt="../../_images/ece587_1.png" src="../../_images/ece587_1.png" style="width: 208.6px; height: 201.6px;" /></a>
</div>
<p>On the left side is a router. It has four directions, and each direction has to ports, one is input and one is output. The blue part is the router itself, and the red block is the data path. A data path can be regarded as a stack. One router push the packet into the stack and another one pop it. First in First out, acting like a FIFO. By connecting several routers like this, we can get a 2-D router mesh. As for the routers at the end of the mesh, we connect the output port to the input port of itself. This loop can improve the system robustness.</p>
<p>In the following picture is the system architecture of our design. It contains 9 routers and each router connects to a PE of its own. The PEs are represented in the red color and the routers are represented by blue blocks. I marked every data path with its name and the serial number. I assign PE(0, 0) as PI and PE(2, 0) as PO. PI is for generate the input for the whole system and also takes charge of printing the input data to the screen. PO takes charge of receiving the processed data from the whole system and printing it on the screen. Other PEs take charge of processing the data and routing the output data to next router after performing the equations to their inputs.</p>
<div class="figure align-center">
<img alt="../../_images/ece587_2.png" src="../../_images/ece587_2.png" />
</div>
<p>The following figure shows the way I map the pes to the routers. As you can find in the picture, the PEs are not mapped as the coordinate of itself. This is for the efficiency of the system. Take an example, PI will send the data directly to P1 at every cycle. There is no reason to separate PI and p1. For the same reason, I mapped the PEs as what it is shown in the picture. Although I didn’t make it to put every send and receive data pairs together, it is still a better way than mapping them in order.</p>
<div class="figure align-center">
<img alt="../../_images/ece587_3.png" src="../../_images/ece587_3.png" />
</div>
</div>
<div class="section" id="system-implementation">
<h2>System Implementation<a class="headerlink" href="#system-implementation" title="Permalink to this headline">¶</a></h2>
<p>After connecting the routers and pes as a network, we are going to implement the FFT computation based on this 3*3 NoC architecture. The system is shown in the following picture.</p>
<div class="figure align-center">
<img alt="../../_images/ece587_4.png" src="../../_images/ece587_4.png" />
</div>
<p>There are basically three types of pes in the system. They are PI, PO and intermediate PE. For simplicity, I use just one kind of intermediate PE in the system. The tricky in this is I set every intermediate PE to the same function. Which means every PE contains all the equations. But every PE will only perform one kind of equations in the system. There are only 9 PEs in the 3*3 NoC system, so the red PEs don’t really exist. For example, after P1 process the data of X(0) and X(4), it will shift to the second place and process X(2) and X(6). In this way, we can map the whole system into 9 PEs.</p>
<p>In my system, the PI will stop sending data to P1 after it sends 8 complex numbers. It wait until the PO receive all the data and print it on the screen. Although it will badly decrease the throughput of the system. But this is the best way to avoid data violation.</p>
<p>After I finish the system, I test the system with one group of complex numbers. An the result is shown in the following picture. The data flows in the NoC system, I give every equation an addition function of print the output after they performing the computation. By testing them one by one, I get the result of every node in the system. The result is exactly the same as the result that I calculated by my own.</p>
<div class="figure align-center">
<img alt="../../_images/ece587_5.png" src="../../_images/ece587_5.png" />
</div>
</div>
<div class="section" id="system-evaluation">
<h2>System Evaluation<a class="headerlink" href="#system-evaluation" title="Permalink to this headline">¶</a></h2>
<p>The most important performance metric is the maximum throughput. The maximum throughput is the sum of the data rates that are delivered to all terminals in a network. Since the packets is created by PI and consumed by P1 at first step. So the bottleneck of the system is when PI send data to P1. As it said in the project requirement, every PE can only generate 1 token and consume 1 token at 1 cycle. So generate one set of input at least will take 8 cycles. So the maximum throughput of the system is 1/8.</p>
<p>As for the computation latency, after we input the 8 complex numbers into the system, the cycles it will take to generate the output is the computation latency. We are supposed to measure the minimum latency. The minimum latency can be measured when there is only one set of inputs being processed in the NoC architecture. So I am going to check the first set of test to measure the minimum latency. The result is shown in the appendix. At the first cycle, the PI start to send the data to P1 and after 8 cycles, all 8 data are sent to the system and PI print the data on the screen. After another 20 cycles, PO receives all the data and prints it on the screen. The minimum latency of the system is 28 cycles.</p>
<p>Then I am supposed to calculate the average numbers of the clock cycles needed to obtain outputs from the corresponding inputs. I set the clock cycles to 10000 and run it again. I use a counter in the PO, every time it print the data on the screen, I add the counter with one. Then I divide 10000 with the counter. I put the picture of the result in the appendix. The average latency of the system is 28. The average latency of my system is exactly the same as my minimum latency, that is because in all the time, there is only one set of data running in the system since I set the PI stop sending data until PO receive all the data.</p>
</div>
<div class="section" id="conclusion">
<h2>Conclusion<a class="headerlink" href="#conclusion" title="Permalink to this headline">¶</a></h2>
<p>This project is much more complex than the first one. If the first one is to let me get familiar with the NoC network, then this project is to tell me the practical usage of the NoC network. By connecting the microprocessors together with routers, we can realize some amazing functions. The FFT that we implement this time is just the tip of the submerged iceberg. There are more interesting and challenging things in this area that need us to develop. In the way that I built the system, there is one important thing is how to size the system. I can use just one piece of microprocessors to process the whole FFT computation, but it will take much more time than our system. This is quite a trade-off, we can use time to trade the hardware size, and we can also use more hardware to trade the time. It is very important when we design a system.</p>
</div>
<div class="section" id="appendix">
<h2>Appendix<a class="headerlink" href="#appendix" title="Permalink to this headline">¶</a></h2>
<p>The set of data into the system and the result</p>
<div class="figure align-center">
<img alt="../../_images/ece587_6.png" src="../../_images/ece587_6.png" />
</div>
<p>The average latency of the system</p>
<div class="figure align-center">
<img alt="../../_images/ece587_7.png" src="../../_images/ece587_7.png" />
</div>
<p>The result generated by P1</p>
<div class="figure align-center">
<img alt="../../_images/ece587_8.png" src="../../_images/ece587_8.png" />
</div>
<p>The result generated by P2 and P3</p>
<div class="figure align-center">
<img alt="../../_images/ece587_9.png" src="../../_images/ece587_9.png" />
</div>
<p>The result generated by P4, P5, P6, P7</p>
<div class="figure align-center">
<img alt="../../_images/ece587_10.png" src="../../_images/ece587_10.png" />
</div>
<p>The overall result of the system</p>
<div class="figure align-center">
<img alt="../../_images/ece587_11.png" src="../../_images/ece587_11.png" />
</div>
<div class="admonition-statement admonition">
<p class="admonition-title">Statement</p>
<p>This is a course project, it is provided by <code class="docutils literal notranslate"><span class="pre">Dr.</span> <span class="pre">Jia</span> <span class="pre">Wang</span></code> thought course <code class="docutils literal notranslate"><span class="pre">ECE587</span></code> at IIT. Please contact me if you find any problem.</p>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  

  <hr/>

  <div role="contentinfo">
    <p>
        
        &copy; Copyright 2021, BoyangWang

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>