;  Generated by PSoC Designer 5.4.3191
;
; CSDCapacitor address and mask equates
CSDCapacitor_Data_ADDR:	equ	0h
CSDCapacitor_DriveMode_0_ADDR:	equ	100h
CSDCapacitor_DriveMode_1_ADDR:	equ	101h
CSDCapacitor_DriveMode_2_ADDR:	equ	3h
CSDCapacitor_GlobalSelect_ADDR:	equ	2h
CSDCapacitor_IntCtrl_0_ADDR:	equ	102h
CSDCapacitor_IntCtrl_1_ADDR:	equ	103h
CSDCapacitor_IntEn_ADDR:	equ	1h
CSDCapacitor_MASK:	equ	2h
CSDCapacitor_MUXBusCtrl_ADDR:	equ	1d8h
; LED_BLUEPin address and mask equates
LED_BLUEPin_Data_ADDR:	equ	4h
LED_BLUEPin_DriveMode_0_ADDR:	equ	104h
LED_BLUEPin_DriveMode_1_ADDR:	equ	105h
LED_BLUEPin_DriveMode_2_ADDR:	equ	7h
LED_BLUEPin_GlobalSelect_ADDR:	equ	6h
LED_BLUEPin_IntCtrl_0_ADDR:	equ	106h
LED_BLUEPin_IntCtrl_1_ADDR:	equ	107h
LED_BLUEPin_IntEn_ADDR:	equ	5h
LED_BLUEPin_MASK:	equ	4h
LED_BLUEPin_MUXBusCtrl_ADDR:	equ	1d9h
; LED_BLUEPin_Data access macros
;   GetLED_BLUEPin_Data macro, return in a
macro GetLED_BLUEPin_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 4h
endm
;   SetLED_BLUEPin_Data macro
macro SetLED_BLUEPin_Data
	or		[Port_1_Data_SHADE], 4h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED_BLUEPin_Data_ADDR], a
endm
;   ClearLED_BLUEPin_Data macro
macro ClearLED_BLUEPin_Data
	and		[Port_1_Data_SHADE], ~4h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED_BLUEPin_Data_ADDR], a
endm

; LED_REDPin address and mask equates
LED_REDPin_Data_ADDR:	equ	4h
LED_REDPin_DriveMode_0_ADDR:	equ	104h
LED_REDPin_DriveMode_1_ADDR:	equ	105h
LED_REDPin_DriveMode_2_ADDR:	equ	7h
LED_REDPin_GlobalSelect_ADDR:	equ	6h
LED_REDPin_IntCtrl_0_ADDR:	equ	106h
LED_REDPin_IntCtrl_1_ADDR:	equ	107h
LED_REDPin_IntEn_ADDR:	equ	5h
LED_REDPin_MASK:	equ	8h
LED_REDPin_MUXBusCtrl_ADDR:	equ	1d9h
; LED_REDPin_Data access macros
;   GetLED_REDPin_Data macro, return in a
macro GetLED_REDPin_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 8h
endm
;   SetLED_REDPin_Data macro
macro SetLED_REDPin_Data
	or		[Port_1_Data_SHADE], 8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED_REDPin_Data_ADDR], a
endm
;   ClearLED_REDPin_Data macro
macro ClearLED_REDPin_Data
	and		[Port_1_Data_SHADE], ~8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED_REDPin_Data_ADDR], a
endm

; LED_GREENPin address and mask equates
LED_GREENPin_Data_ADDR:	equ	4h
LED_GREENPin_DriveMode_0_ADDR:	equ	104h
LED_GREENPin_DriveMode_1_ADDR:	equ	105h
LED_GREENPin_DriveMode_2_ADDR:	equ	7h
LED_GREENPin_GlobalSelect_ADDR:	equ	6h
LED_GREENPin_IntCtrl_0_ADDR:	equ	106h
LED_GREENPin_IntCtrl_1_ADDR:	equ	107h
LED_GREENPin_IntEn_ADDR:	equ	5h
LED_GREENPin_MASK:	equ	10h
LED_GREENPin_MUXBusCtrl_ADDR:	equ	1d9h
; LED_GREENPin_Data access macros
;   GetLED_GREENPin_Data macro, return in a
macro GetLED_GREENPin_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 10h
endm
;   SetLED_GREENPin_Data macro
macro SetLED_GREENPin_Data
	or		[Port_1_Data_SHADE], 10h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED_GREENPin_Data_ADDR], a
endm
;   ClearLED_GREENPin_Data macro
macro ClearLED_GREENPin_Data
	and		[Port_1_Data_SHADE], ~10h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED_GREENPin_Data_ADDR], a
endm

; EzI2CsSDA address and mask equates
EzI2CsSDA_Data_ADDR:	equ	4h
EzI2CsSDA_DriveMode_0_ADDR:	equ	104h
EzI2CsSDA_DriveMode_1_ADDR:	equ	105h
EzI2CsSDA_DriveMode_2_ADDR:	equ	7h
EzI2CsSDA_GlobalSelect_ADDR:	equ	6h
EzI2CsSDA_IntCtrl_0_ADDR:	equ	106h
EzI2CsSDA_IntCtrl_1_ADDR:	equ	107h
EzI2CsSDA_IntEn_ADDR:	equ	5h
EzI2CsSDA_MASK:	equ	20h
EzI2CsSDA_MUXBusCtrl_ADDR:	equ	1d9h
; EzI2CsSDA_Data access macros
;   GetEzI2CsSDA_Data macro, return in a
macro GetEzI2CsSDA_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 20h
endm
;   SetEzI2CsSDA_Data macro
macro SetEzI2CsSDA_Data
	or		[Port_1_Data_SHADE], 20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[EzI2CsSDA_Data_ADDR], a
endm
;   ClearEzI2CsSDA_Data macro
macro ClearEzI2CsSDA_Data
	and		[Port_1_Data_SHADE], ~20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[EzI2CsSDA_Data_ADDR], a
endm

; EzI2CsSCL address and mask equates
EzI2CsSCL_Data_ADDR:	equ	4h
EzI2CsSCL_DriveMode_0_ADDR:	equ	104h
EzI2CsSCL_DriveMode_1_ADDR:	equ	105h
EzI2CsSCL_DriveMode_2_ADDR:	equ	7h
EzI2CsSCL_GlobalSelect_ADDR:	equ	6h
EzI2CsSCL_IntCtrl_0_ADDR:	equ	106h
EzI2CsSCL_IntCtrl_1_ADDR:	equ	107h
EzI2CsSCL_IntEn_ADDR:	equ	5h
EzI2CsSCL_MASK:	equ	80h
EzI2CsSCL_MUXBusCtrl_ADDR:	equ	1d9h
; EzI2CsSCL_Data access macros
;   GetEzI2CsSCL_Data macro, return in a
macro GetEzI2CsSCL_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 80h
endm
;   SetEzI2CsSCL_Data macro
macro SetEzI2CsSCL_Data
	or		[Port_1_Data_SHADE], 80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[EzI2CsSCL_Data_ADDR], a
endm
;   ClearEzI2CsSCL_Data macro
macro ClearEzI2CsSCL_Data
	and		[Port_1_Data_SHADE], ~80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[EzI2CsSCL_Data_ADDR], a
endm

; CSDSW0 address and mask equates
CSDSW0_Data_ADDR:	equ	8h
CSDSW0_DriveMode_0_ADDR:	equ	108h
CSDSW0_DriveMode_1_ADDR:	equ	109h
CSDSW0_DriveMode_2_ADDR:	equ	bh
CSDSW0_GlobalSelect_ADDR:	equ	ah
CSDSW0_IntCtrl_0_ADDR:	equ	10ah
CSDSW0_IntCtrl_1_ADDR:	equ	10bh
CSDSW0_IntEn_ADDR:	equ	9h
CSDSW0_MASK:	equ	1h
CSDSW0_MUXBusCtrl_ADDR:	equ	1dah
; CSDSW0_Data access macros
;   GetCSDSW0_Data macro, return in a
macro GetCSDSW0_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 1h
endm
;   SetCSDSW0_Data macro
macro SetCSDSW0_Data
	or		[Port_2_Data_SHADE], 1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW0_Data_ADDR], a
endm
;   ClearCSDSW0_Data macro
macro ClearCSDSW0_Data
	and		[Port_2_Data_SHADE], ~1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW0_Data_ADDR], a
endm

; CSDSW1 address and mask equates
CSDSW1_Data_ADDR:	equ	8h
CSDSW1_DriveMode_0_ADDR:	equ	108h
CSDSW1_DriveMode_1_ADDR:	equ	109h
CSDSW1_DriveMode_2_ADDR:	equ	bh
CSDSW1_GlobalSelect_ADDR:	equ	ah
CSDSW1_IntCtrl_0_ADDR:	equ	10ah
CSDSW1_IntCtrl_1_ADDR:	equ	10bh
CSDSW1_IntEn_ADDR:	equ	9h
CSDSW1_MASK:	equ	2h
CSDSW1_MUXBusCtrl_ADDR:	equ	1dah
; CSDSW1_Data access macros
;   GetCSDSW1_Data macro, return in a
macro GetCSDSW1_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 2h
endm
;   SetCSDSW1_Data macro
macro SetCSDSW1_Data
	or		[Port_2_Data_SHADE], 2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW1_Data_ADDR], a
endm
;   ClearCSDSW1_Data macro
macro ClearCSDSW1_Data
	and		[Port_2_Data_SHADE], ~2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW1_Data_ADDR], a
endm

; CSDSW2 address and mask equates
CSDSW2_Data_ADDR:	equ	8h
CSDSW2_DriveMode_0_ADDR:	equ	108h
CSDSW2_DriveMode_1_ADDR:	equ	109h
CSDSW2_DriveMode_2_ADDR:	equ	bh
CSDSW2_GlobalSelect_ADDR:	equ	ah
CSDSW2_IntCtrl_0_ADDR:	equ	10ah
CSDSW2_IntCtrl_1_ADDR:	equ	10bh
CSDSW2_IntEn_ADDR:	equ	9h
CSDSW2_MASK:	equ	4h
CSDSW2_MUXBusCtrl_ADDR:	equ	1dah
; CSDSW2_Data access macros
;   GetCSDSW2_Data macro, return in a
macro GetCSDSW2_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 4h
endm
;   SetCSDSW2_Data macro
macro SetCSDSW2_Data
	or		[Port_2_Data_SHADE], 4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW2_Data_ADDR], a
endm
;   ClearCSDSW2_Data macro
macro ClearCSDSW2_Data
	and		[Port_2_Data_SHADE], ~4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW2_Data_ADDR], a
endm

; CSDSW3 address and mask equates
CSDSW3_Data_ADDR:	equ	8h
CSDSW3_DriveMode_0_ADDR:	equ	108h
CSDSW3_DriveMode_1_ADDR:	equ	109h
CSDSW3_DriveMode_2_ADDR:	equ	bh
CSDSW3_GlobalSelect_ADDR:	equ	ah
CSDSW3_IntCtrl_0_ADDR:	equ	10ah
CSDSW3_IntCtrl_1_ADDR:	equ	10bh
CSDSW3_IntEn_ADDR:	equ	9h
CSDSW3_MASK:	equ	8h
CSDSW3_MUXBusCtrl_ADDR:	equ	1dah
; CSDSW3_Data access macros
;   GetCSDSW3_Data macro, return in a
macro GetCSDSW3_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 8h
endm
;   SetCSDSW3_Data macro
macro SetCSDSW3_Data
	or		[Port_2_Data_SHADE], 8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW3_Data_ADDR], a
endm
;   ClearCSDSW3_Data macro
macro ClearCSDSW3_Data
	and		[Port_2_Data_SHADE], ~8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW3_Data_ADDR], a
endm

; CSDSW4 address and mask equates
CSDSW4_Data_ADDR:	equ	8h
CSDSW4_DriveMode_0_ADDR:	equ	108h
CSDSW4_DriveMode_1_ADDR:	equ	109h
CSDSW4_DriveMode_2_ADDR:	equ	bh
CSDSW4_GlobalSelect_ADDR:	equ	ah
CSDSW4_IntCtrl_0_ADDR:	equ	10ah
CSDSW4_IntCtrl_1_ADDR:	equ	10bh
CSDSW4_IntEn_ADDR:	equ	9h
CSDSW4_MASK:	equ	10h
CSDSW4_MUXBusCtrl_ADDR:	equ	1dah
; CSDSW4_Data access macros
;   GetCSDSW4_Data macro, return in a
macro GetCSDSW4_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 10h
endm
;   SetCSDSW4_Data macro
macro SetCSDSW4_Data
	or		[Port_2_Data_SHADE], 10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW4_Data_ADDR], a
endm
;   ClearCSDSW4_Data macro
macro ClearCSDSW4_Data
	and		[Port_2_Data_SHADE], ~10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW4_Data_ADDR], a
endm

; CSDSW5 address and mask equates
CSDSW5_Data_ADDR:	equ	8h
CSDSW5_DriveMode_0_ADDR:	equ	108h
CSDSW5_DriveMode_1_ADDR:	equ	109h
CSDSW5_DriveMode_2_ADDR:	equ	bh
CSDSW5_GlobalSelect_ADDR:	equ	ah
CSDSW5_IntCtrl_0_ADDR:	equ	10ah
CSDSW5_IntCtrl_1_ADDR:	equ	10bh
CSDSW5_IntEn_ADDR:	equ	9h
CSDSW5_MASK:	equ	20h
CSDSW5_MUXBusCtrl_ADDR:	equ	1dah
; CSDSW5_Data access macros
;   GetCSDSW5_Data macro, return in a
macro GetCSDSW5_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 20h
endm
;   SetCSDSW5_Data macro
macro SetCSDSW5_Data
	or		[Port_2_Data_SHADE], 20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW5_Data_ADDR], a
endm
;   ClearCSDSW5_Data macro
macro ClearCSDSW5_Data
	and		[Port_2_Data_SHADE], ~20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW5_Data_ADDR], a
endm

; CSDSW6 address and mask equates
CSDSW6_Data_ADDR:	equ	8h
CSDSW6_DriveMode_0_ADDR:	equ	108h
CSDSW6_DriveMode_1_ADDR:	equ	109h
CSDSW6_DriveMode_2_ADDR:	equ	bh
CSDSW6_GlobalSelect_ADDR:	equ	ah
CSDSW6_IntCtrl_0_ADDR:	equ	10ah
CSDSW6_IntCtrl_1_ADDR:	equ	10bh
CSDSW6_IntEn_ADDR:	equ	9h
CSDSW6_MASK:	equ	40h
CSDSW6_MUXBusCtrl_ADDR:	equ	1dah
; CSDSW6_Data access macros
;   GetCSDSW6_Data macro, return in a
macro GetCSDSW6_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 40h
endm
;   SetCSDSW6_Data macro
macro SetCSDSW6_Data
	or		[Port_2_Data_SHADE], 40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW6_Data_ADDR], a
endm
;   ClearCSDSW6_Data macro
macro ClearCSDSW6_Data
	and		[Port_2_Data_SHADE], ~40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW6_Data_ADDR], a
endm

; CSDSW7 address and mask equates
CSDSW7_Data_ADDR:	equ	8h
CSDSW7_DriveMode_0_ADDR:	equ	108h
CSDSW7_DriveMode_1_ADDR:	equ	109h
CSDSW7_DriveMode_2_ADDR:	equ	bh
CSDSW7_GlobalSelect_ADDR:	equ	ah
CSDSW7_IntCtrl_0_ADDR:	equ	10ah
CSDSW7_IntCtrl_1_ADDR:	equ	10bh
CSDSW7_IntEn_ADDR:	equ	9h
CSDSW7_MASK:	equ	80h
CSDSW7_MUXBusCtrl_ADDR:	equ	1dah
; CSDSW7_Data access macros
;   GetCSDSW7_Data macro, return in a
macro GetCSDSW7_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 80h
endm
;   SetCSDSW7_Data macro
macro SetCSDSW7_Data
	or		[Port_2_Data_SHADE], 80h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW7_Data_ADDR], a
endm
;   ClearCSDSW7_Data macro
macro ClearCSDSW7_Data
	and		[Port_2_Data_SHADE], ~80h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSDSW7_Data_ADDR], a
endm

; CSDResistor address and mask equates
CSDResistor_Data_ADDR:	equ	ch
CSDResistor_DriveMode_0_ADDR:	equ	10ch
CSDResistor_DriveMode_1_ADDR:	equ	10dh
CSDResistor_DriveMode_2_ADDR:	equ	fh
CSDResistor_GlobalSelect_ADDR:	equ	eh
CSDResistor_IntCtrl_0_ADDR:	equ	10eh
CSDResistor_IntCtrl_1_ADDR:	equ	10fh
CSDResistor_IntEn_ADDR:	equ	dh
CSDResistor_MASK:	equ	2h
CSDResistor_MUXBusCtrl_ADDR:	equ	1dbh
