Classic Timing Analyzer report for HW3
Wed May 10 23:04:53 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                            ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.608 ns                                       ; Controller:Controller_inst|current_state.green1 ; glight                     ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.green1 ; Counter:Counter_inst|count ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                 ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------+----------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                             ; To                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.green1  ; Counter:Counter_inst|count                       ; clk        ; clk      ; None                        ; None                      ; 1.067 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.green1  ; Counter:Counter_inst|complete                    ; clk        ; clk      ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.green2  ; Counter:Counter_inst|count                       ; clk        ; clk      ; None                        ; None                      ; 0.897 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.green2  ; Counter:Counter_inst|complete                    ; clk        ; clk      ; None                        ; None                      ; 0.895 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.red1    ; Counter:Counter_inst|count                       ; clk        ; clk      ; None                        ; None                      ; 0.886 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.red1    ; Counter:Counter_inst|complete                    ; clk        ; clk      ; None                        ; None                      ; 0.884 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.green1  ; Controller:Controller_inst|current_state.green2  ; clk        ; clk      ; None                        ; None                      ; 0.802 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.green2  ; Controller:Controller_inst|current_state.yellow1 ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.red2    ; Counter:Counter_inst|count                       ; clk        ; clk      ; None                        ; None                      ; 0.696 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.red2    ; Counter:Counter_inst|complete                    ; clk        ; clk      ; None                        ; None                      ; 0.694 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.red2    ; Controller:Controller_inst|current_state.yellow2 ; clk        ; clk      ; None                        ; None                      ; 0.691 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:Counter_inst|complete                    ; Controller:Controller_inst|current_state.green2  ; clk        ; clk      ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:Counter_inst|complete                    ; Controller:Controller_inst|current_state.yellow1 ; clk        ; clk      ; None                        ; None                      ; 0.665 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.red1    ; Controller:Controller_inst|current_state.red2    ; clk        ; clk      ; None                        ; None                      ; 0.659 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:Counter_inst|count                       ; Counter:Counter_inst|complete                    ; clk        ; clk      ; None                        ; None                      ; 0.620 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.yellow2 ; Controller:Controller_inst|current_state.green1  ; clk        ; clk      ; None                        ; None                      ; 0.602 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.yellow1 ; Controller:Controller_inst|current_state.red1    ; clk        ; clk      ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.red2    ; Controller:Controller_inst|current_state.red2    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:Counter_inst|complete                    ; Counter:Counter_inst|complete                    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:Counter_inst|count                       ; Counter:Counter_inst|count                       ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Controller:Controller_inst|current_state.green2  ; Controller:Controller_inst|current_state.green2  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:Counter_inst|complete                    ; Controller:Controller_inst|current_state.red2    ; clk        ; clk      ; None                        ; None                      ; 0.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:Counter_inst|complete                    ; Controller:Controller_inst|current_state.yellow2 ; clk        ; clk      ; None                        ; None                      ; 0.438 ns                ;
+-------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------+
; tco                                                                                                        ;
+-------+--------------+------------+--------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                             ; To     ; From Clock ;
+-------+--------------+------------+--------------------------------------------------+--------+------------+
; N/A   ; None         ; 6.608 ns   ; Controller:Controller_inst|current_state.green1  ; glight ; clk        ;
; N/A   ; None         ; 6.328 ns   ; Controller:Controller_inst|current_state.green2  ; glight ; clk        ;
; N/A   ; None         ; 6.200 ns   ; Controller:Controller_inst|current_state.red2    ; rlight ; clk        ;
; N/A   ; None         ; 6.105 ns   ; Controller:Controller_inst|current_state.yellow2 ; ylight ; clk        ;
; N/A   ; None         ; 5.867 ns   ; Controller:Controller_inst|current_state.yellow1 ; ylight ; clk        ;
; N/A   ; None         ; 5.863 ns   ; Controller:Controller_inst|current_state.red1    ; rlight ; clk        ;
+-------+--------------+------------+--------------------------------------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 10 23:04:53 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW3 -c HW3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "Controller:Controller_inst|current_state.green1" and destination register "Counter:Counter_inst|count"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.067 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y13_N3; Fanout = 5; REG Node = 'Controller:Controller_inst|current_state.green1'
            Info: 2: + IC(0.280 ns) + CELL(0.366 ns) = 0.646 ns; Loc. = LCCOMB_X2_Y13_N14; Fanout = 2; COMB Node = 'Counter:Counter_inst|complete~2'
            Info: 3: + IC(0.213 ns) + CELL(0.053 ns) = 0.912 ns; Loc. = LCCOMB_X2_Y13_N0; Fanout = 1; COMB Node = 'Counter:Counter_inst|count~2'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.067 ns; Loc. = LCFF_X2_Y13_N1; Fanout = 2; REG Node = 'Counter:Counter_inst|count'
            Info: Total cell delay = 0.574 ns ( 53.80 % )
            Info: Total interconnect delay = 0.493 ns ( 46.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X2_Y13_N1; Fanout = 2; REG Node = 'Counter:Counter_inst|count'
                Info: Total cell delay = 1.472 ns ( 59.45 % )
                Info: Total interconnect delay = 1.004 ns ( 40.55 % )
            Info: - Longest clock path from clock "clk" to source register is 2.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X2_Y13_N3; Fanout = 5; REG Node = 'Controller:Controller_inst|current_state.green1'
                Info: Total cell delay = 1.472 ns ( 59.45 % )
                Info: Total interconnect delay = 1.004 ns ( 40.55 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "glight" through register "Controller:Controller_inst|current_state.green1" is 6.608 ns
    Info: + Longest clock path from clock "clk" to source register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X2_Y13_N3; Fanout = 5; REG Node = 'Controller:Controller_inst|current_state.green1'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.038 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y13_N3; Fanout = 5; REG Node = 'Controller:Controller_inst|current_state.green1'
        Info: 2: + IC(0.279 ns) + CELL(0.366 ns) = 0.645 ns; Loc. = LCCOMB_X2_Y13_N8; Fanout = 1; COMB Node = 'Controller:Controller_inst|glight'
        Info: 3: + IC(1.441 ns) + CELL(1.952 ns) = 4.038 ns; Loc. = PIN_E16; Fanout = 0; PIN Node = 'glight'
        Info: Total cell delay = 2.318 ns ( 57.40 % )
        Info: Total interconnect delay = 1.720 ns ( 42.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Wed May 10 23:04:53 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


