# Dead-Blind-Zone-Free-PFD-Design-for-PLL-on-TSMC-65nm-Tech