
OBC_Test-DUE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000d98  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000560  20070000  00080d98  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000000d4  20070560  000812f8  00020560  2**2
                  ALLOC
  3 .stack        00002004  20070634  000813cc  00020560  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00020560  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020589  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000e204  00000000  00000000  000205e2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000021f0  00000000  00000000  0002e7e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00002a94  00000000  00000000  000309d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000640  00000000  00000000  0003346a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000005c8  00000000  00000000  00033aaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00004b67  00000000  00000000  00034072  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00009d53  00000000  00000000  00038bd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00062fc3  00000000  00000000  0004292c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000da4  00000000  00000000  000a58f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	38 26 07 20 7d 09 08 00 79 09 08 00 79 09 08 00     8&. }...y...y...
   80010:	79 09 08 00 79 09 08 00 79 09 08 00 00 00 00 00     y...y...y.......
	...
   8002c:	79 09 08 00 79 09 08 00 00 00 00 00 79 09 08 00     y...y.......y...
   8003c:	79 09 08 00 79 09 08 00 79 09 08 00 79 09 08 00     y...y...y...y...
   8004c:	79 09 08 00 79 09 08 00 79 09 08 00 79 09 08 00     y...y...y...y...
   8005c:	79 09 08 00 79 09 08 00 79 09 08 00 00 00 00 00     y...y...y.......
   8006c:	ed 07 08 00 01 08 08 00 15 08 08 00 29 08 08 00     ............)...
	...
   80084:	79 09 08 00 79 09 08 00 79 09 08 00 79 09 08 00     y...y...y...y...
   80094:	79 09 08 00 79 09 08 00 79 09 08 00 79 09 08 00     y...y...y...y...
   800a4:	00 00 00 00 79 09 08 00 79 09 08 00 79 09 08 00     ....y...y...y...
   800b4:	79 09 08 00 79 09 08 00 79 09 08 00 79 09 08 00     y...y...y...y...
   800c4:	79 09 08 00 79 09 08 00 79 09 08 00 79 09 08 00     y...y...y...y...
   800d4:	79 09 08 00 79 09 08 00 79 09 08 00 79 09 08 00     y...y...y...y...
   800e4:	79 09 08 00 79 09 08 00 79 09 08 00 7d 03 08 00     y...y...y...}...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070560 	.word	0x20070560
   80110:	00000000 	.word	0x00000000
   80114:	00080d98 	.word	0x00080d98

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080d98 	.word	0x00080d98
   80154:	20070564 	.word	0x20070564
   80158:	00080d98 	.word	0x00080d98
   8015c:	00000000 	.word	0x00000000

00080160 <can_enable_interrupt>:
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be enabled.
 */
void can_enable_interrupt(Can *p_can, uint32_t dw_mask)
{
	p_can->CAN_IER = dw_mask;
   80160:	6041      	str	r1, [r0, #4]
   80162:	4770      	bx	lr

00080164 <can_disable_interrupt>:
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be disabled.
 */
void can_disable_interrupt(Can *p_can, uint32_t dw_mask)
{
	p_can->CAN_IDR = dw_mask;
   80164:	6081      	str	r1, [r0, #8]
   80166:	4770      	bx	lr

00080168 <can_global_send_transfer_cmd>:
 */
void can_global_send_transfer_cmd(Can *p_can, uint8_t uc_mask)
{
	uint32_t ul_reg;

	ul_reg = p_can->CAN_TCR & ((uint32_t) ~GLOBAL_MAILBOX_MASK);
   80168:	6a43      	ldr	r3, [r0, #36]	; 0x24
   8016a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
	p_can->CAN_TCR = ul_reg | uc_mask;
   8016e:	4319      	orrs	r1, r3
   80170:	6241      	str	r1, [r0, #36]	; 0x24
   80172:	4770      	bx	lr

00080174 <can_mailbox_init>:
 */
void can_mailbox_init(Can *p_can, can_mb_conf_t *p_mailbox)
{
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   80174:	680b      	ldr	r3, [r1, #0]
	/* Check the object type of the mailbox. If it's used to disable the
	 * mailbox, reset the whole mailbox. */
	if (!p_mailbox->uc_obj_type) {
   80176:	790a      	ldrb	r2, [r1, #4]
   80178:	b31a      	cbz	r2, 801c2 <can_mailbox_init+0x4e>
{
   8017a:	b430      	push	{r4, r5}
   8017c:	b2db      	uxtb	r3, r3
   8017e:	eb00 1243 	add.w	r2, r0, r3, lsl #5
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80182:	f8d2 4200 	ldr.w	r4, [r2, #512]	; 0x200
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);
   80186:	79cd      	ldrb	r5, [r1, #7]
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80188:	f424 2470 	bic.w	r4, r4, #983040	; 0xf0000
			~CAN_MMR_PRIOR_Msk) |
   8018c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80190:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Set the message ID and message acceptance mask for the mailbox in
	 * other modes. */
	if (p_mailbox->uc_id_ver) {
   80194:	794c      	ldrb	r4, [r1, #5]
   80196:	b32c      	cbz	r4, 801e4 <can_mailbox_init+0x70>
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk |
   80198:	68cc      	ldr	r4, [r1, #12]
   8019a:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
   8019e:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204
				CAN_MAM_MIDE;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   801a2:	690c      	ldr	r4, [r1, #16]
   801a4:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
   801a8:	f8c2 4208 	str.w	r4, [r2, #520]	; 0x208
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   801ac:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
   801b0:	7909      	ldrb	r1, [r1, #4]
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   801b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
			~CAN_MMR_MOT_Msk) |
   801b6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   801ba:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
   801be:	bc30      	pop	{r4, r5}
   801c0:	4770      	bx	lr
   801c2:	b2db      	uxtb	r3, r3
   801c4:	eb00 1043 	add.w	r0, r0, r3, lsl #5
		p_can->CAN_MB[uc_index].CAN_MMR = 0;
   801c8:	2300      	movs	r3, #0
   801ca:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
		p_can->CAN_MB[uc_index].CAN_MAM = 0;
   801ce:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204
		p_can->CAN_MB[uc_index].CAN_MID = 0;
   801d2:	f8c0 3208 	str.w	r3, [r0, #520]	; 0x208
		p_can->CAN_MB[uc_index].CAN_MDL = 0;
   801d6:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
		p_can->CAN_MB[uc_index].CAN_MDH = 0;
   801da:	f8c0 3218 	str.w	r3, [r0, #536]	; 0x218
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
   801de:	f8c0 321c 	str.w	r3, [r0, #540]	; 0x21c
		return;
   801e2:	4770      	bx	lr
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
   801e4:	68cc      	ldr	r4, [r1, #12]
   801e6:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   801ea:	690c      	ldr	r4, [r1, #16]
   801ec:	eb00 1343 	add.w	r3, r0, r3, lsl #5
   801f0:	f8c3 4208 	str.w	r4, [r3, #520]	; 0x208
   801f4:	e7da      	b.n	801ac <can_mailbox_init+0x38>

000801f6 <can_mailbox_write>:
	return (p_can->CAN_MB[uc_index].CAN_MSR);
   801f6:	780b      	ldrb	r3, [r1, #0]
   801f8:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   801fc:	f8d2 2210 	ldr.w	r2, [r2, #528]	; 0x210
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
	/* Read the mailbox status firstly to check whether the mailbox is ready
	 *or not. */
	p_mailbox->ul_status = can_mailbox_get_status(p_can, uc_index);
   80200:	608a      	str	r2, [r1, #8]
	ul_status = p_mailbox->ul_status;
	if (!(ul_status & CAN_MSR_MRDY)) {
   80202:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
   80206:	d027      	beq.n	80258 <can_mailbox_write+0x62>
{
   80208:	b410      	push	{r4}
		return CAN_MAILBOX_NOT_READY;
	}

	/* Write transmit identifier. */
	if (p_mailbox->uc_id_ver) {
   8020a:	794a      	ldrb	r2, [r1, #5]
   8020c:	b1f2      	cbz	r2, 8024c <can_mailbox_write+0x56>
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   8020e:	690a      	ldr	r2, [r1, #16]
   80210:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80214:	eb00 1443 	add.w	r4, r0, r3, lsl #5
   80218:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
	} else {
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Write transmit data into mailbox data register. */
	p_can->CAN_MB[uc_index].CAN_MDL = p_mailbox->ul_datal;
   8021c:	698c      	ldr	r4, [r1, #24]
   8021e:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   80222:	f8c2 4214 	str.w	r4, [r2, #532]	; 0x214
	if (p_mailbox->uc_length > 4) {
   80226:	798a      	ldrb	r2, [r1, #6]
   80228:	2a04      	cmp	r2, #4
   8022a:	d904      	bls.n	80236 <can_mailbox_write+0x40>
		p_can->CAN_MB[uc_index].CAN_MDH = p_mailbox->ul_datah;
   8022c:	69cc      	ldr	r4, [r1, #28]
   8022e:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   80232:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
	}

	/* Write transmit data length into mailbox control register. */
	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MDLC(p_mailbox->uc_length);
   80236:	798a      	ldrb	r2, [r1, #6]
   80238:	0412      	lsls	r2, r2, #16
   8023a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   8023e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
   80242:	f8c0 221c 	str.w	r2, [r0, #540]	; 0x21c

	return CAN_MAILBOX_TRANSFER_OK;
   80246:	2000      	movs	r0, #0
}
   80248:	bc10      	pop	{r4}
   8024a:	4770      	bx	lr
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   8024c:	690c      	ldr	r4, [r1, #16]
   8024e:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   80252:	f8c2 4208 	str.w	r4, [r2, #520]	; 0x208
   80256:	e7e1      	b.n	8021c <can_mailbox_write+0x26>
		return CAN_MAILBOX_NOT_READY;
   80258:	2001      	movs	r0, #1
   8025a:	4770      	bx	lr

0008025c <can_reset_all_mailbox>:
 * \brief Reset the eight mailboxes.
 *
 * \param p_can Pointer to a CAN peripheral instance.
 */
void can_reset_all_mailbox(Can *p_can)
{
   8025c:	b570      	push	{r4, r5, r6, lr}
   8025e:	b088      	sub	sp, #32
   80260:	4606      	mov	r6, r0
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;
   80262:	2400      	movs	r4, #0
   80264:	f88d 4004 	strb.w	r4, [sp, #4]

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
		mb_config_t.ul_mb_idx = i;
		can_mailbox_init(p_can, &mb_config_t);
   80268:	4d04      	ldr	r5, [pc, #16]	; (8027c <can_reset_all_mailbox+0x20>)
		mb_config_t.ul_mb_idx = i;
   8026a:	9400      	str	r4, [sp, #0]
		can_mailbox_init(p_can, &mb_config_t);
   8026c:	4669      	mov	r1, sp
   8026e:	4630      	mov	r0, r6
   80270:	47a8      	blx	r5
   80272:	3401      	adds	r4, #1
	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   80274:	2c08      	cmp	r4, #8
   80276:	d1f8      	bne.n	8026a <can_reset_all_mailbox+0xe>
	}
}
   80278:	b008      	add	sp, #32
   8027a:	bd70      	pop	{r4, r5, r6, pc}
   8027c:	00080175 	.word	0x00080175

00080280 <can_init>:
{
   80280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   80282:	f246 13a8 	movw	r3, #25000	; 0x61a8
   80286:	fb03 f402 	mul.w	r4, r3, r2
   8028a:	190b      	adds	r3, r1, r4
   8028c:	3b01      	subs	r3, #1
   8028e:	fbb3 f3f4 	udiv	r3, r3, r4
   80292:	2b80      	cmp	r3, #128	; 0x80
   80294:	d866      	bhi.n	80364 <can_init+0xe4>
	if ((ul_mck / 2)  < ul_baudrate * CAN_MIN_TQ_NUM * 1000) {
   80296:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
   8029a:	fb04 f402 	mul.w	r4, r4, r2
   8029e:	ebb4 0f51 	cmp.w	r4, r1, lsr #1
   802a2:	d861      	bhi.n	80368 <can_init+0xe8>
   802a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   802a8:	fb03 f202 	mul.w	r2, r3, r2
   802ac:	2708      	movs	r7, #8
   802ae:	f04f 36ff 	mov.w	r6, #4294967295
   802b2:	463b      	mov	r3, r7
   802b4:	e004      	b.n	802c0 <can_init+0x40>
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   802b6:	3301      	adds	r3, #1
   802b8:	b2db      	uxtb	r3, r3
   802ba:	4414      	add	r4, r2
   802bc:	2b1a      	cmp	r3, #26
   802be:	d00c      	beq.n	802da <can_init+0x5a>
		if ((ul_mck / (ul_baudrate * i * 1000)) <=
   802c0:	fbb1 f5f4 	udiv	r5, r1, r4
   802c4:	2d80      	cmp	r5, #128	; 0x80
   802c6:	d8f6      	bhi.n	802b6 <can_init+0x36>
			ul_cur_mod = ul_mck % (ul_baudrate * i * 1000);
   802c8:	fb04 1515 	mls	r5, r4, r5, r1
			if (ul_cur_mod < ul_mod) {
   802cc:	42b5      	cmp	r5, r6
   802ce:	d2f2      	bcs.n	802b6 <can_init+0x36>
				if (!ul_mod) {
   802d0:	b115      	cbz	r5, 802d8 <can_init+0x58>
				ul_mod = ul_cur_mod;
   802d2:	462e      	mov	r6, r5
				if (!ul_mod) {
   802d4:	461f      	mov	r7, r3
   802d6:	e7ee      	b.n	802b6 <can_init+0x36>
   802d8:	461f      	mov	r7, r3
	uc_prescale = ul_mck / (ul_baudrate * uc_tq * 1000);
   802da:	fb02 f207 	mul.w	r2, r2, r7
   802de:	fbb1 f1f2 	udiv	r1, r1, r2
	if (uc_prescale < 2) {
   802e2:	b2cb      	uxtb	r3, r1
   802e4:	2b01      	cmp	r3, #1
   802e6:	d941      	bls.n	8036c <can_init+0xec>
   802e8:	4604      	mov	r4, r0
	p_bit_time = (can_bit_timing_t *)&can_bit_time[uc_tq - CAN_MIN_TQ_NUM];
   802ea:	f1a7 0208 	sub.w	r2, r7, #8
	p_can->CAN_MR &= ~CAN_MR_CANEN;
   802ee:	6803      	ldr	r3, [r0, #0]
   802f0:	f023 0301 	bic.w	r3, r3, #1
   802f4:	6003      	str	r3, [r0, #0]
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   802f6:	4d1e      	ldr	r5, [pc, #120]	; (80370 <can_init+0xf0>)
   802f8:	0056      	lsls	r6, r2, #1
   802fa:	18b7      	adds	r7, r6, r2
   802fc:	eb05 0747 	add.w	r7, r5, r7, lsl #1
   80300:	78bb      	ldrb	r3, [r7, #2]
   80302:	3b01      	subs	r3, #1
   80304:	011b      	lsls	r3, r3, #4
   80306:	f003 0370 	and.w	r3, r3, #112	; 0x70
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   8030a:	7878      	ldrb	r0, [r7, #1]
   8030c:	3801      	subs	r0, #1
   8030e:	0200      	lsls	r0, r0, #8
   80310:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   80314:	4303      	orrs	r3, r0
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   80316:	78f8      	ldrb	r0, [r7, #3]
   80318:	3801      	subs	r0, #1
   8031a:	f000 0007 	and.w	r0, r0, #7
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   8031e:	4303      	orrs	r3, r0
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   80320:	793a      	ldrb	r2, [r7, #4]
   80322:	3a01      	subs	r2, #1
   80324:	0312      	lsls	r2, r2, #12
   80326:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   8032a:	4313      	orrs	r3, r2
			CAN_BR_BRP(uc_prescale - 1);
   8032c:	b2ca      	uxtb	r2, r1
   8032e:	3a01      	subs	r2, #1
   80330:	0412      	lsls	r2, r2, #16
   80332:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   80336:	4313      	orrs	r3, r2
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   80338:	6163      	str	r3, [r4, #20]
	can_reset_all_mailbox(p_can);
   8033a:	4620      	mov	r0, r4
   8033c:	4b0d      	ldr	r3, [pc, #52]	; (80374 <can_init+0xf4>)
   8033e:	4798      	blx	r3
	p_can->CAN_MR |= CAN_MR_CANEN;
   80340:	6823      	ldr	r3, [r4, #0]
   80342:	f043 0301 	orr.w	r3, r3, #1
   80346:	6023      	str	r3, [r4, #0]
   80348:	2300      	movs	r3, #0
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   8034a:	490b      	ldr	r1, [pc, #44]	; (80378 <can_init+0xf8>)
	return (p_can->CAN_SR);
   8034c:	6922      	ldr	r2, [r4, #16]
		ul_tick++;
   8034e:	3301      	adds	r3, #1
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   80350:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
   80354:	d101      	bne.n	8035a <can_init+0xda>
   80356:	428b      	cmp	r3, r1
   80358:	d1f8      	bne.n	8034c <can_init+0xcc>
	if (CAN_TIMEOUT == ul_tick) {
   8035a:	4807      	ldr	r0, [pc, #28]	; (80378 <can_init+0xf8>)
   8035c:	1a18      	subs	r0, r3, r0
   8035e:	bf18      	it	ne
   80360:	2001      	movne	r0, #1
   80362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 0;
   80364:	2000      	movs	r0, #0
   80366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80368:	2000      	movs	r0, #0
   8036a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8036c:	2000      	movs	r0, #0
}
   8036e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80370:	00080d04 	.word	0x00080d04
   80374:	0008025d 	.word	0x0008025d
   80378:	000186a0 	.word	0x000186a0

0008037c <CAN1_Handler>:
	Purpose: Initialization code taken from ASF: http://asf.atmel.com/docs/latest/sam3x/html/sam_can_quickstart.html
*/


void CAN1_Handler(void)
{
   8037c:	e7fe      	b.n	8037c <CAN1_Handler>
	...

00080380 <can_init_asf>:
	//gpio_toggle_pin(LED0_GPIO);
}



void can_init_asf(){
   80380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	
	
	pmc_enable_periph_clk(ID_CAN0);
   80382:	202b      	movs	r0, #43	; 0x2b
   80384:	4c1f      	ldr	r4, [pc, #124]	; (80404 <can_init_asf+0x84>)
   80386:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_CAN1);
   80388:	202c      	movs	r0, #44	; 0x2c
   8038a:	47a0      	blx	r4
	
	can_init(CAN0, ul_sysclk, CAN_BPS_50K);
   8038c:	4f1e      	ldr	r7, [pc, #120]	; (80408 <can_init_asf+0x88>)
   8038e:	4d1f      	ldr	r5, [pc, #124]	; (8040c <can_init_asf+0x8c>)
   80390:	2232      	movs	r2, #50	; 0x32
   80392:	4639      	mov	r1, r7
   80394:	4628      	mov	r0, r5
   80396:	4e1e      	ldr	r6, [pc, #120]	; (80410 <can_init_asf+0x90>)
   80398:	47b0      	blx	r6
	can_init(CAN1, ul_sysclk, CAN_BPS_50K);
   8039a:	4c1e      	ldr	r4, [pc, #120]	; (80414 <can_init_asf+0x94>)
   8039c:	2232      	movs	r2, #50	; 0x32
   8039e:	4639      	mov	r1, r7
   803a0:	4620      	mov	r0, r4
   803a2:	47b0      	blx	r6
	

	
	can_reset_all_mailbox(CAN0);
   803a4:	4628      	mov	r0, r5
   803a6:	4e1c      	ldr	r6, [pc, #112]	; (80418 <can_init_asf+0x98>)
   803a8:	47b0      	blx	r6
	can_reset_all_mailbox(CAN1);
   803aa:	4620      	mov	r0, r4
   803ac:	47b0      	blx	r6
	

	
	can1_mailbox.ul_mb_idx = 0;
   803ae:	491b      	ldr	r1, [pc, #108]	; (8041c <can_init_asf+0x9c>)
   803b0:	2600      	movs	r6, #0
   803b2:	600e      	str	r6, [r1, #0]
	can1_mailbox.uc_obj_type = CAN_MB_RX_MODE;
   803b4:	2301      	movs	r3, #1
   803b6:	710b      	strb	r3, [r1, #4]
	can1_mailbox.ul_id_msk = CAN_MAM_MIDvA_Msk | CAN_MAM_MIDvB_Msk;
   803b8:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
   803bc:	60cb      	str	r3, [r1, #12]
	can1_mailbox.ul_id = CAN_MID_MIDvA(0x07);
   803be:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
   803c2:	610b      	str	r3, [r1, #16]
	can_mailbox_init(CAN1, &can1_mailbox);
   803c4:	4620      	mov	r0, r4
   803c6:	4f16      	ldr	r7, [pc, #88]	; (80420 <can_init_asf+0xa0>)
   803c8:	47b8      	blx	r7
	
	can0_mailbox.ul_mb_idx = 0;
   803ca:	4916      	ldr	r1, [pc, #88]	; (80424 <can_init_asf+0xa4>)
   803cc:	600e      	str	r6, [r1, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   803ce:	2303      	movs	r3, #3
   803d0:	710b      	strb	r3, [r1, #4]
	can0_mailbox.uc_tx_prio = 15;
   803d2:	230f      	movs	r3, #15
   803d4:	71cb      	strb	r3, [r1, #7]
	can0_mailbox.uc_id_ver = 0;
   803d6:	714e      	strb	r6, [r1, #5]
	can0_mailbox.ul_id_msk = 0;
   803d8:	60ce      	str	r6, [r1, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   803da:	4628      	mov	r0, r5
   803dc:	47b8      	blx	r7
	
	can_disable_interrupt(CAN0, CAN_DISABLE_ALL_INTERRUPT_MASK);
   803de:	f04f 31ff 	mov.w	r1, #4294967295
   803e2:	4628      	mov	r0, r5
   803e4:	4d10      	ldr	r5, [pc, #64]	; (80428 <can_init_asf+0xa8>)
   803e6:	47a8      	blx	r5
	can_disable_interrupt(CAN1, CAN_DISABLE_ALL_INTERRUPT_MASK);
   803e8:	f04f 31ff 	mov.w	r1, #4294967295
   803ec:	4620      	mov	r0, r4
   803ee:	47a8      	blx	r5
	can_enable_interrupt(CAN1, GLOBAL_MAILBOX_MASK);
   803f0:	21ff      	movs	r1, #255	; 0xff
   803f2:	4620      	mov	r0, r4
   803f4:	4b0d      	ldr	r3, [pc, #52]	; (8042c <can_init_asf+0xac>)
   803f6:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   803f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   803fc:	4b0c      	ldr	r3, [pc, #48]	; (80430 <can_init_asf+0xb0>)
   803fe:	605a      	str	r2, [r3, #4]
   80400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80402:	bf00      	nop
   80404:	00080925 	.word	0x00080925
   80408:	0501bd00 	.word	0x0501bd00
   8040c:	400b4000 	.word	0x400b4000
   80410:	00080281 	.word	0x00080281
   80414:	400b8000 	.word	0x400b8000
   80418:	0008025d 	.word	0x0008025d
   8041c:	200705ec 	.word	0x200705ec
   80420:	00080175 	.word	0x00080175
   80424:	20070614 	.word	0x20070614
   80428:	00080165 	.word	0x00080165
   8042c:	00080161 	.word	0x00080161
   80430:	e000e100 	.word	0xe000e100

00080434 <can_send>:
	p_mailbox->ul_fid = 0;
	p_mailbox->ul_datal = 0;
	p_mailbox->ul_datah = 0;
}

uint8_t can_send(uint32_t low, uint32_t high, uint8_t mailbox_id, uint8_t msg_ID, uint8_t priority){
   80434:	b570      	push	{r4, r5, r6, lr}
	can_global_send_transfer_cmd(CAN0, (0x1u << mb));	//From definition of CAN_TCR_MB7, saves a switch statement
	//can_global_send_transfer_cmd(CAN0, CAN_TCR_MB7);
	*/
	
	/* atmel code, for debugging */
	can0_mailbox.ul_mb_idx = 0;
   80436:	4c0d      	ldr	r4, [pc, #52]	; (8046c <can_send+0x38>)
   80438:	2500      	movs	r5, #0
   8043a:	6025      	str	r5, [r4, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   8043c:	2303      	movs	r3, #3
   8043e:	7123      	strb	r3, [r4, #4]
	can0_mailbox.uc_tx_prio = 15;
   80440:	230f      	movs	r3, #15
   80442:	71e3      	strb	r3, [r4, #7]
	can0_mailbox.uc_id_ver = 0;
   80444:	7165      	strb	r5, [r4, #5]
	can0_mailbox.ul_id_msk = 0;
   80446:	60e5      	str	r5, [r4, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   80448:	4e09      	ldr	r6, [pc, #36]	; (80470 <can_send+0x3c>)
   8044a:	4621      	mov	r1, r4
   8044c:	4630      	mov	r0, r6
   8044e:	4b09      	ldr	r3, [pc, #36]	; (80474 <can_send+0x40>)
   80450:	4798      	blx	r3
	can0_mailbox.ul_id = CAN_MID_MIDvA(0x00);
   80452:	6125      	str	r5, [r4, #16]
	can0_mailbox.ul_datal = 0x0F0F0F0F;
   80454:	f04f 330f 	mov.w	r3, #252645135	; 0xf0f0f0f
   80458:	61a3      	str	r3, [r4, #24]
	can0_mailbox.ul_datah = 0x0F0F0F0F;
   8045a:	61e3      	str	r3, [r4, #28]
	can0_mailbox.uc_length = 8;
   8045c:	2308      	movs	r3, #8
   8045e:	71a3      	strb	r3, [r4, #6]
	can_mailbox_write(CAN0, &can0_mailbox);
   80460:	4621      	mov	r1, r4
   80462:	4630      	mov	r0, r6
   80464:	4b04      	ldr	r3, [pc, #16]	; (80478 <can_send+0x44>)
   80466:	4798      	blx	r3
	
	return 0;
   80468:	4628      	mov	r0, r5
   8046a:	bd70      	pop	{r4, r5, r6, pc}
   8046c:	20070614 	.word	0x20070614
   80470:	400b4000 	.word	0x400b4000
   80474:	00080175 	.word	0x00080175
   80478:	000801f7 	.word	0x000801f7

0008047c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   8047c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8047e:	480e      	ldr	r0, [pc, #56]	; (804b8 <sysclk_init+0x3c>)
   80480:	4b0e      	ldr	r3, [pc, #56]	; (804bc <sysclk_init+0x40>)
   80482:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80484:	213e      	movs	r1, #62	; 0x3e
   80486:	2000      	movs	r0, #0
   80488:	4b0d      	ldr	r3, [pc, #52]	; (804c0 <sysclk_init+0x44>)
   8048a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8048c:	4c0d      	ldr	r4, [pc, #52]	; (804c4 <sysclk_init+0x48>)
   8048e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80490:	2800      	cmp	r0, #0
   80492:	d0fc      	beq.n	8048e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80494:	4b0c      	ldr	r3, [pc, #48]	; (804c8 <sysclk_init+0x4c>)
   80496:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80498:	4a0c      	ldr	r2, [pc, #48]	; (804cc <sysclk_init+0x50>)
   8049a:	4b0d      	ldr	r3, [pc, #52]	; (804d0 <sysclk_init+0x54>)
   8049c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8049e:	4c0d      	ldr	r4, [pc, #52]	; (804d4 <sysclk_init+0x58>)
   804a0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   804a2:	2800      	cmp	r0, #0
   804a4:	d0fc      	beq.n	804a0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   804a6:	2010      	movs	r0, #16
   804a8:	4b0b      	ldr	r3, [pc, #44]	; (804d8 <sysclk_init+0x5c>)
   804aa:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   804ac:	4b0b      	ldr	r3, [pc, #44]	; (804dc <sysclk_init+0x60>)
   804ae:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   804b0:	4801      	ldr	r0, [pc, #4]	; (804b8 <sysclk_init+0x3c>)
   804b2:	4b02      	ldr	r3, [pc, #8]	; (804bc <sysclk_init+0x40>)
   804b4:	4798      	blx	r3
   804b6:	bd10      	pop	{r4, pc}
   804b8:	0501bd00 	.word	0x0501bd00
   804bc:	200700a5 	.word	0x200700a5
   804c0:	000808a1 	.word	0x000808a1
   804c4:	000808f5 	.word	0x000808f5
   804c8:	00080905 	.word	0x00080905
   804cc:	200d3f01 	.word	0x200d3f01
   804d0:	400e0600 	.word	0x400e0600
   804d4:	00080915 	.word	0x00080915
   804d8:	0008083d 	.word	0x0008083d
   804dc:	00080a15 	.word	0x00080a15

000804e0 <board_init>:
#include "ioport.h"
#include "can_driver.h"


void board_init(void)
{
   804e0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   804e2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   804e6:	4b22      	ldr	r3, [pc, #136]	; (80570 <board_init+0x90>)
   804e8:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   804ea:	200b      	movs	r0, #11
   804ec:	4c21      	ldr	r4, [pc, #132]	; (80574 <board_init+0x94>)
   804ee:	47a0      	blx	r4
   804f0:	200c      	movs	r0, #12
   804f2:	47a0      	blx	r4
   804f4:	200d      	movs	r0, #13
   804f6:	47a0      	blx	r4
   804f8:	200e      	movs	r0, #14
   804fa:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   804fc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80500:	203b      	movs	r0, #59	; 0x3b
   80502:	4c1d      	ldr	r4, [pc, #116]	; (80578 <board_init+0x98>)
   80504:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80506:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8050a:	2055      	movs	r0, #85	; 0x55
   8050c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8050e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80512:	2056      	movs	r0, #86	; 0x56
   80514:	47a0      	blx	r4
	
	
	#ifdef CONF_BOARD_CAN0
	/* Configure the CAN0 TX and RX pins. */
	gpio_configure_pin(PIN_CAN0_RX_IDX, PIN_CAN0_RX_FLAGS);
   80516:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8051a:	2001      	movs	r0, #1
   8051c:	47a0      	blx	r4
	gpio_configure_pin(PIN_CAN0_TX_IDX, PIN_CAN0_TX_FLAGS);
   8051e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80522:	2000      	movs	r0, #0
   80524:	47a0      	blx	r4
	/* Configure the transiver0 RS & EN pins. */
	gpio_configure_pin(PIN_CAN0_TR_RS_IDX, PIN_CAN0_TR_RS_FLAGS);
   80526:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   8052a:	2034      	movs	r0, #52	; 0x34
   8052c:	47a0      	blx	r4
	gpio_configure_pin(PIN_CAN0_TR_EN_IDX, PIN_CAN0_TR_EN_FLAGS);
   8052e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80532:	2035      	movs	r0, #53	; 0x35
   80534:	47a0      	blx	r4
	#endif

	#ifdef CONF_BOARD_CAN1
	/* Configure the CAN1 TX and RX pin. */
	gpio_configure_pin(PIN_CAN1_RX_IDX, PIN_CAN1_RX_FLAGS);
   80536:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8053a:	202f      	movs	r0, #47	; 0x2f
   8053c:	47a0      	blx	r4
	gpio_configure_pin(PIN_CAN1_TX_IDX, PIN_CAN1_TX_FLAGS);
   8053e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80542:	202e      	movs	r0, #46	; 0x2e
   80544:	47a0      	blx	r4
	//gpio_configure_pin(PIN_CAN1_TR_RS_IDX, PIN_CAN1_TR_RS_FLAGS);
	//gpio_configure_pin(PIN_CAN1_TR_EN_IDX, PIN_CAN1_TR_EN_FLAGS);
	#endif

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80546:	490d      	ldr	r1, [pc, #52]	; (8057c <board_init+0x9c>)
   80548:	2068      	movs	r0, #104	; 0x68
   8054a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8054c:	490c      	ldr	r1, [pc, #48]	; (80580 <board_init+0xa0>)
   8054e:	205c      	movs	r0, #92	; 0x5c
   80550:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80552:	4a0c      	ldr	r2, [pc, #48]	; (80584 <board_init+0xa4>)
   80554:	f44f 7140 	mov.w	r1, #768	; 0x300
   80558:	480b      	ldr	r0, [pc, #44]	; (80588 <board_init+0xa8>)
   8055a:	4b0c      	ldr	r3, [pc, #48]	; (8058c <board_init+0xac>)
   8055c:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   8055e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80562:	202b      	movs	r0, #43	; 0x2b
   80564:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80566:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8056a:	202a      	movs	r0, #42	; 0x2a
   8056c:	47a0      	blx	r4
   8056e:	bd10      	pop	{r4, pc}
   80570:	400e1a50 	.word	0x400e1a50
   80574:	00080925 	.word	0x00080925
   80578:	00080631 	.word	0x00080631
   8057c:	28000079 	.word	0x28000079
   80580:	28000001 	.word	0x28000001
   80584:	08000001 	.word	0x08000001
   80588:	400e0e00 	.word	0x400e0e00
   8058c:	00080701 	.word	0x00080701

00080590 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80590:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80592:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80596:	d016      	beq.n	805c6 <pio_set_peripheral+0x36>
   80598:	d80b      	bhi.n	805b2 <pio_set_peripheral+0x22>
   8059a:	b149      	cbz	r1, 805b0 <pio_set_peripheral+0x20>
   8059c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   805a0:	d105      	bne.n	805ae <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   805a2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   805a4:	6f01      	ldr	r1, [r0, #112]	; 0x70
   805a6:	400b      	ands	r3, r1
   805a8:	ea23 0302 	bic.w	r3, r3, r2
   805ac:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   805ae:	6042      	str	r2, [r0, #4]
   805b0:	4770      	bx	lr
	switch (ul_type) {
   805b2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   805b6:	d0fb      	beq.n	805b0 <pio_set_peripheral+0x20>
   805b8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   805bc:	d0f8      	beq.n	805b0 <pio_set_peripheral+0x20>
   805be:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   805c2:	d1f4      	bne.n	805ae <pio_set_peripheral+0x1e>
   805c4:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   805c6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   805c8:	4313      	orrs	r3, r2
   805ca:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   805cc:	e7ef      	b.n	805ae <pio_set_peripheral+0x1e>

000805ce <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   805ce:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   805d0:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   805d4:	bf14      	ite	ne
   805d6:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   805d8:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   805da:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   805de:	bf14      	ite	ne
   805e0:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   805e2:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   805e4:	f012 0f02 	tst.w	r2, #2
   805e8:	d107      	bne.n	805fa <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   805ea:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   805ee:	bf18      	it	ne
   805f0:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   805f4:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   805f6:	6001      	str	r1, [r0, #0]
   805f8:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   805fa:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   805fe:	e7f9      	b.n	805f4 <pio_set_input+0x26>

00080600 <pio_set_output>:
{
   80600:	b410      	push	{r4}
   80602:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   80604:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80606:	b944      	cbnz	r4, 8061a <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   80608:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   8060a:	b143      	cbz	r3, 8061e <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   8060c:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   8060e:	b942      	cbnz	r2, 80622 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   80610:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   80612:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80614:	6001      	str	r1, [r0, #0]
}
   80616:	bc10      	pop	{r4}
   80618:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   8061a:	6641      	str	r1, [r0, #100]	; 0x64
   8061c:	e7f5      	b.n	8060a <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   8061e:	6541      	str	r1, [r0, #84]	; 0x54
   80620:	e7f5      	b.n	8060e <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   80622:	6301      	str	r1, [r0, #48]	; 0x30
   80624:	e7f5      	b.n	80612 <pio_set_output+0x12>

00080626 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80626:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80628:	4770      	bx	lr

0008062a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   8062a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8062c:	4770      	bx	lr
	...

00080630 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80630:	b570      	push	{r4, r5, r6, lr}
   80632:	b082      	sub	sp, #8
   80634:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80636:	0943      	lsrs	r3, r0, #5
   80638:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8063c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80640:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   80642:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   80646:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8064a:	d031      	beq.n	806b0 <pio_configure_pin+0x80>
   8064c:	d816      	bhi.n	8067c <pio_configure_pin+0x4c>
   8064e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80652:	d01b      	beq.n	8068c <pio_configure_pin+0x5c>
   80654:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80658:	d116      	bne.n	80688 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8065a:	f000 001f 	and.w	r0, r0, #31
   8065e:	2601      	movs	r6, #1
   80660:	4086      	lsls	r6, r0
   80662:	4632      	mov	r2, r6
   80664:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80668:	4620      	mov	r0, r4
   8066a:	4b22      	ldr	r3, [pc, #136]	; (806f4 <pio_configure_pin+0xc4>)
   8066c:	4798      	blx	r3
	if (ul_pull_up_enable) {
   8066e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80672:	bf14      	ite	ne
   80674:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80676:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80678:	2001      	movs	r0, #1
   8067a:	e017      	b.n	806ac <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   8067c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80680:	d021      	beq.n	806c6 <pio_configure_pin+0x96>
   80682:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80686:	d01e      	beq.n	806c6 <pio_configure_pin+0x96>
		return 0;
   80688:	2000      	movs	r0, #0
   8068a:	e00f      	b.n	806ac <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8068c:	f000 001f 	and.w	r0, r0, #31
   80690:	2601      	movs	r6, #1
   80692:	4086      	lsls	r6, r0
   80694:	4632      	mov	r2, r6
   80696:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8069a:	4620      	mov	r0, r4
   8069c:	4b15      	ldr	r3, [pc, #84]	; (806f4 <pio_configure_pin+0xc4>)
   8069e:	4798      	blx	r3
	if (ul_pull_up_enable) {
   806a0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   806a4:	bf14      	ite	ne
   806a6:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   806a8:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   806aa:	2001      	movs	r0, #1
}
   806ac:	b002      	add	sp, #8
   806ae:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   806b0:	f000 011f 	and.w	r1, r0, #31
   806b4:	2601      	movs	r6, #1
   806b6:	462a      	mov	r2, r5
   806b8:	fa06 f101 	lsl.w	r1, r6, r1
   806bc:	4620      	mov	r0, r4
   806be:	4b0e      	ldr	r3, [pc, #56]	; (806f8 <pio_configure_pin+0xc8>)
   806c0:	4798      	blx	r3
	return 1;
   806c2:	4630      	mov	r0, r6
		break;
   806c4:	e7f2      	b.n	806ac <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   806c6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   806ca:	f000 011f 	and.w	r1, r0, #31
   806ce:	2601      	movs	r6, #1
   806d0:	ea05 0306 	and.w	r3, r5, r6
   806d4:	9300      	str	r3, [sp, #0]
   806d6:	f3c5 0380 	ubfx	r3, r5, #2, #1
   806da:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   806de:	bf14      	ite	ne
   806e0:	2200      	movne	r2, #0
   806e2:	2201      	moveq	r2, #1
   806e4:	fa06 f101 	lsl.w	r1, r6, r1
   806e8:	4620      	mov	r0, r4
   806ea:	4c04      	ldr	r4, [pc, #16]	; (806fc <pio_configure_pin+0xcc>)
   806ec:	47a0      	blx	r4
	return 1;
   806ee:	4630      	mov	r0, r6
		break;
   806f0:	e7dc      	b.n	806ac <pio_configure_pin+0x7c>
   806f2:	bf00      	nop
   806f4:	00080591 	.word	0x00080591
   806f8:	000805cf 	.word	0x000805cf
   806fc:	00080601 	.word	0x00080601

00080700 <pio_configure_pin_group>:
{
   80700:	b570      	push	{r4, r5, r6, lr}
   80702:	b082      	sub	sp, #8
   80704:	4605      	mov	r5, r0
   80706:	460e      	mov	r6, r1
   80708:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   8070a:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   8070e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80712:	d027      	beq.n	80764 <pio_configure_pin_group+0x64>
   80714:	d811      	bhi.n	8073a <pio_configure_pin_group+0x3a>
   80716:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8071a:	d016      	beq.n	8074a <pio_configure_pin_group+0x4a>
   8071c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80720:	d111      	bne.n	80746 <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80722:	460a      	mov	r2, r1
   80724:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80728:	4b19      	ldr	r3, [pc, #100]	; (80790 <pio_configure_pin_group+0x90>)
   8072a:	4798      	blx	r3
	if (ul_pull_up_enable) {
   8072c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80730:	bf14      	ite	ne
   80732:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80734:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   80736:	2001      	movs	r0, #1
   80738:	e012      	b.n	80760 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   8073a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   8073e:	d015      	beq.n	8076c <pio_configure_pin_group+0x6c>
   80740:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80744:	d012      	beq.n	8076c <pio_configure_pin_group+0x6c>
		return 0;
   80746:	2000      	movs	r0, #0
   80748:	e00a      	b.n	80760 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8074a:	460a      	mov	r2, r1
   8074c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80750:	4b0f      	ldr	r3, [pc, #60]	; (80790 <pio_configure_pin_group+0x90>)
   80752:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80754:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80758:	bf14      	ite	ne
   8075a:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   8075c:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   8075e:	2001      	movs	r0, #1
}
   80760:	b002      	add	sp, #8
   80762:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   80764:	4b0b      	ldr	r3, [pc, #44]	; (80794 <pio_configure_pin_group+0x94>)
   80766:	4798      	blx	r3
	return 1;
   80768:	2001      	movs	r0, #1
		break;
   8076a:	e7f9      	b.n	80760 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8076c:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   80770:	f004 0301 	and.w	r3, r4, #1
   80774:	9300      	str	r3, [sp, #0]
   80776:	f3c4 0380 	ubfx	r3, r4, #2, #1
   8077a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8077e:	bf14      	ite	ne
   80780:	2200      	movne	r2, #0
   80782:	2201      	moveq	r2, #1
   80784:	4631      	mov	r1, r6
   80786:	4628      	mov	r0, r5
   80788:	4c03      	ldr	r4, [pc, #12]	; (80798 <pio_configure_pin_group+0x98>)
   8078a:	47a0      	blx	r4
	return 1;
   8078c:	2001      	movs	r0, #1
		break;
   8078e:	e7e7      	b.n	80760 <pio_configure_pin_group+0x60>
   80790:	00080591 	.word	0x00080591
   80794:	000805cf 	.word	0x000805cf
   80798:	00080601 	.word	0x00080601

0008079c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8079c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   807a0:	4604      	mov	r4, r0
   807a2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   807a4:	4b0e      	ldr	r3, [pc, #56]	; (807e0 <pio_handler_process+0x44>)
   807a6:	4798      	blx	r3
   807a8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   807aa:	4620      	mov	r0, r4
   807ac:	4b0d      	ldr	r3, [pc, #52]	; (807e4 <pio_handler_process+0x48>)
   807ae:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   807b0:	4005      	ands	r5, r0
   807b2:	d013      	beq.n	807dc <pio_handler_process+0x40>
   807b4:	4c0c      	ldr	r4, [pc, #48]	; (807e8 <pio_handler_process+0x4c>)
   807b6:	f104 0660 	add.w	r6, r4, #96	; 0x60
   807ba:	e003      	b.n	807c4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   807bc:	42b4      	cmp	r4, r6
   807be:	d00d      	beq.n	807dc <pio_handler_process+0x40>
   807c0:	3410      	adds	r4, #16
		while (status != 0) {
   807c2:	b15d      	cbz	r5, 807dc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   807c4:	6820      	ldr	r0, [r4, #0]
   807c6:	4540      	cmp	r0, r8
   807c8:	d1f8      	bne.n	807bc <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   807ca:	6861      	ldr	r1, [r4, #4]
   807cc:	4229      	tst	r1, r5
   807ce:	d0f5      	beq.n	807bc <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   807d0:	68e3      	ldr	r3, [r4, #12]
   807d2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   807d4:	6863      	ldr	r3, [r4, #4]
   807d6:	ea25 0503 	bic.w	r5, r5, r3
   807da:	e7ef      	b.n	807bc <pio_handler_process+0x20>
   807dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   807e0:	00080627 	.word	0x00080627
   807e4:	0008062b 	.word	0x0008062b
   807e8:	2007057c 	.word	0x2007057c

000807ec <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   807ec:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   807ee:	210b      	movs	r1, #11
   807f0:	4801      	ldr	r0, [pc, #4]	; (807f8 <PIOA_Handler+0xc>)
   807f2:	4b02      	ldr	r3, [pc, #8]	; (807fc <PIOA_Handler+0x10>)
   807f4:	4798      	blx	r3
   807f6:	bd08      	pop	{r3, pc}
   807f8:	400e0e00 	.word	0x400e0e00
   807fc:	0008079d 	.word	0x0008079d

00080800 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80800:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80802:	210c      	movs	r1, #12
   80804:	4801      	ldr	r0, [pc, #4]	; (8080c <PIOB_Handler+0xc>)
   80806:	4b02      	ldr	r3, [pc, #8]	; (80810 <PIOB_Handler+0x10>)
   80808:	4798      	blx	r3
   8080a:	bd08      	pop	{r3, pc}
   8080c:	400e1000 	.word	0x400e1000
   80810:	0008079d 	.word	0x0008079d

00080814 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80814:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80816:	210d      	movs	r1, #13
   80818:	4801      	ldr	r0, [pc, #4]	; (80820 <PIOC_Handler+0xc>)
   8081a:	4b02      	ldr	r3, [pc, #8]	; (80824 <PIOC_Handler+0x10>)
   8081c:	4798      	blx	r3
   8081e:	bd08      	pop	{r3, pc}
   80820:	400e1200 	.word	0x400e1200
   80824:	0008079d 	.word	0x0008079d

00080828 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80828:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8082a:	210e      	movs	r1, #14
   8082c:	4801      	ldr	r0, [pc, #4]	; (80834 <PIOD_Handler+0xc>)
   8082e:	4b02      	ldr	r3, [pc, #8]	; (80838 <PIOD_Handler+0x10>)
   80830:	4798      	blx	r3
   80832:	bd08      	pop	{r3, pc}
   80834:	400e1400 	.word	0x400e1400
   80838:	0008079d 	.word	0x0008079d

0008083c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   8083c:	4a17      	ldr	r2, [pc, #92]	; (8089c <pmc_switch_mck_to_pllack+0x60>)
   8083e:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80840:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80844:	4318      	orrs	r0, r3
   80846:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80848:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8084a:	f013 0f08 	tst.w	r3, #8
   8084e:	d10a      	bne.n	80866 <pmc_switch_mck_to_pllack+0x2a>
   80850:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80854:	4911      	ldr	r1, [pc, #68]	; (8089c <pmc_switch_mck_to_pllack+0x60>)
   80856:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80858:	f012 0f08 	tst.w	r2, #8
   8085c:	d103      	bne.n	80866 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8085e:	3b01      	subs	r3, #1
   80860:	d1f9      	bne.n	80856 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   80862:	2001      	movs	r0, #1
   80864:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80866:	4a0d      	ldr	r2, [pc, #52]	; (8089c <pmc_switch_mck_to_pllack+0x60>)
   80868:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8086a:	f023 0303 	bic.w	r3, r3, #3
   8086e:	f043 0302 	orr.w	r3, r3, #2
   80872:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80874:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80876:	f013 0f08 	tst.w	r3, #8
   8087a:	d10a      	bne.n	80892 <pmc_switch_mck_to_pllack+0x56>
   8087c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80880:	4906      	ldr	r1, [pc, #24]	; (8089c <pmc_switch_mck_to_pllack+0x60>)
   80882:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80884:	f012 0f08 	tst.w	r2, #8
   80888:	d105      	bne.n	80896 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8088a:	3b01      	subs	r3, #1
   8088c:	d1f9      	bne.n	80882 <pmc_switch_mck_to_pllack+0x46>
			return 1;
   8088e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80890:	4770      	bx	lr
	return 0;
   80892:	2000      	movs	r0, #0
   80894:	4770      	bx	lr
   80896:	2000      	movs	r0, #0
   80898:	4770      	bx	lr
   8089a:	bf00      	nop
   8089c:	400e0600 	.word	0x400e0600

000808a0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   808a0:	b9c8      	cbnz	r0, 808d6 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   808a2:	4a11      	ldr	r2, [pc, #68]	; (808e8 <pmc_switch_mainck_to_xtal+0x48>)
   808a4:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   808a6:	0209      	lsls	r1, r1, #8
   808a8:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   808aa:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   808ae:	f023 0303 	bic.w	r3, r3, #3
   808b2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   808b6:	f043 0301 	orr.w	r3, r3, #1
   808ba:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   808bc:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   808be:	6e93      	ldr	r3, [r2, #104]	; 0x68
   808c0:	f013 0f01 	tst.w	r3, #1
   808c4:	d0fb      	beq.n	808be <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   808c6:	4a08      	ldr	r2, [pc, #32]	; (808e8 <pmc_switch_mainck_to_xtal+0x48>)
   808c8:	6a13      	ldr	r3, [r2, #32]
   808ca:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   808ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   808d2:	6213      	str	r3, [r2, #32]
   808d4:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   808d6:	4904      	ldr	r1, [pc, #16]	; (808e8 <pmc_switch_mainck_to_xtal+0x48>)
   808d8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   808da:	4a04      	ldr	r2, [pc, #16]	; (808ec <pmc_switch_mainck_to_xtal+0x4c>)
   808dc:	401a      	ands	r2, r3
   808de:	4b04      	ldr	r3, [pc, #16]	; (808f0 <pmc_switch_mainck_to_xtal+0x50>)
   808e0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   808e2:	620b      	str	r3, [r1, #32]
   808e4:	4770      	bx	lr
   808e6:	bf00      	nop
   808e8:	400e0600 	.word	0x400e0600
   808ec:	fec8fffc 	.word	0xfec8fffc
   808f0:	01370002 	.word	0x01370002

000808f4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   808f4:	4b02      	ldr	r3, [pc, #8]	; (80900 <pmc_osc_is_ready_mainck+0xc>)
   808f6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   808f8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   808fc:	4770      	bx	lr
   808fe:	bf00      	nop
   80900:	400e0600 	.word	0x400e0600

00080904 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80904:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80908:	4b01      	ldr	r3, [pc, #4]	; (80910 <pmc_disable_pllack+0xc>)
   8090a:	629a      	str	r2, [r3, #40]	; 0x28
   8090c:	4770      	bx	lr
   8090e:	bf00      	nop
   80910:	400e0600 	.word	0x400e0600

00080914 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80914:	4b02      	ldr	r3, [pc, #8]	; (80920 <pmc_is_locked_pllack+0xc>)
   80916:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80918:	f000 0002 	and.w	r0, r0, #2
   8091c:	4770      	bx	lr
   8091e:	bf00      	nop
   80920:	400e0600 	.word	0x400e0600

00080924 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80924:	282c      	cmp	r0, #44	; 0x2c
   80926:	d81e      	bhi.n	80966 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   80928:	281f      	cmp	r0, #31
   8092a:	d80c      	bhi.n	80946 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8092c:	4b11      	ldr	r3, [pc, #68]	; (80974 <pmc_enable_periph_clk+0x50>)
   8092e:	699a      	ldr	r2, [r3, #24]
   80930:	2301      	movs	r3, #1
   80932:	4083      	lsls	r3, r0
   80934:	4393      	bics	r3, r2
   80936:	d018      	beq.n	8096a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   80938:	2301      	movs	r3, #1
   8093a:	fa03 f000 	lsl.w	r0, r3, r0
   8093e:	4b0d      	ldr	r3, [pc, #52]	; (80974 <pmc_enable_periph_clk+0x50>)
   80940:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80942:	2000      	movs	r0, #0
   80944:	4770      	bx	lr
		ul_id -= 32;
   80946:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80948:	4b0a      	ldr	r3, [pc, #40]	; (80974 <pmc_enable_periph_clk+0x50>)
   8094a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   8094e:	2301      	movs	r3, #1
   80950:	4083      	lsls	r3, r0
   80952:	4393      	bics	r3, r2
   80954:	d00b      	beq.n	8096e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   80956:	2301      	movs	r3, #1
   80958:	fa03 f000 	lsl.w	r0, r3, r0
   8095c:	4b05      	ldr	r3, [pc, #20]	; (80974 <pmc_enable_periph_clk+0x50>)
   8095e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   80962:	2000      	movs	r0, #0
   80964:	4770      	bx	lr
		return 1;
   80966:	2001      	movs	r0, #1
   80968:	4770      	bx	lr
	return 0;
   8096a:	2000      	movs	r0, #0
   8096c:	4770      	bx	lr
   8096e:	2000      	movs	r0, #0
}
   80970:	4770      	bx	lr
   80972:	bf00      	nop
   80974:	400e0600 	.word	0x400e0600

00080978 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80978:	e7fe      	b.n	80978 <Dummy_Handler>
	...

0008097c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   8097c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8097e:	4b1c      	ldr	r3, [pc, #112]	; (809f0 <Reset_Handler+0x74>)
   80980:	4a1c      	ldr	r2, [pc, #112]	; (809f4 <Reset_Handler+0x78>)
   80982:	429a      	cmp	r2, r3
   80984:	d010      	beq.n	809a8 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   80986:	4b1c      	ldr	r3, [pc, #112]	; (809f8 <Reset_Handler+0x7c>)
   80988:	4a19      	ldr	r2, [pc, #100]	; (809f0 <Reset_Handler+0x74>)
   8098a:	429a      	cmp	r2, r3
   8098c:	d20c      	bcs.n	809a8 <Reset_Handler+0x2c>
   8098e:	3b01      	subs	r3, #1
   80990:	1a9b      	subs	r3, r3, r2
   80992:	f023 0303 	bic.w	r3, r3, #3
   80996:	3304      	adds	r3, #4
   80998:	4413      	add	r3, r2
   8099a:	4916      	ldr	r1, [pc, #88]	; (809f4 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   8099c:	f851 0b04 	ldr.w	r0, [r1], #4
   809a0:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   809a4:	429a      	cmp	r2, r3
   809a6:	d1f9      	bne.n	8099c <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   809a8:	4b14      	ldr	r3, [pc, #80]	; (809fc <Reset_Handler+0x80>)
   809aa:	4a15      	ldr	r2, [pc, #84]	; (80a00 <Reset_Handler+0x84>)
   809ac:	429a      	cmp	r2, r3
   809ae:	d20a      	bcs.n	809c6 <Reset_Handler+0x4a>
   809b0:	3b01      	subs	r3, #1
   809b2:	1a9b      	subs	r3, r3, r2
   809b4:	f023 0303 	bic.w	r3, r3, #3
   809b8:	3304      	adds	r3, #4
   809ba:	4413      	add	r3, r2
		*pDest++ = 0;
   809bc:	2100      	movs	r1, #0
   809be:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   809c2:	4293      	cmp	r3, r2
   809c4:	d1fb      	bne.n	809be <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   809c6:	4b0f      	ldr	r3, [pc, #60]	; (80a04 <Reset_Handler+0x88>)
   809c8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   809cc:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   809d0:	490d      	ldr	r1, [pc, #52]	; (80a08 <Reset_Handler+0x8c>)
   809d2:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   809d4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   809d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   809dc:	d203      	bcs.n	809e6 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   809de:	688b      	ldr	r3, [r1, #8]
   809e0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   809e4:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   809e6:	4b09      	ldr	r3, [pc, #36]	; (80a0c <Reset_Handler+0x90>)
   809e8:	4798      	blx	r3

	/* Branch to main function */
	main();
   809ea:	4b09      	ldr	r3, [pc, #36]	; (80a10 <Reset_Handler+0x94>)
   809ec:	4798      	blx	r3
   809ee:	e7fe      	b.n	809ee <Reset_Handler+0x72>
   809f0:	20070000 	.word	0x20070000
   809f4:	00080d98 	.word	0x00080d98
   809f8:	20070560 	.word	0x20070560
   809fc:	20070634 	.word	0x20070634
   80a00:	20070560 	.word	0x20070560
   80a04:	00080000 	.word	0x00080000
   80a08:	e000ed00 	.word	0xe000ed00
   80a0c:	00080bb5 	.word	0x00080bb5
   80a10:	00080b2d 	.word	0x00080b2d

00080a14 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80a14:	4b3d      	ldr	r3, [pc, #244]	; (80b0c <SystemCoreClockUpdate+0xf8>)
   80a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a18:	f003 0303 	and.w	r3, r3, #3
   80a1c:	2b03      	cmp	r3, #3
   80a1e:	d80e      	bhi.n	80a3e <SystemCoreClockUpdate+0x2a>
   80a20:	e8df f003 	tbb	[pc, r3]
   80a24:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80a28:	4b39      	ldr	r3, [pc, #228]	; (80b10 <SystemCoreClockUpdate+0xfc>)
   80a2a:	695b      	ldr	r3, [r3, #20]
   80a2c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80a30:	bf14      	ite	ne
   80a32:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80a36:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80a3a:	4b36      	ldr	r3, [pc, #216]	; (80b14 <SystemCoreClockUpdate+0x100>)
   80a3c:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80a3e:	4b33      	ldr	r3, [pc, #204]	; (80b0c <SystemCoreClockUpdate+0xf8>)
   80a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a42:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80a46:	2b70      	cmp	r3, #112	; 0x70
   80a48:	d057      	beq.n	80afa <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80a4a:	4b30      	ldr	r3, [pc, #192]	; (80b0c <SystemCoreClockUpdate+0xf8>)
   80a4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80a4e:	4931      	ldr	r1, [pc, #196]	; (80b14 <SystemCoreClockUpdate+0x100>)
   80a50:	f3c2 1202 	ubfx	r2, r2, #4, #3
   80a54:	680b      	ldr	r3, [r1, #0]
   80a56:	40d3      	lsrs	r3, r2
   80a58:	600b      	str	r3, [r1, #0]
   80a5a:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80a5c:	4b2b      	ldr	r3, [pc, #172]	; (80b0c <SystemCoreClockUpdate+0xf8>)
   80a5e:	6a1b      	ldr	r3, [r3, #32]
   80a60:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80a64:	d003      	beq.n	80a6e <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80a66:	4a2c      	ldr	r2, [pc, #176]	; (80b18 <SystemCoreClockUpdate+0x104>)
   80a68:	4b2a      	ldr	r3, [pc, #168]	; (80b14 <SystemCoreClockUpdate+0x100>)
   80a6a:	601a      	str	r2, [r3, #0]
   80a6c:	e7e7      	b.n	80a3e <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80a6e:	4a2b      	ldr	r2, [pc, #172]	; (80b1c <SystemCoreClockUpdate+0x108>)
   80a70:	4b28      	ldr	r3, [pc, #160]	; (80b14 <SystemCoreClockUpdate+0x100>)
   80a72:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80a74:	4b25      	ldr	r3, [pc, #148]	; (80b0c <SystemCoreClockUpdate+0xf8>)
   80a76:	6a1b      	ldr	r3, [r3, #32]
   80a78:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80a7c:	2b10      	cmp	r3, #16
   80a7e:	d005      	beq.n	80a8c <SystemCoreClockUpdate+0x78>
   80a80:	2b20      	cmp	r3, #32
   80a82:	d1dc      	bne.n	80a3e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   80a84:	4a24      	ldr	r2, [pc, #144]	; (80b18 <SystemCoreClockUpdate+0x104>)
   80a86:	4b23      	ldr	r3, [pc, #140]	; (80b14 <SystemCoreClockUpdate+0x100>)
   80a88:	601a      	str	r2, [r3, #0]
				break;
   80a8a:	e7d8      	b.n	80a3e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   80a8c:	4a24      	ldr	r2, [pc, #144]	; (80b20 <SystemCoreClockUpdate+0x10c>)
   80a8e:	4b21      	ldr	r3, [pc, #132]	; (80b14 <SystemCoreClockUpdate+0x100>)
   80a90:	601a      	str	r2, [r3, #0]
				break;
   80a92:	e7d4      	b.n	80a3e <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80a94:	4b1d      	ldr	r3, [pc, #116]	; (80b0c <SystemCoreClockUpdate+0xf8>)
   80a96:	6a1b      	ldr	r3, [r3, #32]
   80a98:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80a9c:	d00c      	beq.n	80ab8 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80a9e:	4a1e      	ldr	r2, [pc, #120]	; (80b18 <SystemCoreClockUpdate+0x104>)
   80aa0:	4b1c      	ldr	r3, [pc, #112]	; (80b14 <SystemCoreClockUpdate+0x100>)
   80aa2:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80aa4:	4b19      	ldr	r3, [pc, #100]	; (80b0c <SystemCoreClockUpdate+0xf8>)
   80aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80aa8:	f003 0303 	and.w	r3, r3, #3
   80aac:	2b02      	cmp	r3, #2
   80aae:	d016      	beq.n	80ade <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80ab0:	4a1c      	ldr	r2, [pc, #112]	; (80b24 <SystemCoreClockUpdate+0x110>)
   80ab2:	4b18      	ldr	r3, [pc, #96]	; (80b14 <SystemCoreClockUpdate+0x100>)
   80ab4:	601a      	str	r2, [r3, #0]
   80ab6:	e7c2      	b.n	80a3e <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80ab8:	4a18      	ldr	r2, [pc, #96]	; (80b1c <SystemCoreClockUpdate+0x108>)
   80aba:	4b16      	ldr	r3, [pc, #88]	; (80b14 <SystemCoreClockUpdate+0x100>)
   80abc:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80abe:	4b13      	ldr	r3, [pc, #76]	; (80b0c <SystemCoreClockUpdate+0xf8>)
   80ac0:	6a1b      	ldr	r3, [r3, #32]
   80ac2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80ac6:	2b10      	cmp	r3, #16
   80ac8:	d005      	beq.n	80ad6 <SystemCoreClockUpdate+0xc2>
   80aca:	2b20      	cmp	r3, #32
   80acc:	d1ea      	bne.n	80aa4 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   80ace:	4a12      	ldr	r2, [pc, #72]	; (80b18 <SystemCoreClockUpdate+0x104>)
   80ad0:	4b10      	ldr	r3, [pc, #64]	; (80b14 <SystemCoreClockUpdate+0x100>)
   80ad2:	601a      	str	r2, [r3, #0]
				break;
   80ad4:	e7e6      	b.n	80aa4 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   80ad6:	4a12      	ldr	r2, [pc, #72]	; (80b20 <SystemCoreClockUpdate+0x10c>)
   80ad8:	4b0e      	ldr	r3, [pc, #56]	; (80b14 <SystemCoreClockUpdate+0x100>)
   80ada:	601a      	str	r2, [r3, #0]
				break;
   80adc:	e7e2      	b.n	80aa4 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80ade:	4a0b      	ldr	r2, [pc, #44]	; (80b0c <SystemCoreClockUpdate+0xf8>)
   80ae0:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80ae2:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80ae4:	480b      	ldr	r0, [pc, #44]	; (80b14 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80ae6:	f3c1 410a 	ubfx	r1, r1, #16, #11
   80aea:	6803      	ldr	r3, [r0, #0]
   80aec:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80af0:	b2d2      	uxtb	r2, r2
   80af2:	fbb3 f3f2 	udiv	r3, r3, r2
   80af6:	6003      	str	r3, [r0, #0]
   80af8:	e7a1      	b.n	80a3e <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   80afa:	4a06      	ldr	r2, [pc, #24]	; (80b14 <SystemCoreClockUpdate+0x100>)
   80afc:	6813      	ldr	r3, [r2, #0]
   80afe:	490a      	ldr	r1, [pc, #40]	; (80b28 <SystemCoreClockUpdate+0x114>)
   80b00:	fba1 1303 	umull	r1, r3, r1, r3
   80b04:	085b      	lsrs	r3, r3, #1
   80b06:	6013      	str	r3, [r2, #0]
   80b08:	4770      	bx	lr
   80b0a:	bf00      	nop
   80b0c:	400e0600 	.word	0x400e0600
   80b10:	400e1a10 	.word	0x400e1a10
   80b14:	20070130 	.word	0x20070130
   80b18:	00b71b00 	.word	0x00b71b00
   80b1c:	003d0900 	.word	0x003d0900
   80b20:	007a1200 	.word	0x007a1200
   80b24:	0e4e1c00 	.word	0x0e4e1c00
   80b28:	aaaaaaab 	.word	0xaaaaaaab

00080b2c <main>:
/*  Initialize the priorities of various interrupts on the Cortex-M3 System */
static void prvInitializeInterruptPriorities(void);


int main (void)
{
   80b2c:	b580      	push	{r7, lr}
   80b2e:	b082      	sub	sp, #8
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   80b30:	4b17      	ldr	r3, [pc, #92]	; (80b90 <main+0x64>)
   80b32:	4798      	blx	r3
	board_init();
   80b34:	4b17      	ldr	r3, [pc, #92]	; (80b94 <main+0x68>)
   80b36:	4798      	blx	r3
	cpu_irq_enable();
   80b38:	2201      	movs	r2, #1
   80b3a:	4b17      	ldr	r3, [pc, #92]	; (80b98 <main+0x6c>)
   80b3c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80b3e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   80b42:	b662      	cpsie	i
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   80b44:	4b15      	ldr	r3, [pc, #84]	; (80b9c <main+0x70>)
   80b46:	22b0      	movs	r2, #176	; 0xb0
   80b48:	f883 232c 	strb.w	r2, [r3, #812]	; 0x32c
   80b4c:	22c0      	movs	r2, #192	; 0xc0
   80b4e:	f883 232b 	strb.w	r2, [r3, #811]	; 0x32b
{

  if(IRQn < 0) {
    return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get priority for Cortex-M  system interrupts */
  else {
    return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get priority for device specific interrupts  */
   80b52:	f893 332c 	ldrb.w	r3, [r3, #812]	; 0x32c
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
   80b56:	4a12      	ldr	r2, [pc, #72]	; (80ba0 <main+0x74>)
   80b58:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
   80b5a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
   80b5e:	041b      	lsls	r3, r3, #16
   80b60:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                 |
   80b62:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
   80b66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
   80b6a:	60d3      	str	r3, [r2, #12]
	//irq_register_handler(CAN0_IRQn,12); // this is prvInit, double check
	
	prvInitializeInterruptPriorities();
	NVIC_SetPriorityGrouping(0);
	
	can_init_asf();
   80b6c:	4b0d      	ldr	r3, [pc, #52]	; (80ba4 <main+0x78>)
   80b6e:	4798      	blx	r3
	

	
	while(1){
		
		can_send(123, 456, 1, 1, 1);
   80b70:	4f0d      	ldr	r7, [pc, #52]	; (80ba8 <main+0x7c>)
		can_global_send_transfer_cmd(CAN0, CAN_TCR_MB0);
   80b72:	4e0e      	ldr	r6, [pc, #56]	; (80bac <main+0x80>)
   80b74:	4d0e      	ldr	r5, [pc, #56]	; (80bb0 <main+0x84>)
		can_send(123, 456, 1, 1, 1);
   80b76:	2401      	movs	r4, #1
   80b78:	9400      	str	r4, [sp, #0]
   80b7a:	4623      	mov	r3, r4
   80b7c:	4622      	mov	r2, r4
   80b7e:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
   80b82:	207b      	movs	r0, #123	; 0x7b
   80b84:	47b8      	blx	r7
		can_global_send_transfer_cmd(CAN0, CAN_TCR_MB0);
   80b86:	4621      	mov	r1, r4
   80b88:	4630      	mov	r0, r6
   80b8a:	47a8      	blx	r5
   80b8c:	e7f3      	b.n	80b76 <main+0x4a>
   80b8e:	bf00      	nop
   80b90:	0008047d 	.word	0x0008047d
   80b94:	000804e1 	.word	0x000804e1
   80b98:	2007012c 	.word	0x2007012c
   80b9c:	e000e100 	.word	0xe000e100
   80ba0:	e000ed00 	.word	0xe000ed00
   80ba4:	00080381 	.word	0x00080381
   80ba8:	00080435 	.word	0x00080435
   80bac:	400b4000 	.word	0x400b4000
   80bb0:	00080169 	.word	0x00080169

00080bb4 <__libc_init_array>:
   80bb4:	b570      	push	{r4, r5, r6, lr}
   80bb6:	4e0f      	ldr	r6, [pc, #60]	; (80bf4 <__libc_init_array+0x40>)
   80bb8:	4d0f      	ldr	r5, [pc, #60]	; (80bf8 <__libc_init_array+0x44>)
   80bba:	1b76      	subs	r6, r6, r5
   80bbc:	10b6      	asrs	r6, r6, #2
   80bbe:	bf18      	it	ne
   80bc0:	2400      	movne	r4, #0
   80bc2:	d005      	beq.n	80bd0 <__libc_init_array+0x1c>
   80bc4:	3401      	adds	r4, #1
   80bc6:	f855 3b04 	ldr.w	r3, [r5], #4
   80bca:	4798      	blx	r3
   80bcc:	42a6      	cmp	r6, r4
   80bce:	d1f9      	bne.n	80bc4 <__libc_init_array+0x10>
   80bd0:	4e0a      	ldr	r6, [pc, #40]	; (80bfc <__libc_init_array+0x48>)
   80bd2:	4d0b      	ldr	r5, [pc, #44]	; (80c00 <__libc_init_array+0x4c>)
   80bd4:	f000 f8ce 	bl	80d74 <_init>
   80bd8:	1b76      	subs	r6, r6, r5
   80bda:	10b6      	asrs	r6, r6, #2
   80bdc:	bf18      	it	ne
   80bde:	2400      	movne	r4, #0
   80be0:	d006      	beq.n	80bf0 <__libc_init_array+0x3c>
   80be2:	3401      	adds	r4, #1
   80be4:	f855 3b04 	ldr.w	r3, [r5], #4
   80be8:	4798      	blx	r3
   80bea:	42a6      	cmp	r6, r4
   80bec:	d1f9      	bne.n	80be2 <__libc_init_array+0x2e>
   80bee:	bd70      	pop	{r4, r5, r6, pc}
   80bf0:	bd70      	pop	{r4, r5, r6, pc}
   80bf2:	bf00      	nop
   80bf4:	00080d80 	.word	0x00080d80
   80bf8:	00080d80 	.word	0x00080d80
   80bfc:	00080d88 	.word	0x00080d88
   80c00:	00080d80 	.word	0x00080d80

00080c04 <register_fini>:
   80c04:	4b02      	ldr	r3, [pc, #8]	; (80c10 <register_fini+0xc>)
   80c06:	b113      	cbz	r3, 80c0e <register_fini+0xa>
   80c08:	4802      	ldr	r0, [pc, #8]	; (80c14 <register_fini+0x10>)
   80c0a:	f000 b805 	b.w	80c18 <atexit>
   80c0e:	4770      	bx	lr
   80c10:	00000000 	.word	0x00000000
   80c14:	00080c25 	.word	0x00080c25

00080c18 <atexit>:
   80c18:	2300      	movs	r3, #0
   80c1a:	4601      	mov	r1, r0
   80c1c:	461a      	mov	r2, r3
   80c1e:	4618      	mov	r0, r3
   80c20:	f000 b81a 	b.w	80c58 <__register_exitproc>

00080c24 <__libc_fini_array>:
   80c24:	b538      	push	{r3, r4, r5, lr}
   80c26:	4c0a      	ldr	r4, [pc, #40]	; (80c50 <__libc_fini_array+0x2c>)
   80c28:	4d0a      	ldr	r5, [pc, #40]	; (80c54 <__libc_fini_array+0x30>)
   80c2a:	1b64      	subs	r4, r4, r5
   80c2c:	10a4      	asrs	r4, r4, #2
   80c2e:	d00a      	beq.n	80c46 <__libc_fini_array+0x22>
   80c30:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80c34:	3b01      	subs	r3, #1
   80c36:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80c3a:	3c01      	subs	r4, #1
   80c3c:	f855 3904 	ldr.w	r3, [r5], #-4
   80c40:	4798      	blx	r3
   80c42:	2c00      	cmp	r4, #0
   80c44:	d1f9      	bne.n	80c3a <__libc_fini_array+0x16>
   80c46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80c4a:	f000 b89d 	b.w	80d88 <_fini>
   80c4e:	bf00      	nop
   80c50:	00080d98 	.word	0x00080d98
   80c54:	00080d94 	.word	0x00080d94

00080c58 <__register_exitproc>:
   80c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80c5c:	4c27      	ldr	r4, [pc, #156]	; (80cfc <__register_exitproc+0xa4>)
   80c5e:	4607      	mov	r7, r0
   80c60:	6826      	ldr	r6, [r4, #0]
   80c62:	4688      	mov	r8, r1
   80c64:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   80c68:	4692      	mov	sl, r2
   80c6a:	4699      	mov	r9, r3
   80c6c:	2c00      	cmp	r4, #0
   80c6e:	d03c      	beq.n	80cea <__register_exitproc+0x92>
   80c70:	6865      	ldr	r5, [r4, #4]
   80c72:	2d1f      	cmp	r5, #31
   80c74:	dc1a      	bgt.n	80cac <__register_exitproc+0x54>
   80c76:	f105 0e01 	add.w	lr, r5, #1
   80c7a:	b17f      	cbz	r7, 80c9c <__register_exitproc+0x44>
   80c7c:	2001      	movs	r0, #1
   80c7e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   80c82:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   80c86:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
   80c8a:	fa00 f205 	lsl.w	r2, r0, r5
   80c8e:	4311      	orrs	r1, r2
   80c90:	2f02      	cmp	r7, #2
   80c92:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
   80c96:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   80c9a:	d020      	beq.n	80cde <__register_exitproc+0x86>
   80c9c:	3502      	adds	r5, #2
   80c9e:	f8c4 e004 	str.w	lr, [r4, #4]
   80ca2:	2000      	movs	r0, #0
   80ca4:	f844 8025 	str.w	r8, [r4, r5, lsl #2]
   80ca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80cac:	4b14      	ldr	r3, [pc, #80]	; (80d00 <__register_exitproc+0xa8>)
   80cae:	b30b      	cbz	r3, 80cf4 <__register_exitproc+0x9c>
   80cb0:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80cb4:	f3af 8000 	nop.w
   80cb8:	4604      	mov	r4, r0
   80cba:	b1d8      	cbz	r0, 80cf4 <__register_exitproc+0x9c>
   80cbc:	2000      	movs	r0, #0
   80cbe:	f8d6 3148 	ldr.w	r3, [r6, #328]	; 0x148
   80cc2:	f04f 0e01 	mov.w	lr, #1
   80cc6:	6060      	str	r0, [r4, #4]
   80cc8:	6023      	str	r3, [r4, #0]
   80cca:	4605      	mov	r5, r0
   80ccc:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   80cd0:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   80cd4:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   80cd8:	2f00      	cmp	r7, #0
   80cda:	d0df      	beq.n	80c9c <__register_exitproc+0x44>
   80cdc:	e7ce      	b.n	80c7c <__register_exitproc+0x24>
   80cde:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   80ce2:	431a      	orrs	r2, r3
   80ce4:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   80ce8:	e7d8      	b.n	80c9c <__register_exitproc+0x44>
   80cea:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   80cee:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   80cf2:	e7bd      	b.n	80c70 <__register_exitproc+0x18>
   80cf4:	f04f 30ff 	mov.w	r0, #4294967295
   80cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80cfc:	00080d70 	.word	0x00080d70
   80d00:	00000000 	.word	0x00000000

00080d04 <can_bit_time>:
   80d04:	02020308 02094b03 43020303 0303030a     .....K.....C....
   80d14:	040b4603 48040303 0404030c 040d4304     .F.....H.....C..
   80d24:	4d040404 0504040e 040f4004 43040505     ...M.....@.....C
   80d34:	05050510 06114504 47040505 06060512     .....E.....G....
   80d44:	06134304 44040606 06060714 08154604     .C.....D.....F..
   80d54:	47040606 07070716 08174404 46040708     ...G.....D.....F
   80d64:	08080718 08194304 44040808              .....C.....D

00080d70 <_global_impure_ptr>:
   80d70:	20070138                                8.. 

00080d74 <_init>:
   80d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d76:	bf00      	nop
   80d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80d7a:	bc08      	pop	{r3}
   80d7c:	469e      	mov	lr, r3
   80d7e:	4770      	bx	lr

00080d80 <__init_array_start>:
   80d80:	00080c05 	.word	0x00080c05

00080d84 <__frame_dummy_init_array_entry>:
   80d84:	00080119                                ....

00080d88 <_fini>:
   80d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d8a:	bf00      	nop
   80d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80d8e:	bc08      	pop	{r3}
   80d90:	469e      	mov	lr, r3
   80d92:	4770      	bx	lr

00080d94 <__fini_array_start>:
   80d94:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070130 	.word	0x20070130

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <g_interrupt_enabled>:
2007012c:	00000001                                ....

20070130 <SystemCoreClock>:
20070130:	003d0900 00000000                       ..=.....

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...
