{"Source Block": ["hdl/library/common/ad_addsub.v@69:79@HdlIdDef", "  input                     CE;\n\n  // registers\n\n  reg     [(A_WIDTH-1):0]   out = 'b0;\n  reg     [A_WIDTH:0]       out_d = 'b0;\n  reg     [A_WIDTH:0]       out_d2 = 'b0;\n  reg     [(A_WIDTH-1):0]   A_d = 'b0;\n  reg     [(A_WIDTH-1):0]   A_d2 = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d2 = 'b0;\n"], "Clone Blocks": [["hdl/library/common/ad_addsub.v@71:81", "  // registers\n\n  reg     [(A_WIDTH-1):0]   out = 'b0;\n  reg     [A_WIDTH:0]       out_d = 'b0;\n  reg     [A_WIDTH:0]       out_d2 = 'b0;\n  reg     [(A_WIDTH-1):0]   A_d = 'b0;\n  reg     [(A_WIDTH-1):0]   A_d2 = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d2 = 'b0;\n\n  // constant regs\n"], ["hdl/library/common/ad_addsub.v@70:80", "\n  // registers\n\n  reg     [(A_WIDTH-1):0]   out = 'b0;\n  reg     [A_WIDTH:0]       out_d = 'b0;\n  reg     [A_WIDTH:0]       out_d2 = 'b0;\n  reg     [(A_WIDTH-1):0]   A_d = 'b0;\n  reg     [(A_WIDTH-1):0]   A_d2 = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d2 = 'b0;\n\n"], ["hdl/library/common/ad_addsub.v@74:84", "  reg     [A_WIDTH:0]       out_d = 'b0;\n  reg     [A_WIDTH:0]       out_d2 = 'b0;\n  reg     [(A_WIDTH-1):0]   A_d = 'b0;\n  reg     [(A_WIDTH-1):0]   A_d2 = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d2 = 'b0;\n\n  // constant regs\n\n  reg     [(A_WIDTH-1):0]   B_reg = CONST_VALUE;\n\n"], ["hdl/library/common/ad_addsub.v@72:82", "\n  reg     [(A_WIDTH-1):0]   out = 'b0;\n  reg     [A_WIDTH:0]       out_d = 'b0;\n  reg     [A_WIDTH:0]       out_d2 = 'b0;\n  reg     [(A_WIDTH-1):0]   A_d = 'b0;\n  reg     [(A_WIDTH-1):0]   A_d2 = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d2 = 'b0;\n\n  // constant regs\n\n"], ["hdl/library/common/ad_addsub.v@73:83", "  reg     [(A_WIDTH-1):0]   out = 'b0;\n  reg     [A_WIDTH:0]       out_d = 'b0;\n  reg     [A_WIDTH:0]       out_d2 = 'b0;\n  reg     [(A_WIDTH-1):0]   A_d = 'b0;\n  reg     [(A_WIDTH-1):0]   A_d2 = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d2 = 'b0;\n\n  // constant regs\n\n  reg     [(A_WIDTH-1):0]   B_reg = CONST_VALUE;\n"]], "Diff Content": {"Delete": [[74, "  reg     [A_WIDTH:0]       out_d = 'b0;\n"]], "Add": []}}