digraph ForwardingUnit {
stylesheet = "styles.css"
rankdir="LR" 

subgraph cluster_ForwardingUnit {
  label="ForwardingUnit"
  URL=""
  bgcolor="#FFF8DC"
  cluster_ForwardingUnit_io_rs1 [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_rs1" rank="0"]
     
cluster_ForwardingUnit_io_rs2 [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_rs2" rank="0"]
     
cluster_ForwardingUnit_io_exmemrd [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_exmemrd" rank="0"]
     
cluster_ForwardingUnit_io_exmemrw [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_exmemrw" rank="0"]
     
cluster_ForwardingUnit_io_memwbrd [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_memwbrd" rank="0"]
     
cluster_ForwardingUnit_io_memwbrw [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_memwbrw" rank="0"]
     
cluster_ForwardingUnit_io_forwardA [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_forwardA" rank="1000"]
     
cluster_ForwardingUnit_io_forwardB [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_forwardB" rank="1000"]
     
cluster_ForwardingUnit__T [label = "_T" shape="rectangle"]; 

op_eq_345 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_521785226 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">1</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_346 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_347 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_348 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

mux_502205802 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">2</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_and_349 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_350 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_351 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_352 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

mux_53686506 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">1</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_353 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_354 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_355 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_356 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

mux_944330222 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">2</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_and_357 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_358 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_359 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_360 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

  op_and_354:out -> op_and_353:in1
  op_neq_360:out -> op_and_358:in2
  cluster_ForwardingUnit_io_exmemrd -> op_neq_356:in1
  op_and_358:out -> op_and_357:in1
  cluster_ForwardingUnit_io_rs1 -> op_eq_351:in1
  op_eq_345:out -> cluster_ForwardingUnit__T
  cluster_ForwardingUnit_io_rs2 -> op_eq_355:in1
  cluster_ForwardingUnit_io_memwbrw -> op_and_349:in2
  cluster_ForwardingUnit_io_rs2 -> op_eq_359:in1
  op_and_353:out -> mux_53686506:select
  op_eq_351:out -> op_and_350:in1
  cluster_ForwardingUnit_io_exmemrd -> op_neq_348:in1
  mux_53686506:out -> cluster_ForwardingUnit_io_forwardB
  op_eq_355:out -> op_and_354:in1
  cluster_ForwardingUnit_io_exmemrw -> op_and_346:in2
  op_eq_359:out -> op_and_358:in1
  mux_944330222:out -> mux_53686506:in2
  cluster_ForwardingUnit_io_memwbrd -> op_neq_360:in1
  op_and_350:out -> op_and_349:in1
  cluster_ForwardingUnit_io_exmemrd -> op_eq_345:in2
  op_neq_348:out -> op_and_347:in2
  cluster_ForwardingUnit_io_memwbrd -> op_eq_351:in2
  mux_521785226:out -> cluster_ForwardingUnit_io_forwardA
  cluster_ForwardingUnit_io_exmemrd -> op_eq_355:in2
  op_and_347:out -> op_and_346:in1
  cluster_ForwardingUnit_io_exmemrw -> op_and_353:in2
  cluster_ForwardingUnit_io_memwbrd -> op_eq_359:in2
  cluster_ForwardingUnit__T -> op_and_347:in1
  op_neq_352:out -> op_and_350:in2
  mux_502205802:out -> mux_521785226:in2
  cluster_ForwardingUnit_io_memwbrw -> op_and_357:in2
  op_and_346:out -> mux_521785226:select
  cluster_ForwardingUnit_io_rs1 -> op_eq_345:in1
  op_and_349:out -> mux_502205802:select
  op_neq_356:out -> op_and_354:in2
  op_and_357:out -> mux_944330222:select
  cluster_ForwardingUnit_io_memwbrd -> op_neq_352:in1
  
  
}
     
}
