v 20121123 2
C 16200 49300 1 0 0 3.3V-plus-1.sym
C 16300 48000 1 0 0 gnd-1.sym
N 15800 48700 15400 48700 4
N 17000 46900 20000 46900 4
N 15400 47700 20000 47700 4
N 15400 46300 21300 46300 4
N 15600 46300 15600 48900 4
N 15800 47700 15800 48500 4
C 18400 49400 1 0 0 3.3V-plus-1.sym
C 18500 48100 1 0 0 gnd-1.sym
N 18000 49000 18000 46900 4
N 18000 49200 18000 49900 4
C 21000 47400 1 0 1 2n7002.sym
{
T 20900 48200 5 10 0 1 0 6 1
value=2N7002P
T 20500 48000 5 10 0 1 0 6 1
footprint=SOT23
T 19500 48000 5 10 0 1 0 6 1
device=NMOS
T 21100 47800 5 10 1 1 0 6 1
refdes=M3
}
C 20000 47400 1 0 0 2n7002.sym
{
T 20100 48200 5 10 0 1 0 0 1
value=2N7002P
T 20500 48000 5 10 0 1 0 0 1
footprint=SOT23
T 21500 48000 5 10 0 1 0 0 1
device=NMOS
T 19900 47800 5 10 1 1 0 0 1
refdes=M1
}
C 20000 46600 1 0 0 2n7002.sym
{
T 20100 47400 5 10 0 1 0 0 1
value=2N7002P
T 20500 47200 5 10 0 1 0 0 1
footprint=SOT23
T 21500 47200 5 10 0 1 0 0 1
device=NMOS
T 19900 47000 5 10 1 1 0 0 1
refdes=M2
}
C 21000 46600 1 0 1 2n7002.sym
{
T 20900 47400 5 10 0 1 0 6 1
value=2N7002P
T 20500 47200 5 10 0 1 0 6 1
footprint=SOT23
T 19500 47200 5 10 0 1 0 6 1
device=NMOS
T 21100 47000 5 10 1 1 0 6 1
refdes=M4
}
N 20600 47100 20400 47100 4
N 20400 47900 20600 47900 4
N 20400 46700 20600 46700 4
C 20600 47900 1 90 0 resistor-1.sym
{
T 20200 48200 5 10 0 0 90 0 1
device=RESISTOR
T 20300 48600 5 10 1 1 180 0 1
refdes=R1
T 20600 48700 5 10 1 1 0 0 1
value=3.3k
}
C 20300 48800 1 0 0 3.3V-plus-1.sym
C 20400 46400 1 0 0 gnd-1.sym
N 21000 46900 21600 46900 4
N 21600 46900 21600 49900 4
N 20500 47900 20800 48200 4
N 17000 49900 17000 48800 4
N 16800 48800 17000 48800 4
N 17000 49900 21600 49900 4
N 20400 47500 20600 47500 4
N 21300 47700 21300 46300 4
C 15800 48300 1 0 0 andnand.sym
{
T 16350 48750 5 10 1 1 0 0 1
refdes=S1
}
N 15600 48900 15800 48900 4
C 18000 48400 1 0 0 nor1and.sym
{
T 18550 48850 5 10 1 1 0 0 1
refdes=S3
}
C 17000 48200 1 0 0 nor.sym
{
T 17300 48650 5 10 1 1 0 0 1
refdes=S2
}
N 17800 48700 18200 48700 4
N 17000 48600 17000 46900 4
C 17100 49200 1 0 0 3.3V-plus-1.sym
C 17200 47900 1 0 0 gnd-1.sym
N 20500 47500 20500 47100 4
N 21300 47700 21000 47700 4
C 14800 49000 1 0 0 in-1.sym
{
T 14800 49300 5 10 0 0 0 0 1
device=INPUT
T 14600 49050 5 10 1 1 0 0 1
refdes=A
}
C 14800 47600 1 0 0 in-1.sym
{
T 14800 47900 5 10 0 0 0 0 1
device=INPUT
T 14600 47650 5 10 1 1 0 0 1
refdes=A#
}
C 14800 48600 1 0 0 in-1.sym
{
T 14800 48900 5 10 0 0 0 0 1
device=INPUT
T 14600 48650 5 10 1 1 0 0 1
refdes=B
}
C 14800 46200 1 0 0 in-1.sym
{
T 14800 46500 5 10 0 0 0 0 1
device=INPUT
T 14600 46250 5 10 1 1 0 0 1
refdes=B#
}
C 16400 46800 1 0 0 in-1.sym
{
T 16400 47100 5 10 0 0 0 0 1
device=INPUT
T 16200 46800 5 10 1 1 0 0 1
refdes=C#
}
C 15800 47300 1 0 0 in-1.sym
{
T 15800 47600 5 10 0 0 0 0 1
device=INPUT
T 15900 47200 5 10 1 1 0 0 1
refdes=GND
}
C 15800 49200 1 0 0 in-1.sym
{
T 15800 49500 5 10 0 0 0 0 1
device=INPUT
T 15800 49400 5 10 1 1 0 0 1
refdes=Vdd
}
C 19000 48800 1 0 0 out-1.sym
{
T 19000 49100 5 10 0 0 0 0 1
device=OUTPUT
T 19600 48850 5 10 1 1 0 0 1
refdes=Q
}
C 20800 48100 1 0 0 out-1.sym
{
T 20800 48400 5 10 0 0 0 0 1
device=OUTPUT
T 21200 48400 5 10 1 1 180 0 1
refdes=Co
}
N 15400 49100 15800 49100 4
C 16300 47100 1 0 0 gnd-1.sym
