// Seed: 1509331646
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output tri0 id_2,
    output wand id_3,
    output supply0 id_4,
    output uwire id_5,
    output wire id_6,
    input supply0 id_7,
    output logic id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri1 id_11,
    output wire id_12,
    input tri0 id_13,
    input logic id_14,
    input uwire id_15,
    input wire id_16
);
  nand primCall (id_1, id_10, id_11, id_13, id_14, id_15, id_16, id_7, id_9);
  module_0 modCall_1 ();
  wire id_18;
  wire id_19;
  always @(1 or posedge id_16) begin : LABEL_0
    id_8 <= id_14;
    id_3 = {(1) {1}};
  end
  wire id_20;
  assign id_6 = id_10;
endmodule
