<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/vector/AMD64VectorBinary.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../../style.css" />
    <script type="text/javascript" src="../../../../../../../../../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
<a name="1" id="anc1"></a><span class="line-modified">  2  * Copyright (c) 2013, 2018, Oracle and/or its affiliates. All rights reserved.</span>
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  */
 23 
 24 
 25 package org.graalvm.compiler.lir.amd64.vector;
 26 
 27 import static jdk.vm.ci.code.ValueUtil.asRegister;
 28 import static jdk.vm.ci.code.ValueUtil.isRegister;
 29 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.COMPOSITE;
 30 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.REG;
 31 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.STACK;
 32 
 33 import org.graalvm.compiler.asm.amd64.AMD64Address;
 34 import org.graalvm.compiler.asm.amd64.AMD64Assembler.VexRRIOp;
 35 import org.graalvm.compiler.asm.amd64.AMD64Assembler.VexRVMOp;
 36 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
 37 import org.graalvm.compiler.asm.amd64.AVXKind;
<a name="2" id="anc2"></a>
 38 import org.graalvm.compiler.lir.LIRFrameState;
 39 import org.graalvm.compiler.lir.LIRInstructionClass;
 40 import org.graalvm.compiler.lir.Opcode;
 41 import org.graalvm.compiler.lir.amd64.AMD64AddressValue;
<a name="3" id="anc3"></a><span class="line-removed"> 42 import org.graalvm.compiler.lir.amd64.AMD64LIRInstruction;</span>
 43 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
 44 
<a name="4" id="anc4"></a>
 45 import jdk.vm.ci.meta.AllocatableValue;
 46 
 47 public class AMD64VectorBinary {
 48 
<a name="5" id="anc5"></a><span class="line-modified"> 49     public static final class AVXBinaryOp extends AMD64LIRInstruction {</span>
 50         public static final LIRInstructionClass&lt;AVXBinaryOp&gt; TYPE = LIRInstructionClass.create(AVXBinaryOp.class);
 51 
 52         @Opcode private final VexRVMOp opcode;
<a name="6" id="anc6"></a><span class="line-removed"> 53         private final AVXKind.AVXSize size;</span>
 54 
 55         @Def({REG}) protected AllocatableValue result;
 56         @Use({REG}) protected AllocatableValue x;
 57         @Use({REG, STACK}) protected AllocatableValue y;
 58 
 59         public AVXBinaryOp(VexRVMOp opcode, AVXKind.AVXSize size, AllocatableValue result, AllocatableValue x, AllocatableValue y) {
<a name="7" id="anc7"></a><span class="line-modified"> 60             super(TYPE);</span>
 61             this.opcode = opcode;
<a name="8" id="anc8"></a><span class="line-removed"> 62             this.size = size;</span>
 63             this.result = result;
 64             this.x = x;
 65             this.y = y;
 66         }
 67 
 68         @Override
 69         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
 70             if (isRegister(y)) {
 71                 opcode.emit(masm, size, asRegister(result), asRegister(x), asRegister(y));
 72             } else {
 73                 opcode.emit(masm, size, asRegister(result), asRegister(x), (AMD64Address) crb.asAddress(y));
 74             }
 75         }
 76     }
 77 
<a name="9" id="anc9"></a><span class="line-modified"> 78     public static final class AVXBinaryConstOp extends AMD64LIRInstruction {</span>
 79 
 80         public static final LIRInstructionClass&lt;AVXBinaryConstOp&gt; TYPE = LIRInstructionClass.create(AVXBinaryConstOp.class);
 81 
 82         @Opcode private final VexRRIOp opcode;
<a name="10" id="anc10"></a><span class="line-removed"> 83         private final AVXKind.AVXSize size;</span>
 84 
 85         @Def({REG}) protected AllocatableValue result;
 86         @Use({REG}) protected AllocatableValue x;
 87         protected int y;
 88 
 89         public AVXBinaryConstOp(VexRRIOp opcode, AVXKind.AVXSize size, AllocatableValue result, AllocatableValue x, int y) {
<a name="11" id="anc11"></a><span class="line-modified"> 90             super(TYPE);</span>
 91             assert (y &amp; 0xFF) == y;
 92             this.opcode = opcode;
<a name="12" id="anc12"></a><span class="line-removed"> 93             this.size = size;</span>
 94             this.result = result;
 95             this.x = x;
 96             this.y = y;
 97         }
 98 
 99         @Override
100         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
101             opcode.emit(masm, size, asRegister(result), asRegister(x), y);
102         }
103     }
104 
<a name="13" id="anc13"></a><span class="line-modified">105     public static final class AVXBinaryMemoryOp extends AMD64LIRInstruction {</span>






























106         public static final LIRInstructionClass&lt;AVXBinaryMemoryOp&gt; TYPE = LIRInstructionClass.create(AVXBinaryMemoryOp.class);
107 
108         @Opcode private final VexRVMOp opcode;
<a name="14" id="anc14"></a><span class="line-removed">109         private final AVXKind.AVXSize size;</span>
110 
111         @Def({REG}) protected AllocatableValue result;
112         @Use({REG}) protected AllocatableValue x;
113         @Use({COMPOSITE}) protected AMD64AddressValue y;
114         @State protected LIRFrameState state;
115 
116         public AVXBinaryMemoryOp(VexRVMOp opcode, AVXKind.AVXSize size, AllocatableValue result, AllocatableValue x, AMD64AddressValue y, LIRFrameState state) {
<a name="15" id="anc15"></a><span class="line-modified">117             super(TYPE);</span>
118             this.opcode = opcode;
<a name="16" id="anc16"></a><span class="line-removed">119             this.size = size;</span>
120             this.result = result;
121             this.x = x;
122             this.y = y;
123             this.state = state;
124         }
125 
126         @Override
127         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
128             if (state != null) {
129                 crb.recordImplicitException(masm.position(), state);
130             }
131             opcode.emit(masm, size, asRegister(result), asRegister(x), y.toAddress());
132         }
133     }
134 }
<a name="17" id="anc17"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="17" type="hidden" />
</body>
</html>