V3 3
FL /home/aelg/projekt/VHDL/Lab1/sender.vhd 2012/01/26.19:09:43 K.31
EN work/sender 1327601392 FL /home/aelg/projekt/VHDL/Lab1/sender.vhd \
      PB ieee/std_logic_1164 1200023565 PB ieee/std_logic_arith 1200023566 \
      PB ieee/STD_LOGIC_UNSIGNED 1200023567
AR work/sender/Behavioral 1327601393 \
      FL /home/aelg/projekt/VHDL/Lab1/sender.vhd EN work/sender 1327601392
