// Assembler_Verilog_CPU_32.cpp : This file contains the 'main' function. Program execution begins and ends there.
//

#pragma once

#define ADD     "0000000"
#define SUB		"0000001"
#define MUL		"0000010"
#define DIV		"0000011"
#define SLT		"0000100"
#define SLTI	"0000101"
#define SLTU	"0000110"
#define SLTUI	"0000111"
#define LUI		"0001000"
#define AUIP	"0001001"
#define ADDI	"0001010"
#define SUBI	"0001011"
#define MULI	"0001100"
#define DIVI	"0001101"
#define ADDW	"0001110"
#define ADDIW	"0001111"
#define SUBW	"0010000"
#define SUBIW	"0010001"
#define MULW	"0010010"
#define MULIW	"0010011"
#define DIVW	"0010100"
#define DIVIW	"0010101"
#define OR		"0010110"
#define AND		"0010111"
#define XOR		"0011000"
#define NOT		"0011001"
#define ORI		"0011010"
#define ANDI	"0011011"
#define XORI	"0011100"
#define NOTI	"0011101"
#define SLL		"0011110"
#define SRL		"0011111"
#define SRA		"0100000"
#define SLLI	"0100001"
#define SRLI	"0100010"
#define SRAI	"0100011"
#define LW		"0100100"
#define LH		"0100101"
#define LB		"0100110"
#define SW		"0100111"
#define SH		"0101000"
#define SB		"0101001"
#define BEQ		"0101010"
#define BNE		"0101011"
#define BGE		"0101100"
#define BGEU	"0101101"
#define BLT		"0101110"
#define BLTU	"0101111"
#define JAL		"0110000"
#define JALR	"0110001"
#define MLW		"0110010"
#define MSW		"0110011"
#define MOR		"0110100"
#define MAND	"0110101"
#define MXOR	"0110110"
#define MNOR	"0110111"
#define MNAND	"0111000"
#define MXNOR	"0111001"
#define MORM	"0111010"
#define MANDM	"0111011"
#define MXORM	"0111100"
#define MNORM	"0111101"
#define MNANDM	"0111110"
#define MXNORM	"0111111"
