Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 15:44:15 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1957)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5659)
5. checking no_input_delay (16)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1957)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2_receiver/db_clk/O_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ps2_receiver/oflag_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 1803 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5659)
---------------------------------------------------
 There are 5659 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.274        0.000                      0                  213        0.098        0.000                      0                  213        4.500        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.274        0.000                      0                  213        0.098        0.000                      0                  213        4.500        0.000                       0                   143  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 1.544ns (22.477%)  route 5.325ns (77.523%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  vga/h_count_reg_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_count_reg_reg[4]_rep__3/Q
                         net (fo=64, routed)          3.140     8.748    at/rom_en/addr_reg_reg_rep_i_328_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.872 r  at/rom_en/addr_reg_reg_rep_i_720/O
                         net (fo=1, routed)           0.000     8.872    at/rom_en/addr_reg_reg_rep_i_720_n_0
    SLICE_X15Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     9.084 r  at/rom_en/addr_reg_reg_rep_i_329/O
                         net (fo=1, routed)           0.000     9.084    at/rom_en/addr_reg_reg_rep_i_329_n_0
    SLICE_X15Y41         MUXF8 (Prop_muxf8_I1_O)      0.094     9.178 r  at/rom_en/addr_reg_reg_rep_i_133/O
                         net (fo=1, routed)           1.108    10.286    at/rom_en/addr_reg_reg_rep_i_133_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.316    10.602 r  at/rom_en/addr_reg_reg_rep_i_42/O
                         net (fo=1, routed)           0.000    10.602    at/rom_en/addr_reg_reg_rep_i_42_n_0
    SLICE_X11Y25         MUXF7 (Prop_muxf7_I0_O)      0.238    10.840 r  at/rom_en/addr_reg_reg_rep_i_18/O
                         net (fo=1, routed)           0.000    10.840    at/rom_en/addr_reg_reg_rep_i_18_n_0
    SLICE_X11Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    10.944 r  at/rom_en/addr_reg_reg_rep_i_6/O
                         net (fo=2, routed)           1.077    12.021    at/rom_en/sel[5]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.758    14.295    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 1.544ns (22.477%)  route 5.325ns (77.523%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  vga/h_count_reg_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_count_reg_reg[4]_rep__3/Q
                         net (fo=64, routed)          3.140     8.748    at/rom_en/addr_reg_reg_rep_i_328_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.872 r  at/rom_en/addr_reg_reg_rep_i_720/O
                         net (fo=1, routed)           0.000     8.872    at/rom_en/addr_reg_reg_rep_i_720_n_0
    SLICE_X15Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     9.084 r  at/rom_en/addr_reg_reg_rep_i_329/O
                         net (fo=1, routed)           0.000     9.084    at/rom_en/addr_reg_reg_rep_i_329_n_0
    SLICE_X15Y41         MUXF8 (Prop_muxf8_I1_O)      0.094     9.178 r  at/rom_en/addr_reg_reg_rep_i_133/O
                         net (fo=1, routed)           1.108    10.286    at/rom_en/addr_reg_reg_rep_i_133_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.316    10.602 r  at/rom_en/addr_reg_reg_rep_i_42/O
                         net (fo=1, routed)           0.000    10.602    at/rom_en/addr_reg_reg_rep_i_42_n_0
    SLICE_X11Y25         MUXF7 (Prop_muxf7_I0_O)      0.238    10.840 r  at/rom_en/addr_reg_reg_rep_i_18/O
                         net (fo=1, routed)           0.000    10.840    at/rom_en/addr_reg_reg_rep_i_18_n_0
    SLICE_X11Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    10.944 r  at/rom_en/addr_reg_reg_rep_i_6/O
                         net (fo=2, routed)           1.077    12.021    at/rom_en/sel[5]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.758    14.295    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.546ns (22.896%)  route 5.206ns (77.104%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  vga/h_count_reg_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_count_reg_reg[4]_rep__4/Q
                         net (fo=64, routed)          2.978     8.586    at/rom_en/addr_reg_reg_rep_i_360_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.710 r  at/rom_en/addr_reg_reg_rep_i_785/O
                         net (fo=1, routed)           0.000     8.710    at/rom_en/addr_reg_reg_rep_i_785_n_0
    SLICE_X11Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     8.927 r  at/rom_en/addr_reg_reg_rep_i_361/O
                         net (fo=1, routed)           0.000     8.927    at/rom_en/addr_reg_reg_rep_i_361_n_0
    SLICE_X11Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     9.021 r  at/rom_en/addr_reg_reg_rep_i_149/O
                         net (fo=1, routed)           1.044    10.065    at/rom_en/addr_reg_reg_rep_i_149_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.316    10.381 r  at/rom_en/addr_reg_reg_rep_i_46/O
                         net (fo=1, routed)           0.000    10.381    at/rom_en/addr_reg_reg_rep_i_46_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I0_O)      0.241    10.622 r  at/rom_en/addr_reg_reg_rep_i_20/O
                         net (fo=1, routed)           0.000    10.622    at/rom_en/addr_reg_reg_rep_i_20_n_0
    SLICE_X8Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    10.720 r  at/rom_en/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           1.184    11.905    at/rom_en/sel[4]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.546ns (22.896%)  route 5.206ns (77.104%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  vga/h_count_reg_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_count_reg_reg[4]_rep__4/Q
                         net (fo=64, routed)          2.978     8.586    at/rom_en/addr_reg_reg_rep_i_360_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.710 r  at/rom_en/addr_reg_reg_rep_i_785/O
                         net (fo=1, routed)           0.000     8.710    at/rom_en/addr_reg_reg_rep_i_785_n_0
    SLICE_X11Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     8.927 r  at/rom_en/addr_reg_reg_rep_i_361/O
                         net (fo=1, routed)           0.000     8.927    at/rom_en/addr_reg_reg_rep_i_361_n_0
    SLICE_X11Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     9.021 r  at/rom_en/addr_reg_reg_rep_i_149/O
                         net (fo=1, routed)           1.044    10.065    at/rom_en/addr_reg_reg_rep_i_149_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.316    10.381 r  at/rom_en/addr_reg_reg_rep_i_46/O
                         net (fo=1, routed)           0.000    10.381    at/rom_en/addr_reg_reg_rep_i_46_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I0_O)      0.241    10.622 r  at/rom_en/addr_reg_reg_rep_i_20/O
                         net (fo=1, routed)           0.000    10.622    at/rom_en/addr_reg_reg_rep_i_20_n_0
    SLICE_X8Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    10.720 r  at/rom_en/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           1.184    11.905    at/rom_en/sel[4]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 1.587ns (23.772%)  route 5.089ns (76.228%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=64, routed)          2.616     8.224    at/rom_en/addr_reg_reg_rep_i_296_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.348 r  at/rom_en/addr_reg_reg_rep_i_651/O
                         net (fo=1, routed)           0.000     8.348    at/rom_en/addr_reg_reg_rep_i_651_n_0
    SLICE_X29Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     8.593 r  at/rom_en/addr_reg_reg_rep_i_294/O
                         net (fo=1, routed)           0.000     8.593    at/rom_en/addr_reg_reg_rep_i_294_n_0
    SLICE_X29Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     8.697 r  at/rom_en/addr_reg_reg_rep_i_116/O
                         net (fo=1, routed)           1.289     9.986    at/rom_en/addr_reg_reg_rep_i_116_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.316    10.302 r  at/rom_en/addr_reg_reg_rep_i_38/O
                         net (fo=1, routed)           0.000    10.302    at/rom_en/addr_reg_reg_rep_i_38_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I0_O)      0.238    10.540 r  at/rom_en/addr_reg_reg_rep_i_16/O
                         net (fo=1, routed)           0.000    10.540    at/rom_en/addr_reg_reg_rep_i_16_n_0
    SLICE_X9Y25          MUXF8 (Prop_muxf8_I0_O)      0.104    10.644 r  at/rom_en/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           1.184    11.828    at/rom_en/sel[6]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.758    14.295    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 1.587ns (23.772%)  route 5.089ns (76.228%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=64, routed)          2.616     8.224    at/rom_en/addr_reg_reg_rep_i_296_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.348 r  at/rom_en/addr_reg_reg_rep_i_651/O
                         net (fo=1, routed)           0.000     8.348    at/rom_en/addr_reg_reg_rep_i_651_n_0
    SLICE_X29Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     8.593 r  at/rom_en/addr_reg_reg_rep_i_294/O
                         net (fo=1, routed)           0.000     8.593    at/rom_en/addr_reg_reg_rep_i_294_n_0
    SLICE_X29Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     8.697 r  at/rom_en/addr_reg_reg_rep_i_116/O
                         net (fo=1, routed)           1.289     9.986    at/rom_en/addr_reg_reg_rep_i_116_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.316    10.302 r  at/rom_en/addr_reg_reg_rep_i_38/O
                         net (fo=1, routed)           0.000    10.302    at/rom_en/addr_reg_reg_rep_i_38_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I0_O)      0.238    10.540 r  at/rom_en/addr_reg_reg_rep_i_16/O
                         net (fo=1, routed)           0.000    10.540    at/rom_en/addr_reg_reg_rep_i_16_n_0
    SLICE_X9Y25          MUXF8 (Prop_muxf8_I0_O)      0.104    10.644 r  at/rom_en/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           1.184    11.828    at/rom_en/sel[6]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.758    14.295    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 1.532ns (23.280%)  route 5.049ns (76.720%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.636     5.157    vga/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  vga/h_count_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  vga/h_count_reg_reg[5]_rep/Q
                         net (fo=114, routed)         2.538     8.152    at/rom_en/addr_reg_reg_rep_i_103_0
    SLICE_X30Y35         MUXF7 (Prop_muxf7_S_O)       0.314     8.466 r  at/rom_en/addr_reg_reg_rep_i_172/O
                         net (fo=1, routed)           0.000     8.466    at/rom_en/addr_reg_reg_rep_i_172_n_0
    SLICE_X30Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     8.564 r  at/rom_en/addr_reg_reg_rep_i_55/O
                         net (fo=1, routed)           1.486    10.049    at/rom_en/addr_reg_reg_rep_i_55_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.319    10.368 r  at/rom_en/addr_reg_reg_rep_i_23/O
                         net (fo=1, routed)           0.000    10.368    at/rom_en/addr_reg_reg_rep_i_23_n_0
    SLICE_X10Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    10.615 r  at/rom_en/addr_reg_reg_rep_i_8/O
                         net (fo=1, routed)           0.000    10.615    at/rom_en/addr_reg_reg_rep_i_8_n_0
    SLICE_X10Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    10.713 r  at/rom_en/addr_reg_reg_rep_i_1/O
                         net (fo=2, routed)           1.025    11.738    at/rom_en/sel[10]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 1.532ns (23.280%)  route 5.049ns (76.720%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.636     5.157    vga/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  vga/h_count_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  vga/h_count_reg_reg[5]_rep/Q
                         net (fo=114, routed)         2.538     8.152    at/rom_en/addr_reg_reg_rep_i_103_0
    SLICE_X30Y35         MUXF7 (Prop_muxf7_S_O)       0.314     8.466 r  at/rom_en/addr_reg_reg_rep_i_172/O
                         net (fo=1, routed)           0.000     8.466    at/rom_en/addr_reg_reg_rep_i_172_n_0
    SLICE_X30Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     8.564 r  at/rom_en/addr_reg_reg_rep_i_55/O
                         net (fo=1, routed)           1.486    10.049    at/rom_en/addr_reg_reg_rep_i_55_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.319    10.368 r  at/rom_en/addr_reg_reg_rep_i_23/O
                         net (fo=1, routed)           0.000    10.368    at/rom_en/addr_reg_reg_rep_i_23_n_0
    SLICE_X10Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    10.615 r  at/rom_en/addr_reg_reg_rep_i_8/O
                         net (fo=1, routed)           0.000    10.615    at/rom_en/addr_reg_reg_rep_i_8_n_0
    SLICE_X10Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    10.713 r  at/rom_en/addr_reg_reg_rep_i_1/O
                         net (fo=2, routed)           1.025    11.738    at/rom_en/sel[10]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 1.603ns (24.785%)  route 4.865ns (75.215%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=64, routed)          2.765     8.435    at/rom_en/addr_reg_reg_rep_i_200_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.559 r  at/rom_en/addr_reg_reg_rep_i_464/O
                         net (fo=1, routed)           0.000     8.559    at/rom_en/addr_reg_reg_rep_i_464_n_0
    SLICE_X13Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     8.771 r  at/rom_en/addr_reg_reg_rep_i_201/O
                         net (fo=1, routed)           0.000     8.771    at/rom_en/addr_reg_reg_rep_i_201_n_0
    SLICE_X13Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     8.865 r  at/rom_en/addr_reg_reg_rep_i_69/O
                         net (fo=1, routed)           1.009     9.874    at/rom_en/addr_reg_reg_rep_i_69_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I5_O)        0.316    10.190 r  at/rom_en/addr_reg_reg_rep_i_26/O
                         net (fo=1, routed)           0.000    10.190    at/rom_en/addr_reg_reg_rep_i_26_n_0
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I0_O)      0.241    10.431 r  at/rom_en/addr_reg_reg_rep_i_10/O
                         net (fo=1, routed)           0.000    10.431    at/rom_en/addr_reg_reg_rep_i_10_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    10.529 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           1.090    11.620    at/rom_en/sel[9]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 1.603ns (24.785%)  route 4.865ns (75.215%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=64, routed)          2.765     8.435    at/rom_en/addr_reg_reg_rep_i_200_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.559 r  at/rom_en/addr_reg_reg_rep_i_464/O
                         net (fo=1, routed)           0.000     8.559    at/rom_en/addr_reg_reg_rep_i_464_n_0
    SLICE_X13Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     8.771 r  at/rom_en/addr_reg_reg_rep_i_201/O
                         net (fo=1, routed)           0.000     8.771    at/rom_en/addr_reg_reg_rep_i_201_n_0
    SLICE_X13Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     8.865 r  at/rom_en/addr_reg_reg_rep_i_69/O
                         net (fo=1, routed)           1.009     9.874    at/rom_en/addr_reg_reg_rep_i_69_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I5_O)        0.316    10.190 r  at/rom_en/addr_reg_reg_rep_i_26/O
                         net (fo=1, routed)           0.000    10.190    at/rom_en/addr_reg_reg_rep_i_26_n_0
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I0_O)      0.241    10.431 r  at/rom_en/addr_reg_reg_rep_i_10/O
                         net (fo=1, routed)           0.000    10.431    at/rom_en/addr_reg_reg_rep_i_10_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    10.529 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           1.090    11.620    at/rom_en/sel[9]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                  2.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart1/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.737    uart1/baudrate_gen/counter_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart1/baudrate_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart1/baudrate_gen/counter_reg[16]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  uart1/baudrate_gen/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    uart1/baudrate_gen/counter_reg[20]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    uart1/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart1/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.737    uart1/baudrate_gen/counter_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart1/baudrate_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart1/baudrate_gen/counter_reg[16]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  uart1/baudrate_gen/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    uart1/baudrate_gen/counter_reg[20]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    uart1/baudrate_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart1/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.737    uart1/baudrate_gen/counter_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart1/baudrate_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart1/baudrate_gen/counter_reg[16]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  uart1/baudrate_gen/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    uart1/baudrate_gen/counter_reg[20]_i_1_n_6
    SLICE_X38Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    uart1/baudrate_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart1/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.737    uart1/baudrate_gen/counter_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart1/baudrate_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart1/baudrate_gen/counter_reg[16]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  uart1/baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    uart1/baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X38Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    uart1/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart1/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.737    uart1/baudrate_gen/counter_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart1/baudrate_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart1/baudrate_gen/counter_reg[16]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    uart1/baudrate_gen/counter_reg[24]_i_1_n_7
    SLICE_X38Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    uart1/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart1/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.737    uart1/baudrate_gen/counter_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart1/baudrate_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart1/baudrate_gen/counter_reg[16]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    uart1/baudrate_gen/counter_reg[24]_i_1_n_5
    SLICE_X38Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    uart1/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[22]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.881    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.920    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  uart2/baudrate_gen/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.974    uart2/baudrate_gen/counter_reg[28]_i_1__0_n_7
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[22]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.881    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.920    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  uart2/baudrate_gen/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.985    uart2/baudrate_gen/counter_reg[28]_i_1__0_n_5
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ps2_receiver/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.416%)  route 0.117ns (38.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.596     1.479    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  ps2_receiver/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ps2_receiver/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.117     1.737    ps2_receiver/db_clk/Iv
    SLICE_X2Y0           LUT6 (Prop_lut6_I4_O)        0.045     1.782 r  ps2_receiver/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.782    ps2_receiver/db_clk/count[3]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.867     1.994    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[3]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.120     1.615    ps2_receiver/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart1/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.737    uart1/baudrate_gen/counter_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart1/baudrate_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart1/baudrate_gen/counter_reg[16]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.022 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.022    uart1/baudrate_gen/counter_reg[24]_i_1_n_6
    SLICE_X38Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    uart1/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    at/rom_en/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    at/rom_en/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y11    lang_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y33    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y33    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y30    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y11    lang_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y11    lang_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y30    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y30    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y11    lang_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y11    lang_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y30    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y30    rgb_reg_reg[11]_lopt_replica_11/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5617 Endpoints
Min Delay          5617 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[98][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.740ns  (logic 1.148ns (10.689%)  route 9.592ns (89.311%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=88, routed)          3.409     3.865    uart1/receiver/Q[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.124     3.989 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          1.991     5.980    at/mem_reg[83][0]_0
    SLICE_X29Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.098 r  at/mem[108][6]_i_2/O
                         net (fo=16, routed)          1.102     7.200    at/mem[108][6]_i_2_n_0
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.326     7.526 r  at/mem[111][6]_i_2/O
                         net (fo=12, routed)          1.605     9.131    at/mem[111][6]_i_2_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.255 r  at/mem[98][6]_i_1/O
                         net (fo=7, routed)           1.485    10.740    at/mem[98][6]_i_1_n_0
    SLICE_X13Y34         FDCE                                         r  at/mem_reg[98][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[98][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.740ns  (logic 1.148ns (10.689%)  route 9.592ns (89.311%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=88, routed)          3.409     3.865    uart1/receiver/Q[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.124     3.989 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          1.991     5.980    at/mem_reg[83][0]_0
    SLICE_X29Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.098 r  at/mem[108][6]_i_2/O
                         net (fo=16, routed)          1.102     7.200    at/mem[108][6]_i_2_n_0
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.326     7.526 r  at/mem[111][6]_i_2/O
                         net (fo=12, routed)          1.605     9.131    at/mem[111][6]_i_2_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.255 r  at/mem[98][6]_i_1/O
                         net (fo=7, routed)           1.485    10.740    at/mem[98][6]_i_1_n_0
    SLICE_X13Y34         FDCE                                         r  at/mem_reg[98][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[98][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.740ns  (logic 1.148ns (10.689%)  route 9.592ns (89.311%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=88, routed)          3.409     3.865    uart1/receiver/Q[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.124     3.989 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          1.991     5.980    at/mem_reg[83][0]_0
    SLICE_X29Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.098 r  at/mem[108][6]_i_2/O
                         net (fo=16, routed)          1.102     7.200    at/mem[108][6]_i_2_n_0
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.326     7.526 r  at/mem[111][6]_i_2/O
                         net (fo=12, routed)          1.605     9.131    at/mem[111][6]_i_2_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.255 r  at/mem[98][6]_i_1/O
                         net (fo=7, routed)           1.485    10.740    at/mem[98][6]_i_1_n_0
    SLICE_X13Y34         FDCE                                         r  at/mem_reg[98][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[98][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.723ns  (logic 1.148ns (10.706%)  route 9.575ns (89.294%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=88, routed)          3.409     3.865    uart1/receiver/Q[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.124     3.989 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          1.991     5.980    at/mem_reg[83][0]_0
    SLICE_X29Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.098 r  at/mem[108][6]_i_2/O
                         net (fo=16, routed)          1.102     7.200    at/mem[108][6]_i_2_n_0
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.326     7.526 r  at/mem[111][6]_i_2/O
                         net (fo=12, routed)          1.605     9.131    at/mem[111][6]_i_2_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.255 r  at/mem[98][6]_i_1/O
                         net (fo=7, routed)           1.468    10.723    at/mem[98][6]_i_1_n_0
    SLICE_X12Y37         FDCE                                         r  at/mem_reg[98][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[111][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.665ns  (logic 1.148ns (10.764%)  route 9.517ns (89.236%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=88, routed)          3.409     3.865    uart1/receiver/Q[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.124     3.989 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          1.991     5.980    at/mem_reg[83][0]_0
    SLICE_X29Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.098 r  at/mem[108][6]_i_2/O
                         net (fo=16, routed)          1.102     7.200    at/mem[108][6]_i_2_n_0
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.326     7.526 r  at/mem[111][6]_i_2/O
                         net (fo=12, routed)          1.604     9.130    at/mem[111][6]_i_2_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.254 r  at/mem[111][6]_i_1/O
                         net (fo=7, routed)           1.411    10.665    at/mem[111][6]_i_1_n_0
    SLICE_X13Y37         FDCE                                         r  at/mem_reg[111][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[111][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.665ns  (logic 1.148ns (10.764%)  route 9.517ns (89.236%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=88, routed)          3.409     3.865    uart1/receiver/Q[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.124     3.989 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          1.991     5.980    at/mem_reg[83][0]_0
    SLICE_X29Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.098 r  at/mem[108][6]_i_2/O
                         net (fo=16, routed)          1.102     7.200    at/mem[108][6]_i_2_n_0
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.326     7.526 r  at/mem[111][6]_i_2/O
                         net (fo=12, routed)          1.604     9.130    at/mem[111][6]_i_2_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.254 r  at/mem[111][6]_i_1/O
                         net (fo=7, routed)           1.411    10.665    at/mem[111][6]_i_1_n_0
    SLICE_X13Y37         FDCE                                         r  at/mem_reg[111][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[5][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.649ns  (logic 0.981ns (9.212%)  route 9.668ns (90.787%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=88, routed)          3.409     3.865    uart1/receiver/Q[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.124     3.989 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          1.991     5.980    at/mem_reg[83][0]_0
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     6.104 r  at/mem[44][6]_i_2/O
                         net (fo=12, routed)          1.734     7.838    at/mem[44][6]_i_2_n_0
    SLICE_X29Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.962 r  at/mem[14][6]_i_2/O
                         net (fo=15, routed)          1.360     9.322    at/mem[14][6]_i_2_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.153     9.475 r  at/mem[5][6]_i_1/O
                         net (fo=7, routed)           1.173    10.649    at/mem[5][6]_i_1_n_0
    SLICE_X13Y44         FDCE                                         r  at/mem_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[5][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.649ns  (logic 0.981ns (9.212%)  route 9.668ns (90.787%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=88, routed)          3.409     3.865    uart1/receiver/Q[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.124     3.989 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          1.991     5.980    at/mem_reg[83][0]_0
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     6.104 r  at/mem[44][6]_i_2/O
                         net (fo=12, routed)          1.734     7.838    at/mem[44][6]_i_2_n_0
    SLICE_X29Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.962 r  at/mem[14][6]_i_2/O
                         net (fo=15, routed)          1.360     9.322    at/mem[14][6]_i_2_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.153     9.475 r  at/mem[5][6]_i_1/O
                         net (fo=7, routed)           1.173    10.649    at/mem[5][6]_i_1_n_0
    SLICE_X13Y44         FDCE                                         r  at/mem_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[5][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.649ns  (logic 0.981ns (9.212%)  route 9.668ns (90.787%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=88, routed)          3.409     3.865    uart1/receiver/Q[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.124     3.989 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          1.991     5.980    at/mem_reg[83][0]_0
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     6.104 r  at/mem[44][6]_i_2/O
                         net (fo=12, routed)          1.734     7.838    at/mem[44][6]_i_2_n_0
    SLICE_X29Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.962 r  at/mem[14][6]_i_2/O
                         net (fo=15, routed)          1.360     9.322    at/mem[14][6]_i_2_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.153     9.475 r  at/mem[5][6]_i_1/O
                         net (fo=7, routed)           1.173    10.649    at/mem[5][6]_i_1_n_0
    SLICE_X13Y44         FDPE                                         r  at/mem_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[8][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.548ns  (logic 0.952ns (9.026%)  route 9.596ns (90.974%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=88, routed)          3.409     3.865    uart1/receiver/Q[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.124     3.989 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          1.991     5.980    at/mem_reg[83][0]_0
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.124     6.104 r  at/mem[44][6]_i_2/O
                         net (fo=12, routed)          1.734     7.838    at/mem[44][6]_i_2_n_0
    SLICE_X29Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.962 r  at/mem[14][6]_i_2/O
                         net (fo=15, routed)          1.340     9.302    at/mem[14][6]_i_2_n_0
    SLICE_X13Y38         LUT5 (Prop_lut5_I4_O)        0.124     9.426 r  at/mem[8][6]_i_1/O
                         net (fo=7, routed)           1.121    10.548    at/mem[8][6]_i_1_n_0
    SLICE_X13Y43         FDCE                                         r  at/mem_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[7]/C
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.088     0.229    uart2/transmitter/count_reg[7]
    SLICE_X2Y4           LUT6 (Prop_lut6_I2_O)        0.045     0.274 r  uart2/transmitter/bit_out_i_3__0/O
                         net (fo=1, routed)           0.000     0.274    uart2/transmitter/bit_out_i_3__0_n_0
    SLICE_X2Y4           FDRE                                         r  uart2/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  uart2/last_rec_reg/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart2/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart2/receiver/last_rec
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.099     0.289 r  uart2/receiver/en_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    uart2/receiver_n_1
    SLICE_X0Y5           FDRE                                         r  uart2/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[4][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.996%)  route 0.153ns (52.004%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]_rep/C
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[5]_rep/Q
                         net (fo=86, routed)          0.153     0.294    at/mem_reg[212][5]_0[4]
    SLICE_X12Y43         FDPE                                         r  at/mem_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart1/receiver/last_bit
    SLICE_X9Y45          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart1/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart1/receiver/receiving_i_1_n_0
    SLICE_X9Y45          FDRE                                         r  uart1/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart1/receiver/last_bit
    SLICE_X9Y45          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart1/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart1/receiver/received_i_1_n_0
    SLICE_X9Y45          FDRE                                         r  uart1/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[5][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.832%)  route 0.160ns (53.168%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=88, routed)          0.160     0.301    at/mem_reg[13][6]_0[4]
    SLICE_X10Y40         FDCE                                         r  at/mem_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  uart2/receiver/last_bit_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart2/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.075     0.203    uart2/receiver/last_bit
    SLICE_X0Y3           LUT6 (Prop_lut6_I1_O)        0.099     0.302 r  uart2/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.302    uart2/receiver/receiving_i_1__0_n_0
    SLICE_X0Y3           FDRE                                         r  uart2/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE                         0.000     0.000 r  uart1/receiver/count_reg[0]/C
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/receiver/count_reg[0]/Q
                         net (fo=11, routed)          0.093     0.257    uart1/receiver/count_reg[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.302 r  uart1/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.302    uart1/receiver/p_0_in__0[5]
    SLICE_X11Y45         FDRE                                         r  uart1/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  uart2/receiver/last_bit_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart2/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.076     0.204    uart2/receiver/last_bit
    SLICE_X0Y3           LUT5 (Prop_lut5_I2_O)        0.099     0.303 r  uart2/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     0.303    uart2/receiver/received_i_1__0_n_0
    SLICE_X0Y3           FDRE                                         r  uart2/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uart1/receiver/last_rec
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uart1/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.305    uart1/receiver_n_11
    SLICE_X2Y46          FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 3.953ns (62.971%)  route 2.324ns (37.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.632     5.153    vga/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.324     7.933    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.430 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.430    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.253ns  (logic 3.959ns (63.315%)  route 2.294ns (36.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.632     5.153    vga/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.294     7.903    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.407 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.407    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.101ns  (logic 3.986ns (65.346%)  route 2.114ns (34.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.114     7.721    rgb_reg_reg[11]_lopt_replica_7_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.252 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.252    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.993ns  (logic 3.980ns (66.404%)  route 2.013ns (33.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.013     7.621    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.144 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.144    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.989ns  (logic 4.123ns (68.847%)  route 1.866ns (31.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.866     7.436    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.704    11.140 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.140    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 4.096ns (68.628%)  route 1.873ns (31.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  rgb_reg_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           1.873     7.443    rgb_reg_reg[11]_lopt_replica_9_1
    H17                  OBUF (Prop_obuf_I_O)         3.677    11.120 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.120    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 3.975ns (67.446%)  route 1.919ns (32.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.919     7.526    rgb_reg_reg[11]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.045 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.045    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.794ns  (logic 3.980ns (68.690%)  route 1.814ns (31.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.814     7.421    rgb_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.945 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.945    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 3.977ns (69.855%)  route 1.716ns (30.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           1.716     7.323    rgb_reg_reg[11]_lopt_replica_10_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.844 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.844    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.656ns  (logic 3.959ns (70.007%)  route 1.696ns (29.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.696     7.304    rgb_reg_reg[11]_lopt_replica_5_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.807 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.807    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.186ns (69.450%)  route 0.082ns (30.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.082     1.698    vga/w_y[9]
    SLICE_X4Y9           LUT6 (Prop_lut6_I3_O)        0.045     1.743 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.743    vga/v_count_next[9]_i_2_n_0
    SLICE_X4Y9           FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_ascii_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.103%)  route 0.150ns (53.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.593     1.476    ps2_receiver/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/keycode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.128     1.604 r  ps2_receiver/keycode_reg[7]/Q
                         net (fo=7, routed)           0.150     1.754    ps2_keycode[7]
    SLICE_X2Y6           FDRE                                         r  ps2_ascii_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_ascii_reg_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.103%)  route 0.150ns (53.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.593     1.476    ps2_receiver/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/keycode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.128     1.604 r  ps2_receiver/keycode_reg[7]/Q
                         net (fo=7, routed)           0.150     1.754    ps2_keycode[7]
    SLICE_X2Y6           FDRE                                         r  ps2_ascii_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 f  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.123     1.711    vga/h_count_reg_reg[7]_0[0]
    SLICE_X8Y11          LUT1 (Prop_lut1_I0_O)        0.045     1.756 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.756    vga/h_count_next_0[0]
    SLICE_X8Y11          FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.123     1.711    vga/h_count_reg_reg[7]_0[0]
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.048     1.759 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    vga/h_count_next_0[1]
    SLICE_X8Y11          FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.127     1.715    vga/h_count_reg_reg[7]_0[0]
    SLICE_X8Y11          LUT3 (Prop_lut3_I1_O)        0.045     1.760 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    vga/h_count_next_0[2]
    SLICE_X8Y11          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.189ns (59.897%)  route 0.127ns (40.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.127     1.715    vga/h_count_reg_reg[7]_0[0]
    SLICE_X8Y11          LUT4 (Prop_lut4_I1_O)        0.048     1.763 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.763    vga/h_count_next_0[3]
    SLICE_X8Y11          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.594%)  route 0.116ns (38.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  vga/h_count_reg_reg[9]/Q
                         net (fo=8, routed)           0.116     1.731    vga/w_x[9]
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.776 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.776    vga/h_count_next_0[5]
    SLICE_X4Y10          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.120     1.735    vga/w_x[8]
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.780 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.780    vga/h_count_next_0[8]
    SLICE_X4Y10          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.121     1.736    vga/w_x[8]
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.781 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vga/h_count_next_0[9]
    SLICE_X4Y10          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           122 Endpoints
Min Delay           122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.576ns (23.102%)  route 5.246ns (76.898%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.622     6.074    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.198 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.624     6.822    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X7Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.576ns (23.102%)  route 5.246ns (76.898%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.622     6.074    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.198 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.624     6.822    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X7Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.576ns (23.102%)  route 5.246ns (76.898%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.622     6.074    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.198 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.624     6.822    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X7Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.576ns (23.102%)  route 5.246ns (76.898%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.622     6.074    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.198 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.624     6.822    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X7Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.576ns (23.102%)  route 5.246ns (76.898%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.622     6.074    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.198 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.624     6.822    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X6Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/Iv_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.728ns  (logic 1.576ns (23.423%)  route 5.152ns (76.577%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.622     6.074    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.198 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.531     6.728    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X7Y2           FDRE                                         r  ps2_receiver/db_data/Iv_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  ps2_receiver/db_data/Iv_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.652ns  (logic 1.696ns (25.504%)  route 4.955ns (74.496%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.035     5.484    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X1Y0           LUT2 (Prop_lut2_I1_O)        0.124     5.608 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.287     5.895    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.124     6.019 r  ps2_receiver/db_clk/O_i_1/O
                         net (fo=1, routed)           0.633     6.652    ps2_receiver/db_clk/O_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  ps2_receiver/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.520     4.861    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  ps2_receiver/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.608ns  (logic 1.604ns (24.273%)  route 5.004ns (75.727%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.622     6.074    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X7Y2           LUT5 (Prop_lut5_I3_O)        0.152     6.226 r  ps2_receiver/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.382     6.608    ps2_receiver/db_data/O_i_1__0_n_0
    SLICE_X6Y2           FDRE                                         r  ps2_receiver/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  ps2_receiver/db_data/O_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.573ns  (logic 1.696ns (25.809%)  route 4.877ns (74.191%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.035     5.484    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X1Y0           LUT2 (Prop_lut2_I1_O)        0.124     5.608 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.841     6.449    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I3_O)        0.124     6.573 r  ps2_receiver/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.573    ps2_receiver/db_clk/count[2]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.520     4.861    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.571ns  (logic 1.696ns (25.817%)  route 4.875ns (74.183%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.035     5.484    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X1Y0           LUT2 (Prop_lut2_I1_O)        0.124     5.608 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.839     6.447    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I3_O)        0.124     6.571 r  ps2_receiver/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.571    ps2_receiver/db_clk/count[1]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.520     4.861    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.059     0.207    vga/v_count_next[3]
    SLICE_X7Y11          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.146ns (69.183%)  route 0.065ns (30.817%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[3]/C
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver/datacur_reg[3]/Q
                         net (fo=2, routed)           0.065     0.211    ps2_receiver/datacur[3]
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/keycode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.864     1.991    ps2_receiver/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/keycode_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.124     0.252    vga/v_count_next[8]
    SLICE_X5Y11          FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.118     0.259    vga/h_count_next[9]
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.118     0.259    vga/v_count_next[7]
    SLICE_X5Y11          FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=2, routed)           0.118     0.259    vga/h_count_next[5]
    SLICE_X3Y10          FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.253%)  route 0.123ns (45.747%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[5]/C
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver/datacur_reg[5]/Q
                         net (fo=2, routed)           0.123     0.269    ps2_receiver/datacur[5]
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/keycode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.864     1.991    ps2_receiver/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/keycode_reg[5]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.253%)  route 0.123ns (45.747%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[6]/C
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver/datacur_reg[6]/Q
                         net (fo=2, routed)           0.123     0.269    ps2_receiver/datacur[6]
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/keycode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.864     1.991    ps2_receiver/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/keycode_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.105     0.269    vga/h_count_next[0]
    SLICE_X9Y11          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.488%)  route 0.127ns (46.512%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[4]/C
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver/datacur_reg[4]/Q
                         net (fo=2, routed)           0.127     0.273    ps2_receiver/datacur[4]
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/keycode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.864     1.991    ps2_receiver/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  ps2_receiver/keycode_reg[4]/C





