// Seed: 2148062664
module module_0 #(
    parameter id_1 = 32'd77,
    parameter id_3 = 32'd90
);
  logic _id_1;
  assign id_1 = !id_1;
  wire [id_1 : id_1] id_2, _id_3;
  localparam id_4 = 1;
  wire [id_3  ==  1 'b0 : 1] id_5, id_6, id_7;
endmodule
module module_1 (
    output tri0 id_0
);
  wire id_2;
  id_3 :
  assert property (@(posedge id_2) id_2 & -1) begin : LABEL_0
    $clog2(99);
    ;
  end
  always $clog2(66);
  ;
  assign id_3 = -1;
  logic id_4;
  parameter id_5 = -1 == 1;
  module_0 modCall_1 ();
endmodule
