Version 4
SHEET 1 4336 2356
WIRE 832 784 640 784
WIRE 1008 784 832 784
WIRE 1120 784 1008 784
WIRE 1728 784 1120 784
WIRE 640 816 640 784
WIRE 1536 816 1408 816
WIRE 1648 816 1536 816
WIRE 832 832 832 784
WIRE 1648 832 1648 816
WIRE 1120 848 1120 784
WIRE 1408 848 1408 816
WIRE 1536 848 1536 816
WIRE 1648 912 1648 896
WIRE 1728 912 1728 784
WIRE 640 928 640 896
WIRE 832 928 832 896
WIRE 1040 928 1024 928
WIRE 1536 928 1536 912
WIRE 1536 928 1488 928
WIRE 1680 992 1488 992
WIRE 1536 1008 1536 928
WIRE 928 1056 848 1056
WIRE 1008 1056 992 1056
WIRE 1040 1056 1008 1056
WIRE 1536 1088 1536 1072
WIRE 1536 1088 1488 1088
WIRE 1728 1088 1728 1008
WIRE 1728 1088 1536 1088
WIRE 1808 1088 1728 1088
WIRE 1872 1088 1808 1088
WIRE 1968 1088 1872 1088
WIRE 2128 1088 2048 1088
WIRE 2144 1088 2128 1088
WIRE 2240 1088 2224 1088
WIRE 2320 1088 2240 1088
WIRE 2400 1088 2320 1088
WIRE 2512 1088 2400 1088
WIRE 2736 1088 2512 1088
WIRE 2928 1088 2736 1088
WIRE 1728 1104 1728 1088
WIRE 1872 1120 1872 1088
WIRE 2512 1120 2512 1088
WIRE 2736 1120 2736 1088
WIRE 2928 1120 2928 1088
WIRE 800 1184 672 1184
WIRE 992 1184 800 1184
WIRE 1040 1184 992 1184
WIRE 1680 1184 1488 1184
WIRE 800 1200 800 1184
WIRE 1728 1216 1728 1200
WIRE 1872 1216 1872 1184
WIRE 2512 1216 2512 1184
WIRE 2736 1232 2736 1200
WIRE 2928 1232 2928 1200
WIRE 672 1248 672 1184
WIRE 2128 1264 2128 1088
WIRE 2128 1264 1488 1264
WIRE 2320 1264 2320 1088
WIRE 800 1280 800 1264
WIRE 1008 1312 928 1312
WIRE 1040 1312 1008 1312
WIRE 928 1328 928 1312
WIRE 2240 1328 2240 1088
WIRE 2240 1328 1488 1328
WIRE 672 1376 672 1312
WIRE 800 1376 800 1360
WIRE 1536 1392 1488 1392
WIRE 2320 1392 2320 1344
WIRE 2320 1392 1536 1392
WIRE 928 1408 928 1392
WIRE 2320 1440 2320 1392
WIRE 1152 1488 1152 1456
WIRE 1376 1488 1376 1456
WIRE 2320 1552 2320 1520
FLAG 1152 1488 0
FLAG 1376 1488 0
FLAG 800 1376 0
FLAG 848 1056 0
FLAG 2736 1232 0
FLAG 2512 1216 0
FLAG 640 928 0
FLAG 1728 1216 0
FLAG 928 1408 0
FLAG 1648 912 0
FLAG 1872 1216 0
FLAG 992 1184 COMP
FLAG 1008 1312 OSC
FLAG 1024 928 0
FLAG 1808 1088 SW
FLAG 672 1376 0
FLAG 2928 1232 0
FLAG 1008 1056 SS
FLAG 1536 1392 FB
FLAG 2320 1552 0
FLAG 832 928 0
FLAG 1008 784 IN
FLAG 2400 1088 OUT
SYMBOL RES 784 1264 R0
WINDOW 0 51 41 Left 2
WINDOW 3 44 67 Left 2
SYMATTR InstName R1
SYMATTR Value {R1}
SYMBOL res 2304 1248 R0
WINDOW 0 46 38 Left 2
WINDOW 3 38 68 Left 2
SYMATTR InstName Ra
SYMATTR Value {Ra}
SYMBOL cap 784 1200 R0
WINDOW 0 45 22 Left 2
WINDOW 3 39 52 Left 2
SYMATTR InstName C1
SYMATTR Value {C1}
SYMBOL cap 912 1328 R0
WINDOW 0 41 24 Left 2
WINDOW 3 41 48 Left 2
SYMATTR InstName Cosc
SYMATTR Value 30.1p
SYMBOL cap 992 1040 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName Css
SYMATTR Value 800p
SYMBOL polcap 2496 1120 R0
WINDOW 0 59 2 Left 2
WINDOW 3 53 33 Left 2
WINDOW 39 49 64 Left 2
SYMATTR InstName Cout
SYMATTR Value {Cout}
SYMATTR SpiceLine Rser={Resr}
SYMBOL VOLTAGE 640 800 R0
WINDOW 0 41 35 Left 2
WINDOW 3 40 64 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 40 96 Left 2
SYMATTR InstName Vin
SYMATTR Value {Vin}
SYMATTR SpiceLine Rser=100m
SYMBOL ind 1952 1104 R270
WINDOW 0 102 57 VTop 2
WINDOW 3 98 58 VBottom 2
WINDOW 39 65 58 VBottom 2
SYMATTR InstName L
SYMATTR Value {L}
SYMATTR SpiceLine Rser={Rdcr}
SYMBOL NMOS 1680 912 R0
SYMATTR InstName Q1
SYMATTR Value Si4410DY
SYMBOL nmos 1680 1104 R0
SYMATTR InstName Q2
SYMATTR Value Si4410DY
SYMBOL cap 1632 832 R0
SYMATTR InstName C3
SYMATTR Value 4.7µ
SYMBOL cap 1520 1008 R0
SYMATTR InstName C4
SYMATTR Value .22µ
SYMBOL schottky 1520 848 R0
SYMATTR InstName D1
SYMATTR Value 1N5818
SYMBOL schottky 1856 1184 M180
WINDOW 0 24 72 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D2
SYMATTR Value 1N5818
SYMBOL POWERPRODUCTS\\LTC1735 1264 1120 R0
SYMATTR InstName U1
SYMBOL res 2720 1104 R0
WINDOW 0 50 35 Left 2
WINDOW 3 46 66 Left 2
SYMATTR InstName Rload
SYMATTR Value {Rload}
SYMBOL cap 656 1248 R0
WINDOW 0 49 19 Left 2
WINDOW 3 41 50 Left 2
SYMATTR InstName C2
SYMATTR Value {C2}
SYMBOL current 2928 1120 R0
WINDOW 3 -439 191 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
WINDOW 0 45 16 Left 2
SYMATTR Value PWL(0 0 2.0m 0 2.001m {Istep} 2.4m {Istep} 2.401m 0)
SYMATTR InstName Istep
SYMBOL res 2128 1072 M90
WINDOW 0 -34 55 VBottom 2
WINDOW 3 -32 56 VTop 2
SYMATTR InstName Rsns
SYMATTR Value {Rsns}
SYMBOL res 2304 1424 R0
WINDOW 0 48 33 Left 2
WINDOW 3 41 61 Left 2
SYMATTR InstName Rb
SYMATTR Value {Rb}
SYMBOL polcap 816 832 R0
WINDOW 0 52 6 Left 2
WINDOW 3 51 30 Left 2
WINDOW 39 52 55 Left 2
SYMATTR InstName Cin
SYMATTR Value 40µ
SYMATTR SpiceLine Rser=10m
TEXT 2144 -56 Left 2 !.param\n+ Vin = 12\n+ Vout = 3.3\n+ Iout = 6\n+ Irload = 1     ; Resistive load current\n+ Istep = (Iout-Irload)   ; Load step\n+ Rload = (Vout/Irload)\n+ L = 2.2u   ; IHLP-2525CZ-01\n+ Rdcr = 20m\n+ Rsns = 7m\n+ Vref = 0.8\n+ Ra = 3.57k    ; Nearest 1% resistors for Vout = 3.3V\n+ Rb = 1.15k\n+ R1 = 33k       ;  per LTC1735 Figure 1\n+ C1 = 330p\n+ C2 = 100p\n+ Cout = 150u\n+ Resr = 18m
TEXT 2824 -128 Left 3 ;Analysis:
TEXT 2832 112 Left 2 !;.tran 0 2.7m startup
TEXT 2832 80 Left 2 ;Transient response from time = 0
TEXT 2832 168 Left 2 ;Transient response from time = 1.7ms
TEXT 2832 208 Left 2 !.tran 0 2.7m 1.7m startup
TEXT 1504 1296 Left 2 ;Inductor DCR sensing is not supported
TEXT 872 1472 Left 2 ;fsw = 500kHz\nfor Cosc = 30.1pF
TEXT 2168 624 Left 2 ;1. Soft-start capacitor selection. \n    Css was selected so that the V(ss)-0.5 exceeds V(comp) during the output load step transient\n \n2. The oscillator start-up delay can be viewed by observing V(OSC)\n \n3. The controller will not start up into a static current load (see [2]). A resistive load is used\n    to set the power-on current, and then the load is stepped using a current sink once the\n    output voltage has stabilized, and the soft-start current-limit is over.
TEXT 656 696 Left 2 ;For 3.3V @ 6A, 80% efficiency, the 12V load is 2A.\nIf Rin = 100mOhm, then Vin will drop by 200mV.
TEXT 648 -120 Left 4 ;LTC1735 Current-mode Synchronous Buck Controller Example #1
TEXT 712 56 Left 3 ;The example power supply converts 12V to 3.3V @ 6A. The LTC1735 was \nselected due to its use in [1] to describe current-mode compensation.
TEXT 688 296 Left 3 ;[1] J. Seago, "AN76: Opti-loop architecture reduces output capacitance and\n     improves transient response", Linear Technology, 1999.\n[2] Linear Technology, "DC247: LTC1765 demonstration board", 1999.
TEXT 2152 584 Left 3 ;NOTES:
TEXT 688 232 Left 3 ;References:
TEXT 864 -64 Left 3 ;6/15/2013 D. W. Hawkins (dwh@ovro.caltech.edu)
TEXT 2136 -120 Left 3 ;Parameters:
TEXT 2832 -24 Left 2 ;Use CTRL+right-mouse-click to (un)comment\none of these .tran commands
LINE Normal 2896 1200 2848 1280
RECTANGLE Normal 3400 888 2072 544
RECTANGLE Normal 3440 1648 560 -216
RECTANGLE Normal 2024 184 608 -176
RECTANGLE Normal 2024 456 608 -176
RECTANGLE Normal 2768 504 2064 -176
RECTANGLE Normal 3392 504 2800 -176
