****************************************
Report : timing
	-path_type full_clock
	-delay_type max
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-sort_by slack
Design : bp_fe_top
Version: K-2015.12-SP3-2
Date   : Fri Mar 15 22:22:51 2019
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk
Report timing status: Processing group core_clk (total endpoints 4539)...10% done.
Report timing status: Processing group core_clk (total endpoints 4539)...20% done.

  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_37_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.043      0.216 &    0.641 f
  icc_place41/Z (NBUFFX2)                                       0.057      0.075 H    0.716 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.057      6.086 H    6.802 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.050      0.026 &    6.828 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.047      0.033 &    6.860 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.034      0.027 &    6.887 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.058      0.037 &    6.924 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.065      0.048 &    6.972 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.097      0.068 &    7.040 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.044      0.039 &    7.079 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.055      0.030 &    7.109 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.084      0.048 &    7.157 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.093      0.075 &    7.233 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place964/QN (NAND2X4)    0.073      0.051 &    7.284 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock815/ZN (INVX4)      0.050      0.032 &    7.316 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1576/QN (NAND2X2)           0.030      0.021 &    7.338 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1588/QN (NAND3X0)           0.119      0.060 &    7.398 r
  bp_fe_pc_gen_1/U404/QN (NAND2X1)                              0.087      0.063 &    7.461 f
  bp_fe_pc_gen_1/U407/QN (NAND2X2)                              0.073      0.046 &    7.507 r
  icache_1/U357/QN (NAND2X2)                                    0.088      0.031 &    7.538 f
  icache_1/U359/QN (NAND2X2)                                    0.068      0.031 &    7.569 r
  icache_1/eaddr_tl_r_reg_37_/D (DFFX1)                         0.068      0.010 &    7.579 r
  data arrival time                                                                   7.579

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_37_/CLK (DFFX1)                       0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                            0.011      3.009
  library setup time                                                      -0.055      2.954
  data required time                                                                  2.954
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.954
  data arrival time                                                                  -7.579
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.625


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_63_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock823/QN (NAND2X4)     0.086      0.057 &    7.274 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1347/QN (NAND2X4)            0.054      0.036 &    7.311 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1729/QN (NAND2X2)            0.039      0.024 &    7.335 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1306/QN (NOR2X2)             0.042      0.022 &    7.357 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place966/Q (XOR3X1)       0.071      0.094 &    7.451 r
  bp_fe_pc_gen_1/U321/QN (NAND2X2)                               0.075      0.042 &    7.493 f
  bp_fe_pc_gen_1/icc_clock71/QN (NAND2X4)                        0.046      0.030 &    7.523 r
  bp_fe_pc_gen_1/U425/QN (NAND2X2)                               0.057      0.026 &    7.548 f
  bp_fe_pc_gen_1/U427/QN (NAND2X2)                               0.051      0.023 &    7.571 r
  bp_fe_pc_gen_1/pc_f1_reg_63_/D (DFFX1)                         0.051      0.005 &    7.576 r
  data arrival time                                                                    7.576

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_63_/CLK (DFFX1)                       0.213      0.005 &    2.996 r
  clock reconvergence pessimism                                             0.011      3.008
  library setup time                                                       -0.051      2.957
  data required time                                                                   2.957
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.957
  data arrival time                                                                   -7.576
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.619


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_63_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock823/QN (NAND2X4)     0.086      0.057 &    7.274 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1347/QN (NAND2X4)            0.054      0.036 &    7.311 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1729/QN (NAND2X2)            0.039      0.024 &    7.335 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1306/QN (NOR2X2)             0.042      0.022 &    7.357 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place966/Q (XOR3X1)       0.071      0.094 &    7.451 r
  bp_fe_pc_gen_1/U321/QN (NAND2X2)                               0.075      0.042 &    7.493 f
  bp_fe_pc_gen_1/icc_clock71/QN (NAND2X4)                        0.046      0.030 &    7.523 r
  icache_1/U342/QN (NAND2X2)                                     0.084      0.024 &    7.547 f
  icache_1/U1412/QN (NAND2X2)                                    0.045      0.026 &    7.573 r
  icache_1/eaddr_tl_r_reg_63_/D (DFFX1)                          0.045      0.003 &    7.576 r
  data arrival time                                                                    7.576

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_63_/CLK (DFFX1)                        0.213      0.005 &    2.997 r
  clock reconvergence pessimism                                             0.011      3.008
  library setup time                                                       -0.049      2.959
  data required time                                                                   2.959
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.959
  data arrival time                                                                   -7.576
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.618


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_35_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.043      0.216 &    0.641 f
  icc_place41/Z (NBUFFX2)                                       0.057      0.075 H    0.716 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.057      6.086 H    6.802 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.050      0.026 &    6.828 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.047      0.033 &    6.860 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.034      0.027 &    6.887 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.058      0.037 &    6.924 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.065      0.048 &    6.972 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.097      0.068 &    7.040 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.044      0.039 &    7.079 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.055      0.030 &    7.109 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.084      0.048 &    7.157 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.093      0.075 &    7.233 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock824/QN (NAND2X4)    0.067      0.047 &    7.280 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1335/QN (NAND2X2)           0.059      0.032 &    7.312 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1868/ZN (INVX2)             0.035      0.027 &    7.339 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1860/QN (NOR2X4)            0.044      0.024 &    7.363 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place888/QN (NAND2X1)    0.080      0.051 &    7.413 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place890/QN (NAND2X4)    0.047      0.027 &    7.440 r
  bp_fe_pc_gen_1/U376/QN (NAND2X2)                              0.065      0.038 &    7.478 f
  bp_fe_pc_gen_1/U375/QN (NAND2X4)                              0.050      0.029 &    7.507 r
  icache_1/U306/QN (NAND2X2)                                    0.085      0.027 &    7.534 f
  icache_1/U305/QN (NAND2X2)                                    0.053      0.031 &    7.565 r
  icache_1/eaddr_tl_r_reg_35_/D (DFFX1)                         0.053      0.008 &    7.573 r
  data arrival time                                                                   7.573

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_35_/CLK (DFFX1)                       0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                            0.011      3.008
  library setup time                                                      -0.051      2.957
  data required time                                                                  2.957
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.957
  data arrival time                                                                  -7.573
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.616


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_41_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                       0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.083      0.073 &    7.224 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place964/QN (NAND2X4)    0.083      0.055 &    7.279 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1265/QN (NAND2X2)           0.054      0.032 &    7.312 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1625/ZN (INVX2)             0.037      0.023 &    7.335 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1066/QN (NOR2X4)            0.040      0.024 &    7.359 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/dp_ipo839/ZN (INVX1)         0.039      0.026 &    7.385 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/dp_ipo837/QN (NAND2X2)       0.037      0.024 &    7.408 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/dp_ipo838/QN (NAND2X2)       0.041      0.023 &    7.432 r
  bp_fe_pc_gen_1/U364/QN (NAND2X2)                              0.070      0.037 &    7.469 f
  bp_fe_pc_gen_1/U24/QN (NAND2X4)                               0.056      0.036 &    7.504 r
  icache_1/U82/QN (NAND2X4)                                     0.091      0.032 &    7.537 f
  icache_1/U84/QN (NAND2X4)                                     0.055      0.031 &    7.568 r
  icache_1/eaddr_tl_r_reg_41_/D (DFFX1)                         0.055      0.004 &    7.572 r
  data arrival time                                                                   7.572

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_41_/CLK (DFFX1)                       0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                            0.011      3.009
  library setup time                                                      -0.052      2.957
  data required time                                                                  2.957
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.957
  data arrival time                                                                  -7.572
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.615


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_43_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock823/QN (NAND2X4)     0.086      0.057 &    7.274 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1459/QN (NAND2X1)            0.054      0.038 &    7.312 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1631/ZN (INVX1)              0.052      0.033 &    7.345 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1628/QN (NOR2X4)             0.039      0.025 &    7.371 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place956/ZN (INVX1)       0.030      0.019 &    7.390 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place954/QN (NAND2X1)     0.060      0.033 &    7.423 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place955/QN (NAND2X2)     0.039      0.025 &    7.448 r
  bp_fe_pc_gen_1/U430/QN (NAND2X2)                               0.062      0.032 &    7.480 f
  bp_fe_pc_gen_1/U428/QN (NAND2X4)                               0.052      0.031 &    7.511 r
  icache_1/U384/QN (NAND2X2)                                     0.087      0.028 &    7.540 f
  icache_1/U381/QN (NAND2X2)                                     0.048      0.031 &    7.571 r
  icache_1/eaddr_tl_r_reg_43_/D (DFFX1)                          0.048      0.002 &    7.572 r
  data arrival time                                                                    7.572

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_43_/CLK (DFFX1)                        0.213      0.005 &    2.997 r
  clock reconvergence pessimism                                             0.011      3.008
  library setup time                                                       -0.050      2.958
  data required time                                                                   2.958
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.958
  data arrival time                                                                   -7.572
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.614


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_55_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock823/QN (NAND2X4)     0.086      0.057 &    7.274 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1671/QN (NAND2X1)            0.050      0.037 &    7.312 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1672/ZN (INVX1)              0.051      0.032 &    7.344 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1681/QN (NOR2X4)             0.038      0.025 &    7.368 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place996/ZN (INVX1)       0.040      0.026 &    7.394 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place994/QN (NAND2X2)     0.037      0.024 &    7.418 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place995/QN (NAND2X2)     0.038      0.022 &    7.440 r
  bp_fe_pc_gen_1/U383/QN (NAND2X2)                               0.061      0.031 &    7.471 f
  bp_fe_pc_gen_1/U25/QN (NAND2X4)                                0.048      0.029 &    7.500 r
  icache_1/U321/QN (NAND2X2)                                     0.092      0.030 &    7.530 f
  icache_1/U323/QN (NAND2X2)                                     0.053      0.034 &    7.564 r
  icache_1/eaddr_tl_r_reg_55_/D (DFFX1)                          0.053      0.006 &    7.570 r
  data arrival time                                                                    7.570

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_55_/CLK (DFFX1)                        0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                             0.011      3.009
  library setup time                                                       -0.052      2.957
  data required time                                                                   2.957
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.957
  data arrival time                                                                   -7.570
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.612


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_38_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1793/QN (NAND2X4)            0.082      0.051 &    7.268 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1713/QN (NAND2X2)            0.068      0.047 &    7.315 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock847/ZN (INVX4)       0.044      0.027 &    7.343 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock850/QN (NOR2X4)      0.042      0.022 &    7.365 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place984/ZN (INVX2)       0.031      0.019 &    7.384 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place936/QN (NAND2X2)     0.040      0.025 &    7.409 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place983/QN (NAND2X2)     0.042      0.029 &    7.438 r
  bp_fe_pc_gen_1/U132/QN (NAND2X2)                               0.065      0.035 &    7.473 f
  bp_fe_pc_gen_1/U129/QN (NAND2X4)                               0.042      0.028 &    7.501 r
  icache_1/U9/QN (NAND2X1)                                       0.109      0.039 &    7.540 f
  icache_1/U1160/QN (NAND2X2)                                    0.048      0.029 &    7.569 r
  icache_1/eaddr_tl_r_reg_38_/D (DFFX1)                          0.048      0.003 &    7.571 r
  data arrival time                                                                    7.571

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_38_/CLK (DFFX1)                        0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                             0.011      3.009
  library setup time                                                       -0.050      2.959
  data required time                                                                   2.959
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.959
  data arrival time                                                                   -7.571
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.612


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_48_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)     0.083      0.073 &    7.224 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place964/QN (NAND2X4)     0.083      0.055 &    7.279 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock815/ZN (INVX4)       0.045      0.034 &    7.313 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place876/QN (NOR2X4)      0.049      0.026 &    7.339 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock852/ZN (INVX2)       0.041      0.031 &    7.371 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place875/QN (NAND2X2)     0.045      0.024 &    7.395 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place935/QN (NAND2X2)     0.045      0.025 &    7.420 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1012/QN (NAND2X2)    0.043      0.027 &    7.447 r
  bp_fe_pc_gen_1/U348/QN (NAND2X2)                               0.071      0.040 &    7.486 f
  bp_fe_pc_gen_1/U352/QN (NAND2X4)                               0.045      0.029 &    7.515 r
  icache_1/U312/QN (NAND2X2)                                     0.084      0.024 &    7.539 f
  icache_1/U314/QN (NAND2X2)                                     0.048      0.027 &    7.566 r
  icache_1/eaddr_tl_r_reg_48_/D (DFFX1)                          0.048      0.004 &    7.570 r
  data arrival time                                                                    7.570

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_48_/CLK (DFFX1)                        0.213      0.005 &    2.996 r
  clock reconvergence pessimism                                             0.011      3.008
  library setup time                                                       -0.050      2.958
  data required time                                                                   2.958
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.958
  data arrival time                                                                   -7.570
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.612


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_39_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1793/QN (NAND2X4)            0.082      0.051 &    7.268 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1212/QN (NAND2X1)            0.055      0.040 &    7.309 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1846/ZN (INVX1)              0.051      0.032 &    7.341 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1546/QN (NOR2X4)             0.059      0.036 &    7.377 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1009/ZN (INVX2)      0.035      0.022 &    7.400 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1007/QN (NAND2X2)    0.035      0.023 &    7.423 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1008/QN (NAND2X2)    0.040      0.027 &    7.450 r
  bp_fe_pc_gen_1/U240/QN (NAND2X2)                               0.068      0.036 &    7.485 f
  bp_fe_pc_gen_1/U312/QN (NAND2X4)                               0.044      0.029 &    7.514 r
  icache_1/U311/QN (NAND2X2)                                     0.087      0.026 &    7.540 f
  icache_1/U1401/QN (NAND2X2)                                    0.046      0.027 &    7.567 r
  icache_1/eaddr_tl_r_reg_39_/D (DFFX1)                          0.046      0.005 &    7.572 r
  data arrival time                                                                    7.572

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_39_/CLK (DFFX1)                        0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                             0.011      3.009
  library setup time                                                       -0.049      2.960
  data required time                                                                   2.960
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.960
  data arrival time                                                                   -7.572
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.612


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_35_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.043      0.216 &    0.641 f
  icc_place41/Z (NBUFFX2)                                       0.057      0.075 H    0.716 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.057      6.086 H    6.802 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.050      0.026 &    6.828 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.047      0.033 &    6.860 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.034      0.027 &    6.887 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.058      0.037 &    6.924 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.065      0.048 &    6.972 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.097      0.068 &    7.040 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.044      0.039 &    7.079 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.055      0.030 &    7.109 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.084      0.048 &    7.157 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.093      0.075 &    7.233 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock824/QN (NAND2X4)    0.067      0.047 &    7.280 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1335/QN (NAND2X2)           0.059      0.032 &    7.312 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1868/ZN (INVX2)             0.035      0.027 &    7.339 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1860/QN (NOR2X4)            0.044      0.024 &    7.363 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place888/QN (NAND2X1)    0.080      0.051 &    7.413 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place890/QN (NAND2X4)    0.047      0.027 &    7.440 r
  bp_fe_pc_gen_1/U376/QN (NAND2X2)                              0.065      0.038 &    7.478 f
  bp_fe_pc_gen_1/U375/QN (NAND2X4)                              0.050      0.029 &    7.507 r
  bp_fe_pc_gen_1/U447/QN (NAND2X2)                              0.058      0.026 &    7.534 f
  bp_fe_pc_gen_1/U380/QN (NAND2X2)                              0.061      0.027 &    7.561 r
  bp_fe_pc_gen_1/pc_f1_reg_35_/D (DFFX1)                        0.061      0.006 &    7.567 r
  data arrival time                                                                   7.567

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_35_/CLK (DFFX1)                      0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                            0.011      3.008
  library setup time                                                      -0.054      2.955
  data required time                                                                  2.955
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.955
  data arrival time                                                                  -7.567
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.612


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_48_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)     0.083      0.073 &    7.224 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place964/QN (NAND2X4)     0.083      0.055 &    7.279 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock815/ZN (INVX4)       0.045      0.034 &    7.313 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place876/QN (NOR2X4)      0.049      0.026 &    7.339 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock852/ZN (INVX2)       0.041      0.031 &    7.371 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place875/QN (NAND2X2)     0.045      0.024 &    7.395 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place935/QN (NAND2X2)     0.045      0.025 &    7.420 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1012/QN (NAND2X2)    0.043      0.027 &    7.447 r
  bp_fe_pc_gen_1/U348/QN (NAND2X2)                               0.071      0.040 &    7.486 f
  bp_fe_pc_gen_1/U352/QN (NAND2X4)                               0.045      0.029 &    7.515 r
  bp_fe_pc_gen_1/U347/QN (NAND2X2)                               0.058      0.025 &    7.540 f
  bp_fe_pc_gen_1/U499/QN (NAND2X2)                               0.052      0.024 &    7.563 r
  bp_fe_pc_gen_1/pc_f1_reg_48_/D (DFFX1)                         0.052      0.006 &    7.569 r
  data arrival time                                                                    7.569

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_48_/CLK (DFFX1)                       0.213      0.005 &    2.996 r
  clock reconvergence pessimism                                             0.011      3.008
  library setup time                                                       -0.051      2.957
  data required time                                                                   2.957
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.957
  data arrival time                                                                   -7.569
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.612


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_47_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.043      0.216 &    0.641 f
  icc_place41/Z (NBUFFX2)                                       0.057      0.075 H    0.716 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.057      6.086 H    6.802 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.050      0.026 &    6.828 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.047      0.033 &    6.860 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.034      0.027 &    6.887 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.058      0.037 &    6.924 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.065      0.048 &    6.972 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.097      0.068 &    7.040 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.044      0.039 &    7.079 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.055      0.030 &    7.109 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.084      0.048 &    7.157 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.093      0.075 &    7.233 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock824/QN (NAND2X4)    0.067      0.047 &    7.280 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1531/QN (NAND2X1)           0.057      0.039 &    7.319 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1904/ZN (INVX1)             0.044      0.033 &    7.352 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1804/QN (NOR2X4)            0.046      0.025 &    7.377 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place894/QN (NAND2X1)    0.057      0.040 &    7.417 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place896/QN (NAND2X2)    0.048      0.029 &    7.447 r
  bp_fe_pc_gen_1/U368/QN (NAND2X2)                              0.048      0.028 &    7.475 f
  bp_fe_pc_gen_1/icc_clock72/QN (NAND2X2)                       0.056      0.035 &    7.510 r
  icache_1/U10/QN (NAND2X2)                                     0.086      0.028 &    7.538 f
  icache_1/U308/QN (NAND2X2)                                    0.048      0.026 &    7.564 r
  icache_1/eaddr_tl_r_reg_47_/D (DFFX1)                         0.048      0.005 &    7.569 r
  data arrival time                                                                   7.569

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_47_/CLK (DFFX1)                       0.213      0.005 &    2.996 r
  clock reconvergence pessimism                                            0.011      3.008
  library setup time                                                      -0.050      2.958
  data required time                                                                  2.958
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.958
  data arrival time                                                                  -7.569
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.612


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_33_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1793/QN (NAND2X4)            0.082      0.051 &    7.268 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1351/QN (NAND2X2)            0.051      0.040 &    7.309 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock846/QN (NAND2X2)     0.065      0.031 &    7.339 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place978/QN (NAND2X1)     0.080      0.058 &    7.397 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place980/QN (NAND2X2)     0.058      0.048 &    7.446 r
  bp_fe_pc_gen_1/U344/QN (NAND2X2)                               0.067      0.040 &    7.486 f
  bp_fe_pc_gen_1/U151/QN (NAND2X4)                               0.047      0.030 &    7.515 r
  bp_fe_pc_gen_1/U527/QN (NAND2X2)                               0.072      0.026 &    7.542 f
  bp_fe_pc_gen_1/U529/QN (NAND2X2)                               0.058      0.025 &    7.566 r
  bp_fe_pc_gen_1/pc_f1_reg_33_/D (DFFX1)                         0.058      0.001 &    7.568 r
  data arrival time                                                                    7.568

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_33_/CLK (DFFX1)                       0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                             0.011      3.009
  library setup time                                                       -0.053      2.956
  data required time                                                                   2.956
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.956
  data arrival time                                                                   -7.568
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.612


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_39_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1793/QN (NAND2X4)            0.082      0.051 &    7.268 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1212/QN (NAND2X1)            0.055      0.040 &    7.309 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1846/ZN (INVX1)              0.051      0.032 &    7.341 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1546/QN (NOR2X4)             0.059      0.036 &    7.377 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1009/ZN (INVX2)      0.035      0.022 &    7.400 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1007/QN (NAND2X2)    0.035      0.023 &    7.423 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1008/QN (NAND2X2)    0.040      0.027 &    7.450 r
  bp_fe_pc_gen_1/U240/QN (NAND2X2)                               0.068      0.036 &    7.485 f
  bp_fe_pc_gen_1/U312/QN (NAND2X4)                               0.044      0.029 &    7.514 r
  bp_fe_pc_gen_1/U315/QN (NAND2X2)                               0.061      0.027 &    7.541 f
  bp_fe_pc_gen_1/U478/QN (NAND2X2)                               0.052      0.026 &    7.567 r
  bp_fe_pc_gen_1/pc_f1_reg_39_/D (DFFX1)                         0.052      0.003 &    7.570 r
  data arrival time                                                                    7.570

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_39_/CLK (DFFX1)                       0.213      0.006 &    2.998 r
  clock reconvergence pessimism                                             0.011      3.009
  library setup time                                                       -0.051      2.958
  data required time                                                                   2.958
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.958
  data arrival time                                                                   -7.570
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.612


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_33_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1793/QN (NAND2X4)            0.082      0.051 &    7.268 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1351/QN (NAND2X2)            0.051      0.040 &    7.309 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock846/QN (NAND2X2)     0.065      0.031 &    7.339 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place978/QN (NAND2X1)     0.080      0.058 &    7.397 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place980/QN (NAND2X2)     0.058      0.048 &    7.446 r
  bp_fe_pc_gen_1/U344/QN (NAND2X2)                               0.067      0.040 &    7.486 f
  bp_fe_pc_gen_1/U151/QN (NAND2X4)                               0.047      0.030 &    7.515 r
  icache_1/U1330/QN (NAND2X2)                                    0.084      0.025 &    7.540 f
  icache_1/U290/QN (NAND2X2)                                     0.049      0.026 &    7.566 r
  icache_1/eaddr_tl_r_reg_33_/D (DFFX1)                          0.049      0.003 &    7.570 r
  data arrival time                                                                    7.570

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_33_/CLK (DFFX1)                        0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                             0.011      3.009
  library setup time                                                       -0.050      2.959
  data required time                                                                   2.959
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.959
  data arrival time                                                                   -7.570
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.611


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_54_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock823/QN (NAND2X4)     0.086      0.057 &    7.274 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1048/QN (NAND2X1)            0.048      0.038 &    7.312 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1046/ZN (INVX1)              0.049      0.031 &    7.344 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1771/QN (NOR2X4)             0.038      0.025 &    7.368 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place976/ZN (INVX1)       0.039      0.025 &    7.394 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place974/QN (NAND2X2)     0.046      0.028 &    7.422 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place975/QN (NAND2X2)     0.042      0.030 &    7.452 r
  bp_fe_pc_gen_1/U524/QN (NAND2X2)                               0.062      0.032 &    7.484 f
  bp_fe_pc_gen_1/U516/QN (NAND2X4)                               0.046      0.027 &    7.511 r
  icache_1/U180/QN (NAND2X2)                                     0.084      0.024 &    7.536 f
  icache_1/U1289/QN (NAND2X2)                                    0.053      0.027 &    7.562 r
  icache_1/eaddr_tl_r_reg_54_/D (DFFX1)                          0.053      0.005 &    7.568 r
  data arrival time                                                                    7.568

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_54_/CLK (DFFX1)                        0.213      0.005 &    2.997 r
  clock reconvergence pessimism                                             0.011      3.008
  library setup time                                                       -0.051      2.957
  data required time                                                                   2.957
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.957
  data arrival time                                                                   -7.568
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.610


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_58_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                       0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.083      0.073 &    7.224 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock824/QN (NAND2X4)    0.065      0.043 &    7.268 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1657/QN (NAND2X2)           0.039      0.026 &    7.293 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1649/ZN (INVX1)             0.036      0.023 &    7.317 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1355/QN (NOR2X2)            0.035      0.022 &    7.339 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1352/Q (XOR2X2)             0.044      0.112 &    7.451 r
  bp_fe_pc_gen_1/U294/QN (NAND2X2)                              0.062      0.033 &    7.484 f
  bp_fe_pc_gen_1/U82/QN (NAND2X4)                               0.051      0.031 &    7.514 r
  icache_1/U315/QN (NAND2X2)                                    0.075      0.027 &    7.541 f
  icache_1/U1336/QN (NAND2X2)                                   0.046      0.024 &    7.565 r
  icache_1/eaddr_tl_r_reg_58_/D (DFFX1)                         0.046      0.003 &    7.568 r
  data arrival time                                                                   7.568

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_58_/CLK (DFFX1)                       0.213      0.004 &    2.996 r
  clock reconvergence pessimism                                            0.011      3.007
  library setup time                                                      -0.049      2.958
  data required time                                                                  2.958
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.958
  data arrival time                                                                  -7.568
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.610


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_37_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.043      0.216 &    0.641 f
  icc_place41/Z (NBUFFX2)                                       0.057      0.075 H    0.716 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.057      6.086 H    6.802 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.050      0.026 &    6.828 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.047      0.033 &    6.860 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.034      0.027 &    6.887 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.058      0.037 &    6.924 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.065      0.048 &    6.972 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.097      0.068 &    7.040 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.044      0.039 &    7.079 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.055      0.030 &    7.109 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.084      0.048 &    7.157 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.093      0.075 &    7.233 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place964/QN (NAND2X4)    0.073      0.051 &    7.284 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock815/ZN (INVX4)      0.050      0.032 &    7.316 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1576/QN (NAND2X2)           0.030      0.021 &    7.338 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1588/QN (NAND3X0)           0.119      0.060 &    7.398 r
  bp_fe_pc_gen_1/U404/QN (NAND2X1)                              0.087      0.063 &    7.461 f
  bp_fe_pc_gen_1/U407/QN (NAND2X2)                              0.073      0.046 &    7.507 r
  bp_fe_pc_gen_1/U491/QN (NAND2X2)                              0.063      0.032 &    7.539 f
  bp_fe_pc_gen_1/U493/QN (NAND2X2)                              0.058      0.025 &    7.564 r
  bp_fe_pc_gen_1/pc_f1_reg_37_/D (DFFX1)                        0.058      0.001 &    7.565 r
  data arrival time                                                                   7.565

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_37_/CLK (DFFX1)                      0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                            0.011      3.009
  library setup time                                                      -0.053      2.956
  data required time                                                                  2.956
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.956
  data arrival time                                                                  -7.565
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.609


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_38_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1793/QN (NAND2X4)            0.082      0.051 &    7.268 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1713/QN (NAND2X2)            0.068      0.047 &    7.315 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock847/ZN (INVX4)       0.044      0.027 &    7.343 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock850/QN (NOR2X4)      0.042      0.022 &    7.365 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place984/ZN (INVX2)       0.031      0.019 &    7.384 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place936/QN (NAND2X2)     0.040      0.025 &    7.409 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place983/QN (NAND2X2)     0.042      0.029 &    7.438 r
  bp_fe_pc_gen_1/U132/QN (NAND2X2)                               0.065      0.035 &    7.473 f
  bp_fe_pc_gen_1/U129/QN (NAND2X4)                               0.042      0.028 &    7.501 r
  bp_fe_pc_gen_1/U488/QN (NAND2X2)                               0.061      0.026 &    7.527 f
  bp_fe_pc_gen_1/U490/QN (NAND2X2)                               0.057      0.029 &    7.556 r
  bp_fe_pc_gen_1/pc_f1_reg_38_/D (DFFX1)                         0.057      0.009 &    7.565 r
  data arrival time                                                                    7.565

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_38_/CLK (DFFX1)                       0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                             0.011      3.009
  library setup time                                                       -0.053      2.956
  data required time                                                                   2.956
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.956
  data arrival time                                                                   -7.565
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.609


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_58_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                       0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.083      0.073 &    7.224 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock824/QN (NAND2X4)    0.065      0.043 &    7.268 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1657/QN (NAND2X2)           0.039      0.026 &    7.293 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1649/ZN (INVX1)             0.036      0.023 &    7.317 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1355/QN (NOR2X2)            0.035      0.022 &    7.339 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1352/Q (XOR2X2)             0.044      0.112 &    7.451 r
  bp_fe_pc_gen_1/U294/QN (NAND2X2)                              0.062      0.033 &    7.484 f
  bp_fe_pc_gen_1/U82/QN (NAND2X4)                               0.051      0.031 &    7.514 r
  bp_fe_pc_gen_1/icc_clock77/QN (NAND2X2)                       0.048      0.027 &    7.541 f
  bp_fe_pc_gen_1/U399/QN (NAND2X2)                              0.048      0.024 &    7.565 r
  bp_fe_pc_gen_1/pc_f1_reg_58_/D (DFFX1)                        0.048      0.003 &    7.568 r
  data arrival time                                                                   7.568

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_58_/CLK (DFFX1)                      0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                            0.011      3.009
  library setup time                                                      -0.050      2.959
  data required time                                                                  2.959
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.959
  data arrival time                                                                  -7.568
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.609


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_41_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                       0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.083      0.073 &    7.224 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place964/QN (NAND2X4)    0.083      0.055 &    7.279 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1265/QN (NAND2X2)           0.054      0.032 &    7.312 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1625/ZN (INVX2)             0.037      0.023 &    7.335 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1066/QN (NOR2X4)            0.040      0.024 &    7.359 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/dp_ipo839/ZN (INVX1)         0.039      0.026 &    7.385 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/dp_ipo837/QN (NAND2X2)       0.037      0.024 &    7.408 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/dp_ipo838/QN (NAND2X2)       0.041      0.023 &    7.432 r
  bp_fe_pc_gen_1/U364/QN (NAND2X2)                              0.070      0.037 &    7.469 f
  bp_fe_pc_gen_1/U24/QN (NAND2X4)                               0.056      0.036 &    7.504 r
  bp_fe_pc_gen_1/U500/QN (NAND2X2)                              0.059      0.028 &    7.533 f
  bp_fe_pc_gen_1/U502/QN (NAND2X2)                              0.055      0.027 &    7.560 r
  bp_fe_pc_gen_1/pc_f1_reg_41_/D (DFFX1)                        0.055      0.005 &    7.566 r
  data arrival time                                                                   7.566

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_41_/CLK (DFFX1)                      0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                            0.011      3.008
  library setup time                                                      -0.052      2.957
  data required time                                                                  2.957
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.957
  data arrival time                                                                  -7.566
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.609


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_47_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.043      0.216 &    0.641 f
  icc_place41/Z (NBUFFX2)                                       0.057      0.075 H    0.716 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.057      6.086 H    6.802 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.050      0.026 &    6.828 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.047      0.033 &    6.860 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.034      0.027 &    6.887 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.058      0.037 &    6.924 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.065      0.048 &    6.972 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.097      0.068 &    7.040 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.044      0.039 &    7.079 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.055      0.030 &    7.109 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.084      0.048 &    7.157 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.093      0.075 &    7.233 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock824/QN (NAND2X4)    0.067      0.047 &    7.280 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1531/QN (NAND2X1)           0.057      0.039 &    7.319 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1904/ZN (INVX1)             0.044      0.033 &    7.352 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1804/QN (NOR2X4)            0.046      0.025 &    7.377 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place894/QN (NAND2X1)    0.057      0.040 &    7.417 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place896/QN (NAND2X2)    0.048      0.029 &    7.447 r
  bp_fe_pc_gen_1/U368/QN (NAND2X2)                              0.048      0.028 &    7.475 f
  bp_fe_pc_gen_1/icc_clock72/QN (NAND2X2)                       0.056      0.035 &    7.510 r
  bp_fe_pc_gen_1/U470/QN (NAND2X2)                              0.058      0.027 &    7.537 f
  bp_fe_pc_gen_1/U472/QN (NAND2X2)                              0.050      0.022 &    7.560 r
  bp_fe_pc_gen_1/pc_f1_reg_47_/D (DFFX1)                        0.050      0.005 &    7.565 r
  data arrival time                                                                   7.565

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_47_/CLK (DFFX1)                      0.213      0.005 &    2.996 r
  clock reconvergence pessimism                                            0.011      3.008
  library setup time                                                      -0.050      2.957
  data required time                                                                  2.957
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.957
  data arrival time                                                                  -7.565
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.608


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_54_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock823/QN (NAND2X4)     0.086      0.057 &    7.274 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1048/QN (NAND2X1)            0.048      0.038 &    7.312 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1046/ZN (INVX1)              0.049      0.031 &    7.344 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1771/QN (NOR2X4)             0.038      0.025 &    7.368 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place976/ZN (INVX1)       0.039      0.025 &    7.394 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place974/QN (NAND2X2)     0.046      0.028 &    7.422 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place975/QN (NAND2X2)     0.042      0.030 &    7.452 r
  bp_fe_pc_gen_1/U524/QN (NAND2X2)                               0.062      0.032 &    7.484 f
  bp_fe_pc_gen_1/U516/QN (NAND2X4)                               0.046      0.027 &    7.511 r
  bp_fe_pc_gen_1/U442/QN (NAND2X2)                               0.056      0.025 &    7.536 f
  bp_fe_pc_gen_1/U444/QN (NAND2X2)                               0.053      0.024 &    7.560 r
  bp_fe_pc_gen_1/pc_f1_reg_54_/D (DFFX1)                         0.053      0.004 &    7.564 r
  data arrival time                                                                    7.564

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_54_/CLK (DFFX1)                       0.213      0.005 &    2.997 r
  clock reconvergence pessimism                                             0.011      3.008
  library setup time                                                       -0.051      2.957
  data required time                                                                   2.957
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.957
  data arrival time                                                                   -7.564
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.607


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_43_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                        0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.071      0.067 &    7.218 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock823/QN (NAND2X4)     0.086      0.057 &    7.274 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1459/QN (NAND2X1)            0.054      0.038 &    7.312 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1631/ZN (INVX1)              0.052      0.033 &    7.345 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1628/QN (NOR2X4)             0.039      0.025 &    7.371 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place956/ZN (INVX1)       0.030      0.019 &    7.390 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place954/QN (NAND2X1)     0.060      0.033 &    7.423 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place955/QN (NAND2X2)     0.039      0.025 &    7.448 r
  bp_fe_pc_gen_1/U430/QN (NAND2X2)                               0.062      0.032 &    7.480 f
  bp_fe_pc_gen_1/U428/QN (NAND2X4)                               0.052      0.031 &    7.511 r
  bp_fe_pc_gen_1/U476/QN (NAND2X2)                               0.058      0.027 &    7.538 f
  bp_fe_pc_gen_1/U392/QN (NAND2X2)                               0.052      0.023 &    7.561 r
  bp_fe_pc_gen_1/pc_f1_reg_43_/D (DFFX1)                         0.052      0.002 &    7.563 r
  data arrival time                                                                    7.563

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_43_/CLK (DFFX1)                       0.213      0.005 &    2.997 r
  clock reconvergence pessimism                                             0.011      3.008
  library setup time                                                       -0.051      2.957
  data required time                                                                   2.957
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.957
  data arrival time                                                                   -7.563
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.606


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_44_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                       0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.083      0.073 &    7.224 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock824/QN (NAND2X4)    0.065      0.043 &    7.268 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1602/QN (NAND2X1)           0.055      0.034 &    7.302 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1595/ZN (INVX1)             0.053      0.033 &    7.335 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1692/QN (NOR2X4)            0.040      0.026 &    7.361 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place902/ZN (INVX1)      0.030      0.019 &    7.380 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place900/QN (NAND2X1)    0.063      0.033 &    7.413 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place901/QN (NAND2X2)    0.045      0.031 &    7.444 r
  bp_fe_pc_gen_1/U336/QN (NAND2X2)                              0.062      0.033 &    7.477 f
  bp_fe_pc_gen_1/U339/QN (NAND2X4)                              0.047      0.028 &    7.505 r
  icache_1/U67/QN (NAND2X2)                                     0.085      0.025 &    7.530 f
  icache_1/U69/QN (NAND2X2)                                     0.052      0.026 &    7.556 r
  icache_1/eaddr_tl_r_reg_44_/D (DFFX1)                         0.052      0.007 &    7.562 r
  data arrival time                                                                   7.562

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_44_/CLK (DFFX1)                       0.213      0.005 &    2.996 r
  clock reconvergence pessimism                                            0.011      3.008
  library setup time                                                      -0.051      2.957
  data required time                                                                  2.957
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.957
  data arrival time                                                                  -7.562
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.606


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_49_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                       0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.083      0.073 &    7.224 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place964/QN (NAND2X4)    0.083      0.055 &    7.279 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock815/ZN (INVX4)      0.045      0.034 &    7.313 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1394/QN (NOR2X4)            0.052      0.029 &    7.342 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1809/QN (NOR2X4)            0.043      0.026 &    7.368 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place836/ZN (INVX1)      0.040      0.026 &    7.394 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place834/QN (NAND2X2)    0.051      0.024 &    7.418 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place835/QN (NAND2X2)    0.042      0.027 &    7.444 r
  bp_fe_pc_gen_1/U126/QN (NAND2X2)                              0.067      0.036 &    7.481 f
  bp_fe_pc_gen_1/U246/QN (NAND2X4)                              0.044      0.031 &    7.511 r
  bp_fe_pc_gen_1/U318/QN (NAND2X2)                              0.058      0.025 &    7.536 f
  bp_fe_pc_gen_1/U616/QN (NAND2X2)                              0.049      0.022 &    7.558 r
  bp_fe_pc_gen_1/pc_f1_reg_49_/D (DFFX1)                        0.049      0.005 &    7.563 r
  data arrival time                                                                   7.563

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_49_/CLK (DFFX1)                      0.213      0.005 &    2.996 r
  clock reconvergence pessimism                                            0.011      3.008
  library setup time                                                      -0.050      2.958
  data required time                                                                  2.958
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.958
  data arrival time                                                                  -7.563
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.605


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_40_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                     0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                     0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                     0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                     0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                     0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                         0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                           0.043      0.216 &    0.641 f
  icc_place41/Z (NBUFFX2)                                        0.057      0.075 H    0.716 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)              0.057      6.086 H    6.802 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)              0.050      0.026 &    6.828 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)            0.047      0.033 &    6.860 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)       0.034      0.027 &    6.887 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)            0.058      0.037 &    6.924 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)     0.065      0.048 &    6.972 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)            0.097      0.068 &    7.040 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)     0.044      0.039 &    7.079 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)      0.055      0.030 &    7.109 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)            0.084      0.048 &    7.157 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place1014/QN (NAND2X4)    0.070      0.061 &    7.218 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1793/QN (NAND2X4)            0.080      0.053 &    7.271 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1465/QN (NAND2X2)            0.077      0.051 &    7.322 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1336/QN (NAND2X4)            0.051      0.043 &    7.365 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place877/ZN (INVX2)       0.032      0.021 &    7.385 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place991/QN (NAND2X2)     0.043      0.023 &    7.408 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place992/QN (NAND2X2)     0.044      0.027 &    7.435 r
  bp_fe_pc_gen_1/U328/QN (NAND2X2)                               0.072      0.040 &    7.474 f
  bp_fe_pc_gen_1/U247/QN (NAND2X4)                               0.047      0.030 &    7.504 r
  bp_fe_pc_gen_1/U306/QN (NAND2X2)                               0.064      0.030 &    7.534 f
  bp_fe_pc_gen_1/U613/QN (NAND2X2)                               0.050      0.027 &    7.561 r
  bp_fe_pc_gen_1/pc_f1_reg_40_/D (DFFX1)                         0.050      0.003 &    7.564 r
  data arrival time                                                                    7.564

  clock core_clk (rise edge)                                     0.000      2.600      2.600
  clock source latency                                                      0.000      2.600
  clk_i (in)                                                     0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                    0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                     0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                     0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                     0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                     0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                   0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_40_/CLK (DFFX1)                       0.213      0.006 &    2.997 r
  clock reconvergence pessimism                                             0.011      3.009
  library setup time                                                       -0.050      2.958
  data required time                                                                   2.958
  ---------------------------------------------------------------------------------------------
  data required time                                                                   2.958
  data arrival time                                                                   -7.564
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -4.605


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_57_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.043      0.216 &    0.641 f
  icc_place41/Z (NBUFFX2)                                       0.057      0.075 H    0.716 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.057      6.086 H    6.802 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.050      0.026 &    6.828 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.047      0.033 &    6.860 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.034      0.027 &    6.887 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.058      0.037 &    6.924 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.065      0.048 &    6.972 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.097      0.068 &    7.040 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.044      0.039 &    7.079 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.055      0.030 &    7.109 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.084      0.048 &    7.157 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.093      0.075 &    7.233 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1887/QN (NAND2X4)           0.065      0.046 &    7.279 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1395/QN (NAND2X0)           0.064      0.044 &    7.323 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U970/Q (AND2X1)              0.045      0.067 &    7.390 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1399/QN (NAND2X2)           0.042      0.026 &    7.416 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1567/QN (NAND2X2)           0.041      0.024 &    7.440 r
  bp_fe_pc_gen_1/U558/QN (NAND2X2)                              0.062      0.032 &    7.472 f
  bp_fe_pc_gen_1/U23/QN (NAND2X4)                               0.053      0.032 &    7.504 r
  icache_1/U363/QN (NAND2X2)                                    0.077      0.029 &    7.533 f
  icache_1/U436/QN (NAND2X2)                                    0.048      0.025 &    7.558 r
  icache_1/eaddr_tl_r_reg_57_/D (DFFX1)                         0.048      0.003 &    7.561 r
  data arrival time                                                                   7.561

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  icache_1/eaddr_tl_r_reg_57_/CLK (DFFX1)                       0.213      0.004 &    2.995 r
  clock reconvergence pessimism                                            0.011      3.007
  library setup time                                                      -0.050      2.957
  data required time                                                                  2.957
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.957
  data arrival time                                                                  -7.561
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.604


  Startpoint: icache_1/eaddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_62_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.072      0.079 &    0.079 f
  CTSINVX4_G1B5I2/ZN (INVX1)                                    0.077      0.059 &    0.139 r
  CTSINVX4_G1B4I1/ZN (INVX4)                                    0.110      0.071 &    0.210 f
  CTSINVX4_G1B3I5/ZN (INVX8)                                    0.073      0.038 &    0.248 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                    0.096      0.072 &    0.320 f
  CTSINVX2_G1B1I2/ZN (INVX1)                                    0.182      0.104 &    0.424 r
  icache_1/eaddr_tv_r_reg_5_/CLK (DFFX1)                        0.182      0.001 &    0.425 r
  icache_1/eaddr_tv_r_reg_5_/Q (DFFX1)                          0.048      0.198 &    0.623 r
  icc_place41/Z (NBUFFX2)                                       0.062      0.078 H    0.701 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U849/QN (NOR2X4)             0.046      6.114 H    6.816 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U850/QN (NOR2X4)             0.057      0.028 &    6.844 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1040/QN (NAND2X2)           0.046      0.031 &    6.875 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock817/ZN (INVX2)      0.040      0.026 &    6.901 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1520/QN (NAND2X4)           0.056      0.038 &    6.938 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_clock859/QN (NAND2X4)    0.064      0.045 &    6.983 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1458/QN (NAND2X4)           0.090      0.066 &    7.048 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place851/QN (NAND2X4)    0.043      0.036 &    7.084 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place820/QN (NOR2X4)     0.040      0.025 &    7.109 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1445/QN (NAND2X4)           0.095      0.042 &    7.151 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/icc_place839/QN (NAND2X4)    0.083      0.073 &    7.224 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1887/QN (NAND2X4)           0.064      0.042 &    7.267 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1412/QN (NAND2X2)           0.043      0.030 &    7.297 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1420/QN (NAND2X1)           0.042      0.028 &    7.325 r
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U890/QN (NAND2X0)            0.074      0.041 &    7.366 f
  bp_fe_pc_gen_1/DP_OP_21_126_5048/U1737/QN (NAND3X0)           0.090      0.054 &    7.420 r
  bp_fe_pc_gen_1/U324/QN (NAND2X2)                              0.072      0.039 &    7.458 f
  bp_fe_pc_gen_1/U505/QN (NAND2X4)                              0.050      0.030 &    7.488 r
  bp_fe_pc_gen_1/U431/QN (NAND2X2)                              0.062      0.030 &    7.519 f
  bp_fe_pc_gen_1/U433/QN (NAND2X2)                              0.068      0.027 &    7.546 r
  bp_fe_pc_gen_1/pc_f1_reg_62_/D (DFFX1)                        0.068      0.010 &    7.556 r
  data arrival time                                                                   7.556

  clock core_clk (rise edge)                                    0.000      2.600      2.600
  clock source latency                                                     0.000      2.600
  clk_i (in)                                                    0.000      0.000 &    2.600 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                   0.063      0.068 &    2.668 f
  CTSINVX8_G1B5I3/ZN (INVX8)                                    0.058      0.048 &    2.716 r
  CTSINVX4_G1B4I3/ZN (INVX2)                                    0.098      0.063 &    2.779 f
  CTSINVX4_G1B3I2/ZN (INVX4)                                    0.076      0.051 &    2.830 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                    0.073      0.052 &    2.882 f
  CTSINVX16_G1B1I16/ZN (INVX8)                                  0.212      0.109 &    2.991 r
  bp_fe_pc_gen_1/pc_f1_reg_62_/CLK (DFFX1)                      0.213      0.004 &    2.995 r
  clock reconvergence pessimism                                            0.011      3.007
  library setup time                                                      -0.055      2.952
  data required time                                                                  2.952
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.952
  data arrival time                                                                  -7.556
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -4.604

Report timing status: Processing group core_clk (total endpoints 4539)...30% done.
Report timing status: Processing group core_clk (total endpoints 4539)...40% done.
Report timing status: Processing group core_clk (total endpoints 4539)...50% done.
Report timing status: Processing group core_clk (total endpoints 4539)...60% done.
Report timing status: Processing group core_clk (total endpoints 4539)...70% done.
Report timing status: Processing group core_clk (total endpoints 4539)...80% done.
Report timing status: Processing group core_clk (total endpoints 4539)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 4509 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
