

================================================================
== Vitis HLS Report for 'mul_mec_matrix'
================================================================
* Date:           Tue Dec 14 19:07:37 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        mul_mec_matrix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XCL_WG_DIM_Z_XCL_WG_DIM_Y  |        ?|        ?|         ?|          -|          -|    10|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%lid_1 = alloca i32 1"   --->   Operation 89 'alloca' 'lid_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%lid_2 = alloca i32 1"   --->   Operation 90 'alloca' 'lid_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten18 = alloca i32 1"   --->   Operation 91 'alloca' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%ho_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %ho"   --->   Operation 92 'read' 'ho_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%global_offset_z_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %global_offset_z"   --->   Operation 93 'read' 'global_offset_z_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (1.00ns)   --->   "%global_offset_y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %global_offset_y"   --->   Operation 94 'read' 'global_offset_y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 95 [1/1] (1.00ns)   --->   "%global_offset_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %global_offset_x"   --->   Operation 95 'read' 'global_offset_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%group_id_z_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %group_id_z"   --->   Operation 96 'read' 'group_id_z_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "%group_id_y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %group_id_y"   --->   Operation 97 'read' 'group_id_y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%group_id_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %group_id_x"   --->   Operation 98 'read' 'group_id_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%value_loc = alloca i64 1"   --->   Operation 99 'alloca' 'value_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%shiftreg_loc = alloca i64 1"   --->   Operation 100 'alloca' 'shiftreg_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node global_id_base_z)   --->   "%empty = shl i32 %group_id_z_read, i32 1"   --->   Operation 101 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.01ns) (out node of the LUT)   --->   "%global_id_base_z = add i32 %empty, i32 %global_offset_z_read"   --->   Operation 102 'add' 'global_id_base_z' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%empty_35 = shl i32 %group_id_y_read, i32 2"   --->   Operation 103 'shl' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %group_id_y_read, i32 %global_offset_y_read"   --->   Operation 104 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%global_id_base_y = add i32 %tmp1, i32 %empty_35"   --->   Operation 105 'add' 'global_id_base_y' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%empty_36 = shl i32 %group_id_x_read, i32 3"   --->   Operation 106 'shl' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%empty_37 = shl i32 %group_id_x_read, i32 1"   --->   Operation 107 'shl' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_38 = sub i32 %empty_36, i32 %empty_37"   --->   Operation 108 'sub' 'empty_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 109 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%global_id_base_x = add i32 %empty_38, i32 %global_offset_x_read"   --->   Operation 109 'add' 'global_id_base_x' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 110 [1/1] (3.42ns)   --->   "%mul_ln3 = mul i32 %global_id_base_z, i32 %ho_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 110 'mul' 'mul_ln3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln3 = store i4 0, i4 %indvar_flatten18" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 111 'store' 'store_ln3' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln3 = store i2 0, i2 %lid_2" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 112 'store' 'store_ln3' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln3 = store i3 0, i3 %lid_1" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 113 'store' 'store_ln3' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.45>
ST_2 : Operation 114 [1/1] (1.00ns)   --->   "%lim_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %lim"   --->   Operation 114 'read' 'lim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 115 [1/1] (1.00ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %s"   --->   Operation 115 'read' 's_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 116 [1/1] (1.00ns)   --->   "%co_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %co"   --->   Operation 116 'read' 'co_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 117 [1/1] (1.00ns)   --->   "%wo_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wo"   --->   Operation 117 'read' 'wo_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 118 [1/1] (1.00ns)   --->   "%O_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %O"   --->   Operation 118 'read' 'O_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 119 [1/1] (1.00ns)   --->   "%wk_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wk"   --->   Operation 119 'read' 'wk_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 120 [1/1] (1.00ns)   --->   "%K_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %K"   --->   Operation 120 'read' 'K_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 121 [1/1] (1.00ns)   --->   "%ci_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %ci"   --->   Operation 121 'read' 'ci_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 122 [1/1] (1.00ns)   --->   "%hi_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %hi"   --->   Operation 122 'read' 'hi_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 123 [1/1] (1.00ns)   --->   "%wi_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wi"   --->   Operation 123 'read' 'wi_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 124 [1/1] (1.00ns)   --->   "%I_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %I"   --->   Operation 124 'read' 'I_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @mul_mec_matrix_str"   --->   Operation 125 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_25, void @empty_24, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_x, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_x, void @empty_2, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_y, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_3, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_y, void @empty_2, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_z, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_4, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_z, void @empty_2, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_x, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_x, void @empty_2, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_y, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_6, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_y, void @empty_2, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_z, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_7, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_z, void @empty_2, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %I, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_9"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %I, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_9"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wi"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wi, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_11, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wi, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hi"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hi, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_26, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hi, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ci"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ci, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_12, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ci, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %K, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_13, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_9"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %K, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_9"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wk"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wk, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_14, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wk, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nk"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_15, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %O, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_16, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_9"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %O, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_9"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wo"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wo, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_17, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wo, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ho"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ho, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_18, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ho, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %co"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_19, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_20, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lim"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lim, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_21, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lim, void @empty_10, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_0, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (3.42ns)   --->   "%mul7 = mul i32 %wk_read, i32 %wk_read"   --->   Operation 177 'mul' 'mul7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (1.01ns)   --->   "%add_ln3 = add i32 %mul_ln3, i32 %global_id_base_y" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 178 'add' 'add_ln3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (3.42ns)   --->   "%mul_ln3_1 = mul i32 %add_ln3, i32 %wo_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 179 'mul' 'mul_ln3_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (1.01ns)   --->   "%add_ln3_1 = add i32 %mul_ln3_1, i32 %global_id_base_x" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 180 'add' 'add_ln3_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (3.42ns)   --->   "%mul_ln3_2 = mul i32 %ho_read, i32 %wo_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 181 'mul' 'mul_ln3_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %lim_read, i3 0"   --->   Operation 182 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %lim_read, i1 0"   --->   Operation 183 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl26 = zext i33 %tmp_5"   --->   Operation 184 'zext' 'p_shl26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (1.02ns)   --->   "%bound = sub i35 %p_shl3, i35 %p_shl26"   --->   Operation 185 'sub' 'bound' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln3 = br void %kernel.loop.1" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 186 'br' 'br_ln3' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.49>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%lid_2_load = load i2 %lid_2"   --->   Operation 187 'load' 'lid_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%empty_39 = trunc i2 %lid_2_load"   --->   Operation 188 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%lid_2_cast11_cast = zext i1 %empty_39"   --->   Operation 189 'zext' 'lid_2_cast11_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.01ns)   --->   "%tz = add i32 %lid_2_cast11_cast, i32 %global_id_base_z"   --->   Operation 190 'add' 'tz' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [36/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 191 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 192 [35/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 192 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.47>
ST_5 : Operation 193 [34/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 193 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.47>
ST_6 : Operation 194 [33/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 194 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.47>
ST_7 : Operation 195 [32/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 195 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.47>
ST_8 : Operation 196 [31/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 196 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.47>
ST_9 : Operation 197 [30/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 197 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.47>
ST_10 : Operation 198 [29/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 198 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.47>
ST_11 : Operation 199 [28/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 199 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.47>
ST_12 : Operation 200 [27/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 200 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.47>
ST_13 : Operation 201 [26/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 201 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.47>
ST_14 : Operation 202 [25/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 202 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.47>
ST_15 : Operation 203 [24/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 203 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.47>
ST_16 : Operation 204 [23/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 204 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.47>
ST_17 : Operation 205 [22/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 205 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.47>
ST_18 : Operation 206 [21/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 206 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.47>
ST_19 : Operation 207 [20/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 207 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.47>
ST_20 : Operation 208 [19/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 208 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.47>
ST_21 : Operation 209 [18/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 209 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.47>
ST_22 : Operation 210 [17/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 210 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.47>
ST_23 : Operation 211 [16/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 211 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 212 [15/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 212 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.47>
ST_25 : Operation 213 [14/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 213 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.47>
ST_26 : Operation 214 [13/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 214 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.47>
ST_27 : Operation 215 [12/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 215 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.47>
ST_28 : Operation 216 [11/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 216 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.47>
ST_29 : Operation 217 [10/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 217 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.47>
ST_30 : Operation 218 [9/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 218 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.47>
ST_31 : Operation 219 [8/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 219 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.47>
ST_32 : Operation 220 [7/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 220 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.47>
ST_33 : Operation 221 [6/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 221 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.47>
ST_34 : Operation 222 [5/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 222 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.47>
ST_35 : Operation 223 [4/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 223 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.47>
ST_36 : Operation 224 [3/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 224 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.47>
ST_37 : Operation 225 [2/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 225 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.02>
ST_38 : Operation 226 [1/1] (0.00ns)   --->   "%indvar_flatten18_load = load i4 %indvar_flatten18" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 226 'load' 'indvar_flatten18_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 227 [1/36] (1.47ns)   --->   "%udiv_ln3 = udiv i32 %tz, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 227 'udiv' 'udiv_ln3' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 228 [1/1] (3.42ns)   --->   "%mul_ln3_3 = mul i32 %udiv_ln3, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 228 'mul' 'mul_ln3_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [1/1] (1.01ns)   --->   "%sub_ln3 = sub i32 %tz, i32 %mul_ln3_3" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 229 'sub' 'sub_ln3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 230 [1/1] (0.72ns)   --->   "%icmp_ln28 = icmp_eq  i4 %indvar_flatten18_load, i4 10" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 230 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 231 [1/1] (0.79ns)   --->   "%add_ln28 = add i4 %indvar_flatten18_load, i4 1" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 231 'add' 'add_ln28' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %kernel.loop.inc2, void %._crit_edge.split.split.split" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 232 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 233 [1/1] (0.00ns)   --->   "%lid_1_load = load i3 %lid_1" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 233 'load' 'lid_1_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 234 [1/1] (0.58ns)   --->   "%icmp_ln28_1 = icmp_eq  i3 %lid_1_load, i3 5" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 234 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 235 [1/1] (0.20ns)   --->   "%lid_1_mid2 = select i1 %icmp_ln28_1, i3 0, i3 %lid_1_load" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 235 'select' 'lid_1_mid2' <Predicate = (!icmp_ln28)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 236 [1/1] (0.54ns)   --->   "%add_ln28_2 = add i2 %lid_2_load, i2 1" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 236 'add' 'add_ln28_2' <Predicate = (!icmp_ln28)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 237 [1/1] (0.17ns)   --->   "%p_mid217_v_v = select i1 %icmp_ln28_1, i2 %add_ln28_2, i2 %lid_2_load" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 237 'select' 'p_mid217_v_v' <Predicate = (!icmp_ln28)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 238 [1/1] (0.00ns)   --->   "%p_mid217_v = zext i2 %p_mid217_v_v" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 238 'zext' 'p_mid217_v' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 239 [1/1] (3.42ns)   --->   "%p_mid217 = mul i32 %p_mid217_v, i32 %mul_ln3_2" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 239 'mul' 'p_mid217' <Predicate = (!icmp_ln28)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 240 [1/1] (0.00ns)   --->   "%empty_41 = trunc i2 %add_ln28_2" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 240 'trunc' 'empty_41' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 241 [1/1] (0.00ns)   --->   "%lid_2_cast11_cast_mid1 = zext i1 %empty_41" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 241 'zext' 'lid_2_cast11_cast_mid1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 242 [1/1] (1.01ns)   --->   "%tz_mid1 = add i32 %lid_2_cast11_cast_mid1, i32 %global_id_base_z" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 242 'add' 'tz_mid1' <Predicate = (!icmp_ln28)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 243 [36/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 243 'udiv' 'udiv_ln3_1' <Predicate = (!icmp_ln28)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 244 [1/1] (0.00ns)   --->   "%lid_1_cast = zext i3 %lid_1_mid2" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 244 'zext' 'lid_1_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 245 [1/1] (3.42ns)   --->   "%empty_42 = mul i32 %lid_1_cast, i32 %wo_read" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 245 'mul' 'empty_42' <Predicate = (!icmp_ln28)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 246 [1/1] (1.01ns)   --->   "%ty = add i32 %lid_1_cast, i32 %global_id_base_y" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 246 'add' 'ty' <Predicate = (!icmp_ln28)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 247 [1/1] (3.42ns)   --->   "%tmp7 = mul i32 %ty, i32 %wk_read" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 247 'mul' 'tmp7' <Predicate = (!icmp_ln28)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i32 %empty_42, i32 %add_ln3_1" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 248 'add' 'tmp10' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 249 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%empty_43 = add i32 %tmp10, i32 %p_mid217" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 249 'add' 'empty_43' <Predicate = (!icmp_ln28)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %empty_43, i2 0" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 250 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 251 [1/1] (0.00ns)   --->   "%p_cast18 = zext i34 %tmp_6" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 251 'zext' 'p_cast18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 252 [1/1] (1.08ns)   --->   "%empty_44 = add i64 %p_cast18, i64 %O_read" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 252 'add' 'empty_44' <Predicate = (!icmp_ln28)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_44, i32 2, i32 63" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 253 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln3 = sext i62 %trunc_ln3" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 254 'sext' 'sext_ln3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 255 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln3" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 255 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 256 [1/1] (0.67ns)   --->   "%add_ln28_1 = add i3 %lid_1_mid2, i3 1" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 256 'add' 'add_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 257 [1/1] (0.42ns)   --->   "%store_ln28 = store i4 %add_ln28, i4 %indvar_flatten18" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 257 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.42>
ST_38 : Operation 258 [1/1] (0.42ns)   --->   "%store_ln28 = store i2 %p_mid217_v_v, i2 %lid_2" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 258 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.42>
ST_38 : Operation 259 [1/1] (0.42ns)   --->   "%store_ln28 = store i3 %add_ln28_1, i3 %lid_1" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 259 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.42>
ST_38 : Operation 260 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 260 'ret' 'ret_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 3.42>
ST_39 : Operation 261 [35/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 261 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 262 [1/1] (3.42ns)   --->   "%mul14 = mul i32 %tmp7, i32 %s_read" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 262 'mul' 'mul14' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.47>
ST_40 : Operation 263 [34/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 263 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.47>
ST_41 : Operation 264 [33/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 264 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.47>
ST_42 : Operation 265 [32/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 265 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.47>
ST_43 : Operation 266 [31/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 266 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.47>
ST_44 : Operation 267 [30/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 267 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.47>
ST_45 : Operation 268 [29/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 268 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.47>
ST_46 : Operation 269 [28/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 269 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.47>
ST_47 : Operation 270 [27/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 270 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.47>
ST_48 : Operation 271 [26/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 271 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.47>
ST_49 : Operation 272 [25/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 272 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.47>
ST_50 : Operation 273 [24/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 273 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.47>
ST_51 : Operation 274 [23/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 274 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.47>
ST_52 : Operation 275 [22/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 275 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.47>
ST_53 : Operation 276 [21/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 276 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.47>
ST_54 : Operation 277 [20/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 277 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.47>
ST_55 : Operation 278 [19/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 278 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.47>
ST_56 : Operation 279 [18/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 279 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.47>
ST_57 : Operation 280 [17/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 280 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.47>
ST_58 : Operation 281 [16/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 281 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.47>
ST_59 : Operation 282 [15/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 282 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.47>
ST_60 : Operation 283 [14/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 283 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.47>
ST_61 : Operation 284 [13/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 284 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.47>
ST_62 : Operation 285 [12/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 285 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.47>
ST_63 : Operation 286 [11/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 286 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.47>
ST_64 : Operation 287 [10/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 287 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.47>
ST_65 : Operation 288 [9/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 288 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.47>
ST_66 : Operation 289 [8/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 289 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.47>
ST_67 : Operation 290 [7/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 290 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.47>
ST_68 : Operation 291 [6/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 291 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.47>
ST_69 : Operation 292 [5/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 292 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.47>
ST_70 : Operation 293 [4/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 293 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.47>
ST_71 : Operation 294 [3/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 294 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.47>
ST_72 : Operation 295 [2/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 295 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.36>
ST_73 : Operation 296 [1/36] (1.47ns)   --->   "%udiv_ln3_1 = udiv i32 %tz_mid1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 296 'udiv' 'udiv_ln3_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 297 [1/1] (3.42ns)   --->   "%mul_ln3_4 = mul i32 %udiv_ln3_1, i32 %co_read" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 297 'mul' 'mul_ln3_4' <Predicate = (icmp_ln28_1)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 298 [1/1] (1.01ns)   --->   "%sub_ln3_1 = sub i32 %tz_mid1, i32 %mul_ln3_4" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 298 'sub' 'sub_ln3_1' <Predicate = (icmp_ln28_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 299 [1/1] (0.44ns)   --->   "%mul6_mid2_v = select i1 %icmp_ln28_1, i32 %udiv_ln3_1, i32 %udiv_ln3" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 299 'select' 'mul6_mid2_v' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 300 [1/1] (0.44ns)   --->   "%sext_ln3_1_mid2_v_v_v_v_v_v_v_v_v = select i1 %icmp_ln28_1, i32 %sub_ln3_1, i32 %sub_ln3" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 300 'select' 'sext_ln3_1_mid2_v_v_v_v_v_v_v_v_v' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.84>
ST_74 : Operation 301 [1/1] (3.42ns)   --->   "%mul6_mid2 = mul i32 %mul6_mid2_v, i32 %ci_read" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 301 'mul' 'mul6_mid2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 302 [1/1] (3.42ns)   --->   "%sext_ln3_1_mid2_v_v_v_v_v_v_v_v = mul i32 %sext_ln3_1_mid2_v_v_v_v_v_v_v_v_v, i32 %ci_read" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 302 'mul' 'sext_ln3_1_mid2_v_v_v_v_v_v_v_v' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 303 [1/1] (3.42ns)   --->   "%sext_ln3_1_mid2_v_v_v_v_v_v_v = mul i32 %sext_ln3_1_mid2_v_v_v_v_v_v_v_v, i32 %mul7" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 303 'mul' 'sext_ln3_1_mid2_v_v_v_v_v_v_v' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.97>
ST_75 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln3_1_mid2_v_v_v_v_v = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sext_ln3_1_mid2_v_v_v_v_v_v_v, i2 0" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 304 'bitconcatenate' 'sext_ln3_1_mid2_v_v_v_v_v' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln3_1_mid2_v_v_v_v = zext i34 %sext_ln3_1_mid2_v_v_v_v_v" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 305 'zext' 'sext_ln3_1_mid2_v_v_v_v' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 306 [1/1] (1.08ns)   --->   "%sext_ln3_1_mid2_v_v_v = add i64 %sext_ln3_1_mid2_v_v_v_v, i64 %K_read" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 306 'add' 'sext_ln3_1_mid2_v_v_v' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln3_1_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %sext_ln3_1_mid2_v_v_v, i32 2, i32 63" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 307 'partselect' 'sext_ln3_1_mid2_v' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 308 [2/2] (2.89ns)   --->   "%call_ln28 = call void @mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L, i35 %bound, i32 %lim_read, i32 %mul7, i32 %mul6_mid2, i32 %hi_read, i32 %global_id_base_x, i32 %wi_read, i32 %mul14, i64 %I_read, i32 %gmem, i62 %sext_ln3_1_mid2_v, i192 %shiftreg_loc, i32 %value_loc" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 308 'call' 'call_ln28' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 309 [1/2] (0.00ns)   --->   "%call_ln28 = call void @mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L, i35 %bound, i32 %lim_read, i32 %mul7, i32 %mul6_mid2, i32 %hi_read, i32 %global_id_base_x, i32 %wi_read, i32 %mul14, i64 %I_read, i32 %gmem, i62 %sext_ln3_1_mid2_v, i192 %shiftreg_loc, i32 %value_loc" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 309 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 310 [1/1] (7.30ns)   --->   "%empty_45 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [mul_mec_matrix/mul_mec_matrix.cl:3]   --->   Operation 310 'writereq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 311 [1/1] (0.00ns)   --->   "%shiftreg_loc_load = load i192 %shiftreg_loc"   --->   Operation 311 'load' 'shiftreg_loc_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %shiftreg_loc_load, i32 32, i32 63" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 312 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %shiftreg_loc_load, i32 64, i32 95" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 313 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %shiftreg_loc_load, i32 96, i32 127" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 314 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %shiftreg_loc_load, i32 128, i32 159" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 315 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %shiftreg_loc_load, i32 160, i32 191" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 316 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 317 [1/1] (7.30ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %trunc_ln, i4 15" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 317 'write' 'write_ln28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 318 [1/1] (7.30ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_7, i4 15" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 318 'write' 'write_ln28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 319 [1/1] (7.30ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_8, i4 15" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 319 'write' 'write_ln28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 320 [1/1] (7.30ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_9, i4 15" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 320 'write' 'write_ln28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 321 [1/1] (7.30ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_s, i4 15" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 321 'write' 'write_ln28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 322 [1/1] (0.00ns)   --->   "%value_loc_load = load i32 %value_loc"   --->   Operation 322 'load' 'value_loc_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 323 [1/1] (7.30ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %value_loc_load, i4 15" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 323 'write' 'write_ln28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 324 [5/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 324 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 325 [4/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 325 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 326 [3/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 326 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 327 [2/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 327 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @XCL_WG_DIM_Z_XCL_WG_DIM_Y_str"   --->   Operation 328 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 329 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 329 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22"   --->   Operation 330 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 331 [1/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [mul_mec_matrix/mul_mec_matrix.cl:28]   --->   Operation 331 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void %kernel.loop.1"   --->   Operation 332 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.44ns
The critical path consists of the following:
	s_axi read operation ('global_offset_z_read') on port 'global_offset_z' [36]  (1 ns)
	'add' operation ('global_id_base_z') [46]  (1.02 ns)
	'mul' operation ('mul_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [106]  (3.42 ns)

 <State 2>: 5.45ns
The critical path consists of the following:
	'add' operation ('add_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [107]  (1.02 ns)
	'mul' operation ('mul_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [108]  (3.42 ns)
	'add' operation ('add_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [109]  (1.02 ns)

 <State 3>: 2.49ns
The critical path consists of the following:
	'load' operation ('lid_2_load') on local variable 'lid_2' [120]  (0 ns)
	'add' operation ('tz') [124]  (1.02 ns)
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 4>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 5>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 6>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 7>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 8>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 9>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 10>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 11>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 12>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 13>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 14>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 15>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 16>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 17>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 18>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 19>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 20>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 21>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 22>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 23>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 24>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 25>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 26>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 27>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 28>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 29>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 30>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 31>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 32>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 33>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 34>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 35>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 36>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 37>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3', mul_mec_matrix/mul_mec_matrix.cl:3) [125]  (1.48 ns)

 <State 38>: 6.03ns
The critical path consists of the following:
	'load' operation ('lid_1_load', mul_mec_matrix/mul_mec_matrix.cl:28) on local variable 'lid_1' [132]  (0 ns)
	'icmp' operation ('icmp_ln28_1', mul_mec_matrix/mul_mec_matrix.cl:28) [135]  (0.584 ns)
	'select' operation ('lid_1_mid2', mul_mec_matrix/mul_mec_matrix.cl:28) [136]  (0.208 ns)
	'mul' operation ('empty_42', mul_mec_matrix/mul_mec_matrix.cl:28) [158]  (3.42 ns)
	'add' operation ('tmp10', mul_mec_matrix/mul_mec_matrix.cl:28) [165]  (0 ns)
	'add' operation ('empty_43', mul_mec_matrix/mul_mec_matrix.cl:28) [166]  (0.731 ns)
	'add' operation ('empty_44', mul_mec_matrix/mul_mec_matrix.cl:28) [169]  (1.08 ns)

 <State 39>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul14', mul_mec_matrix/mul_mec_matrix.cl:28) [161]  (3.42 ns)

 <State 40>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 41>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 42>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 43>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 44>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 45>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 46>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 47>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 48>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 49>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 50>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 51>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 52>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 53>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 54>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 55>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 56>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 57>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 58>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 59>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 60>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 61>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 62>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 63>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 64>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 65>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 66>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 67>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 68>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 69>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 70>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 71>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 72>: 1.48ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)

 <State 73>: 6.36ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [144]  (1.48 ns)
	'mul' operation ('mul_ln3_4', mul_mec_matrix/mul_mec_matrix.cl:3) [145]  (3.42 ns)
	'sub' operation ('sub_ln3_1', mul_mec_matrix/mul_mec_matrix.cl:3) [146]  (1.02 ns)
	'select' operation ('sext_ln3_1_mid2_v_v_v_v_v_v_v_v_v', mul_mec_matrix/mul_mec_matrix.cl:28) [149]  (0.449 ns)

 <State 74>: 6.84ns
The critical path consists of the following:
	'mul' operation ('sext_ln3_1_mid2_v_v_v_v_v_v_v_v', mul_mec_matrix/mul_mec_matrix.cl:28) [150]  (3.42 ns)
	'mul' operation ('sext_ln3_1_mid2_v_v_v_v_v_v_v', mul_mec_matrix/mul_mec_matrix.cl:28) [151]  (3.42 ns)

 <State 75>: 3.98ns
The critical path consists of the following:
	'add' operation ('sext_ln3_1_mid2_v_v_v', mul_mec_matrix/mul_mec_matrix.cl:28) [154]  (1.08 ns)
	'call' operation ('call_ln28', mul_mec_matrix/mul_mec_matrix.cl:28) to 'mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L' [162]  (2.89 ns)

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_45', mul_mec_matrix/mul_mec_matrix.cl:3) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:3) [178]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	'load' operation ('shiftreg_loc_load') on local variable 'shiftreg_loc' [163]  (0 ns)
	bus write operation ('write_ln28', mul_mec_matrix/mul_mec_matrix.cl:28) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:28) [179]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln28', mul_mec_matrix/mul_mec_matrix.cl:28) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:28) [180]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln28', mul_mec_matrix/mul_mec_matrix.cl:28) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:28) [181]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln28', mul_mec_matrix/mul_mec_matrix.cl:28) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:28) [182]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln28', mul_mec_matrix/mul_mec_matrix.cl:28) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:28) [183]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	'load' operation ('value_loc_load') on local variable 'value_loc' [164]  (0 ns)
	bus write operation ('write_ln28', mul_mec_matrix/mul_mec_matrix.cl:28) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:28) [184]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_46', mul_mec_matrix/mul_mec_matrix.cl:28) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:28) [185]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_46', mul_mec_matrix/mul_mec_matrix.cl:28) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:28) [185]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_46', mul_mec_matrix/mul_mec_matrix.cl:28) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:28) [185]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_46', mul_mec_matrix/mul_mec_matrix.cl:28) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:28) [185]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_46', mul_mec_matrix/mul_mec_matrix.cl:28) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:28) [185]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
