,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/axi_dma,axi_dma,axi_dma,Flow_completed,0h43m46s,0h24m0s,88210.70538031508,0.825342,22052.67634507877,25,1242.56,18201,0,0,0,0,0,0,0,72,0,-1,-1,1051990,152315,-16.16,-16.16,0.0,-0.01,0.0,-30622.05,-30622.05,0.0,0.0,0.0,681997967,0.0,26.29,26.69,1.55,0.77,-1,17978,18568,2876,3466,0,0,0,18201,226,39,75,405,663,139,55,2784,5177,3540,15,656,11053,345,12054,66.66666666666667,15.0,15,DELAY 1,5,25,1,153.6,153.18,0.3,0,sky130_fd_sc_hd,4,3
