// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "09/05/2022 19:43:27"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module RegistroCargaTop (
	a,
	b,
	seleccion,
	clk,
	rst,
	outDisplay,
	flags,
	seleccion_aux);
input 	[3:0] a;
input 	[3:0] b;
input 	[3:0] seleccion;
input 	clk;
input 	rst;
output 	[6:0] outDisplay;
output 	[3:0] flags;
output 	[3:0] seleccion_aux;

// Design Ports Information
// outDisplay[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplay[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplay[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplay[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplay[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplay[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplay[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[1]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[3]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seleccion_aux[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seleccion_aux[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seleccion_aux[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seleccion_aux[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seleccion[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seleccion[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seleccion[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seleccion[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[2]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[1]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \alu_|multiplicador|Mult0~8 ;
wire \alu_|multiplicador|Mult0~9 ;
wire \alu_|multiplicador|Mult0~10 ;
wire \alu_|multiplicador|Mult0~11 ;
wire \alu_|multiplicador|Mult0~12 ;
wire \alu_|multiplicador|Mult0~13 ;
wire \alu_|multiplicador|Mult0~14 ;
wire \alu_|multiplicador|Mult0~15 ;
wire \alu_|multiplicador|Mult0~16 ;
wire \alu_|multiplicador|Mult0~17 ;
wire \alu_|multiplicador|Mult0~18 ;
wire \alu_|multiplicador|Mult0~19 ;
wire \alu_|multiplicador|Mult0~20 ;
wire \alu_|multiplicador|Mult0~21 ;
wire \alu_|multiplicador|Mult0~22 ;
wire \alu_|multiplicador|Mult0~23 ;
wire \alu_|multiplicador|Mult0~24 ;
wire \alu_|multiplicador|Mult0~25 ;
wire \alu_|multiplicador|Mult0~26 ;
wire \alu_|multiplicador|Mult0~27 ;
wire \alu_|multiplicador|Mult0~28 ;
wire \alu_|multiplicador|Mult0~29 ;
wire \alu_|multiplicador|Mult0~30 ;
wire \alu_|multiplicador|Mult0~31 ;
wire \alu_|multiplicador|Mult0~32 ;
wire \alu_|multiplicador|Mult0~33 ;
wire \alu_|multiplicador|Mult0~34 ;
wire \alu_|multiplicador|Mult0~35 ;
wire \alu_|multiplicador|Mult0~36 ;
wire \alu_|multiplicador|Mult0~37 ;
wire \alu_|multiplicador|Mult0~38 ;
wire \alu_|multiplicador|Mult0~39 ;
wire \alu_|multiplicador|Mult0~40 ;
wire \alu_|multiplicador|Mult0~41 ;
wire \alu_|multiplicador|Mult0~42 ;
wire \alu_|multiplicador|Mult0~43 ;
wire \alu_|multiplicador|Mult0~44 ;
wire \alu_|multiplicador|Mult0~45 ;
wire \alu_|multiplicador|Mult0~46 ;
wire \alu_|multiplicador|Mult0~47 ;
wire \alu_|multiplicador|Mult0~48 ;
wire \alu_|multiplicador|Mult0~49 ;
wire \alu_|multiplicador|Mult0~50 ;
wire \alu_|multiplicador|Mult0~51 ;
wire \alu_|multiplicador|Mult0~52 ;
wire \alu_|multiplicador|Mult0~53 ;
wire \alu_|multiplicador|Mult0~54 ;
wire \alu_|multiplicador|Mult0~55 ;
wire \alu_|multiplicador|Mult0~56 ;
wire \alu_|multiplicador|Mult0~57 ;
wire \alu_|multiplicador|Mult0~58 ;
wire \alu_|multiplicador|Mult0~59 ;
wire \alu_|multiplicador|Mult0~60 ;
wire \alu_|multiplicador|Mult0~61 ;
wire \alu_|multiplicador|Mult0~62 ;
wire \alu_|multiplicador|Mult0~63 ;
wire \alu_|multiplicador|Mult0~64 ;
wire \alu_|multiplicador|Mult0~65 ;
wire \alu_|multiplicador|Mult0~66 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \seleccion[2]~input_o ;
wire \button3|sAux~q ;
wire \button3|sAux~0_combout ;
wire \button3|sAux~feeder_combout ;
wire \button3|sAux~DUPLICATE_q ;
wire \rst~input_o ;
wire \seleccion[1]~input_o ;
wire \button2|sAux~0_combout ;
wire \button2|sAux~feeder_combout ;
wire \button2|sAux~q ;
wire \a[3]~input_o ;
wire \regCargaIn|saux[3]~_Duplicate_1_q ;
wire \mux_|Mux4~2_combout ;
wire \seleccion[0]~input_o ;
wire \button1|sAux~0_combout ;
wire \button1|sAux~feeder_combout ;
wire \button1|sAux~q ;
wire \a[2]~input_o ;
wire \regCargaIn|saux[2]~_Duplicate_1_q ;
wire \b[2]~input_o ;
wire \regCargaIn|saux[6]~_Duplicate_1_q ;
wire \a[0]~input_o ;
wire \a[1]~input_o ;
wire \b[0]~input_o ;
wire \b[1]~input_o ;
wire \b[3]~input_o ;
wire \regCargaIn|saux[7]~_Duplicate_1_q ;
wire \regCargaIn|saux[5]~_Duplicate_1_q ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout ;
wire \regCargaIn|saux[4]~_Duplicate_1_q ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ;
wire \regCargaIn|saux[1]~_Duplicate_1_q ;
wire \regCargaIn|saux[0]~_Duplicate_1_q ;
wire \alu_|restador|Add0~22_cout ;
wire \alu_|restador|Add0~14 ;
wire \alu_|restador|Add0~6 ;
wire \alu_|restador|Add0~9_sumout ;
wire \mux_|Mux4~17_combout ;
wire \seleccion[3]~input_o ;
wire \button4|sAux~q ;
wire \button4|sAux~0_combout ;
wire \button4|sAux~feeder_combout ;
wire \button4|sAux~DUPLICATE_q ;
wire \mux_|Mux4~1_combout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~10 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~11 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~14 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~15 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~2 ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \mux_|Mux4~4_combout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \mux_|Mux4~13_combout ;
wire \mux_|Mux2~0_combout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~1_combout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|op_4~22_cout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|op_4~18_cout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|op_4~14_cout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|op_4~10_cout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|op_4~6_cout ;
wire \alu_|divisor|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \alu_|restador|Add0~13_sumout ;
wire \mux_|Mux4~9_combout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \mux_|Mux4~5_combout ;
wire \mux_|Mux4~3_combout ;
wire \mux_|Mux3~2_combout ;
wire \alu_|restador|Add0~10 ;
wire \alu_|restador|Add0~1_sumout ;
wire \mux_|Mux3~1_combout ;
wire \mux_|Mux1~0_combout ;
wire \mux_|Mux4~0_combout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \mux_|Mux3~6_combout ;
wire \mux_|Mux3~7_combout ;
wire \mux_|Mux3~0_combout ;
wire \mux_|Mux1~1_combout ;
wire \mux_|Mux3~4_combout ;
wire \alu_|restador|Add0~5_sumout ;
wire \mux_|Mux3~3_combout ;
wire \mux_|Mux3~8_combout ;
wire \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \mux_|Mux3~9_combout ;
wire \mux_|Mux3~5_combout ;
wire \display2|display[0]~0_combout ;
wire \display2|display[1]~1_combout ;
wire \display2|display[2]~2_combout ;
wire \display2|display[4]~3_combout ;
wire \display2|display[5]~4_combout ;
wire \display2|display[6]~5_combout ;
wire \alu_|restador|Add0~2 ;
wire \alu_|restador|Add0~17_sumout ;
wire \flag_dec|Equal0~1_combout ;
wire \flag_dec|Equal0~2_combout ;
wire \flag_dec|Equal0~0_combout ;
wire \flag_dec|flags[1]~0_combout ;
wire \flag_dec|overflow|overflow~0_combout ;
wire \flag_dec|LessThan0~0_combout ;
wire \flag_dec|overflow|overflow~1_combout ;
wire \flag_dec|flags[2]~1_combout ;
wire \flag_dec|flags[3]~2_combout ;
wire [11:0] \regCargaIn|saux ;
wire [4:0] \alu_|multiplicador|S ;
wire [6:0] \display2|display ;
wire [8:0] \regCargaOut|saux ;
wire [19:0] \alu_|modulador|Mod0|auto_generated|divider|divider|selnose ;
wire [19:0] \alu_|divisor|Div0|auto_generated|divider|divider|selnose ;
wire [4:0] \alu_|orer|S ;

wire [63:0] \alu_|multiplicador|Mult0~mac_RESULTA_bus ;

assign \alu_|multiplicador|S [0] = \alu_|multiplicador|Mult0~mac_RESULTA_bus [0];
assign \alu_|multiplicador|S [1] = \alu_|multiplicador|Mult0~mac_RESULTA_bus [1];
assign \alu_|multiplicador|S [2] = \alu_|multiplicador|Mult0~mac_RESULTA_bus [2];
assign \alu_|multiplicador|S [3] = \alu_|multiplicador|Mult0~mac_RESULTA_bus [3];
assign \alu_|multiplicador|S [4] = \alu_|multiplicador|Mult0~mac_RESULTA_bus [4];
assign \alu_|multiplicador|Mult0~8  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [5];
assign \alu_|multiplicador|Mult0~9  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [6];
assign \alu_|multiplicador|Mult0~10  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [7];
assign \alu_|multiplicador|Mult0~11  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [8];
assign \alu_|multiplicador|Mult0~12  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [9];
assign \alu_|multiplicador|Mult0~13  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [10];
assign \alu_|multiplicador|Mult0~14  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [11];
assign \alu_|multiplicador|Mult0~15  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [12];
assign \alu_|multiplicador|Mult0~16  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [13];
assign \alu_|multiplicador|Mult0~17  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [14];
assign \alu_|multiplicador|Mult0~18  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [15];
assign \alu_|multiplicador|Mult0~19  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [16];
assign \alu_|multiplicador|Mult0~20  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [17];
assign \alu_|multiplicador|Mult0~21  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [18];
assign \alu_|multiplicador|Mult0~22  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [19];
assign \alu_|multiplicador|Mult0~23  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [20];
assign \alu_|multiplicador|Mult0~24  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [21];
assign \alu_|multiplicador|Mult0~25  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [22];
assign \alu_|multiplicador|Mult0~26  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [23];
assign \alu_|multiplicador|Mult0~27  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [24];
assign \alu_|multiplicador|Mult0~28  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [25];
assign \alu_|multiplicador|Mult0~29  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [26];
assign \alu_|multiplicador|Mult0~30  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [27];
assign \alu_|multiplicador|Mult0~31  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [28];
assign \alu_|multiplicador|Mult0~32  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [29];
assign \alu_|multiplicador|Mult0~33  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [30];
assign \alu_|multiplicador|Mult0~34  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [31];
assign \alu_|multiplicador|Mult0~35  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [32];
assign \alu_|multiplicador|Mult0~36  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [33];
assign \alu_|multiplicador|Mult0~37  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [34];
assign \alu_|multiplicador|Mult0~38  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [35];
assign \alu_|multiplicador|Mult0~39  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [36];
assign \alu_|multiplicador|Mult0~40  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [37];
assign \alu_|multiplicador|Mult0~41  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [38];
assign \alu_|multiplicador|Mult0~42  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [39];
assign \alu_|multiplicador|Mult0~43  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [40];
assign \alu_|multiplicador|Mult0~44  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [41];
assign \alu_|multiplicador|Mult0~45  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [42];
assign \alu_|multiplicador|Mult0~46  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [43];
assign \alu_|multiplicador|Mult0~47  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [44];
assign \alu_|multiplicador|Mult0~48  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [45];
assign \alu_|multiplicador|Mult0~49  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [46];
assign \alu_|multiplicador|Mult0~50  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [47];
assign \alu_|multiplicador|Mult0~51  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [48];
assign \alu_|multiplicador|Mult0~52  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [49];
assign \alu_|multiplicador|Mult0~53  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [50];
assign \alu_|multiplicador|Mult0~54  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [51];
assign \alu_|multiplicador|Mult0~55  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [52];
assign \alu_|multiplicador|Mult0~56  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [53];
assign \alu_|multiplicador|Mult0~57  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [54];
assign \alu_|multiplicador|Mult0~58  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [55];
assign \alu_|multiplicador|Mult0~59  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [56];
assign \alu_|multiplicador|Mult0~60  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [57];
assign \alu_|multiplicador|Mult0~61  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [58];
assign \alu_|multiplicador|Mult0~62  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [59];
assign \alu_|multiplicador|Mult0~63  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [60];
assign \alu_|multiplicador|Mult0~64  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [61];
assign \alu_|multiplicador|Mult0~65  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [62];
assign \alu_|multiplicador|Mult0~66  = \alu_|multiplicador|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \outDisplay[0]~output (
	.i(\display2|display[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outDisplay[0]),
	.obar());
// synopsys translate_off
defparam \outDisplay[0]~output .bus_hold = "false";
defparam \outDisplay[0]~output .open_drain_output = "false";
defparam \outDisplay[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \outDisplay[1]~output (
	.i(\display2|display[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outDisplay[1]),
	.obar());
// synopsys translate_off
defparam \outDisplay[1]~output .bus_hold = "false";
defparam \outDisplay[1]~output .open_drain_output = "false";
defparam \outDisplay[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \outDisplay[2]~output (
	.i(\display2|display[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outDisplay[2]),
	.obar());
// synopsys translate_off
defparam \outDisplay[2]~output .bus_hold = "false";
defparam \outDisplay[2]~output .open_drain_output = "false";
defparam \outDisplay[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \outDisplay[3]~output (
	.i(\display2|display [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outDisplay[3]),
	.obar());
// synopsys translate_off
defparam \outDisplay[3]~output .bus_hold = "false";
defparam \outDisplay[3]~output .open_drain_output = "false";
defparam \outDisplay[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \outDisplay[4]~output (
	.i(\display2|display[4]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outDisplay[4]),
	.obar());
// synopsys translate_off
defparam \outDisplay[4]~output .bus_hold = "false";
defparam \outDisplay[4]~output .open_drain_output = "false";
defparam \outDisplay[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \outDisplay[5]~output (
	.i(\display2|display[5]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outDisplay[5]),
	.obar());
// synopsys translate_off
defparam \outDisplay[5]~output .bus_hold = "false";
defparam \outDisplay[5]~output .open_drain_output = "false";
defparam \outDisplay[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \outDisplay[6]~output (
	.i(\display2|display[6]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outDisplay[6]),
	.obar());
// synopsys translate_off
defparam \outDisplay[6]~output .bus_hold = "false";
defparam \outDisplay[6]~output .open_drain_output = "false";
defparam \outDisplay[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \flags[0]~output (
	.i(\regCargaOut|saux [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(flags[0]),
	.obar());
// synopsys translate_off
defparam \flags[0]~output .bus_hold = "false";
defparam \flags[0]~output .open_drain_output = "false";
defparam \flags[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \flags[1]~output (
	.i(\regCargaOut|saux [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(flags[1]),
	.obar());
// synopsys translate_off
defparam \flags[1]~output .bus_hold = "false";
defparam \flags[1]~output .open_drain_output = "false";
defparam \flags[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \flags[2]~output (
	.i(\regCargaOut|saux [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(flags[2]),
	.obar());
// synopsys translate_off
defparam \flags[2]~output .bus_hold = "false";
defparam \flags[2]~output .open_drain_output = "false";
defparam \flags[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \flags[3]~output (
	.i(\regCargaOut|saux [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(flags[3]),
	.obar());
// synopsys translate_off
defparam \flags[3]~output .bus_hold = "false";
defparam \flags[3]~output .open_drain_output = "false";
defparam \flags[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \seleccion_aux[0]~output (
	.i(\button1|sAux~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seleccion_aux[0]),
	.obar());
// synopsys translate_off
defparam \seleccion_aux[0]~output .bus_hold = "false";
defparam \seleccion_aux[0]~output .open_drain_output = "false";
defparam \seleccion_aux[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \seleccion_aux[1]~output (
	.i(\button2|sAux~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seleccion_aux[1]),
	.obar());
// synopsys translate_off
defparam \seleccion_aux[1]~output .bus_hold = "false";
defparam \seleccion_aux[1]~output .open_drain_output = "false";
defparam \seleccion_aux[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \seleccion_aux[2]~output (
	.i(\button3|sAux~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seleccion_aux[2]),
	.obar());
// synopsys translate_off
defparam \seleccion_aux[2]~output .bus_hold = "false";
defparam \seleccion_aux[2]~output .open_drain_output = "false";
defparam \seleccion_aux[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \seleccion_aux[3]~output (
	.i(\button4|sAux~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seleccion_aux[3]),
	.obar());
// synopsys translate_off
defparam \seleccion_aux[3]~output .bus_hold = "false";
defparam \seleccion_aux[3]~output .open_drain_output = "false";
defparam \seleccion_aux[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \seleccion[2]~input (
	.i(seleccion[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\seleccion[2]~input_o ));
// synopsys translate_off
defparam \seleccion[2]~input .bus_hold = "false";
defparam \seleccion[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N28
dffeas \button3|sAux (
	.clk(\seleccion[2]~input_o ),
	.d(\button3|sAux~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button3|sAux~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button3|sAux .is_wysiwyg = "true";
defparam \button3|sAux .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N48
cyclonev_lcell_comb \button3|sAux~0 (
// Equation(s):
// \button3|sAux~0_combout  = ( !\button3|sAux~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\button3|sAux~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\button3|sAux~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \button3|sAux~0 .extended_lut = "off";
defparam \button3|sAux~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \button3|sAux~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N27
cyclonev_lcell_comb \button3|sAux~feeder (
// Equation(s):
// \button3|sAux~feeder_combout  = ( \button3|sAux~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\button3|sAux~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\button3|sAux~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \button3|sAux~feeder .extended_lut = "off";
defparam \button3|sAux~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \button3|sAux~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N29
dffeas \button3|sAux~DUPLICATE (
	.clk(\seleccion[2]~input_o ),
	.d(\button3|sAux~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button3|sAux~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \button3|sAux~DUPLICATE .is_wysiwyg = "true";
defparam \button3|sAux~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y4_N35
dffeas \regCargaIn|saux[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\button3|sAux~DUPLICATE_q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaIn|saux [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaIn|saux[10] .is_wysiwyg = "true";
defparam \regCargaIn|saux[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \seleccion[1]~input (
	.i(seleccion[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\seleccion[1]~input_o ));
// synopsys translate_off
defparam \seleccion[1]~input .bus_hold = "false";
defparam \seleccion[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N15
cyclonev_lcell_comb \button2|sAux~0 (
// Equation(s):
// \button2|sAux~0_combout  = ( !\button2|sAux~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\button2|sAux~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\button2|sAux~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \button2|sAux~0 .extended_lut = "off";
defparam \button2|sAux~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \button2|sAux~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N18
cyclonev_lcell_comb \button2|sAux~feeder (
// Equation(s):
// \button2|sAux~feeder_combout  = ( \button2|sAux~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\button2|sAux~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\button2|sAux~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \button2|sAux~feeder .extended_lut = "off";
defparam \button2|sAux~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \button2|sAux~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N20
dffeas \button2|sAux (
	.clk(\seleccion[1]~input_o ),
	.d(\button2|sAux~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button2|sAux~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button2|sAux .is_wysiwyg = "true";
defparam \button2|sAux .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N8
dffeas \regCargaIn|saux[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\button2|sAux~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaIn|saux [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaIn|saux[9] .is_wysiwyg = "true";
defparam \regCargaIn|saux[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \a[3]~input (
	.i(a[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[3]~input_o ));
// synopsys translate_off
defparam \a[3]~input .bus_hold = "false";
defparam \a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y4_N38
dffeas \regCargaIn|saux[3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[3]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaIn|saux[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaIn|saux[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regCargaIn|saux[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N21
cyclonev_lcell_comb \mux_|Mux4~2 (
// Equation(s):
// \mux_|Mux4~2_combout  = ( \regCargaIn|saux[3]~_Duplicate_1_q  & ( (!\regCargaIn|saux [10] & !\regCargaIn|saux [9]) ) )

	.dataa(!\regCargaIn|saux [10]),
	.datab(!\regCargaIn|saux [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regCargaIn|saux[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux4~2 .extended_lut = "off";
defparam \mux_|Mux4~2 .lut_mask = 64'h0000000088888888;
defparam \mux_|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \seleccion[0]~input (
	.i(seleccion[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\seleccion[0]~input_o ));
// synopsys translate_off
defparam \seleccion[0]~input .bus_hold = "false";
defparam \seleccion[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N42
cyclonev_lcell_comb \button1|sAux~0 (
// Equation(s):
// \button1|sAux~0_combout  = ( !\button1|sAux~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\button1|sAux~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\button1|sAux~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \button1|sAux~0 .extended_lut = "off";
defparam \button1|sAux~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \button1|sAux~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N51
cyclonev_lcell_comb \button1|sAux~feeder (
// Equation(s):
// \button1|sAux~feeder_combout  = ( \button1|sAux~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\button1|sAux~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\button1|sAux~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \button1|sAux~feeder .extended_lut = "off";
defparam \button1|sAux~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \button1|sAux~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N53
dffeas \button1|sAux (
	.clk(\seleccion[0]~input_o ),
	.d(\button1|sAux~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button1|sAux~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button1|sAux .is_wysiwyg = "true";
defparam \button1|sAux .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \regCargaIn|saux[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\button1|sAux~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaIn|saux [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaIn|saux[8] .is_wysiwyg = "true";
defparam \regCargaIn|saux[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \a[2]~input (
	.i(a[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[2]~input_o ));
// synopsys translate_off
defparam \a[2]~input .bus_hold = "false";
defparam \a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y4_N20
dffeas \regCargaIn|saux[2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[2]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaIn|saux[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaIn|saux[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regCargaIn|saux[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \b[2]~input (
	.i(b[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[2]~input_o ));
// synopsys translate_off
defparam \b[2]~input .bus_hold = "false";
defparam \b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y4_N44
dffeas \regCargaIn|saux[6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[2]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaIn|saux[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaIn|saux[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regCargaIn|saux[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \a[0]~input (
	.i(a[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[0]~input_o ));
// synopsys translate_off
defparam \a[0]~input .bus_hold = "false";
defparam \a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \a[1]~input (
	.i(a[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[1]~input_o ));
// synopsys translate_off
defparam \a[1]~input .bus_hold = "false";
defparam \a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \b[0]~input (
	.i(b[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[0]~input_o ));
// synopsys translate_off
defparam \b[0]~input .bus_hold = "false";
defparam \b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \b[1]~input (
	.i(b[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[1]~input_o ));
// synopsys translate_off
defparam \b[1]~input .bus_hold = "false";
defparam \b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \b[3]~input (
	.i(b[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[3]~input_o ));
// synopsys translate_off
defparam \b[3]~input .bus_hold = "false";
defparam \b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X20_Y4_N0
cyclonev_mac \alu_|multiplicador|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\a[3]~input_o ,\a[2]~input_o ,\a[1]~input_o ,\a[0]~input_o }),
	.ay({\b[3]~input_o ,\b[2]~input_o ,\b[1]~input_o ,\b[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~input_o }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\alu_|multiplicador|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \alu_|multiplicador|Mult0~mac .accumulate_clock = "none";
defparam \alu_|multiplicador|Mult0~mac .ax_clock = "0";
defparam \alu_|multiplicador|Mult0~mac .ax_width = 4;
defparam \alu_|multiplicador|Mult0~mac .ay_scan_in_clock = "0";
defparam \alu_|multiplicador|Mult0~mac .ay_scan_in_width = 4;
defparam \alu_|multiplicador|Mult0~mac .ay_use_scan_in = "false";
defparam \alu_|multiplicador|Mult0~mac .az_clock = "none";
defparam \alu_|multiplicador|Mult0~mac .bx_clock = "none";
defparam \alu_|multiplicador|Mult0~mac .by_clock = "none";
defparam \alu_|multiplicador|Mult0~mac .by_use_scan_in = "false";
defparam \alu_|multiplicador|Mult0~mac .bz_clock = "none";
defparam \alu_|multiplicador|Mult0~mac .coef_a_0 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_a_1 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_a_2 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_a_3 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_a_4 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_a_5 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_a_6 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_a_7 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_b_0 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_b_1 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_b_2 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_b_3 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_b_4 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_b_5 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_b_6 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_b_7 = 0;
defparam \alu_|multiplicador|Mult0~mac .coef_sel_a_clock = "none";
defparam \alu_|multiplicador|Mult0~mac .coef_sel_b_clock = "none";
defparam \alu_|multiplicador|Mult0~mac .delay_scan_out_ay = "false";
defparam \alu_|multiplicador|Mult0~mac .delay_scan_out_by = "false";
defparam \alu_|multiplicador|Mult0~mac .enable_double_accum = "false";
defparam \alu_|multiplicador|Mult0~mac .load_const_clock = "none";
defparam \alu_|multiplicador|Mult0~mac .load_const_value = 0;
defparam \alu_|multiplicador|Mult0~mac .mode_sub_location = 0;
defparam \alu_|multiplicador|Mult0~mac .negate_clock = "none";
defparam \alu_|multiplicador|Mult0~mac .operand_source_max = "input";
defparam \alu_|multiplicador|Mult0~mac .operand_source_may = "input";
defparam \alu_|multiplicador|Mult0~mac .operand_source_mbx = "input";
defparam \alu_|multiplicador|Mult0~mac .operand_source_mby = "input";
defparam \alu_|multiplicador|Mult0~mac .operation_mode = "m9x9";
defparam \alu_|multiplicador|Mult0~mac .output_clock = "none";
defparam \alu_|multiplicador|Mult0~mac .preadder_subtract_a = "false";
defparam \alu_|multiplicador|Mult0~mac .preadder_subtract_b = "false";
defparam \alu_|multiplicador|Mult0~mac .result_a_width = 64;
defparam \alu_|multiplicador|Mult0~mac .signed_max = "false";
defparam \alu_|multiplicador|Mult0~mac .signed_may = "false";
defparam \alu_|multiplicador|Mult0~mac .signed_mbx = "false";
defparam \alu_|multiplicador|Mult0~mac .signed_mby = "false";
defparam \alu_|multiplicador|Mult0~mac .sub_clock = "none";
defparam \alu_|multiplicador|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X29_Y4_N23
dffeas \regCargaIn|saux[7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[3]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaIn|saux[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaIn|saux[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regCargaIn|saux[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N17
dffeas \regCargaIn|saux[5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[1]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaIn|saux[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaIn|saux[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regCargaIn|saux[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout  = ( !\regCargaIn|saux[7]~_Duplicate_1_q  & ( (!\regCargaIn|saux[6]~_Duplicate_1_q  & !\regCargaIn|saux[5]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\regCargaIn|saux[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0 .lut_mask = 64'hCC00CC0000000000;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N23
dffeas \regCargaIn|saux[4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[0]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaIn|saux[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaIn|saux[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regCargaIn|saux[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  = SUM(( !\regCargaIn|saux[3]~_Duplicate_1_q  $ (!\regCargaIn|saux[4]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6  = CARRY(( !\regCargaIn|saux[3]~_Duplicate_1_q  $ (!\regCargaIn|saux[4]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7  = SHARE((!\regCargaIn|saux[4]~_Duplicate_1_q ) # (\regCargaIn|saux[3]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regCargaIn|saux[3]~_Duplicate_1_q ),
	.datad(!\regCargaIn|saux[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.cout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ),
	.shareout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ));
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .lut_mask = 64'h0000FF0F00000FF0;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  = SUM(( VCC ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7  ) + ( 
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ),
	.sharein(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ),
	.combout(),
	.sumout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N15
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|selnose [0] = ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  ) # ( !\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  & ( 
// !\alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|divisor|Div0|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|selnose[0] .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  = SUM(( !\regCargaIn|saux[4]~_Duplicate_1_q  $ (!\regCargaIn|saux[2]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  = CARRY(( !\regCargaIn|saux[4]~_Duplicate_1_q  $ (!\regCargaIn|saux[2]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  = SHARE((!\regCargaIn|saux[4]~_Duplicate_1_q ) # (\regCargaIn|saux[2]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regCargaIn|saux[4]~_Duplicate_1_q ),
	.datad(!\regCargaIn|saux[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.cout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.shareout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ));
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .lut_mask = 64'h0000F0FF00000FF0;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N3
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout  = SUM(( !\regCargaIn|saux[5]~_Duplicate_1_q  $ (((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [0] & 
// ((\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) # (\alu_|divisor|Div0|auto_generated|divider|divider|selnose [0] & (\regCargaIn|saux[3]~_Duplicate_1_q )))) ) + ( 
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  = CARRY(( !\regCargaIn|saux[5]~_Duplicate_1_q  $ (((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [0] & 
// ((\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) # (\alu_|divisor|Div0|auto_generated|divider|divider|selnose [0] & (\regCargaIn|saux[3]~_Duplicate_1_q )))) ) + ( 
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7  = SHARE((!\regCargaIn|saux[5]~_Duplicate_1_q  & ((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [0] & 
// ((\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) # (\alu_|divisor|Div0|auto_generated|divider|divider|selnose [0] & (\regCargaIn|saux[3]~_Duplicate_1_q )))))

	.dataa(!\regCargaIn|saux[3]~_Duplicate_1_q ),
	.datab(!\regCargaIn|saux[5]~_Duplicate_1_q ),
	.datac(!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [0]),
	.datad(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.sharein(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ),
	.combout(),
	.sumout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.cout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.shareout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ));
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .lut_mask = 64'h000004C40000C939;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  = SUM(( VCC ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7  ) + ( 
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.sharein(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ),
	.combout(),
	.sumout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .lut_mask = 64'h000000000000FFFF;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|selnose[5] (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] = ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  ) # ( !\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( 
// (\regCargaIn|saux[6]~_Duplicate_1_q ) # (\regCargaIn|saux[7]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datac(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|selnose[5] .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|selnose[5] .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|selnose[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N32
dffeas \regCargaIn|saux[1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[1]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaIn|saux[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaIn|saux[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regCargaIn|saux[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N11
dffeas \regCargaIn|saux[0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[0]~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaIn|saux[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaIn|saux[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regCargaIn|saux[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \alu_|restador|Add0~22 (
// Equation(s):
// \alu_|restador|Add0~22_cout  = CARRY(( \regCargaIn|saux [8] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\regCargaIn|saux [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_|restador|Add0~22_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_|restador|Add0~22 .extended_lut = "off";
defparam \alu_|restador|Add0~22 .lut_mask = 64'h0000000000003333;
defparam \alu_|restador|Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N33
cyclonev_lcell_comb \alu_|restador|Add0~13 (
// Equation(s):
// \alu_|restador|Add0~13_sumout  = SUM(( \regCargaIn|saux[0]~_Duplicate_1_q  ) + ( !\regCargaIn|saux [8] $ (!\regCargaIn|saux[4]~_Duplicate_1_q ) ) + ( \alu_|restador|Add0~22_cout  ))
// \alu_|restador|Add0~14  = CARRY(( \regCargaIn|saux[0]~_Duplicate_1_q  ) + ( !\regCargaIn|saux [8] $ (!\regCargaIn|saux[4]~_Duplicate_1_q ) ) + ( \alu_|restador|Add0~22_cout  ))

	.dataa(gnd),
	.datab(!\regCargaIn|saux [8]),
	.datac(!\regCargaIn|saux[0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regCargaIn|saux[4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu_|restador|Add0~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|restador|Add0~13_sumout ),
	.cout(\alu_|restador|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu_|restador|Add0~13 .extended_lut = "off";
defparam \alu_|restador|Add0~13 .lut_mask = 64'h0000CC3300000F0F;
defparam \alu_|restador|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \alu_|restador|Add0~5 (
// Equation(s):
// \alu_|restador|Add0~5_sumout  = SUM(( !\regCargaIn|saux [8] $ (!\regCargaIn|saux[5]~_Duplicate_1_q ) ) + ( \regCargaIn|saux[1]~_Duplicate_1_q  ) + ( \alu_|restador|Add0~14  ))
// \alu_|restador|Add0~6  = CARRY(( !\regCargaIn|saux [8] $ (!\regCargaIn|saux[5]~_Duplicate_1_q ) ) + ( \regCargaIn|saux[1]~_Duplicate_1_q  ) + ( \alu_|restador|Add0~14  ))

	.dataa(gnd),
	.datab(!\regCargaIn|saux [8]),
	.datac(!\regCargaIn|saux[1]~_Duplicate_1_q ),
	.datad(!\regCargaIn|saux[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|restador|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|restador|Add0~5_sumout ),
	.cout(\alu_|restador|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu_|restador|Add0~5 .extended_lut = "off";
defparam \alu_|restador|Add0~5 .lut_mask = 64'h0000F0F0000033CC;
defparam \alu_|restador|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N39
cyclonev_lcell_comb \alu_|restador|Add0~9 (
// Equation(s):
// \alu_|restador|Add0~9_sumout  = SUM(( \regCargaIn|saux[2]~_Duplicate_1_q  ) + ( !\regCargaIn|saux [8] $ (!\regCargaIn|saux[6]~_Duplicate_1_q ) ) + ( \alu_|restador|Add0~6  ))
// \alu_|restador|Add0~10  = CARRY(( \regCargaIn|saux[2]~_Duplicate_1_q  ) + ( !\regCargaIn|saux [8] $ (!\regCargaIn|saux[6]~_Duplicate_1_q ) ) + ( \alu_|restador|Add0~6  ))

	.dataa(gnd),
	.datab(!\regCargaIn|saux [8]),
	.datac(gnd),
	.datad(!\regCargaIn|saux[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu_|restador|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|restador|Add0~9_sumout ),
	.cout(\alu_|restador|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu_|restador|Add0~9 .extended_lut = "off";
defparam \alu_|restador|Add0~9 .lut_mask = 64'h0000CC33000000FF;
defparam \alu_|restador|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N51
cyclonev_lcell_comb \mux_|Mux4~17 (
// Equation(s):
// \mux_|Mux4~17_combout  = ( !\regCargaIn|saux [9] & ( (!\regCargaIn|saux [10] & (((\alu_|restador|Add0~9_sumout )))) # (\regCargaIn|saux [10] & ((((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5]))))) ) ) # ( \regCargaIn|saux [9] & ( 
// (!\regCargaIn|saux [10] & ((((\alu_|multiplicador|S [2]))))) # (\regCargaIn|saux [10] & (((\regCargaIn|saux[6]~_Duplicate_1_q )) # (\regCargaIn|saux[2]~_Duplicate_1_q ))) ) )

	.dataa(!\regCargaIn|saux [10]),
	.datab(!\regCargaIn|saux[2]~_Duplicate_1_q ),
	.datac(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datad(!\alu_|multiplicador|S [2]),
	.datae(!\regCargaIn|saux [9]),
	.dataf(!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5]),
	.datag(!\alu_|restador|Add0~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux4~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux4~17 .extended_lut = "on";
defparam \mux_|Mux4~17 .lut_mask = 64'h5F5F15BF0A0A15BF;
defparam \mux_|Mux4~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \seleccion[3]~input (
	.i(seleccion[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\seleccion[3]~input_o ));
// synopsys translate_off
defparam \seleccion[3]~input .bus_hold = "false";
defparam \seleccion[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N41
dffeas \button4|sAux (
	.clk(\seleccion[3]~input_o ),
	.d(\button4|sAux~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button4|sAux~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button4|sAux .is_wysiwyg = "true";
defparam \button4|sAux .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N15
cyclonev_lcell_comb \button4|sAux~0 (
// Equation(s):
// \button4|sAux~0_combout  = ( !\button4|sAux~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\button4|sAux~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\button4|sAux~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \button4|sAux~0 .extended_lut = "off";
defparam \button4|sAux~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \button4|sAux~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N39
cyclonev_lcell_comb \button4|sAux~feeder (
// Equation(s):
// \button4|sAux~feeder_combout  = ( \button4|sAux~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\button4|sAux~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\button4|sAux~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \button4|sAux~feeder .extended_lut = "off";
defparam \button4|sAux~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \button4|sAux~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N40
dffeas \button4|sAux~DUPLICATE (
	.clk(\seleccion[3]~input_o ),
	.d(\button4|sAux~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button4|sAux~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \button4|sAux~DUPLICATE .is_wysiwyg = "true";
defparam \button4|sAux~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N38
dffeas \regCargaIn|saux[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\button4|sAux~DUPLICATE_q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaIn|saux [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaIn|saux[11] .is_wysiwyg = "true";
defparam \regCargaIn|saux[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \mux_|Mux4~1 (
// Equation(s):
// \mux_|Mux4~1_combout  = ( !\regCargaIn|saux [9] & ( \regCargaIn|saux[1]~_Duplicate_1_q  & ( !\regCargaIn|saux [10] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regCargaIn|saux [10]),
	.datad(gnd),
	.datae(!\regCargaIn|saux [9]),
	.dataf(!\regCargaIn|saux[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux4~1 .extended_lut = "off";
defparam \mux_|Mux4~1 .lut_mask = 64'h00000000F0F00000;
defparam \mux_|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  = SUM(( !\regCargaIn|saux[4]~_Duplicate_1_q  $ (!\regCargaIn|saux[3]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2  = CARRY(( !\regCargaIn|saux[4]~_Duplicate_1_q  $ (!\regCargaIn|saux[3]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3  = SHARE((!\regCargaIn|saux[4]~_Duplicate_1_q ) # (\regCargaIn|saux[3]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regCargaIn|saux[4]~_Duplicate_1_q ),
	.datad(!\regCargaIn|saux[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.cout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.shareout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ));
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .lut_mask = 64'h0000F0FF00000FF0;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  = SUM(( VCC ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3  ) + ( 
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.sharein(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .lut_mask = 64'h000000000000FFFF;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout  = ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  & ( ((\alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout  & 
// !\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout )) # (\regCargaIn|saux[3]~_Duplicate_1_q ) ) ) # ( !\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  & ( 
// (\regCargaIn|saux[3]~_Duplicate_1_q  & ((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout ) # (\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ))) ) )

	.dataa(!\alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout ),
	.datab(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datac(!\regCargaIn|saux[3]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|selnose [0] = ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  ) # ( !\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & ( 
// !\alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|selnose[0] .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  = SUM(( !\regCargaIn|saux[2]~_Duplicate_1_q  $ (!\regCargaIn|saux[4]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  = CARRY(( !\regCargaIn|saux[2]~_Duplicate_1_q  $ (!\regCargaIn|saux[4]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  = SHARE((!\regCargaIn|saux[4]~_Duplicate_1_q ) # (\regCargaIn|saux[2]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regCargaIn|saux[2]~_Duplicate_1_q ),
	.datad(!\regCargaIn|saux[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.cout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.shareout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ));
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .lut_mask = 64'h0000FF0F00000FF0;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout  = SUM(( !\regCargaIn|saux[5]~_Duplicate_1_q  $ (((!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [0] & 
// ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [0] & (\regCargaIn|saux[3]~_Duplicate_1_q )))) ) + ( 
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~2  = CARRY(( !\regCargaIn|saux[5]~_Duplicate_1_q  $ (((!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [0] & 
// ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [0] & (\regCargaIn|saux[3]~_Duplicate_1_q )))) ) + ( 
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~3  = SHARE((!\regCargaIn|saux[5]~_Duplicate_1_q  & ((!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [0] & 
// ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [0] & (\regCargaIn|saux[3]~_Duplicate_1_q )))))

	.dataa(!\regCargaIn|saux[3]~_Duplicate_1_q ),
	.datab(!\regCargaIn|saux[5]~_Duplicate_1_q ),
	.datac(!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [0]),
	.datad(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.sharein(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.cout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ),
	.shareout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ));
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .lut_mask = 64'h000004C40000C939;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  = SUM(( VCC ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~3  ) + ( 
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ),
	.sharein(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .lut_mask = 64'h000000000000FFFF;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|selnose[5] (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] = ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  ) # ( !\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( 
// (\regCargaIn|saux[7]~_Duplicate_1_q ) # (\regCargaIn|saux[6]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datad(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|selnose[5] .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|selnose[5] .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|selnose[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout  = SUM(( !\regCargaIn|saux[4]~_Duplicate_1_q  $ (!\regCargaIn|saux[1]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~10  = CARRY(( !\regCargaIn|saux[4]~_Duplicate_1_q  $ (!\regCargaIn|saux[1]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~11  = SHARE((!\regCargaIn|saux[4]~_Duplicate_1_q ) # (\regCargaIn|saux[1]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regCargaIn|saux[4]~_Duplicate_1_q ),
	.datad(!\regCargaIn|saux[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout ),
	.cout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~10 ),
	.shareout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~11 ));
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9 .lut_mask = 64'h0000F0FF00000FF0;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout  = SUM(( !\regCargaIn|saux[5]~_Duplicate_1_q  $ (((!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] & 
// ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] & (\regCargaIn|saux[2]~_Duplicate_1_q )))) ) + ( 
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~11  ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~10  ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~14  = CARRY(( !\regCargaIn|saux[5]~_Duplicate_1_q  $ (((!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] & 
// ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] & (\regCargaIn|saux[2]~_Duplicate_1_q )))) ) + ( 
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~11  ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~10  ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~15  = SHARE((!\regCargaIn|saux[5]~_Duplicate_1_q  & ((!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] & 
// ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] & (\regCargaIn|saux[2]~_Duplicate_1_q )))))

	.dataa(!\regCargaIn|saux[2]~_Duplicate_1_q ),
	.datab(!\regCargaIn|saux[5]~_Duplicate_1_q ),
	.datac(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datad(!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~10 ),
	.sharein(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~11 ),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout ),
	.cout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~14 ),
	.shareout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~15 ));
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13 .lut_mask = 64'h00000C440000C399;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  = SUM(( !\regCargaIn|saux[6]~_Duplicate_1_q  $ (((!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] & 
// ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] & (\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout )))) ) + ( 
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~15  ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~14  ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  = CARRY(( !\regCargaIn|saux[6]~_Duplicate_1_q  $ (((!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] & 
// ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] & (\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout )))) ) + ( 
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~15  ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~14  ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  = SHARE((!\regCargaIn|saux[6]~_Duplicate_1_q  & ((!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] & 
// ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5] & (\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout )))))

	.dataa(!\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.datab(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datac(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.datad(!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~14 ),
	.sharein(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~15 ),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.cout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.shareout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ));
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .lut_mask = 64'h00000C440000C399;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  = SUM(( VCC ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  ) + ( 
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.sharein(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|selnose[10] (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10] = ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  ) # ( !\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( 
// \regCargaIn|saux[7]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|selnose[10] .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|selnose[10] .lut_mask = 64'h33333333FFFFFFFF;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|selnose[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout  = (!\regCargaIn|saux[7]~_Duplicate_1_q  & (!\regCargaIn|saux[6]~_Duplicate_1_q  & (!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & 
// \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout )))

	.dataa(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datab(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datac(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datad(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0 .lut_mask = 64'h0080008000800080;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout  = ( \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout  & ( ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ) # 
// (\regCargaIn|saux[6]~_Duplicate_1_q )) # (\regCargaIn|saux[7]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datac(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datad(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datae(gnd),
	.dataf(!\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2 .lut_mask = 64'h000000003FFF3FFF;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout  = ( \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( \regCargaIn|saux[2]~_Duplicate_1_q  ) ) # ( 
// !\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( (!\regCargaIn|saux[7]~_Duplicate_1_q  & ((!\regCargaIn|saux[6]~_Duplicate_1_q  & 
// ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\regCargaIn|saux[6]~_Duplicate_1_q  & (\regCargaIn|saux[2]~_Duplicate_1_q )))) # (\regCargaIn|saux[7]~_Duplicate_1_q  & (\regCargaIn|saux[2]~_Duplicate_1_q )) ) 
// )

	.dataa(!\regCargaIn|saux[2]~_Duplicate_1_q ),
	.datab(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datac(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datad(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3 .lut_mask = 64'h1D551D5555555555;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( \regCargaIn|saux[0]~_Duplicate_1_q  ) + ( !\regCargaIn|saux[4]~_Duplicate_1_q  ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~22_cout  ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( \regCargaIn|saux[0]~_Duplicate_1_q  ) + ( !\regCargaIn|saux[4]~_Duplicate_1_q  ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(gnd),
	.datab(!\regCargaIn|saux[4]~_Duplicate_1_q ),
	.datac(!\regCargaIn|saux[0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000333300000F0F;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( !\regCargaIn|saux[5]~_Duplicate_1_q  ) + ( (!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((!\regCargaIn|saux[7]~_Duplicate_1_q  & 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout )) # (\regCargaIn|saux[7]~_Duplicate_1_q  & ((\regCargaIn|saux[1]~_Duplicate_1_q ))))) # 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (((\regCargaIn|saux[1]~_Duplicate_1_q )))) ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~18  ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( !\regCargaIn|saux[5]~_Duplicate_1_q  ) + ( (!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((!\regCargaIn|saux[7]~_Duplicate_1_q  & 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout )) # (\regCargaIn|saux[7]~_Duplicate_1_q  & ((\regCargaIn|saux[1]~_Duplicate_1_q ))))) # 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (((\regCargaIn|saux[1]~_Duplicate_1_q )))) ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datab(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datac(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout ),
	.datad(!\regCargaIn|saux[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\regCargaIn|saux[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000F7800000FF00;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((!\regCargaIn|saux[7]~_Duplicate_1_q  & 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout )) # (\regCargaIn|saux[7]~_Duplicate_1_q  & ((\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout ))))) # 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (((\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout )))) ) + ( !\regCargaIn|saux[6]~_Duplicate_1_q  ) + ( 
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~10  ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((!\regCargaIn|saux[7]~_Duplicate_1_q  & 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout )) # (\regCargaIn|saux[7]~_Duplicate_1_q  & ((\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout ))))) # 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (((\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout )))) ) + ( !\regCargaIn|saux[6]~_Duplicate_1_q  ) + ( 
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datab(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datac(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout ),
	.datad(!\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.datae(gnd),
	.dataf(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h000000FF0000087F;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( (!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10] & (\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )) # 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10] & (((\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout ) # (\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout )))) ) + ( 
// !\regCargaIn|saux[7]~_Duplicate_1_q  ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~14  ))
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~2  = CARRY(( (!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10] & (\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )) # 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10] & (((\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout ) # (\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout )))) ) + ( 
// !\regCargaIn|saux[7]~_Duplicate_1_q  ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datab(!\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout ),
	.datac(!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10]),
	.datad(!\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.datae(gnd),
	.dataf(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h000000FF0000535F;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N27
cyclonev_lcell_comb \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( VCC ) + ( GND ) + ( \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N18
cyclonev_lcell_comb \mux_|Mux4~4 (
// Equation(s):
// \mux_|Mux4~4_combout  = ( \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout  & ( \regCargaIn|saux[2]~_Duplicate_1_q  & ( (!\regCargaIn|saux [10] & (((\alu_|restador|Add0~9_sumout )) # (\regCargaIn|saux [9]))) # (\regCargaIn|saux 
// [10] & (!\regCargaIn|saux [9] $ ((!\regCargaIn|saux[6]~_Duplicate_1_q )))) ) ) ) # ( !\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout  & ( \regCargaIn|saux[2]~_Duplicate_1_q  & ( (!\regCargaIn|saux [10] & (!\regCargaIn|saux [9] & 
// ((\alu_|restador|Add0~9_sumout )))) # (\regCargaIn|saux [10] & (!\regCargaIn|saux [9] $ ((!\regCargaIn|saux[6]~_Duplicate_1_q )))) ) ) ) # ( \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout  & ( !\regCargaIn|saux[2]~_Duplicate_1_q 
//  & ( (!\regCargaIn|saux [9] & (((!\regCargaIn|saux [10] & \alu_|restador|Add0~9_sumout )))) # (\regCargaIn|saux [9] & (((!\regCargaIn|saux [10])) # (\regCargaIn|saux[6]~_Duplicate_1_q ))) ) ) ) # ( 
// !\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout  & ( !\regCargaIn|saux[2]~_Duplicate_1_q  & ( (!\regCargaIn|saux [9] & (((!\regCargaIn|saux [10] & \alu_|restador|Add0~9_sumout )))) # (\regCargaIn|saux [9] & 
// (\regCargaIn|saux[6]~_Duplicate_1_q  & (\regCargaIn|saux [10]))) ) ) )

	.dataa(!\regCargaIn|saux [9]),
	.datab(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datac(!\regCargaIn|saux [10]),
	.datad(!\alu_|restador|Add0~9_sumout ),
	.datae(!\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.dataf(!\regCargaIn|saux[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux4~4 .extended_lut = "off";
defparam \mux_|Mux4~4 .lut_mask = 64'h01A151F106A656F6;
defparam \mux_|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \mux_|Mux4~13 (
// Equation(s):
// \mux_|Mux4~13_combout  = ( !\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\regCargaIn|saux [10] & ((!\regCargaIn|saux [9] & (((\mux_|Mux4~4_combout )))) # (\regCargaIn|saux [9] & 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\regCargaIn|saux [10] & ((((\mux_|Mux4~4_combout ))))) ) ) # ( \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\regCargaIn|saux [10] & ((!\regCargaIn|saux 
// [9] & (((\mux_|Mux4~4_combout )))) # (\regCargaIn|saux [9] & ((!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10] & (\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout )) # 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10] & ((\mux_|Mux4~4_combout ))))))) # (\regCargaIn|saux [10] & ((((\mux_|Mux4~4_combout ))))) ) )

	.dataa(!\regCargaIn|saux [10]),
	.datab(!\regCargaIn|saux [9]),
	.datac(!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10]),
	.datad(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout ),
	.datae(!\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.dataf(!\mux_|Mux4~4_combout ),
	.datag(!\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux4~13 .extended_lut = "on";
defparam \mux_|Mux4~13 .lut_mask = 64'h02020020DFDFDFFF;
defparam \mux_|Mux4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \mux_|Mux2~0 (
// Equation(s):
// \mux_|Mux2~0_combout  = ( \mux_|Mux4~1_combout  & ( \mux_|Mux4~13_combout  & ( (!\regCargaIn|saux [8] & (((\regCargaIn|saux [11]) # (\mux_|Mux4~17_combout )))) # (\regCargaIn|saux [8] & (((!\regCargaIn|saux [11])) # (\mux_|Mux4~2_combout ))) ) ) ) # ( 
// !\mux_|Mux4~1_combout  & ( \mux_|Mux4~13_combout  & ( (!\regCargaIn|saux [8] & (((\mux_|Mux4~17_combout  & !\regCargaIn|saux [11])))) # (\regCargaIn|saux [8] & (((!\regCargaIn|saux [11])) # (\mux_|Mux4~2_combout ))) ) ) ) # ( \mux_|Mux4~1_combout  & ( 
// !\mux_|Mux4~13_combout  & ( (!\regCargaIn|saux [8] & (((\regCargaIn|saux [11]) # (\mux_|Mux4~17_combout )))) # (\regCargaIn|saux [8] & (\mux_|Mux4~2_combout  & ((\regCargaIn|saux [11])))) ) ) ) # ( !\mux_|Mux4~1_combout  & ( !\mux_|Mux4~13_combout  & ( 
// (!\regCargaIn|saux [8] & (((\mux_|Mux4~17_combout  & !\regCargaIn|saux [11])))) # (\regCargaIn|saux [8] & (\mux_|Mux4~2_combout  & ((\regCargaIn|saux [11])))) ) ) )

	.dataa(!\mux_|Mux4~2_combout ),
	.datab(!\regCargaIn|saux [8]),
	.datac(!\mux_|Mux4~17_combout ),
	.datad(!\regCargaIn|saux [11]),
	.datae(!\mux_|Mux4~1_combout ),
	.dataf(!\mux_|Mux4~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux2~0 .extended_lut = "off";
defparam \mux_|Mux2~0 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \mux_|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N29
dffeas \regCargaOut|saux[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\mux_|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaOut|saux [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaOut|saux[2] .is_wysiwyg = "true";
defparam \regCargaOut|saux[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0_combout  = ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  & ( \regCargaIn|saux[3]~_Duplicate_1_q  ) ) # ( 
// !\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  & ( (!\alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout  & (\regCargaIn|saux[3]~_Duplicate_1_q )) # 
// (\alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout  & ((\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) ) )

	.dataa(!\regCargaIn|saux[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.datad(!\alu_|divisor|Div0|auto_generated|divider|divider|selnose[0]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0 .lut_mask = 64'h550F550F55555555;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout  = SUM(( !\regCargaIn|saux[1]~_Duplicate_1_q  $ (!\regCargaIn|saux[4]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  = CARRY(( !\regCargaIn|saux[1]~_Duplicate_1_q  $ (!\regCargaIn|saux[4]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  = SHARE((!\regCargaIn|saux[4]~_Duplicate_1_q ) # (\regCargaIn|saux[1]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regCargaIn|saux[1]~_Duplicate_1_q ),
	.datad(!\regCargaIn|saux[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.cout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.shareout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ));
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .lut_mask = 64'h0000FF0F00000FF0;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  = SUM(( !\regCargaIn|saux[5]~_Duplicate_1_q  $ (((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] & 
// ((\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] & (\regCargaIn|saux[2]~_Duplicate_1_q )))) ) + ( 
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  = CARRY(( !\regCargaIn|saux[5]~_Duplicate_1_q  $ (((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] & 
// ((\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] & (\regCargaIn|saux[2]~_Duplicate_1_q )))) ) + ( 
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  = SHARE((!\regCargaIn|saux[5]~_Duplicate_1_q  & ((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] & 
// ((\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] & (\regCargaIn|saux[2]~_Duplicate_1_q )))))

	.dataa(!\regCargaIn|saux[2]~_Duplicate_1_q ),
	.datab(!\regCargaIn|saux[5]~_Duplicate_1_q ),
	.datac(!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5]),
	.datad(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.sharein(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ),
	.combout(),
	.sumout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.cout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.shareout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ));
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .lut_mask = 64'h000004C40000C939;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  = SUM(( !\regCargaIn|saux[6]~_Duplicate_1_q  $ (((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] & 
// ((\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ))) # (\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] & (\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0_combout )))) ) + ( 
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  = CARRY(( !\regCargaIn|saux[6]~_Duplicate_1_q  $ (((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] & 
// ((\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ))) # (\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] & (\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0_combout )))) ) + ( 
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  = SHARE((!\regCargaIn|saux[6]~_Duplicate_1_q  & ((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] & 
// ((\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ))) # (\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5] & (\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0_combout )))))

	.dataa(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datab(!\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.datac(!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [5]),
	.datad(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.sharein(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ),
	.combout(),
	.sumout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.cout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.shareout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ));
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .lut_mask = 64'h000002A20000A959;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~1 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~1_combout  = ( !\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout  & ( 
// (!\regCargaIn|saux[7]~_Duplicate_1_q  & !\regCargaIn|saux[6]~_Duplicate_1_q ) ) ) )

	.dataa(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.dataf(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~1 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~1 .lut_mask = 64'h00000000A0A00000;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  = SUM(( VCC ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  ) + ( 
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.sharein(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ),
	.combout(),
	.sumout(\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|selnose[10] (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|selnose [10] = ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  ) # ( !\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( 
// \regCargaIn|saux[7]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|divisor|Div0|auto_generated|divider|divider|selnose [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|selnose[10] .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|selnose[10] .lut_mask = 64'h33333333FFFFFFFF;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|selnose[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~2 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~2_combout  = ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0_combout  ) ) # ( 
// !\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0_combout  & ( (\regCargaIn|saux[7]~_Duplicate_1_q ) # (\regCargaIn|saux[6]~_Duplicate_1_q ) ) ) )

	.dataa(gnd),
	.datab(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datac(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.dataf(!\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~2 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~2 .lut_mask = 64'h000000003F3FFFFF;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[4]~3 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[4]~3_combout  = ( \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( \regCargaIn|saux[7]~_Duplicate_1_q  & ( \regCargaIn|saux[2]~_Duplicate_1_q  ) ) ) # ( 
// !\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( \regCargaIn|saux[7]~_Duplicate_1_q  & ( \regCargaIn|saux[2]~_Duplicate_1_q  ) ) ) # ( 
// \alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( !\regCargaIn|saux[7]~_Duplicate_1_q  & ( \regCargaIn|saux[2]~_Duplicate_1_q  ) ) ) # ( 
// !\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( !\regCargaIn|saux[7]~_Duplicate_1_q  & ( (!\regCargaIn|saux[6]~_Duplicate_1_q  & ((\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout 
// ))) # (\regCargaIn|saux[6]~_Duplicate_1_q  & (\regCargaIn|saux[2]~_Duplicate_1_q )) ) ) )

	.dataa(!\regCargaIn|saux[2]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datad(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datae(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.dataf(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[4]~3 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[4]~3 .lut_mask = 64'h05F5555555555555;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|StageOut[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_|divisor|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N45
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|op_4~18 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|op_4~18_cout  = CARRY(( \regCargaIn|saux[0]~_Duplicate_1_q  ) + ( !\regCargaIn|saux[4]~_Duplicate_1_q  ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\regCargaIn|saux[4]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\regCargaIn|saux[0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|divisor|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_|divisor|Div0|auto_generated|divider|divider|op_4~18_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~18 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~18 .lut_mask = 64'h0000555500000F0F;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|op_4~14 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|op_4~14_cout  = CARRY(( !\regCargaIn|saux[5]~_Duplicate_1_q  ) + ( (!\regCargaIn|saux[7]~_Duplicate_1_q  & ((!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) # (\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\regCargaIn|saux[1]~_Duplicate_1_q ))))) # 
// (\regCargaIn|saux[7]~_Duplicate_1_q  & (((\regCargaIn|saux[1]~_Duplicate_1_q )))) ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|op_4~18_cout  ))

	.dataa(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datab(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.datad(!\regCargaIn|saux[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\regCargaIn|saux[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu_|divisor|Div0|auto_generated|divider|divider|op_4~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_|divisor|Div0|auto_generated|divider|divider|op_4~14_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~14 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~14 .lut_mask = 64'h0000F7800000FF00;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N51
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|op_4~10 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|op_4~10_cout  = CARRY(( (!\regCargaIn|saux[7]~_Duplicate_1_q  & ((!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # (\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ))))) 
// # (\regCargaIn|saux[7]~_Duplicate_1_q  & (((\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[4]~3_combout )))) ) + ( !\regCargaIn|saux[6]~_Duplicate_1_q  ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|op_4~14_cout  ))

	.dataa(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datab(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datad(!\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.datae(gnd),
	.dataf(!\regCargaIn|saux[6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu_|divisor|Div0|auto_generated|divider|divider|op_4~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_|divisor|Div0|auto_generated|divider|divider|op_4~10_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~10 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~10 .lut_mask = 64'h000000FF0000087F;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|op_4~6_cout  = CARRY(( (!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [10] & (\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )) # 
// (\alu_|divisor|Div0|auto_generated|divider|divider|selnose [10] & (((\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ) # (\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~1_combout )))) ) + ( 
// !\regCargaIn|saux[7]~_Duplicate_1_q  ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|op_4~10_cout  ))

	.dataa(!\alu_|divisor|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datab(!\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~1_combout ),
	.datac(!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [10]),
	.datad(!\alu_|divisor|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.datae(gnd),
	.dataf(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu_|divisor|Div0|auto_generated|divider|divider|op_4~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_|divisor|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h000000FF0000535F;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \alu_|divisor|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \alu_|divisor|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \alu_|divisor|Div0|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|divisor|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|divisor|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \alu_|divisor|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \mux_|Mux4~9 (
// Equation(s):
// \mux_|Mux4~9_combout  = ( !\regCargaIn|saux [9] & ( (!\regCargaIn|saux [10] & (((\alu_|restador|Add0~13_sumout )))) # (\regCargaIn|saux [10] & ((((!\alu_|divisor|Div0|auto_generated|divider|divider|op_4~1_sumout ))))) ) ) # ( \regCargaIn|saux [9] & ( 
// (!\regCargaIn|saux [10] & (\alu_|multiplicador|S [0])) # (\regCargaIn|saux [10] & ((((\regCargaIn|saux[0]~_Duplicate_1_q )) # (\regCargaIn|saux[4]~_Duplicate_1_q )))) ) )

	.dataa(!\regCargaIn|saux [10]),
	.datab(!\alu_|multiplicador|S [0]),
	.datac(!\regCargaIn|saux[4]~_Duplicate_1_q ),
	.datad(!\regCargaIn|saux[0]~_Duplicate_1_q ),
	.datae(!\regCargaIn|saux [9]),
	.dataf(!\alu_|divisor|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(!\alu_|restador|Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux4~9 .extended_lut = "on";
defparam \mux_|Mux4~9 .lut_mask = 64'h5F5F27770A0A2777;
defparam \mux_|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \mux_|Mux4~5 (
// Equation(s):
// \mux_|Mux4~5_combout  = ( !\regCargaIn|saux [10] & ( (!\regCargaIn|saux [9] & (((\alu_|restador|Add0~13_sumout )))) # (\regCargaIn|saux [9] & (((!\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout  & 
// ((\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~17_sumout ))) # (\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout  & (\regCargaIn|saux[0]~_Duplicate_1_q ))))) ) ) # ( \regCargaIn|saux [10] & ( 
// (!\regCargaIn|saux[0]~_Duplicate_1_q  & (\regCargaIn|saux [9] & (\regCargaIn|saux[4]~_Duplicate_1_q ))) # (\regCargaIn|saux[0]~_Duplicate_1_q  & (!\regCargaIn|saux [9] $ ((!\regCargaIn|saux[4]~_Duplicate_1_q )))) ) )

	.dataa(!\regCargaIn|saux[0]~_Duplicate_1_q ),
	.datab(!\regCargaIn|saux [9]),
	.datac(!\regCargaIn|saux[4]~_Duplicate_1_q ),
	.datad(!\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(!\regCargaIn|saux [10]),
	.dataf(!\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(!\alu_|restador|Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux4~5 .extended_lut = "on";
defparam \mux_|Mux4~5 .lut_mask = 64'h0C3F16161D1D1616;
defparam \mux_|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \mux_|Mux4~3 (
// Equation(s):
// \mux_|Mux4~3_combout  = ( \mux_|Mux4~5_combout  & ( (!\regCargaIn|saux [11] & (((\regCargaIn|saux [8]) # (\mux_|Mux4~9_combout )))) # (\regCargaIn|saux [11] & (\mux_|Mux4~1_combout  & ((\regCargaIn|saux [8])))) ) ) # ( !\mux_|Mux4~5_combout  & ( 
// (!\regCargaIn|saux [11] & (((\mux_|Mux4~9_combout  & !\regCargaIn|saux [8])))) # (\regCargaIn|saux [11] & (\mux_|Mux4~1_combout  & ((\regCargaIn|saux [8])))) ) )

	.dataa(!\regCargaIn|saux [11]),
	.datab(!\mux_|Mux4~1_combout ),
	.datac(!\mux_|Mux4~9_combout ),
	.datad(!\regCargaIn|saux [8]),
	.datae(gnd),
	.dataf(!\mux_|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux4~3 .extended_lut = "off";
defparam \mux_|Mux4~3 .lut_mask = 64'h0A110A110ABB0ABB;
defparam \mux_|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N14
dffeas \regCargaOut|saux[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\mux_|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaOut|saux [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaOut|saux[0] .is_wysiwyg = "true";
defparam \regCargaOut|saux[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N54
cyclonev_lcell_comb \mux_|Mux3~2 (
// Equation(s):
// \mux_|Mux3~2_combout  = (!\regCargaIn|saux [10] & (!\regCargaIn|saux [9] & \regCargaIn|saux[2]~_Duplicate_1_q ))

	.dataa(!\regCargaIn|saux [10]),
	.datab(!\regCargaIn|saux [9]),
	.datac(!\regCargaIn|saux[2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux3~2 .extended_lut = "off";
defparam \mux_|Mux3~2 .lut_mask = 64'h0808080808080808;
defparam \mux_|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N9
cyclonev_lcell_comb \alu_|orer|S[3] (
// Equation(s):
// \alu_|orer|S [3] = ( !\regCargaIn|saux[7]~_Duplicate_1_q  & ( !\regCargaIn|saux[3]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regCargaIn|saux[3]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|orer|S [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|orer|S[3] .extended_lut = "off";
defparam \alu_|orer|S[3] .lut_mask = 64'hF0F0F0F000000000;
defparam \alu_|orer|S[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \alu_|restador|Add0~1 (
// Equation(s):
// \alu_|restador|Add0~1_sumout  = SUM(( \regCargaIn|saux[3]~_Duplicate_1_q  ) + ( !\regCargaIn|saux [8] $ (!\regCargaIn|saux[7]~_Duplicate_1_q ) ) + ( \alu_|restador|Add0~10  ))
// \alu_|restador|Add0~2  = CARRY(( \regCargaIn|saux[3]~_Duplicate_1_q  ) + ( !\regCargaIn|saux [8] $ (!\regCargaIn|saux[7]~_Duplicate_1_q ) ) + ( \alu_|restador|Add0~10  ))

	.dataa(gnd),
	.datab(!\regCargaIn|saux [8]),
	.datac(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datad(!\regCargaIn|saux[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|restador|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|restador|Add0~1_sumout ),
	.cout(\alu_|restador|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_|restador|Add0~1 .extended_lut = "off";
defparam \alu_|restador|Add0~1 .lut_mask = 64'h0000C3C3000000FF;
defparam \alu_|restador|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N3
cyclonev_lcell_comb \mux_|Mux3~1 (
// Equation(s):
// \mux_|Mux3~1_combout  = ( \alu_|restador|Add0~1_sumout  & ( \alu_|multiplicador|S [3] & ( (!\regCargaIn|saux [10]) # ((!\regCargaIn|saux [9] & ((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [0]))) # (\regCargaIn|saux [9] & (!\alu_|orer|S 
// [3]))) ) ) ) # ( !\alu_|restador|Add0~1_sumout  & ( \alu_|multiplicador|S [3] & ( (!\regCargaIn|saux [10] & (((\regCargaIn|saux [9])))) # (\regCargaIn|saux [10] & ((!\regCargaIn|saux [9] & ((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose 
// [0]))) # (\regCargaIn|saux [9] & (!\alu_|orer|S [3])))) ) ) ) # ( \alu_|restador|Add0~1_sumout  & ( !\alu_|multiplicador|S [3] & ( (!\regCargaIn|saux [10] & (((!\regCargaIn|saux [9])))) # (\regCargaIn|saux [10] & ((!\regCargaIn|saux [9] & 
// ((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [0]))) # (\regCargaIn|saux [9] & (!\alu_|orer|S [3])))) ) ) ) # ( !\alu_|restador|Add0~1_sumout  & ( !\alu_|multiplicador|S [3] & ( (\regCargaIn|saux [10] & ((!\regCargaIn|saux [9] & 
// ((!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [0]))) # (\regCargaIn|saux [9] & (!\alu_|orer|S [3])))) ) ) )

	.dataa(!\regCargaIn|saux [10]),
	.datab(!\alu_|orer|S [3]),
	.datac(!\regCargaIn|saux [9]),
	.datad(!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [0]),
	.datae(!\alu_|restador|Add0~1_sumout ),
	.dataf(!\alu_|multiplicador|S [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux3~1 .extended_lut = "off";
defparam \mux_|Mux3~1 .lut_mask = 64'h5404F4A45E0EFEAE;
defparam \mux_|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N15
cyclonev_lcell_comb \mux_|Mux1~0 (
// Equation(s):
// \mux_|Mux1~0_combout  = ( \mux_|Mux3~1_combout  & ( (!\regCargaIn|saux [8] & ((!\regCargaIn|saux [11]) # (\mux_|Mux3~2_combout ))) ) ) # ( !\mux_|Mux3~1_combout  & ( (\regCargaIn|saux [11] & (!\regCargaIn|saux [8] & \mux_|Mux3~2_combout )) ) )

	.dataa(gnd),
	.datab(!\regCargaIn|saux [11]),
	.datac(!\regCargaIn|saux [8]),
	.datad(!\mux_|Mux3~2_combout ),
	.datae(gnd),
	.dataf(!\mux_|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux1~0 .extended_lut = "off";
defparam \mux_|Mux1~0 .lut_mask = 64'h00300030C0F0C0F0;
defparam \mux_|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \mux_|Mux4~0 (
// Equation(s):
// \mux_|Mux4~0_combout  = ( \regCargaIn|saux [8] & ( !\regCargaIn|saux [11] ) )

	.dataa(gnd),
	.datab(!\regCargaIn|saux [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regCargaIn|saux [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux4~0 .extended_lut = "off";
defparam \mux_|Mux4~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \mux_|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \mux_|Mux3~6 (
// Equation(s):
// \mux_|Mux3~6_combout  = ( \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout  & ( \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout  & ( (\regCargaIn|saux [10] & ((!\regCargaIn|saux[3]~_Duplicate_1_q  & 
// ((!\regCargaIn|saux [9]) # (!\regCargaIn|saux[7]~_Duplicate_1_q ))) # (\regCargaIn|saux[3]~_Duplicate_1_q  & (!\regCargaIn|saux [9] $ (\regCargaIn|saux[7]~_Duplicate_1_q ))))) ) ) ) # ( 
// !\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout  & ( \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout  & ( (\regCargaIn|saux [10] & ((!\regCargaIn|saux[3]~_Duplicate_1_q  & ((!\regCargaIn|saux [9]) # 
// (!\regCargaIn|saux[7]~_Duplicate_1_q ))) # (\regCargaIn|saux[3]~_Duplicate_1_q  & (!\regCargaIn|saux [9] $ (\regCargaIn|saux[7]~_Duplicate_1_q ))))) ) ) ) # ( \alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout  & ( 
// !\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout  & ( (\regCargaIn|saux [10] & ((!\regCargaIn|saux[3]~_Duplicate_1_q  & ((!\regCargaIn|saux [9]) # (!\regCargaIn|saux[7]~_Duplicate_1_q ))) # (\regCargaIn|saux[3]~_Duplicate_1_q  & 
// (!\regCargaIn|saux [9] $ (\regCargaIn|saux[7]~_Duplicate_1_q ))))) ) ) ) # ( !\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout  & ( !\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout  & ( (!\regCargaIn|saux 
// [9] & (\regCargaIn|saux [10] & ((!\regCargaIn|saux[3]~_Duplicate_1_q ) # (!\regCargaIn|saux[7]~_Duplicate_1_q )))) # (\regCargaIn|saux [9] & ((!\regCargaIn|saux [10]) # (!\regCargaIn|saux[3]~_Duplicate_1_q  $ (\regCargaIn|saux[7]~_Duplicate_1_q )))) ) ) )

	.dataa(!\regCargaIn|saux[3]~_Duplicate_1_q ),
	.datab(!\regCargaIn|saux [9]),
	.datac(!\regCargaIn|saux [10]),
	.datad(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.datae(!\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.dataf(!\alu_|modulador|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux3~6 .extended_lut = "off";
defparam \mux_|Mux3~6 .lut_mask = 64'h3E390E090E090E09;
defparam \mux_|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \mux_|Mux3~7 (
// Equation(s):
// \mux_|Mux3~7_combout  = ( \mux_|Mux3~6_combout  & ( (!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10] & (!\regCargaIn|saux [10] & \alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )) ) ) # ( 
// !\mux_|Mux3~6_combout  & ( ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ) # (\regCargaIn|saux [10])) # (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10]) ) )

	.dataa(!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10]),
	.datab(gnd),
	.datac(!\regCargaIn|saux [10]),
	.datad(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datae(gnd),
	.dataf(!\mux_|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux3~7 .extended_lut = "off";
defparam \mux_|Mux3~7 .lut_mask = 64'h5FFF5FFF00A000A0;
defparam \mux_|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \mux_|Mux3~0 (
// Equation(s):
// \mux_|Mux3~0_combout  = ( \mux_|Mux3~7_combout  & ( \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( ((\alu_|restador|Add0~1_sumout ) # (\regCargaIn|saux [9])) # (\regCargaIn|saux [10]) ) ) ) # ( !\mux_|Mux3~7_combout  & ( 
// \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\regCargaIn|saux [10] & (!\regCargaIn|saux [9] & \alu_|restador|Add0~1_sumout )) ) ) ) # ( \mux_|Mux3~7_combout  & ( 
// !\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( ((!\regCargaIn|saux [9] & ((\alu_|restador|Add0~1_sumout ))) # (\regCargaIn|saux [9] & (\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~1_sumout ))) # (\regCargaIn|saux [10]) 
// ) ) ) # ( !\mux_|Mux3~7_combout  & ( !\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\regCargaIn|saux [10] & ((!\regCargaIn|saux [9] & ((\alu_|restador|Add0~1_sumout ))) # (\regCargaIn|saux [9] & 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~1_sumout )))) ) ) )

	.dataa(!\regCargaIn|saux [10]),
	.datab(!\regCargaIn|saux [9]),
	.datac(!\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\alu_|restador|Add0~1_sumout ),
	.datae(!\mux_|Mux3~7_combout ),
	.dataf(!\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux3~0 .extended_lut = "off";
defparam \mux_|Mux3~0 .lut_mask = 64'h028A57DF008877FF;
defparam \mux_|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \mux_|Mux1~1 (
// Equation(s):
// \mux_|Mux1~1_combout  = ( \mux_|Mux3~0_combout  & ( (\mux_|Mux4~0_combout ) # (\mux_|Mux1~0_combout ) ) ) # ( !\mux_|Mux3~0_combout  & ( \mux_|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(!\mux_|Mux1~0_combout ),
	.datac(!\mux_|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux1~1 .extended_lut = "off";
defparam \mux_|Mux1~1 .lut_mask = 64'h333333333F3F3F3F;
defparam \mux_|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N56
dffeas \regCargaOut|saux[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_|Mux1~1_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaOut|saux [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaOut|saux[3] .is_wysiwyg = "true";
defparam \regCargaOut|saux[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N57
cyclonev_lcell_comb \mux_|Mux3~4 (
// Equation(s):
// \mux_|Mux3~4_combout  = ( \regCargaIn|saux[0]~_Duplicate_1_q  & ( (!\regCargaIn|saux [10] & !\regCargaIn|saux [9]) ) )

	.dataa(!\regCargaIn|saux [10]),
	.datab(!\regCargaIn|saux [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regCargaIn|saux[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux3~4 .extended_lut = "off";
defparam \mux_|Mux3~4 .lut_mask = 64'h0000000088888888;
defparam \mux_|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \alu_|orer|S[1] (
// Equation(s):
// \alu_|orer|S [1] = ( !\regCargaIn|saux[5]~_Duplicate_1_q  & ( !\regCargaIn|saux[1]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regCargaIn|saux[5]~_Duplicate_1_q ),
	.dataf(!\regCargaIn|saux[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_|orer|S [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|orer|S[1] .extended_lut = "off";
defparam \alu_|orer|S[1] .lut_mask = 64'hFFFF000000000000;
defparam \alu_|orer|S[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \mux_|Mux3~3 (
// Equation(s):
// \mux_|Mux3~3_combout  = ( \alu_|multiplicador|S [1] & ( \alu_|divisor|Div0|auto_generated|divider|divider|selnose [10] & ( (!\regCargaIn|saux [9] & (\alu_|restador|Add0~5_sumout  & (!\regCargaIn|saux [10]))) # (\regCargaIn|saux [9] & (((!\regCargaIn|saux 
// [10]) # (!\alu_|orer|S [1])))) ) ) ) # ( !\alu_|multiplicador|S [1] & ( \alu_|divisor|Div0|auto_generated|divider|divider|selnose [10] & ( (!\regCargaIn|saux [9] & (\alu_|restador|Add0~5_sumout  & (!\regCargaIn|saux [10]))) # (\regCargaIn|saux [9] & 
// (((\regCargaIn|saux [10] & !\alu_|orer|S [1])))) ) ) ) # ( \alu_|multiplicador|S [1] & ( !\alu_|divisor|Div0|auto_generated|divider|divider|selnose [10] & ( (!\regCargaIn|saux [9] & (((\regCargaIn|saux [10])) # (\alu_|restador|Add0~5_sumout ))) # 
// (\regCargaIn|saux [9] & (((!\regCargaIn|saux [10]) # (!\alu_|orer|S [1])))) ) ) ) # ( !\alu_|multiplicador|S [1] & ( !\alu_|divisor|Div0|auto_generated|divider|divider|selnose [10] & ( (!\regCargaIn|saux [9] & (((\regCargaIn|saux [10])) # 
// (\alu_|restador|Add0~5_sumout ))) # (\regCargaIn|saux [9] & (((\regCargaIn|saux [10] & !\alu_|orer|S [1])))) ) ) )

	.dataa(!\alu_|restador|Add0~5_sumout ),
	.datab(!\regCargaIn|saux [9]),
	.datac(!\regCargaIn|saux [10]),
	.datad(!\alu_|orer|S [1]),
	.datae(!\alu_|multiplicador|S [1]),
	.dataf(!\alu_|divisor|Div0|auto_generated|divider|divider|selnose [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux3~3 .extended_lut = "off";
defparam \mux_|Mux3~3 .lut_mask = 64'h4F4C7F7C43407370;
defparam \mux_|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \mux_|Mux3~8 (
// Equation(s):
// \mux_|Mux3~8_combout  = ( \regCargaIn|saux [10] & ( (!\regCargaIn|saux[5]~_Duplicate_1_q  & (\regCargaIn|saux [9] & \regCargaIn|saux[1]~_Duplicate_1_q )) # (\regCargaIn|saux[5]~_Duplicate_1_q  & (!\regCargaIn|saux [9] $ 
// (!\regCargaIn|saux[1]~_Duplicate_1_q ))) ) ) # ( !\regCargaIn|saux [10] & ( (!\regCargaIn|saux [9] & ((\alu_|restador|Add0~5_sumout ))) # (\regCargaIn|saux [9] & (\regCargaIn|saux[1]~_Duplicate_1_q )) ) )

	.dataa(!\regCargaIn|saux[5]~_Duplicate_1_q ),
	.datab(!\regCargaIn|saux [9]),
	.datac(!\regCargaIn|saux[1]~_Duplicate_1_q ),
	.datad(!\alu_|restador|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\regCargaIn|saux [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux3~8 .extended_lut = "off";
defparam \mux_|Mux3~8 .lut_mask = 64'h03CF03CF16161616;
defparam \mux_|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \mux_|Mux3~9 (
// Equation(s):
// \mux_|Mux3~9_combout  = ( !\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\regCargaIn|saux [10] & ((!\regCargaIn|saux [9] & (((\mux_|Mux3~8_combout )))) # (\regCargaIn|saux [9] & 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # (\regCargaIn|saux [10] & ((((\mux_|Mux3~8_combout ))))) ) ) # ( \alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\regCargaIn|saux [10] & ((!\regCargaIn|saux 
// [9] & (((\mux_|Mux3~8_combout )))) # (\regCargaIn|saux [9] & ((!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10] & ((\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout ))) # 
// (\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10] & (\mux_|Mux3~8_combout )))))) # (\regCargaIn|saux [10] & ((((\mux_|Mux3~8_combout ))))) ) )

	.dataa(!\regCargaIn|saux [10]),
	.datab(!\regCargaIn|saux [9]),
	.datac(!\alu_|modulador|Mod0|auto_generated|divider|divider|selnose [10]),
	.datad(!\mux_|Mux3~8_combout ),
	.datae(!\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.dataf(!\alu_|modulador|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout ),
	.datag(!\alu_|modulador|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux3~9 .extended_lut = "on";
defparam \mux_|Mux3~9 .lut_mask = 64'h02DF00DF02DF20FF;
defparam \mux_|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \mux_|Mux3~5 (
// Equation(s):
// \mux_|Mux3~5_combout  = ( \mux_|Mux3~3_combout  & ( \mux_|Mux3~9_combout  & ( (!\regCargaIn|saux [11]) # ((!\regCargaIn|saux [8] & (\mux_|Mux3~4_combout )) # (\regCargaIn|saux [8] & ((\mux_|Mux3~2_combout )))) ) ) ) # ( !\mux_|Mux3~3_combout  & ( 
// \mux_|Mux3~9_combout  & ( (!\regCargaIn|saux [8] & (\mux_|Mux3~4_combout  & ((\regCargaIn|saux [11])))) # (\regCargaIn|saux [8] & (((!\regCargaIn|saux [11]) # (\mux_|Mux3~2_combout )))) ) ) ) # ( \mux_|Mux3~3_combout  & ( !\mux_|Mux3~9_combout  & ( 
// (!\regCargaIn|saux [8] & (((!\regCargaIn|saux [11])) # (\mux_|Mux3~4_combout ))) # (\regCargaIn|saux [8] & (((\mux_|Mux3~2_combout  & \regCargaIn|saux [11])))) ) ) ) # ( !\mux_|Mux3~3_combout  & ( !\mux_|Mux3~9_combout  & ( (\regCargaIn|saux [11] & 
// ((!\regCargaIn|saux [8] & (\mux_|Mux3~4_combout )) # (\regCargaIn|saux [8] & ((\mux_|Mux3~2_combout ))))) ) ) )

	.dataa(!\regCargaIn|saux [8]),
	.datab(!\mux_|Mux3~4_combout ),
	.datac(!\mux_|Mux3~2_combout ),
	.datad(!\regCargaIn|saux [11]),
	.datae(!\mux_|Mux3~3_combout ),
	.dataf(!\mux_|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_|Mux3~5 .extended_lut = "off";
defparam \mux_|Mux3~5 .lut_mask = 64'h0027AA275527FF27;
defparam \mux_|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N56
dffeas \regCargaOut|saux[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\mux_|Mux3~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaOut|saux [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaOut|saux[1] .is_wysiwyg = "true";
defparam \regCargaOut|saux[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \display2|display[0]~0 (
// Equation(s):
// \display2|display[0]~0_combout  = ( \regCargaOut|saux [3] & ( \regCargaOut|saux [1] & ( (!\regCargaOut|saux [2] & \regCargaOut|saux [0]) ) ) ) # ( \regCargaOut|saux [3] & ( !\regCargaOut|saux [1] & ( (\regCargaOut|saux [2] & \regCargaOut|saux [0]) ) ) ) # 
// ( !\regCargaOut|saux [3] & ( !\regCargaOut|saux [1] & ( !\regCargaOut|saux [2] $ (!\regCargaOut|saux [0]) ) ) )

	.dataa(gnd),
	.datab(!\regCargaOut|saux [2]),
	.datac(!\regCargaOut|saux [0]),
	.datad(gnd),
	.datae(!\regCargaOut|saux [3]),
	.dataf(!\regCargaOut|saux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|display[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|display[0]~0 .extended_lut = "off";
defparam \display2|display[0]~0 .lut_mask = 64'h3C3C030300000C0C;
defparam \display2|display[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \display2|display[1]~1 (
// Equation(s):
// \display2|display[1]~1_combout  = ( \regCargaOut|saux [3] & ( \regCargaOut|saux [1] & ( (\regCargaOut|saux [2]) # (\regCargaOut|saux [0]) ) ) ) # ( !\regCargaOut|saux [3] & ( \regCargaOut|saux [1] & ( (!\regCargaOut|saux [0] & \regCargaOut|saux [2]) ) ) ) 
// # ( \regCargaOut|saux [3] & ( !\regCargaOut|saux [1] & ( (!\regCargaOut|saux [0] & \regCargaOut|saux [2]) ) ) ) # ( !\regCargaOut|saux [3] & ( !\regCargaOut|saux [1] & ( (\regCargaOut|saux [0] & \regCargaOut|saux [2]) ) ) )

	.dataa(!\regCargaOut|saux [0]),
	.datab(gnd),
	.datac(!\regCargaOut|saux [2]),
	.datad(gnd),
	.datae(!\regCargaOut|saux [3]),
	.dataf(!\regCargaOut|saux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|display[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|display[1]~1 .extended_lut = "off";
defparam \display2|display[1]~1 .lut_mask = 64'h05050A0A0A0A5F5F;
defparam \display2|display[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \display2|display[2]~2 (
// Equation(s):
// \display2|display[2]~2_combout  = ( \regCargaOut|saux [3] & ( \regCargaOut|saux [1] & ( \regCargaOut|saux [2] ) ) ) # ( !\regCargaOut|saux [3] & ( \regCargaOut|saux [1] & ( (!\regCargaOut|saux [2] & !\regCargaOut|saux [0]) ) ) ) # ( \regCargaOut|saux [3] 
// & ( !\regCargaOut|saux [1] & ( (\regCargaOut|saux [2] & !\regCargaOut|saux [0]) ) ) )

	.dataa(gnd),
	.datab(!\regCargaOut|saux [2]),
	.datac(!\regCargaOut|saux [0]),
	.datad(gnd),
	.datae(!\regCargaOut|saux [3]),
	.dataf(!\regCargaOut|saux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|display[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|display[2]~2 .extended_lut = "off";
defparam \display2|display[2]~2 .lut_mask = 64'h00003030C0C03333;
defparam \display2|display[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \display2|display[3] (
// Equation(s):
// \display2|display [3] = ( \regCargaOut|saux [3] & ( \regCargaOut|saux [1] & ( !\regCargaOut|saux [0] $ (\regCargaOut|saux [2]) ) ) ) # ( !\regCargaOut|saux [3] & ( \regCargaOut|saux [1] & ( (\regCargaOut|saux [0] & \regCargaOut|saux [2]) ) ) ) # ( 
// \regCargaOut|saux [3] & ( !\regCargaOut|saux [1] & ( (\regCargaOut|saux [0] & !\regCargaOut|saux [2]) ) ) ) # ( !\regCargaOut|saux [3] & ( !\regCargaOut|saux [1] & ( !\regCargaOut|saux [0] $ (!\regCargaOut|saux [2]) ) ) )

	.dataa(!\regCargaOut|saux [0]),
	.datab(gnd),
	.datac(!\regCargaOut|saux [2]),
	.datad(gnd),
	.datae(!\regCargaOut|saux [3]),
	.dataf(!\regCargaOut|saux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|display [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|display[3] .extended_lut = "off";
defparam \display2|display[3] .lut_mask = 64'h5A5A50500505A5A5;
defparam \display2|display[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \display2|display[4]~3 (
// Equation(s):
// \display2|display[4]~3_combout  = ( !\regCargaOut|saux [3] & ( \regCargaOut|saux [1] & ( \regCargaOut|saux [0] ) ) ) # ( \regCargaOut|saux [3] & ( !\regCargaOut|saux [1] & ( (!\regCargaOut|saux [2] & \regCargaOut|saux [0]) ) ) ) # ( !\regCargaOut|saux [3] 
// & ( !\regCargaOut|saux [1] & ( (\regCargaOut|saux [0]) # (\regCargaOut|saux [2]) ) ) )

	.dataa(gnd),
	.datab(!\regCargaOut|saux [2]),
	.datac(!\regCargaOut|saux [0]),
	.datad(gnd),
	.datae(!\regCargaOut|saux [3]),
	.dataf(!\regCargaOut|saux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|display[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|display[4]~3 .extended_lut = "off";
defparam \display2|display[4]~3 .lut_mask = 64'h3F3F0C0C0F0F0000;
defparam \display2|display[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \display2|display[5]~4 (
// Equation(s):
// \display2|display[5]~4_combout  = ( !\regCargaOut|saux [3] & ( \regCargaOut|saux [1] & ( (!\regCargaOut|saux [2]) # (\regCargaOut|saux [0]) ) ) ) # ( \regCargaOut|saux [3] & ( !\regCargaOut|saux [1] & ( (\regCargaOut|saux [2] & \regCargaOut|saux [0]) ) ) 
// ) # ( !\regCargaOut|saux [3] & ( !\regCargaOut|saux [1] & ( (!\regCargaOut|saux [2] & \regCargaOut|saux [0]) ) ) )

	.dataa(gnd),
	.datab(!\regCargaOut|saux [2]),
	.datac(!\regCargaOut|saux [0]),
	.datad(gnd),
	.datae(!\regCargaOut|saux [3]),
	.dataf(!\regCargaOut|saux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|display[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|display[5]~4 .extended_lut = "off";
defparam \display2|display[5]~4 .lut_mask = 64'h0C0C0303CFCF0000;
defparam \display2|display[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \display2|display[6]~5 (
// Equation(s):
// \display2|display[6]~5_combout  = ( !\regCargaOut|saux [3] & ( \regCargaOut|saux [1] & ( (\regCargaOut|saux [0] & \regCargaOut|saux [2]) ) ) ) # ( \regCargaOut|saux [3] & ( !\regCargaOut|saux [1] & ( (!\regCargaOut|saux [0] & \regCargaOut|saux [2]) ) ) ) 
// # ( !\regCargaOut|saux [3] & ( !\regCargaOut|saux [1] & ( !\regCargaOut|saux [2] ) ) )

	.dataa(!\regCargaOut|saux [0]),
	.datab(gnd),
	.datac(!\regCargaOut|saux [2]),
	.datad(gnd),
	.datae(!\regCargaOut|saux [3]),
	.dataf(!\regCargaOut|saux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|display[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|display[6]~5 .extended_lut = "off";
defparam \display2|display[6]~5 .lut_mask = 64'hF0F00A0A05050000;
defparam \display2|display[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N45
cyclonev_lcell_comb \alu_|restador|Add0~17 (
// Equation(s):
// \alu_|restador|Add0~17_sumout  = SUM(( \regCargaIn|saux [8] ) + ( GND ) + ( \alu_|restador|Add0~2  ))

	.dataa(gnd),
	.datab(!\regCargaIn|saux [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_|restador|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_|restador|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_|restador|Add0~17 .extended_lut = "off";
defparam \alu_|restador|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \alu_|restador|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \flag_dec|Equal0~1 (
// Equation(s):
// \flag_dec|Equal0~1_combout  = ( \alu_|multiplicador|S [4] & ( \mux_|Mux4~5_combout  & ( ((!\regCargaIn|saux [10] & ((\alu_|restador|Add0~17_sumout ) # (\regCargaIn|saux [9])))) # (\regCargaIn|saux [8]) ) ) ) # ( !\alu_|multiplicador|S [4] & ( 
// \mux_|Mux4~5_combout  & ( ((!\regCargaIn|saux [9] & (!\regCargaIn|saux [10] & \alu_|restador|Add0~17_sumout ))) # (\regCargaIn|saux [8]) ) ) ) # ( \alu_|multiplicador|S [4] & ( !\mux_|Mux4~5_combout  & ( (!\regCargaIn|saux [10] & ((!\regCargaIn|saux [9] & 
// ((\alu_|restador|Add0~17_sumout ))) # (\regCargaIn|saux [9] & (!\regCargaIn|saux [8])))) ) ) ) # ( !\alu_|multiplicador|S [4] & ( !\mux_|Mux4~5_combout  & ( (!\regCargaIn|saux [9] & (!\regCargaIn|saux [10] & \alu_|restador|Add0~17_sumout )) ) ) )

	.dataa(!\regCargaIn|saux [8]),
	.datab(!\regCargaIn|saux [9]),
	.datac(!\regCargaIn|saux [10]),
	.datad(!\alu_|restador|Add0~17_sumout ),
	.datae(!\alu_|multiplicador|S [4]),
	.dataf(!\mux_|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_dec|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_dec|Equal0~1 .extended_lut = "off";
defparam \flag_dec|Equal0~1 .lut_mask = 64'h00C020E055D575F5;
defparam \flag_dec|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \flag_dec|Equal0~2 (
// Equation(s):
// \flag_dec|Equal0~2_combout  = ( \flag_dec|Equal0~1_combout  & ( !\mux_|Mux1~1_combout  & ( (\regCargaIn|saux [11] & ((!\regCargaIn|saux [8] & (!\mux_|Mux4~2_combout )) # (\regCargaIn|saux [8] & ((!\mux_|Mux4~1_combout ))))) ) ) ) # ( 
// !\flag_dec|Equal0~1_combout  & ( !\mux_|Mux1~1_combout  & ( (!\regCargaIn|saux [11]) # ((!\regCargaIn|saux [8] & (!\mux_|Mux4~2_combout )) # (\regCargaIn|saux [8] & ((!\mux_|Mux4~1_combout )))) ) ) )

	.dataa(!\mux_|Mux4~2_combout ),
	.datab(!\regCargaIn|saux [11]),
	.datac(!\regCargaIn|saux [8]),
	.datad(!\mux_|Mux4~1_combout ),
	.datae(!\flag_dec|Equal0~1_combout ),
	.dataf(!\mux_|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_dec|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_dec|Equal0~2 .extended_lut = "off";
defparam \flag_dec|Equal0~2 .lut_mask = 64'hEFEC232000000000;
defparam \flag_dec|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \flag_dec|Equal0~0 (
// Equation(s):
// \flag_dec|Equal0~0_combout  = ( !\mux_|Mux2~0_combout  & ( \flag_dec|Equal0~2_combout  & ( (!\mux_|Mux3~5_combout  & (((!\mux_|Mux4~9_combout ) # (\regCargaIn|saux [11])) # (\regCargaIn|saux [8]))) ) ) )

	.dataa(!\regCargaIn|saux [8]),
	.datab(!\regCargaIn|saux [11]),
	.datac(!\mux_|Mux3~5_combout ),
	.datad(!\mux_|Mux4~9_combout ),
	.datae(!\mux_|Mux2~0_combout ),
	.dataf(!\flag_dec|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_dec|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_dec|Equal0~0 .extended_lut = "off";
defparam \flag_dec|Equal0~0 .lut_mask = 64'h00000000F0700000;
defparam \flag_dec|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N43
dffeas \regCargaOut|saux[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flag_dec|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaOut|saux [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaOut|saux[5] .is_wysiwyg = "true";
defparam \regCargaOut|saux[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \flag_dec|flags[1]~0 (
// Equation(s):
// \flag_dec|flags[1]~0_combout  = ( !\regCargaIn|saux [9] & ( (!\regCargaIn|saux [8] & (!\regCargaIn|saux [11] & (\alu_|restador|Add0~17_sumout  & !\regCargaIn|saux [10]))) ) )

	.dataa(!\regCargaIn|saux [8]),
	.datab(!\regCargaIn|saux [11]),
	.datac(!\alu_|restador|Add0~17_sumout ),
	.datad(!\regCargaIn|saux [10]),
	.datae(gnd),
	.dataf(!\regCargaIn|saux [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_dec|flags[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_dec|flags[1]~0 .extended_lut = "off";
defparam \flag_dec|flags[1]~0 .lut_mask = 64'h0800080000000000;
defparam \flag_dec|flags[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N13
dffeas \regCargaOut|saux[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flag_dec|flags[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaOut|saux [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaOut|saux[6] .is_wysiwyg = "true";
defparam \regCargaOut|saux[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \flag_dec|overflow|overflow~0 (
// Equation(s):
// \flag_dec|overflow|overflow~0_combout  = ( !\regCargaIn|saux[7]~_Duplicate_1_q  & ( \regCargaIn|saux [8] & ( (\regCargaIn|saux[3]~_Duplicate_1_q  & !\regCargaIn|saux [9]) ) ) ) # ( \regCargaIn|saux[7]~_Duplicate_1_q  & ( !\regCargaIn|saux [8] & ( 
// !\regCargaIn|saux[3]~_Duplicate_1_q  $ (!\regCargaIn|saux [9]) ) ) ) # ( !\regCargaIn|saux[7]~_Duplicate_1_q  & ( !\regCargaIn|saux [8] & ( (\regCargaIn|saux[3]~_Duplicate_1_q  & \regCargaIn|saux [9]) ) ) )

	.dataa(!\regCargaIn|saux[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\regCargaIn|saux [9]),
	.datad(gnd),
	.datae(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.dataf(!\regCargaIn|saux [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_dec|overflow|overflow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_dec|overflow|overflow~0 .extended_lut = "off";
defparam \flag_dec|overflow|overflow~0 .lut_mask = 64'h05055A5A50500000;
defparam \flag_dec|overflow|overflow~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N18
cyclonev_lcell_comb \flag_dec|LessThan0~0 (
// Equation(s):
// \flag_dec|LessThan0~0_combout  = ( \regCargaIn|saux [8] & ( (!\regCargaIn|saux [10] & (!\regCargaIn|saux [9] & !\regCargaIn|saux [11])) ) ) # ( !\regCargaIn|saux [8] & ( (!\regCargaIn|saux [10] & !\regCargaIn|saux [11]) ) )

	.dataa(!\regCargaIn|saux [10]),
	.datab(!\regCargaIn|saux [9]),
	.datac(gnd),
	.datad(!\regCargaIn|saux [11]),
	.datae(gnd),
	.dataf(!\regCargaIn|saux [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_dec|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_dec|LessThan0~0 .extended_lut = "off";
defparam \flag_dec|LessThan0~0 .lut_mask = 64'hAA00AA0088008800;
defparam \flag_dec|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \flag_dec|overflow|overflow~1 (
// Equation(s):
// \flag_dec|overflow|overflow~1_combout  = ( \regCargaIn|saux[7]~_Duplicate_1_q  & ( \regCargaIn|saux [8] & ( (!\regCargaIn|saux [9] & !\regCargaIn|saux[3]~_Duplicate_1_q ) ) ) ) # ( \regCargaIn|saux[7]~_Duplicate_1_q  & ( !\regCargaIn|saux [8] & ( 
// (\regCargaIn|saux [9] & \regCargaIn|saux[3]~_Duplicate_1_q ) ) ) ) # ( !\regCargaIn|saux[7]~_Duplicate_1_q  & ( !\regCargaIn|saux [8] & ( !\regCargaIn|saux[3]~_Duplicate_1_q  ) ) )

	.dataa(gnd),
	.datab(!\regCargaIn|saux [9]),
	.datac(!\regCargaIn|saux[3]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(!\regCargaIn|saux[7]~_Duplicate_1_q ),
	.dataf(!\regCargaIn|saux [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_dec|overflow|overflow~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_dec|overflow|overflow~1 .extended_lut = "off";
defparam \flag_dec|overflow|overflow~1 .lut_mask = 64'hF0F003030000C0C0;
defparam \flag_dec|overflow|overflow~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \flag_dec|flags[2]~1 (
// Equation(s):
// \flag_dec|flags[2]~1_combout  = ( \flag_dec|overflow|overflow~1_combout  & ( \mux_|Mux3~0_combout  & ( (\flag_dec|LessThan0~0_combout  & (((\mux_|Mux1~0_combout ) # (\flag_dec|overflow|overflow~0_combout )) # (\mux_|Mux4~0_combout ))) ) ) ) # ( 
// !\flag_dec|overflow|overflow~1_combout  & ( \mux_|Mux3~0_combout  & ( (!\mux_|Mux4~0_combout  & (\flag_dec|overflow|overflow~0_combout  & (\flag_dec|LessThan0~0_combout  & !\mux_|Mux1~0_combout ))) ) ) ) # ( \flag_dec|overflow|overflow~1_combout  & ( 
// !\mux_|Mux3~0_combout  & ( (\flag_dec|LessThan0~0_combout  & ((\mux_|Mux1~0_combout ) # (\flag_dec|overflow|overflow~0_combout ))) ) ) ) # ( !\flag_dec|overflow|overflow~1_combout  & ( !\mux_|Mux3~0_combout  & ( (\flag_dec|overflow|overflow~0_combout  & 
// (\flag_dec|LessThan0~0_combout  & !\mux_|Mux1~0_combout )) ) ) )

	.dataa(!\mux_|Mux4~0_combout ),
	.datab(!\flag_dec|overflow|overflow~0_combout ),
	.datac(!\flag_dec|LessThan0~0_combout ),
	.datad(!\mux_|Mux1~0_combout ),
	.datae(!\flag_dec|overflow|overflow~1_combout ),
	.dataf(!\mux_|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_dec|flags[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_dec|flags[2]~1 .extended_lut = "off";
defparam \flag_dec|flags[2]~1 .lut_mask = 64'h0300030F0200070F;
defparam \flag_dec|flags[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N43
dffeas \regCargaOut|saux[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flag_dec|flags[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaOut|saux [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaOut|saux[7] .is_wysiwyg = "true";
defparam \regCargaOut|saux[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \flag_dec|flags[3]~2 (
// Equation(s):
// \flag_dec|flags[3]~2_combout  = ( \flag_dec|LessThan0~0_combout  & ( \mux_|Mux3~0_combout  & ( (!\flag_dec|overflow|overflow~1_combout  & ((\mux_|Mux1~0_combout ) # (\mux_|Mux4~0_combout ))) ) ) ) # ( \flag_dec|LessThan0~0_combout  & ( 
// !\mux_|Mux3~0_combout  & ( (!\flag_dec|overflow|overflow~1_combout  & \mux_|Mux1~0_combout ) ) ) )

	.dataa(!\flag_dec|overflow|overflow~1_combout ),
	.datab(gnd),
	.datac(!\mux_|Mux4~0_combout ),
	.datad(!\mux_|Mux1~0_combout ),
	.datae(!\flag_dec|LessThan0~0_combout ),
	.dataf(!\mux_|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_dec|flags[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_dec|flags[3]~2 .extended_lut = "off";
defparam \flag_dec|flags[3]~2 .lut_mask = 64'h000000AA00000AAA;
defparam \flag_dec|flags[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N37
dffeas \regCargaOut|saux[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flag_dec|flags[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regCargaOut|saux [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regCargaOut|saux[8] .is_wysiwyg = "true";
defparam \regCargaOut|saux[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
