PPA Report for triggered_timer.v (Module: triggered_timer)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 10
FF Count: 42
IO Count: 68
Cell Count: 195

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 920.81 MHz
Reg-to-Reg Critical Path Delay: 0.896 ns

POWER METRICS:
-------------
Total Power Consumption: 0.461 W
