
servomoteur_fin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005660  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  080057f0  080057f0  000157f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800589c  0800589c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  0800589c  0800589c  0001589c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080058a4  080058a4  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058a4  080058a4  000158a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080058a8  080058a8  000158a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080058ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  20000068  08005914  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  08005914  000202ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010324  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021f2  00000000  00000000  000303ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f28  00000000  00000000  000325f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bcc  00000000  00000000  00033520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000279d7  00000000  00000000  000340ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011c26  00000000  00000000  0005bac3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f40e4  00000000  00000000  0006d6e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000472c  00000000  00000000  001617d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00165efc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080057d8 	.word	0x080057d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080057d8 	.word	0x080057d8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000574:	1d39      	adds	r1, r7, #4
 8000576:	f04f 33ff 	mov.w	r3, #4294967295
 800057a:	2201      	movs	r2, #1
 800057c:	4803      	ldr	r0, [pc, #12]	; (800058c <__io_putchar+0x20>)
 800057e:	f003 fc4f 	bl	8003e20 <HAL_UART_Transmit>
return ch;
 8000582:	687b      	ldr	r3, [r7, #4]
}
 8000584:	4618      	mov	r0, r3
 8000586:	3708      	adds	r7, #8
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}
 800058c:	200000d0 	.word	0x200000d0

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000596:	f000 fbb0 	bl	8000cfa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059a:	f000 f837 	bl	800060c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 f92f 	bl	8000800 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005a2:	f000 f8fd 	bl	80007a0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80005a6:	f000 f883 	bl	80006b0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80005aa:	2100      	movs	r1, #0
 80005ac:	4814      	ldr	r0, [pc, #80]	; (8000600 <main+0x70>)
 80005ae:	f002 fae9 	bl	8002b84 <HAL_TIM_PWM_Start>
  HAL_Delay(1000);
  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1, 750);
  HAL_Delay(1000);
    __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1, 1250);
  HAL_Delay(1000);*/
  int arr_value=2000;//arr+1
 80005b2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80005b6:	607b      	str	r3, [r7, #4]

  rote(0,arr_value);
 80005b8:	6879      	ldr	r1, [r7, #4]
 80005ba:	2000      	movs	r0, #0
 80005bc:	f000 f98c 	bl	80008d8 <rote>
  HAL_Delay(1000);
 80005c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005c4:	f000 fc0e 	bl	8000de4 <HAL_Delay>
  printf("premiere iteration \n\r");
 80005c8:	480e      	ldr	r0, [pc, #56]	; (8000604 <main+0x74>)
 80005ca:	f004 fa37 	bl	8004a3c <iprintf>

  HAL_Delay(1000);
 80005ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005d2:	f000 fc07 	bl	8000de4 <HAL_Delay>
  printf("deuxieme iteration \r\n");
 80005d6:	480c      	ldr	r0, [pc, #48]	; (8000608 <main+0x78>)
 80005d8:	f004 fa96 	bl	8004b08 <puts>
  rote(160, arr_value);
 80005dc:	6879      	ldr	r1, [r7, #4]
 80005de:	20a0      	movs	r0, #160	; 0xa0
 80005e0:	f000 f97a 	bl	80008d8 <rote>
  HAL_Delay(1000);
 80005e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005e8:	f000 fbfc 	bl	8000de4 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {    rote(160, arr_value);
 80005ec:	6879      	ldr	r1, [r7, #4]
 80005ee:	20a0      	movs	r0, #160	; 0xa0
 80005f0:	f000 f972 	bl	80008d8 <rote>
  HAL_Delay(1000);
 80005f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005f8:	f000 fbf4 	bl	8000de4 <HAL_Delay>
  {    rote(160, arr_value);
 80005fc:	e7f6      	b.n	80005ec <main+0x5c>
 80005fe:	bf00      	nop
 8000600:	20000084 	.word	0x20000084
 8000604:	080057f0 	.word	0x080057f0
 8000608:	08005808 	.word	0x08005808

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b096      	sub	sp, #88	; 0x58
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	2244      	movs	r2, #68	; 0x44
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f004 fb54 	bl	8004cc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	463b      	mov	r3, r7
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800062e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000632:	f000 fedd 	bl	80013f0 <HAL_PWREx_ControlVoltageScaling>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800063c:	f000 f946 	bl	80008cc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000640:	2302      	movs	r3, #2
 8000642:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000644:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000648:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800064a:	2310      	movs	r3, #16
 800064c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064e:	2302      	movs	r3, #2
 8000650:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000652:	2302      	movs	r3, #2
 8000654:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000656:	2301      	movs	r3, #1
 8000658:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800065a:	230a      	movs	r3, #10
 800065c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800065e:	2307      	movs	r3, #7
 8000660:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000662:	2302      	movs	r3, #2
 8000664:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000666:	2302      	movs	r3, #2
 8000668:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066a:	f107 0314 	add.w	r3, r7, #20
 800066e:	4618      	mov	r0, r3
 8000670:	f000 ff14 	bl	800149c <HAL_RCC_OscConfig>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800067a:	f000 f927 	bl	80008cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067e:	230f      	movs	r3, #15
 8000680:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000682:	2303      	movs	r3, #3
 8000684:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000686:	2300      	movs	r3, #0
 8000688:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800068a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800068e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000694:	463b      	mov	r3, r7
 8000696:	2104      	movs	r1, #4
 8000698:	4618      	mov	r0, r3
 800069a:	f001 fadb 	bl	8001c54 <HAL_RCC_ClockConfig>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80006a4:	f000 f912 	bl	80008cc <Error_Handler>
  }
}
 80006a8:	bf00      	nop
 80006aa:	3758      	adds	r7, #88	; 0x58
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08e      	sub	sp, #56	; 0x38
 80006b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	605a      	str	r2, [r3, #4]
 80006c0:	609a      	str	r2, [r3, #8]
 80006c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006c4:	f107 031c 	add.w	r3, r7, #28
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]
 80006cc:	605a      	str	r2, [r3, #4]
 80006ce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006d0:	463b      	mov	r3, r7
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
 80006da:	60da      	str	r2, [r3, #12]
 80006dc:	611a      	str	r2, [r3, #16]
 80006de:	615a      	str	r2, [r3, #20]
 80006e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006e2:	4b2e      	ldr	r3, [pc, #184]	; (800079c <MX_TIM2_Init+0xec>)
 80006e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006e8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 80006ea:	4b2c      	ldr	r3, [pc, #176]	; (800079c <MX_TIM2_Init+0xec>)
 80006ec:	f240 321f 	movw	r2, #799	; 0x31f
 80006f0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006f2:	4b2a      	ldr	r3, [pc, #168]	; (800079c <MX_TIM2_Init+0xec>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 80006f8:	4b28      	ldr	r3, [pc, #160]	; (800079c <MX_TIM2_Init+0xec>)
 80006fa:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80006fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000700:	4b26      	ldr	r3, [pc, #152]	; (800079c <MX_TIM2_Init+0xec>)
 8000702:	2200      	movs	r2, #0
 8000704:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000706:	4b25      	ldr	r3, [pc, #148]	; (800079c <MX_TIM2_Init+0xec>)
 8000708:	2200      	movs	r2, #0
 800070a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800070c:	4823      	ldr	r0, [pc, #140]	; (800079c <MX_TIM2_Init+0xec>)
 800070e:	f002 f981 	bl	8002a14 <HAL_TIM_Base_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8000718:	f000 f8d8 	bl	80008cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800071c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000720:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000722:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000726:	4619      	mov	r1, r3
 8000728:	481c      	ldr	r0, [pc, #112]	; (800079c <MX_TIM2_Init+0xec>)
 800072a:	f002 fd4d 	bl	80031c8 <HAL_TIM_ConfigClockSource>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000734:	f000 f8ca 	bl	80008cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000738:	4818      	ldr	r0, [pc, #96]	; (800079c <MX_TIM2_Init+0xec>)
 800073a:	f002 f9c2 	bl	8002ac2 <HAL_TIM_PWM_Init>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000744:	f000 f8c2 	bl	80008cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000748:	2300      	movs	r3, #0
 800074a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800074c:	2300      	movs	r3, #0
 800074e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000750:	f107 031c 	add.w	r3, r7, #28
 8000754:	4619      	mov	r1, r3
 8000756:	4811      	ldr	r0, [pc, #68]	; (800079c <MX_TIM2_Init+0xec>)
 8000758:	f003 fa6e 	bl	8003c38 <HAL_TIMEx_MasterConfigSynchronization>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8000762:	f000 f8b3 	bl	80008cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000766:	2360      	movs	r3, #96	; 0x60
 8000768:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800076a:	2300      	movs	r3, #0
 800076c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800076e:	2300      	movs	r3, #0
 8000770:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000772:	2300      	movs	r3, #0
 8000774:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000776:	463b      	mov	r3, r7
 8000778:	2200      	movs	r2, #0
 800077a:	4619      	mov	r1, r3
 800077c:	4807      	ldr	r0, [pc, #28]	; (800079c <MX_TIM2_Init+0xec>)
 800077e:	f002 fc0f 	bl	8002fa0 <HAL_TIM_PWM_ConfigChannel>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8000788:	f000 f8a0 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800078c:	4803      	ldr	r0, [pc, #12]	; (800079c <MX_TIM2_Init+0xec>)
 800078e:	f000 f911 	bl	80009b4 <HAL_TIM_MspPostInit>

}
 8000792:	bf00      	nop
 8000794:	3738      	adds	r7, #56	; 0x38
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000084 	.word	0x20000084

080007a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007a4:	4b14      	ldr	r3, [pc, #80]	; (80007f8 <MX_USART2_UART_Init+0x58>)
 80007a6:	4a15      	ldr	r2, [pc, #84]	; (80007fc <MX_USART2_UART_Init+0x5c>)
 80007a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007aa:	4b13      	ldr	r3, [pc, #76]	; (80007f8 <MX_USART2_UART_Init+0x58>)
 80007ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007b2:	4b11      	ldr	r3, [pc, #68]	; (80007f8 <MX_USART2_UART_Init+0x58>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007b8:	4b0f      	ldr	r3, [pc, #60]	; (80007f8 <MX_USART2_UART_Init+0x58>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007be:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <MX_USART2_UART_Init+0x58>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007c4:	4b0c      	ldr	r3, [pc, #48]	; (80007f8 <MX_USART2_UART_Init+0x58>)
 80007c6:	220c      	movs	r2, #12
 80007c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ca:	4b0b      	ldr	r3, [pc, #44]	; (80007f8 <MX_USART2_UART_Init+0x58>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d0:	4b09      	ldr	r3, [pc, #36]	; (80007f8 <MX_USART2_UART_Init+0x58>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007d6:	4b08      	ldr	r3, [pc, #32]	; (80007f8 <MX_USART2_UART_Init+0x58>)
 80007d8:	2200      	movs	r2, #0
 80007da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007dc:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <MX_USART2_UART_Init+0x58>)
 80007de:	2200      	movs	r2, #0
 80007e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007e2:	4805      	ldr	r0, [pc, #20]	; (80007f8 <MX_USART2_UART_Init+0x58>)
 80007e4:	f003 face 	bl	8003d84 <HAL_UART_Init>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007ee:	f000 f86d 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007f2:	bf00      	nop
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	200000d0 	.word	0x200000d0
 80007fc:	40004400 	.word	0x40004400

08000800 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08a      	sub	sp, #40	; 0x28
 8000804:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000806:	f107 0314 	add.w	r3, r7, #20
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	609a      	str	r2, [r3, #8]
 8000812:	60da      	str	r2, [r3, #12]
 8000814:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000816:	4b2b      	ldr	r3, [pc, #172]	; (80008c4 <MX_GPIO_Init+0xc4>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800081a:	4a2a      	ldr	r2, [pc, #168]	; (80008c4 <MX_GPIO_Init+0xc4>)
 800081c:	f043 0304 	orr.w	r3, r3, #4
 8000820:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000822:	4b28      	ldr	r3, [pc, #160]	; (80008c4 <MX_GPIO_Init+0xc4>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000826:	f003 0304 	and.w	r3, r3, #4
 800082a:	613b      	str	r3, [r7, #16]
 800082c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800082e:	4b25      	ldr	r3, [pc, #148]	; (80008c4 <MX_GPIO_Init+0xc4>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000832:	4a24      	ldr	r2, [pc, #144]	; (80008c4 <MX_GPIO_Init+0xc4>)
 8000834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000838:	64d3      	str	r3, [r2, #76]	; 0x4c
 800083a:	4b22      	ldr	r3, [pc, #136]	; (80008c4 <MX_GPIO_Init+0xc4>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000842:	60fb      	str	r3, [r7, #12]
 8000844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000846:	4b1f      	ldr	r3, [pc, #124]	; (80008c4 <MX_GPIO_Init+0xc4>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084a:	4a1e      	ldr	r2, [pc, #120]	; (80008c4 <MX_GPIO_Init+0xc4>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000852:	4b1c      	ldr	r3, [pc, #112]	; (80008c4 <MX_GPIO_Init+0xc4>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085e:	4b19      	ldr	r3, [pc, #100]	; (80008c4 <MX_GPIO_Init+0xc4>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000862:	4a18      	ldr	r2, [pc, #96]	; (80008c4 <MX_GPIO_Init+0xc4>)
 8000864:	f043 0302 	orr.w	r3, r3, #2
 8000868:	64d3      	str	r3, [r2, #76]	; 0x4c
 800086a:	4b16      	ldr	r3, [pc, #88]	; (80008c4 <MX_GPIO_Init+0xc4>)
 800086c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800086e:	f003 0302 	and.w	r3, r3, #2
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000876:	2200      	movs	r2, #0
 8000878:	2120      	movs	r1, #32
 800087a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800087e:	f000 fd91 	bl	80013a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000882:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000886:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000888:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800088c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	4619      	mov	r1, r3
 8000898:	480b      	ldr	r0, [pc, #44]	; (80008c8 <MX_GPIO_Init+0xc8>)
 800089a:	f000 fbd9 	bl	8001050 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800089e:	2320      	movs	r3, #32
 80008a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a2:	2301      	movs	r3, #1
 80008a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008aa:	2300      	movs	r3, #0
 80008ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008ae:	f107 0314 	add.w	r3, r7, #20
 80008b2:	4619      	mov	r1, r3
 80008b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008b8:	f000 fbca 	bl	8001050 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008bc:	bf00      	nop
 80008be:	3728      	adds	r7, #40	; 0x28
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	40021000 	.word	0x40021000
 80008c8:	48000800 	.word	0x48000800

080008cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d0:	b672      	cpsid	i
}
 80008d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d4:	e7fe      	b.n	80008d4 <Error_Handler+0x8>
	...

080008d8 <rote>:
#include "servoenda.h"
#include <stdio.h>

//début 25
//fin 250
void rote(int deg,int arr_value){
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	6039      	str	r1, [r7, #0]
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,(5+5*deg/180)*arr_value/100);//mathématiquement
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	4a0c      	ldr	r2, [pc, #48]	; (8000918 <rote+0x40>)
 80008e6:	fb82 1203 	smull	r1, r2, r2, r3
 80008ea:	10d2      	asrs	r2, r2, #3
 80008ec:	17db      	asrs	r3, r3, #31
 80008ee:	1ad3      	subs	r3, r2, r3
 80008f0:	3305      	adds	r3, #5
 80008f2:	683a      	ldr	r2, [r7, #0]
 80008f4:	fb02 f303 	mul.w	r3, r2, r3
 80008f8:	4a08      	ldr	r2, [pc, #32]	; (800091c <rote+0x44>)
 80008fa:	fb82 1203 	smull	r1, r2, r2, r3
 80008fe:	1152      	asrs	r2, r2, #5
 8000900:	17db      	asrs	r3, r3, #31
 8000902:	1ad2      	subs	r2, r2, r3
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <rote+0x48>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	635a      	str	r2, [r3, #52]	; 0x34
}
 800090a:	bf00      	nop
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	38e38e39 	.word	0x38e38e39
 800091c:	51eb851f 	.word	0x51eb851f
 8000920:	20000084 	.word	0x20000084

08000924 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092a:	4b0f      	ldr	r3, [pc, #60]	; (8000968 <HAL_MspInit+0x44>)
 800092c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800092e:	4a0e      	ldr	r2, [pc, #56]	; (8000968 <HAL_MspInit+0x44>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6613      	str	r3, [r2, #96]	; 0x60
 8000936:	4b0c      	ldr	r3, [pc, #48]	; (8000968 <HAL_MspInit+0x44>)
 8000938:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000942:	4b09      	ldr	r3, [pc, #36]	; (8000968 <HAL_MspInit+0x44>)
 8000944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000946:	4a08      	ldr	r2, [pc, #32]	; (8000968 <HAL_MspInit+0x44>)
 8000948:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800094c:	6593      	str	r3, [r2, #88]	; 0x58
 800094e:	4b06      	ldr	r3, [pc, #24]	; (8000968 <HAL_MspInit+0x44>)
 8000950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000956:	603b      	str	r3, [r7, #0]
 8000958:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800095a:	bf00      	nop
 800095c:	370c      	adds	r7, #12
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	40021000 	.word	0x40021000

0800096c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800097c:	d113      	bne.n	80009a6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800097e:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <HAL_TIM_Base_MspInit+0x44>)
 8000980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000982:	4a0b      	ldr	r2, [pc, #44]	; (80009b0 <HAL_TIM_Base_MspInit+0x44>)
 8000984:	f043 0301 	orr.w	r3, r3, #1
 8000988:	6593      	str	r3, [r2, #88]	; 0x58
 800098a:	4b09      	ldr	r3, [pc, #36]	; (80009b0 <HAL_TIM_Base_MspInit+0x44>)
 800098c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000996:	2200      	movs	r2, #0
 8000998:	2100      	movs	r1, #0
 800099a:	201c      	movs	r0, #28
 800099c:	f000 fb21 	bl	8000fe2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009a0:	201c      	movs	r0, #28
 80009a2:	f000 fb3a 	bl	800101a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80009a6:	bf00      	nop
 80009a8:	3710      	adds	r7, #16
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40021000 	.word	0x40021000

080009b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b088      	sub	sp, #32
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009bc:	f107 030c 	add.w	r3, r7, #12
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
 80009c4:	605a      	str	r2, [r3, #4]
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	60da      	str	r2, [r3, #12]
 80009ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009d4:	d11c      	bne.n	8000a10 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	4b10      	ldr	r3, [pc, #64]	; (8000a18 <HAL_TIM_MspPostInit+0x64>)
 80009d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009da:	4a0f      	ldr	r2, [pc, #60]	; (8000a18 <HAL_TIM_MspPostInit+0x64>)
 80009dc:	f043 0301 	orr.w	r3, r3, #1
 80009e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009e2:	4b0d      	ldr	r3, [pc, #52]	; (8000a18 <HAL_TIM_MspPostInit+0x64>)
 80009e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e6:	f003 0301 	and.w	r3, r3, #1
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009ee:	2301      	movs	r3, #1
 80009f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f2:	2302      	movs	r3, #2
 80009f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fa:	2300      	movs	r3, #0
 80009fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80009fe:	2301      	movs	r3, #1
 8000a00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a02:	f107 030c 	add.w	r3, r7, #12
 8000a06:	4619      	mov	r1, r3
 8000a08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a0c:	f000 fb20 	bl	8001050 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000a10:	bf00      	nop
 8000a12:	3720      	adds	r7, #32
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	40021000 	.word	0x40021000

08000a1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b0ac      	sub	sp, #176	; 0xb0
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a24:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a28:	2200      	movs	r2, #0
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	605a      	str	r2, [r3, #4]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	60da      	str	r2, [r3, #12]
 8000a32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a34:	f107 0314 	add.w	r3, r7, #20
 8000a38:	2288      	movs	r2, #136	; 0x88
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f004 f943 	bl	8004cc8 <memset>
  if(huart->Instance==USART2)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4a21      	ldr	r2, [pc, #132]	; (8000acc <HAL_UART_MspInit+0xb0>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d13b      	bne.n	8000ac4 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a50:	2300      	movs	r3, #0
 8000a52:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f001 fb1f 	bl	800209c <HAL_RCCEx_PeriphCLKConfig>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a64:	f7ff ff32 	bl	80008cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a68:	4b19      	ldr	r3, [pc, #100]	; (8000ad0 <HAL_UART_MspInit+0xb4>)
 8000a6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a6c:	4a18      	ldr	r2, [pc, #96]	; (8000ad0 <HAL_UART_MspInit+0xb4>)
 8000a6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a72:	6593      	str	r3, [r2, #88]	; 0x58
 8000a74:	4b16      	ldr	r3, [pc, #88]	; (8000ad0 <HAL_UART_MspInit+0xb4>)
 8000a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a7c:	613b      	str	r3, [r7, #16]
 8000a7e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a80:	4b13      	ldr	r3, [pc, #76]	; (8000ad0 <HAL_UART_MspInit+0xb4>)
 8000a82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a84:	4a12      	ldr	r2, [pc, #72]	; (8000ad0 <HAL_UART_MspInit+0xb4>)
 8000a86:	f043 0301 	orr.w	r3, r3, #1
 8000a8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a8c:	4b10      	ldr	r3, [pc, #64]	; (8000ad0 <HAL_UART_MspInit+0xb4>)
 8000a8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a90:	f003 0301 	and.w	r3, r3, #1
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a98:	230c      	movs	r3, #12
 8000a9a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aaa:	2303      	movs	r3, #3
 8000aac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ab0:	2307      	movs	r3, #7
 8000ab2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000aba:	4619      	mov	r1, r3
 8000abc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ac0:	f000 fac6 	bl	8001050 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ac4:	bf00      	nop
 8000ac6:	37b0      	adds	r7, #176	; 0xb0
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	40004400 	.word	0x40004400
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ad8:	e7fe      	b.n	8000ad8 <NMI_Handler+0x4>

08000ada <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ada:	b480      	push	{r7}
 8000adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ade:	e7fe      	b.n	8000ade <HardFault_Handler+0x4>

08000ae0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ae4:	e7fe      	b.n	8000ae4 <MemManage_Handler+0x4>

08000ae6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aea:	e7fe      	b.n	8000aea <BusFault_Handler+0x4>

08000aec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000af0:	e7fe      	b.n	8000af0 <UsageFault_Handler+0x4>

08000af2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000af2:	b480      	push	{r7}
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000af6:	bf00      	nop
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr

08000b00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr

08000b0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b12:	bf00      	nop
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr

08000b1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b20:	f000 f940 	bl	8000da4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b24:	bf00      	nop
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b2c:	4802      	ldr	r0, [pc, #8]	; (8000b38 <TIM2_IRQHandler+0x10>)
 8000b2e:	f002 f92f 	bl	8002d90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	20000084 	.word	0x20000084

08000b3c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	60f8      	str	r0, [r7, #12]
 8000b44:	60b9      	str	r1, [r7, #8]
 8000b46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b48:	2300      	movs	r3, #0
 8000b4a:	617b      	str	r3, [r7, #20]
 8000b4c:	e00a      	b.n	8000b64 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b4e:	f3af 8000 	nop.w
 8000b52:	4601      	mov	r1, r0
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	1c5a      	adds	r2, r3, #1
 8000b58:	60ba      	str	r2, [r7, #8]
 8000b5a:	b2ca      	uxtb	r2, r1
 8000b5c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	3301      	adds	r3, #1
 8000b62:	617b      	str	r3, [r7, #20]
 8000b64:	697a      	ldr	r2, [r7, #20]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	dbf0      	blt.n	8000b4e <_read+0x12>
  }

  return len;
 8000b6c:	687b      	ldr	r3, [r7, #4]
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3718      	adds	r7, #24
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b086      	sub	sp, #24
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	60f8      	str	r0, [r7, #12]
 8000b7e:	60b9      	str	r1, [r7, #8]
 8000b80:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b82:	2300      	movs	r3, #0
 8000b84:	617b      	str	r3, [r7, #20]
 8000b86:	e009      	b.n	8000b9c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	1c5a      	adds	r2, r3, #1
 8000b8c:	60ba      	str	r2, [r7, #8]
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff fceb 	bl	800056c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	617b      	str	r3, [r7, #20]
 8000b9c:	697a      	ldr	r2, [r7, #20]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	dbf1      	blt.n	8000b88 <_write+0x12>
  }
  return len;
 8000ba4:	687b      	ldr	r3, [r7, #4]
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3718      	adds	r7, #24
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}

08000bae <_close>:

int _close(int file)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	b083      	sub	sp, #12
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bb6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	370c      	adds	r7, #12
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr

08000bc6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	b083      	sub	sp, #12
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	6078      	str	r0, [r7, #4]
 8000bce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bd6:	605a      	str	r2, [r3, #4]
  return 0;
 8000bd8:	2300      	movs	r3, #0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	370c      	adds	r7, #12
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr

08000be6 <_isatty>:

int _isatty(int file)
{
 8000be6:	b480      	push	{r7}
 8000be8:	b083      	sub	sp, #12
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bee:	2301      	movs	r3, #1
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b085      	sub	sp, #20
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	60f8      	str	r0, [r7, #12]
 8000c04:	60b9      	str	r1, [r7, #8]
 8000c06:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c08:	2300      	movs	r3, #0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	3714      	adds	r7, #20
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
	...

08000c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c20:	4a14      	ldr	r2, [pc, #80]	; (8000c74 <_sbrk+0x5c>)
 8000c22:	4b15      	ldr	r3, [pc, #84]	; (8000c78 <_sbrk+0x60>)
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c2c:	4b13      	ldr	r3, [pc, #76]	; (8000c7c <_sbrk+0x64>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d102      	bne.n	8000c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c34:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <_sbrk+0x64>)
 8000c36:	4a12      	ldr	r2, [pc, #72]	; (8000c80 <_sbrk+0x68>)
 8000c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3a:	4b10      	ldr	r3, [pc, #64]	; (8000c7c <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d207      	bcs.n	8000c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c48:	f004 f88c 	bl	8004d64 <__errno>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	220c      	movs	r2, #12
 8000c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c52:	f04f 33ff 	mov.w	r3, #4294967295
 8000c56:	e009      	b.n	8000c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c58:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c5e:	4b07      	ldr	r3, [pc, #28]	; (8000c7c <_sbrk+0x64>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4413      	add	r3, r2
 8000c66:	4a05      	ldr	r2, [pc, #20]	; (8000c7c <_sbrk+0x64>)
 8000c68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3718      	adds	r7, #24
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20018000 	.word	0x20018000
 8000c78:	00000400 	.word	0x00000400
 8000c7c:	20000158 	.word	0x20000158
 8000c80:	200002b0 	.word	0x200002b0

08000c84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c88:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <SystemInit+0x20>)
 8000c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c8e:	4a05      	ldr	r2, [pc, #20]	; (8000ca4 <SystemInit+0x20>)
 8000c90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ca8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ce0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cac:	f7ff ffea 	bl	8000c84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cb0:	480c      	ldr	r0, [pc, #48]	; (8000ce4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cb2:	490d      	ldr	r1, [pc, #52]	; (8000ce8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cb4:	4a0d      	ldr	r2, [pc, #52]	; (8000cec <LoopForever+0xe>)
  movs r3, #0
 8000cb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cb8:	e002      	b.n	8000cc0 <LoopCopyDataInit>

08000cba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cbe:	3304      	adds	r3, #4

08000cc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cc4:	d3f9      	bcc.n	8000cba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cc6:	4a0a      	ldr	r2, [pc, #40]	; (8000cf0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cc8:	4c0a      	ldr	r4, [pc, #40]	; (8000cf4 <LoopForever+0x16>)
  movs r3, #0
 8000cca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ccc:	e001      	b.n	8000cd2 <LoopFillZerobss>

08000cce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cd0:	3204      	adds	r2, #4

08000cd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cd4:	d3fb      	bcc.n	8000cce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cd6:	f004 f84b 	bl	8004d70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cda:	f7ff fc59 	bl	8000590 <main>

08000cde <LoopForever>:

LoopForever:
    b LoopForever
 8000cde:	e7fe      	b.n	8000cde <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000ce0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000ce4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ce8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000cec:	080058ac 	.word	0x080058ac
  ldr r2, =_sbss
 8000cf0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000cf4:	200002ac 	.word	0x200002ac

08000cf8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cf8:	e7fe      	b.n	8000cf8 <ADC1_2_IRQHandler>

08000cfa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	b082      	sub	sp, #8
 8000cfe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d00:	2300      	movs	r3, #0
 8000d02:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d04:	2003      	movs	r0, #3
 8000d06:	f000 f961 	bl	8000fcc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f000 f80e 	bl	8000d2c <HAL_InitTick>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d002      	beq.n	8000d1c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d16:	2301      	movs	r3, #1
 8000d18:	71fb      	strb	r3, [r7, #7]
 8000d1a:	e001      	b.n	8000d20 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d1c:	f7ff fe02 	bl	8000924 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d20:	79fb      	ldrb	r3, [r7, #7]
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
	...

08000d2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d34:	2300      	movs	r3, #0
 8000d36:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d38:	4b17      	ldr	r3, [pc, #92]	; (8000d98 <HAL_InitTick+0x6c>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d023      	beq.n	8000d88 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d40:	4b16      	ldr	r3, [pc, #88]	; (8000d9c <HAL_InitTick+0x70>)
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	4b14      	ldr	r3, [pc, #80]	; (8000d98 <HAL_InitTick+0x6c>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	4619      	mov	r1, r3
 8000d4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d56:	4618      	mov	r0, r3
 8000d58:	f000 f96d 	bl	8001036 <HAL_SYSTICK_Config>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d10f      	bne.n	8000d82 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	2b0f      	cmp	r3, #15
 8000d66:	d809      	bhi.n	8000d7c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	6879      	ldr	r1, [r7, #4]
 8000d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d70:	f000 f937 	bl	8000fe2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d74:	4a0a      	ldr	r2, [pc, #40]	; (8000da0 <HAL_InitTick+0x74>)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6013      	str	r3, [r2, #0]
 8000d7a:	e007      	b.n	8000d8c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	73fb      	strb	r3, [r7, #15]
 8000d80:	e004      	b.n	8000d8c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	73fb      	strb	r3, [r7, #15]
 8000d86:	e001      	b.n	8000d8c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3710      	adds	r7, #16
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	20000008 	.word	0x20000008
 8000d9c:	20000000 	.word	0x20000000
 8000da0:	20000004 	.word	0x20000004

08000da4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000da8:	4b06      	ldr	r3, [pc, #24]	; (8000dc4 <HAL_IncTick+0x20>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	461a      	mov	r2, r3
 8000dae:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <HAL_IncTick+0x24>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4413      	add	r3, r2
 8000db4:	4a04      	ldr	r2, [pc, #16]	; (8000dc8 <HAL_IncTick+0x24>)
 8000db6:	6013      	str	r3, [r2, #0]
}
 8000db8:	bf00      	nop
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	20000008 	.word	0x20000008
 8000dc8:	2000015c 	.word	0x2000015c

08000dcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  return uwTick;
 8000dd0:	4b03      	ldr	r3, [pc, #12]	; (8000de0 <HAL_GetTick+0x14>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	2000015c 	.word	0x2000015c

08000de4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dec:	f7ff ffee 	bl	8000dcc <HAL_GetTick>
 8000df0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dfc:	d005      	beq.n	8000e0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000dfe:	4b0a      	ldr	r3, [pc, #40]	; (8000e28 <HAL_Delay+0x44>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	461a      	mov	r2, r3
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	4413      	add	r3, r2
 8000e08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e0a:	bf00      	nop
 8000e0c:	f7ff ffde 	bl	8000dcc <HAL_GetTick>
 8000e10:	4602      	mov	r2, r0
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	68fa      	ldr	r2, [r7, #12]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d8f7      	bhi.n	8000e0c <HAL_Delay+0x28>
  {
  }
}
 8000e1c:	bf00      	nop
 8000e1e:	bf00      	nop
 8000e20:	3710      	adds	r7, #16
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000008 	.word	0x20000008

08000e2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b085      	sub	sp, #20
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	f003 0307 	and.w	r3, r3, #7
 8000e3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e3c:	4b0c      	ldr	r3, [pc, #48]	; (8000e70 <__NVIC_SetPriorityGrouping+0x44>)
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e42:	68ba      	ldr	r2, [r7, #8]
 8000e44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e48:	4013      	ands	r3, r2
 8000e4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e5e:	4a04      	ldr	r2, [pc, #16]	; (8000e70 <__NVIC_SetPriorityGrouping+0x44>)
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	60d3      	str	r3, [r2, #12]
}
 8000e64:	bf00      	nop
 8000e66:	3714      	adds	r7, #20
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e78:	4b04      	ldr	r3, [pc, #16]	; (8000e8c <__NVIC_GetPriorityGrouping+0x18>)
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	0a1b      	lsrs	r3, r3, #8
 8000e7e:	f003 0307 	and.w	r3, r3, #7
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	db0b      	blt.n	8000eba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	f003 021f 	and.w	r2, r3, #31
 8000ea8:	4907      	ldr	r1, [pc, #28]	; (8000ec8 <__NVIC_EnableIRQ+0x38>)
 8000eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eae:	095b      	lsrs	r3, r3, #5
 8000eb0:	2001      	movs	r0, #1
 8000eb2:	fa00 f202 	lsl.w	r2, r0, r2
 8000eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000eba:	bf00      	nop
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	e000e100 	.word	0xe000e100

08000ecc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	6039      	str	r1, [r7, #0]
 8000ed6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	db0a      	blt.n	8000ef6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	b2da      	uxtb	r2, r3
 8000ee4:	490c      	ldr	r1, [pc, #48]	; (8000f18 <__NVIC_SetPriority+0x4c>)
 8000ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eea:	0112      	lsls	r2, r2, #4
 8000eec:	b2d2      	uxtb	r2, r2
 8000eee:	440b      	add	r3, r1
 8000ef0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ef4:	e00a      	b.n	8000f0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	b2da      	uxtb	r2, r3
 8000efa:	4908      	ldr	r1, [pc, #32]	; (8000f1c <__NVIC_SetPriority+0x50>)
 8000efc:	79fb      	ldrb	r3, [r7, #7]
 8000efe:	f003 030f 	and.w	r3, r3, #15
 8000f02:	3b04      	subs	r3, #4
 8000f04:	0112      	lsls	r2, r2, #4
 8000f06:	b2d2      	uxtb	r2, r2
 8000f08:	440b      	add	r3, r1
 8000f0a:	761a      	strb	r2, [r3, #24]
}
 8000f0c:	bf00      	nop
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr
 8000f18:	e000e100 	.word	0xe000e100
 8000f1c:	e000ed00 	.word	0xe000ed00

08000f20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	; 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	f003 0307 	and.w	r3, r3, #7
 8000f32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	f1c3 0307 	rsb	r3, r3, #7
 8000f3a:	2b04      	cmp	r3, #4
 8000f3c:	bf28      	it	cs
 8000f3e:	2304      	movcs	r3, #4
 8000f40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	3304      	adds	r3, #4
 8000f46:	2b06      	cmp	r3, #6
 8000f48:	d902      	bls.n	8000f50 <NVIC_EncodePriority+0x30>
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	3b03      	subs	r3, #3
 8000f4e:	e000      	b.n	8000f52 <NVIC_EncodePriority+0x32>
 8000f50:	2300      	movs	r3, #0
 8000f52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f54:	f04f 32ff 	mov.w	r2, #4294967295
 8000f58:	69bb      	ldr	r3, [r7, #24]
 8000f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5e:	43da      	mvns	r2, r3
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	401a      	ands	r2, r3
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f68:	f04f 31ff 	mov.w	r1, #4294967295
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f72:	43d9      	mvns	r1, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f78:	4313      	orrs	r3, r2
         );
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3724      	adds	r7, #36	; 0x24
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
	...

08000f88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	3b01      	subs	r3, #1
 8000f94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f98:	d301      	bcc.n	8000f9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e00f      	b.n	8000fbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f9e:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <SysTick_Config+0x40>)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fa6:	210f      	movs	r1, #15
 8000fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fac:	f7ff ff8e 	bl	8000ecc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fb0:	4b05      	ldr	r3, [pc, #20]	; (8000fc8 <SysTick_Config+0x40>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fb6:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <SysTick_Config+0x40>)
 8000fb8:	2207      	movs	r2, #7
 8000fba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fbc:	2300      	movs	r3, #0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	e000e010 	.word	0xe000e010

08000fcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f7ff ff29 	bl	8000e2c <__NVIC_SetPriorityGrouping>
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b086      	sub	sp, #24
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	4603      	mov	r3, r0
 8000fea:	60b9      	str	r1, [r7, #8]
 8000fec:	607a      	str	r2, [r7, #4]
 8000fee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ff4:	f7ff ff3e 	bl	8000e74 <__NVIC_GetPriorityGrouping>
 8000ff8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	68b9      	ldr	r1, [r7, #8]
 8000ffe:	6978      	ldr	r0, [r7, #20]
 8001000:	f7ff ff8e 	bl	8000f20 <NVIC_EncodePriority>
 8001004:	4602      	mov	r2, r0
 8001006:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100a:	4611      	mov	r1, r2
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff ff5d 	bl	8000ecc <__NVIC_SetPriority>
}
 8001012:	bf00      	nop
 8001014:	3718      	adds	r7, #24
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	b082      	sub	sp, #8
 800101e:	af00      	add	r7, sp, #0
 8001020:	4603      	mov	r3, r0
 8001022:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff ff31 	bl	8000e90 <__NVIC_EnableIRQ>
}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}

08001036 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	b082      	sub	sp, #8
 800103a:	af00      	add	r7, sp, #0
 800103c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800103e:	6878      	ldr	r0, [r7, #4]
 8001040:	f7ff ffa2 	bl	8000f88 <SysTick_Config>
 8001044:	4603      	mov	r3, r0
}
 8001046:	4618      	mov	r0, r3
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
	...

08001050 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001050:	b480      	push	{r7}
 8001052:	b087      	sub	sp, #28
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800105a:	2300      	movs	r3, #0
 800105c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800105e:	e17f      	b.n	8001360 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	2101      	movs	r1, #1
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	fa01 f303 	lsl.w	r3, r1, r3
 800106c:	4013      	ands	r3, r2
 800106e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2b00      	cmp	r3, #0
 8001074:	f000 8171 	beq.w	800135a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f003 0303 	and.w	r3, r3, #3
 8001080:	2b01      	cmp	r3, #1
 8001082:	d005      	beq.n	8001090 <HAL_GPIO_Init+0x40>
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f003 0303 	and.w	r3, r3, #3
 800108c:	2b02      	cmp	r3, #2
 800108e:	d130      	bne.n	80010f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	2203      	movs	r2, #3
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	693a      	ldr	r2, [r7, #16]
 80010a4:	4013      	ands	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	68da      	ldr	r2, [r3, #12]
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	693a      	ldr	r2, [r7, #16]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	693a      	ldr	r2, [r7, #16]
 80010be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010c6:	2201      	movs	r2, #1
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	fa02 f303 	lsl.w	r3, r2, r3
 80010ce:	43db      	mvns	r3, r3
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	4013      	ands	r3, r2
 80010d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	091b      	lsrs	r3, r3, #4
 80010dc:	f003 0201 	and.w	r2, r3, #1
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	fa02 f303 	lsl.w	r3, r2, r3
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f003 0303 	and.w	r3, r3, #3
 80010fa:	2b03      	cmp	r3, #3
 80010fc:	d118      	bne.n	8001130 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001102:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001104:	2201      	movs	r2, #1
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	43db      	mvns	r3, r3
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	4013      	ands	r3, r2
 8001112:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	08db      	lsrs	r3, r3, #3
 800111a:	f003 0201 	and.w	r2, r3, #1
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	4313      	orrs	r3, r2
 8001128:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f003 0303 	and.w	r3, r3, #3
 8001138:	2b03      	cmp	r3, #3
 800113a:	d017      	beq.n	800116c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	2203      	movs	r2, #3
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	43db      	mvns	r3, r3
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	4013      	ands	r3, r2
 8001152:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	689a      	ldr	r2, [r3, #8]
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	693a      	ldr	r2, [r7, #16]
 8001162:	4313      	orrs	r3, r2
 8001164:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f003 0303 	and.w	r3, r3, #3
 8001174:	2b02      	cmp	r3, #2
 8001176:	d123      	bne.n	80011c0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	08da      	lsrs	r2, r3, #3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3208      	adds	r2, #8
 8001180:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001184:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	f003 0307 	and.w	r3, r3, #7
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	220f      	movs	r2, #15
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	4013      	ands	r3, r2
 800119a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	691a      	ldr	r2, [r3, #16]
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	f003 0307 	and.w	r3, r3, #7
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	08da      	lsrs	r2, r3, #3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	3208      	adds	r2, #8
 80011ba:	6939      	ldr	r1, [r7, #16]
 80011bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	2203      	movs	r2, #3
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	43db      	mvns	r3, r3
 80011d2:	693a      	ldr	r2, [r7, #16]
 80011d4:	4013      	ands	r3, r2
 80011d6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f003 0203 	and.w	r2, r3, #3
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	693a      	ldr	r2, [r7, #16]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	693a      	ldr	r2, [r7, #16]
 80011f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f000 80ac 	beq.w	800135a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001202:	4b5f      	ldr	r3, [pc, #380]	; (8001380 <HAL_GPIO_Init+0x330>)
 8001204:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001206:	4a5e      	ldr	r2, [pc, #376]	; (8001380 <HAL_GPIO_Init+0x330>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	6613      	str	r3, [r2, #96]	; 0x60
 800120e:	4b5c      	ldr	r3, [pc, #368]	; (8001380 <HAL_GPIO_Init+0x330>)
 8001210:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800121a:	4a5a      	ldr	r2, [pc, #360]	; (8001384 <HAL_GPIO_Init+0x334>)
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	089b      	lsrs	r3, r3, #2
 8001220:	3302      	adds	r3, #2
 8001222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001226:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	f003 0303 	and.w	r3, r3, #3
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	220f      	movs	r2, #15
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	43db      	mvns	r3, r3
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	4013      	ands	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001244:	d025      	beq.n	8001292 <HAL_GPIO_Init+0x242>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a4f      	ldr	r2, [pc, #316]	; (8001388 <HAL_GPIO_Init+0x338>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d01f      	beq.n	800128e <HAL_GPIO_Init+0x23e>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a4e      	ldr	r2, [pc, #312]	; (800138c <HAL_GPIO_Init+0x33c>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d019      	beq.n	800128a <HAL_GPIO_Init+0x23a>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a4d      	ldr	r2, [pc, #308]	; (8001390 <HAL_GPIO_Init+0x340>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d013      	beq.n	8001286 <HAL_GPIO_Init+0x236>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a4c      	ldr	r2, [pc, #304]	; (8001394 <HAL_GPIO_Init+0x344>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d00d      	beq.n	8001282 <HAL_GPIO_Init+0x232>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a4b      	ldr	r2, [pc, #300]	; (8001398 <HAL_GPIO_Init+0x348>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d007      	beq.n	800127e <HAL_GPIO_Init+0x22e>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a4a      	ldr	r2, [pc, #296]	; (800139c <HAL_GPIO_Init+0x34c>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d101      	bne.n	800127a <HAL_GPIO_Init+0x22a>
 8001276:	2306      	movs	r3, #6
 8001278:	e00c      	b.n	8001294 <HAL_GPIO_Init+0x244>
 800127a:	2307      	movs	r3, #7
 800127c:	e00a      	b.n	8001294 <HAL_GPIO_Init+0x244>
 800127e:	2305      	movs	r3, #5
 8001280:	e008      	b.n	8001294 <HAL_GPIO_Init+0x244>
 8001282:	2304      	movs	r3, #4
 8001284:	e006      	b.n	8001294 <HAL_GPIO_Init+0x244>
 8001286:	2303      	movs	r3, #3
 8001288:	e004      	b.n	8001294 <HAL_GPIO_Init+0x244>
 800128a:	2302      	movs	r3, #2
 800128c:	e002      	b.n	8001294 <HAL_GPIO_Init+0x244>
 800128e:	2301      	movs	r3, #1
 8001290:	e000      	b.n	8001294 <HAL_GPIO_Init+0x244>
 8001292:	2300      	movs	r3, #0
 8001294:	697a      	ldr	r2, [r7, #20]
 8001296:	f002 0203 	and.w	r2, r2, #3
 800129a:	0092      	lsls	r2, r2, #2
 800129c:	4093      	lsls	r3, r2
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012a4:	4937      	ldr	r1, [pc, #220]	; (8001384 <HAL_GPIO_Init+0x334>)
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	089b      	lsrs	r3, r3, #2
 80012aa:	3302      	adds	r3, #2
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012b2:	4b3b      	ldr	r3, [pc, #236]	; (80013a0 <HAL_GPIO_Init+0x350>)
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	43db      	mvns	r3, r3
 80012bc:	693a      	ldr	r2, [r7, #16]
 80012be:	4013      	ands	r3, r2
 80012c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d003      	beq.n	80012d6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012d6:	4a32      	ldr	r2, [pc, #200]	; (80013a0 <HAL_GPIO_Init+0x350>)
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80012dc:	4b30      	ldr	r3, [pc, #192]	; (80013a0 <HAL_GPIO_Init+0x350>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	43db      	mvns	r3, r3
 80012e6:	693a      	ldr	r2, [r7, #16]
 80012e8:	4013      	ands	r3, r2
 80012ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d003      	beq.n	8001300 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80012f8:	693a      	ldr	r2, [r7, #16]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001300:	4a27      	ldr	r2, [pc, #156]	; (80013a0 <HAL_GPIO_Init+0x350>)
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001306:	4b26      	ldr	r3, [pc, #152]	; (80013a0 <HAL_GPIO_Init+0x350>)
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	43db      	mvns	r3, r3
 8001310:	693a      	ldr	r2, [r7, #16]
 8001312:	4013      	ands	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d003      	beq.n	800132a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	4313      	orrs	r3, r2
 8001328:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800132a:	4a1d      	ldr	r2, [pc, #116]	; (80013a0 <HAL_GPIO_Init+0x350>)
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001330:	4b1b      	ldr	r3, [pc, #108]	; (80013a0 <HAL_GPIO_Init+0x350>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	43db      	mvns	r3, r3
 800133a:	693a      	ldr	r2, [r7, #16]
 800133c:	4013      	ands	r3, r2
 800133e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001348:	2b00      	cmp	r3, #0
 800134a:	d003      	beq.n	8001354 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800134c:	693a      	ldr	r2, [r7, #16]
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	4313      	orrs	r3, r2
 8001352:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001354:	4a12      	ldr	r2, [pc, #72]	; (80013a0 <HAL_GPIO_Init+0x350>)
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	3301      	adds	r3, #1
 800135e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	fa22 f303 	lsr.w	r3, r2, r3
 800136a:	2b00      	cmp	r3, #0
 800136c:	f47f ae78 	bne.w	8001060 <HAL_GPIO_Init+0x10>
  }
}
 8001370:	bf00      	nop
 8001372:	bf00      	nop
 8001374:	371c      	adds	r7, #28
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	40021000 	.word	0x40021000
 8001384:	40010000 	.word	0x40010000
 8001388:	48000400 	.word	0x48000400
 800138c:	48000800 	.word	0x48000800
 8001390:	48000c00 	.word	0x48000c00
 8001394:	48001000 	.word	0x48001000
 8001398:	48001400 	.word	0x48001400
 800139c:	48001800 	.word	0x48001800
 80013a0:	40010400 	.word	0x40010400

080013a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	460b      	mov	r3, r1
 80013ae:	807b      	strh	r3, [r7, #2]
 80013b0:	4613      	mov	r3, r2
 80013b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013b4:	787b      	ldrb	r3, [r7, #1]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d003      	beq.n	80013c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013ba:	887a      	ldrh	r2, [r7, #2]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013c0:	e002      	b.n	80013c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013c2:	887a      	ldrh	r2, [r7, #2]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80013d8:	4b04      	ldr	r3, [pc, #16]	; (80013ec <HAL_PWREx_GetVoltageRange+0x18>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	40007000 	.word	0x40007000

080013f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80013fe:	d130      	bne.n	8001462 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001400:	4b23      	ldr	r3, [pc, #140]	; (8001490 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001408:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800140c:	d038      	beq.n	8001480 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800140e:	4b20      	ldr	r3, [pc, #128]	; (8001490 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001416:	4a1e      	ldr	r2, [pc, #120]	; (8001490 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001418:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800141c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800141e:	4b1d      	ldr	r3, [pc, #116]	; (8001494 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	2232      	movs	r2, #50	; 0x32
 8001424:	fb02 f303 	mul.w	r3, r2, r3
 8001428:	4a1b      	ldr	r2, [pc, #108]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800142a:	fba2 2303 	umull	r2, r3, r2, r3
 800142e:	0c9b      	lsrs	r3, r3, #18
 8001430:	3301      	adds	r3, #1
 8001432:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001434:	e002      	b.n	800143c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	3b01      	subs	r3, #1
 800143a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800143c:	4b14      	ldr	r3, [pc, #80]	; (8001490 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800143e:	695b      	ldr	r3, [r3, #20]
 8001440:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001444:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001448:	d102      	bne.n	8001450 <HAL_PWREx_ControlVoltageScaling+0x60>
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d1f2      	bne.n	8001436 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001450:	4b0f      	ldr	r3, [pc, #60]	; (8001490 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001452:	695b      	ldr	r3, [r3, #20]
 8001454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001458:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800145c:	d110      	bne.n	8001480 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e00f      	b.n	8001482 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001462:	4b0b      	ldr	r3, [pc, #44]	; (8001490 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800146a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800146e:	d007      	beq.n	8001480 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001470:	4b07      	ldr	r3, [pc, #28]	; (8001490 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001478:	4a05      	ldr	r2, [pc, #20]	; (8001490 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800147a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800147e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	40007000 	.word	0x40007000
 8001494:	20000000 	.word	0x20000000
 8001498:	431bde83 	.word	0x431bde83

0800149c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e3ca      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014ae:	4b97      	ldr	r3, [pc, #604]	; (800170c <HAL_RCC_OscConfig+0x270>)
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	f003 030c 	and.w	r3, r3, #12
 80014b6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014b8:	4b94      	ldr	r3, [pc, #592]	; (800170c <HAL_RCC_OscConfig+0x270>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	f003 0303 	and.w	r3, r3, #3
 80014c0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 0310 	and.w	r3, r3, #16
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	f000 80e4 	beq.w	8001698 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d007      	beq.n	80014e6 <HAL_RCC_OscConfig+0x4a>
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	2b0c      	cmp	r3, #12
 80014da:	f040 808b 	bne.w	80015f4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	f040 8087 	bne.w	80015f4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014e6:	4b89      	ldr	r3, [pc, #548]	; (800170c <HAL_RCC_OscConfig+0x270>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d005      	beq.n	80014fe <HAL_RCC_OscConfig+0x62>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	699b      	ldr	r3, [r3, #24]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d101      	bne.n	80014fe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e3a2      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6a1a      	ldr	r2, [r3, #32]
 8001502:	4b82      	ldr	r3, [pc, #520]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 0308 	and.w	r3, r3, #8
 800150a:	2b00      	cmp	r3, #0
 800150c:	d004      	beq.n	8001518 <HAL_RCC_OscConfig+0x7c>
 800150e:	4b7f      	ldr	r3, [pc, #508]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001516:	e005      	b.n	8001524 <HAL_RCC_OscConfig+0x88>
 8001518:	4b7c      	ldr	r3, [pc, #496]	; (800170c <HAL_RCC_OscConfig+0x270>)
 800151a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800151e:	091b      	lsrs	r3, r3, #4
 8001520:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001524:	4293      	cmp	r3, r2
 8001526:	d223      	bcs.n	8001570 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6a1b      	ldr	r3, [r3, #32]
 800152c:	4618      	mov	r0, r3
 800152e:	f000 fd55 	bl	8001fdc <RCC_SetFlashLatencyFromMSIRange>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e383      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800153c:	4b73      	ldr	r3, [pc, #460]	; (800170c <HAL_RCC_OscConfig+0x270>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a72      	ldr	r2, [pc, #456]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001542:	f043 0308 	orr.w	r3, r3, #8
 8001546:	6013      	str	r3, [r2, #0]
 8001548:	4b70      	ldr	r3, [pc, #448]	; (800170c <HAL_RCC_OscConfig+0x270>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a1b      	ldr	r3, [r3, #32]
 8001554:	496d      	ldr	r1, [pc, #436]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001556:	4313      	orrs	r3, r2
 8001558:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800155a:	4b6c      	ldr	r3, [pc, #432]	; (800170c <HAL_RCC_OscConfig+0x270>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	021b      	lsls	r3, r3, #8
 8001568:	4968      	ldr	r1, [pc, #416]	; (800170c <HAL_RCC_OscConfig+0x270>)
 800156a:	4313      	orrs	r3, r2
 800156c:	604b      	str	r3, [r1, #4]
 800156e:	e025      	b.n	80015bc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001570:	4b66      	ldr	r3, [pc, #408]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a65      	ldr	r2, [pc, #404]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001576:	f043 0308 	orr.w	r3, r3, #8
 800157a:	6013      	str	r3, [r2, #0]
 800157c:	4b63      	ldr	r3, [pc, #396]	; (800170c <HAL_RCC_OscConfig+0x270>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6a1b      	ldr	r3, [r3, #32]
 8001588:	4960      	ldr	r1, [pc, #384]	; (800170c <HAL_RCC_OscConfig+0x270>)
 800158a:	4313      	orrs	r3, r2
 800158c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800158e:	4b5f      	ldr	r3, [pc, #380]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	69db      	ldr	r3, [r3, #28]
 800159a:	021b      	lsls	r3, r3, #8
 800159c:	495b      	ldr	r1, [pc, #364]	; (800170c <HAL_RCC_OscConfig+0x270>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015a2:	69bb      	ldr	r3, [r7, #24]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d109      	bne.n	80015bc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6a1b      	ldr	r3, [r3, #32]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 fd15 	bl	8001fdc <RCC_SetFlashLatencyFromMSIRange>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e343      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015bc:	f000 fc4a 	bl	8001e54 <HAL_RCC_GetSysClockFreq>
 80015c0:	4602      	mov	r2, r0
 80015c2:	4b52      	ldr	r3, [pc, #328]	; (800170c <HAL_RCC_OscConfig+0x270>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	091b      	lsrs	r3, r3, #4
 80015c8:	f003 030f 	and.w	r3, r3, #15
 80015cc:	4950      	ldr	r1, [pc, #320]	; (8001710 <HAL_RCC_OscConfig+0x274>)
 80015ce:	5ccb      	ldrb	r3, [r1, r3]
 80015d0:	f003 031f 	and.w	r3, r3, #31
 80015d4:	fa22 f303 	lsr.w	r3, r2, r3
 80015d8:	4a4e      	ldr	r2, [pc, #312]	; (8001714 <HAL_RCC_OscConfig+0x278>)
 80015da:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80015dc:	4b4e      	ldr	r3, [pc, #312]	; (8001718 <HAL_RCC_OscConfig+0x27c>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff fba3 	bl	8000d2c <HAL_InitTick>
 80015e6:	4603      	mov	r3, r0
 80015e8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80015ea:	7bfb      	ldrb	r3, [r7, #15]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d052      	beq.n	8001696 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
 80015f2:	e327      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d032      	beq.n	8001662 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80015fc:	4b43      	ldr	r3, [pc, #268]	; (800170c <HAL_RCC_OscConfig+0x270>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a42      	ldr	r2, [pc, #264]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001602:	f043 0301 	orr.w	r3, r3, #1
 8001606:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001608:	f7ff fbe0 	bl	8000dcc <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001610:	f7ff fbdc 	bl	8000dcc <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b02      	cmp	r3, #2
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e310      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001622:	4b3a      	ldr	r3, [pc, #232]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0f0      	beq.n	8001610 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800162e:	4b37      	ldr	r3, [pc, #220]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a36      	ldr	r2, [pc, #216]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001634:	f043 0308 	orr.w	r3, r3, #8
 8001638:	6013      	str	r3, [r2, #0]
 800163a:	4b34      	ldr	r3, [pc, #208]	; (800170c <HAL_RCC_OscConfig+0x270>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6a1b      	ldr	r3, [r3, #32]
 8001646:	4931      	ldr	r1, [pc, #196]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001648:	4313      	orrs	r3, r2
 800164a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800164c:	4b2f      	ldr	r3, [pc, #188]	; (800170c <HAL_RCC_OscConfig+0x270>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	69db      	ldr	r3, [r3, #28]
 8001658:	021b      	lsls	r3, r3, #8
 800165a:	492c      	ldr	r1, [pc, #176]	; (800170c <HAL_RCC_OscConfig+0x270>)
 800165c:	4313      	orrs	r3, r2
 800165e:	604b      	str	r3, [r1, #4]
 8001660:	e01a      	b.n	8001698 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001662:	4b2a      	ldr	r3, [pc, #168]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a29      	ldr	r2, [pc, #164]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001668:	f023 0301 	bic.w	r3, r3, #1
 800166c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800166e:	f7ff fbad 	bl	8000dcc <HAL_GetTick>
 8001672:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001674:	e008      	b.n	8001688 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001676:	f7ff fba9 	bl	8000dcc <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e2dd      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001688:	4b20      	ldr	r3, [pc, #128]	; (800170c <HAL_RCC_OscConfig+0x270>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	2b00      	cmp	r3, #0
 8001692:	d1f0      	bne.n	8001676 <HAL_RCC_OscConfig+0x1da>
 8001694:	e000      	b.n	8001698 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001696:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0301 	and.w	r3, r3, #1
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d074      	beq.n	800178e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	2b08      	cmp	r3, #8
 80016a8:	d005      	beq.n	80016b6 <HAL_RCC_OscConfig+0x21a>
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	2b0c      	cmp	r3, #12
 80016ae:	d10e      	bne.n	80016ce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	2b03      	cmp	r3, #3
 80016b4:	d10b      	bne.n	80016ce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b6:	4b15      	ldr	r3, [pc, #84]	; (800170c <HAL_RCC_OscConfig+0x270>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d064      	beq.n	800178c <HAL_RCC_OscConfig+0x2f0>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d160      	bne.n	800178c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e2ba      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016d6:	d106      	bne.n	80016e6 <HAL_RCC_OscConfig+0x24a>
 80016d8:	4b0c      	ldr	r3, [pc, #48]	; (800170c <HAL_RCC_OscConfig+0x270>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a0b      	ldr	r2, [pc, #44]	; (800170c <HAL_RCC_OscConfig+0x270>)
 80016de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016e2:	6013      	str	r3, [r2, #0]
 80016e4:	e026      	b.n	8001734 <HAL_RCC_OscConfig+0x298>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016ee:	d115      	bne.n	800171c <HAL_RCC_OscConfig+0x280>
 80016f0:	4b06      	ldr	r3, [pc, #24]	; (800170c <HAL_RCC_OscConfig+0x270>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a05      	ldr	r2, [pc, #20]	; (800170c <HAL_RCC_OscConfig+0x270>)
 80016f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016fa:	6013      	str	r3, [r2, #0]
 80016fc:	4b03      	ldr	r3, [pc, #12]	; (800170c <HAL_RCC_OscConfig+0x270>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a02      	ldr	r2, [pc, #8]	; (800170c <HAL_RCC_OscConfig+0x270>)
 8001702:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001706:	6013      	str	r3, [r2, #0]
 8001708:	e014      	b.n	8001734 <HAL_RCC_OscConfig+0x298>
 800170a:	bf00      	nop
 800170c:	40021000 	.word	0x40021000
 8001710:	08005820 	.word	0x08005820
 8001714:	20000000 	.word	0x20000000
 8001718:	20000004 	.word	0x20000004
 800171c:	4ba0      	ldr	r3, [pc, #640]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a9f      	ldr	r2, [pc, #636]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	4b9d      	ldr	r3, [pc, #628]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a9c      	ldr	r2, [pc, #624]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 800172e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001732:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d013      	beq.n	8001764 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800173c:	f7ff fb46 	bl	8000dcc <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001744:	f7ff fb42 	bl	8000dcc <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b64      	cmp	r3, #100	; 0x64
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e276      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001756:	4b92      	ldr	r3, [pc, #584]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d0f0      	beq.n	8001744 <HAL_RCC_OscConfig+0x2a8>
 8001762:	e014      	b.n	800178e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001764:	f7ff fb32 	bl	8000dcc <HAL_GetTick>
 8001768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800176a:	e008      	b.n	800177e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800176c:	f7ff fb2e 	bl	8000dcc <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b64      	cmp	r3, #100	; 0x64
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e262      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800177e:	4b88      	ldr	r3, [pc, #544]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f0      	bne.n	800176c <HAL_RCC_OscConfig+0x2d0>
 800178a:	e000      	b.n	800178e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800178c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d060      	beq.n	800185c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	2b04      	cmp	r3, #4
 800179e:	d005      	beq.n	80017ac <HAL_RCC_OscConfig+0x310>
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	2b0c      	cmp	r3, #12
 80017a4:	d119      	bne.n	80017da <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d116      	bne.n	80017da <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017ac:	4b7c      	ldr	r3, [pc, #496]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d005      	beq.n	80017c4 <HAL_RCC_OscConfig+0x328>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d101      	bne.n	80017c4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e23f      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017c4:	4b76      	ldr	r3, [pc, #472]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	691b      	ldr	r3, [r3, #16]
 80017d0:	061b      	lsls	r3, r3, #24
 80017d2:	4973      	ldr	r1, [pc, #460]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 80017d4:	4313      	orrs	r3, r2
 80017d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017d8:	e040      	b.n	800185c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d023      	beq.n	800182a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017e2:	4b6f      	ldr	r3, [pc, #444]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a6e      	ldr	r2, [pc, #440]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 80017e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ee:	f7ff faed 	bl	8000dcc <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017f4:	e008      	b.n	8001808 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017f6:	f7ff fae9 	bl	8000dcc <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e21d      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001808:	4b65      	ldr	r3, [pc, #404]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001810:	2b00      	cmp	r3, #0
 8001812:	d0f0      	beq.n	80017f6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001814:	4b62      	ldr	r3, [pc, #392]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	061b      	lsls	r3, r3, #24
 8001822:	495f      	ldr	r1, [pc, #380]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001824:	4313      	orrs	r3, r2
 8001826:	604b      	str	r3, [r1, #4]
 8001828:	e018      	b.n	800185c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800182a:	4b5d      	ldr	r3, [pc, #372]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a5c      	ldr	r2, [pc, #368]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001830:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001834:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001836:	f7ff fac9 	bl	8000dcc <HAL_GetTick>
 800183a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800183c:	e008      	b.n	8001850 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800183e:	f7ff fac5 	bl	8000dcc <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b02      	cmp	r3, #2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e1f9      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001850:	4b53      	ldr	r3, [pc, #332]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1f0      	bne.n	800183e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0308 	and.w	r3, r3, #8
 8001864:	2b00      	cmp	r3, #0
 8001866:	d03c      	beq.n	80018e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	695b      	ldr	r3, [r3, #20]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d01c      	beq.n	80018aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001870:	4b4b      	ldr	r3, [pc, #300]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001872:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001876:	4a4a      	ldr	r2, [pc, #296]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001878:	f043 0301 	orr.w	r3, r3, #1
 800187c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001880:	f7ff faa4 	bl	8000dcc <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001888:	f7ff faa0 	bl	8000dcc <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b02      	cmp	r3, #2
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e1d4      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800189a:	4b41      	ldr	r3, [pc, #260]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 800189c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018a0:	f003 0302 	and.w	r3, r3, #2
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d0ef      	beq.n	8001888 <HAL_RCC_OscConfig+0x3ec>
 80018a8:	e01b      	b.n	80018e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018aa:	4b3d      	ldr	r3, [pc, #244]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 80018ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018b0:	4a3b      	ldr	r2, [pc, #236]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 80018b2:	f023 0301 	bic.w	r3, r3, #1
 80018b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ba:	f7ff fa87 	bl	8000dcc <HAL_GetTick>
 80018be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018c2:	f7ff fa83 	bl	8000dcc <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e1b7      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018d4:	4b32      	ldr	r3, [pc, #200]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 80018d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1ef      	bne.n	80018c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0304 	and.w	r3, r3, #4
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	f000 80a6 	beq.w	8001a3c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018f0:	2300      	movs	r3, #0
 80018f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80018f4:	4b2a      	ldr	r3, [pc, #168]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 80018f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d10d      	bne.n	800191c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001900:	4b27      	ldr	r3, [pc, #156]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001904:	4a26      	ldr	r2, [pc, #152]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001906:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800190a:	6593      	str	r3, [r2, #88]	; 0x58
 800190c:	4b24      	ldr	r3, [pc, #144]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 800190e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001910:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001914:	60bb      	str	r3, [r7, #8]
 8001916:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001918:	2301      	movs	r3, #1
 800191a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800191c:	4b21      	ldr	r3, [pc, #132]	; (80019a4 <HAL_RCC_OscConfig+0x508>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001924:	2b00      	cmp	r3, #0
 8001926:	d118      	bne.n	800195a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001928:	4b1e      	ldr	r3, [pc, #120]	; (80019a4 <HAL_RCC_OscConfig+0x508>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a1d      	ldr	r2, [pc, #116]	; (80019a4 <HAL_RCC_OscConfig+0x508>)
 800192e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001932:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001934:	f7ff fa4a 	bl	8000dcc <HAL_GetTick>
 8001938:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800193a:	e008      	b.n	800194e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800193c:	f7ff fa46 	bl	8000dcc <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b02      	cmp	r3, #2
 8001948:	d901      	bls.n	800194e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e17a      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800194e:	4b15      	ldr	r3, [pc, #84]	; (80019a4 <HAL_RCC_OscConfig+0x508>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001956:	2b00      	cmp	r3, #0
 8001958:	d0f0      	beq.n	800193c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	2b01      	cmp	r3, #1
 8001960:	d108      	bne.n	8001974 <HAL_RCC_OscConfig+0x4d8>
 8001962:	4b0f      	ldr	r3, [pc, #60]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001964:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001968:	4a0d      	ldr	r2, [pc, #52]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 800196a:	f043 0301 	orr.w	r3, r3, #1
 800196e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001972:	e029      	b.n	80019c8 <HAL_RCC_OscConfig+0x52c>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	2b05      	cmp	r3, #5
 800197a:	d115      	bne.n	80019a8 <HAL_RCC_OscConfig+0x50c>
 800197c:	4b08      	ldr	r3, [pc, #32]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 800197e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001982:	4a07      	ldr	r2, [pc, #28]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001984:	f043 0304 	orr.w	r3, r3, #4
 8001988:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800198c:	4b04      	ldr	r3, [pc, #16]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 800198e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001992:	4a03      	ldr	r2, [pc, #12]	; (80019a0 <HAL_RCC_OscConfig+0x504>)
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800199c:	e014      	b.n	80019c8 <HAL_RCC_OscConfig+0x52c>
 800199e:	bf00      	nop
 80019a0:	40021000 	.word	0x40021000
 80019a4:	40007000 	.word	0x40007000
 80019a8:	4b9c      	ldr	r3, [pc, #624]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 80019aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019ae:	4a9b      	ldr	r2, [pc, #620]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 80019b0:	f023 0301 	bic.w	r3, r3, #1
 80019b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80019b8:	4b98      	ldr	r3, [pc, #608]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 80019ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019be:	4a97      	ldr	r2, [pc, #604]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 80019c0:	f023 0304 	bic.w	r3, r3, #4
 80019c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d016      	beq.n	80019fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019d0:	f7ff f9fc 	bl	8000dcc <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019d6:	e00a      	b.n	80019ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019d8:	f7ff f9f8 	bl	8000dcc <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e12a      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019ee:	4b8b      	ldr	r3, [pc, #556]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 80019f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d0ed      	beq.n	80019d8 <HAL_RCC_OscConfig+0x53c>
 80019fc:	e015      	b.n	8001a2a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019fe:	f7ff f9e5 	bl	8000dcc <HAL_GetTick>
 8001a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a04:	e00a      	b.n	8001a1c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a06:	f7ff f9e1 	bl	8000dcc <HAL_GetTick>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d901      	bls.n	8001a1c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e113      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a1c:	4b7f      	ldr	r3, [pc, #508]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1ed      	bne.n	8001a06 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a2a:	7ffb      	ldrb	r3, [r7, #31]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d105      	bne.n	8001a3c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a30:	4b7a      	ldr	r3, [pc, #488]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001a32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a34:	4a79      	ldr	r2, [pc, #484]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001a36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a3a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	f000 80fe 	beq.w	8001c42 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	f040 80d0 	bne.w	8001bf0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001a50:	4b72      	ldr	r3, [pc, #456]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	f003 0203 	and.w	r2, r3, #3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d130      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d127      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a80:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d11f      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a90:	2a07      	cmp	r2, #7
 8001a92:	bf14      	ite	ne
 8001a94:	2201      	movne	r2, #1
 8001a96:	2200      	moveq	r2, #0
 8001a98:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d113      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aa8:	085b      	lsrs	r3, r3, #1
 8001aaa:	3b01      	subs	r3, #1
 8001aac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d109      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abc:	085b      	lsrs	r3, r3, #1
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d06e      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	2b0c      	cmp	r3, #12
 8001aca:	d069      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001acc:	4b53      	ldr	r3, [pc, #332]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d105      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001ad8:	4b50      	ldr	r3, [pc, #320]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0ad      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001ae8:	4b4c      	ldr	r3, [pc, #304]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a4b      	ldr	r2, [pc, #300]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001aee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001af2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001af4:	f7ff f96a 	bl	8000dcc <HAL_GetTick>
 8001af8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001afc:	f7ff f966 	bl	8000dcc <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e09a      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b0e:	4b43      	ldr	r3, [pc, #268]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1f0      	bne.n	8001afc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b1a:	4b40      	ldr	r3, [pc, #256]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001b1c:	68da      	ldr	r2, [r3, #12]
 8001b1e:	4b40      	ldr	r3, [pc, #256]	; (8001c20 <HAL_RCC_OscConfig+0x784>)
 8001b20:	4013      	ands	r3, r2
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001b2a:	3a01      	subs	r2, #1
 8001b2c:	0112      	lsls	r2, r2, #4
 8001b2e:	4311      	orrs	r1, r2
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001b34:	0212      	lsls	r2, r2, #8
 8001b36:	4311      	orrs	r1, r2
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001b3c:	0852      	lsrs	r2, r2, #1
 8001b3e:	3a01      	subs	r2, #1
 8001b40:	0552      	lsls	r2, r2, #21
 8001b42:	4311      	orrs	r1, r2
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001b48:	0852      	lsrs	r2, r2, #1
 8001b4a:	3a01      	subs	r2, #1
 8001b4c:	0652      	lsls	r2, r2, #25
 8001b4e:	4311      	orrs	r1, r2
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001b54:	0912      	lsrs	r2, r2, #4
 8001b56:	0452      	lsls	r2, r2, #17
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	4930      	ldr	r1, [pc, #192]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001b60:	4b2e      	ldr	r3, [pc, #184]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a2d      	ldr	r2, [pc, #180]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001b66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b6a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001b6c:	4b2b      	ldr	r3, [pc, #172]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	4a2a      	ldr	r2, [pc, #168]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001b72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b76:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b78:	f7ff f928 	bl	8000dcc <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b80:	f7ff f924 	bl	8000dcc <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e058      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b92:	4b22      	ldr	r3, [pc, #136]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0f0      	beq.n	8001b80 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b9e:	e050      	b.n	8001c42 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e04f      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ba4:	4b1d      	ldr	r3, [pc, #116]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d148      	bne.n	8001c42 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001bb0:	4b1a      	ldr	r3, [pc, #104]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a19      	ldr	r2, [pc, #100]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001bb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001bbc:	4b17      	ldr	r3, [pc, #92]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	4a16      	ldr	r2, [pc, #88]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001bc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bc6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001bc8:	f7ff f900 	bl	8000dcc <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd0:	f7ff f8fc 	bl	8000dcc <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e030      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001be2:	4b0e      	ldr	r3, [pc, #56]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0f0      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x734>
 8001bee:	e028      	b.n	8001c42 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001bf0:	69bb      	ldr	r3, [r7, #24]
 8001bf2:	2b0c      	cmp	r3, #12
 8001bf4:	d023      	beq.n	8001c3e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bf6:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a08      	ldr	r2, [pc, #32]	; (8001c1c <HAL_RCC_OscConfig+0x780>)
 8001bfc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c02:	f7ff f8e3 	bl	8000dcc <HAL_GetTick>
 8001c06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c08:	e00c      	b.n	8001c24 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c0a:	f7ff f8df 	bl	8000dcc <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d905      	bls.n	8001c24 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e013      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c24:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <HAL_RCC_OscConfig+0x7b0>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d1ec      	bne.n	8001c0a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001c30:	4b06      	ldr	r3, [pc, #24]	; (8001c4c <HAL_RCC_OscConfig+0x7b0>)
 8001c32:	68da      	ldr	r2, [r3, #12]
 8001c34:	4905      	ldr	r1, [pc, #20]	; (8001c4c <HAL_RCC_OscConfig+0x7b0>)
 8001c36:	4b06      	ldr	r3, [pc, #24]	; (8001c50 <HAL_RCC_OscConfig+0x7b4>)
 8001c38:	4013      	ands	r3, r2
 8001c3a:	60cb      	str	r3, [r1, #12]
 8001c3c:	e001      	b.n	8001c42 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e000      	b.n	8001c44 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001c42:	2300      	movs	r3, #0
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3720      	adds	r7, #32
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	feeefffc 	.word	0xfeeefffc

08001c54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d101      	bne.n	8001c68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e0e7      	b.n	8001e38 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c68:	4b75      	ldr	r3, [pc, #468]	; (8001e40 <HAL_RCC_ClockConfig+0x1ec>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0307 	and.w	r3, r3, #7
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d910      	bls.n	8001c98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c76:	4b72      	ldr	r3, [pc, #456]	; (8001e40 <HAL_RCC_ClockConfig+0x1ec>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f023 0207 	bic.w	r2, r3, #7
 8001c7e:	4970      	ldr	r1, [pc, #448]	; (8001e40 <HAL_RCC_ClockConfig+0x1ec>)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c86:	4b6e      	ldr	r3, [pc, #440]	; (8001e40 <HAL_RCC_ClockConfig+0x1ec>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	683a      	ldr	r2, [r7, #0]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d001      	beq.n	8001c98 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e0cf      	b.n	8001e38 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d010      	beq.n	8001cc6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	4b66      	ldr	r3, [pc, #408]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d908      	bls.n	8001cc6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cb4:	4b63      	ldr	r3, [pc, #396]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	4960      	ldr	r1, [pc, #384]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d04c      	beq.n	8001d6c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	2b03      	cmp	r3, #3
 8001cd8:	d107      	bne.n	8001cea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cda:	4b5a      	ldr	r3, [pc, #360]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d121      	bne.n	8001d2a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e0a6      	b.n	8001e38 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d107      	bne.n	8001d02 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cf2:	4b54      	ldr	r3, [pc, #336]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d115      	bne.n	8001d2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e09a      	b.n	8001e38 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d107      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d0a:	4b4e      	ldr	r3, [pc, #312]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d109      	bne.n	8001d2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e08e      	b.n	8001e38 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d1a:	4b4a      	ldr	r3, [pc, #296]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e086      	b.n	8001e38 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d2a:	4b46      	ldr	r3, [pc, #280]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f023 0203 	bic.w	r2, r3, #3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	4943      	ldr	r1, [pc, #268]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d3c:	f7ff f846 	bl	8000dcc <HAL_GetTick>
 8001d40:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d42:	e00a      	b.n	8001d5a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d44:	f7ff f842 	bl	8000dcc <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e06e      	b.n	8001e38 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d5a:	4b3a      	ldr	r3, [pc, #232]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f003 020c 	and.w	r2, r3, #12
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d1eb      	bne.n	8001d44 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d010      	beq.n	8001d9a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	4b31      	ldr	r3, [pc, #196]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d208      	bcs.n	8001d9a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d88:	4b2e      	ldr	r3, [pc, #184]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	492b      	ldr	r1, [pc, #172]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001d96:	4313      	orrs	r3, r2
 8001d98:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d9a:	4b29      	ldr	r3, [pc, #164]	; (8001e40 <HAL_RCC_ClockConfig+0x1ec>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	683a      	ldr	r2, [r7, #0]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d210      	bcs.n	8001dca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da8:	4b25      	ldr	r3, [pc, #148]	; (8001e40 <HAL_RCC_ClockConfig+0x1ec>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f023 0207 	bic.w	r2, r3, #7
 8001db0:	4923      	ldr	r1, [pc, #140]	; (8001e40 <HAL_RCC_ClockConfig+0x1ec>)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db8:	4b21      	ldr	r3, [pc, #132]	; (8001e40 <HAL_RCC_ClockConfig+0x1ec>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0307 	and.w	r3, r3, #7
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d001      	beq.n	8001dca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e036      	b.n	8001e38 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0304 	and.w	r3, r3, #4
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d008      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dd6:	4b1b      	ldr	r3, [pc, #108]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	4918      	ldr	r1, [pc, #96]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0308 	and.w	r3, r3, #8
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d009      	beq.n	8001e08 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001df4:	4b13      	ldr	r3, [pc, #76]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	691b      	ldr	r3, [r3, #16]
 8001e00:	00db      	lsls	r3, r3, #3
 8001e02:	4910      	ldr	r1, [pc, #64]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001e04:	4313      	orrs	r3, r2
 8001e06:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e08:	f000 f824 	bl	8001e54 <HAL_RCC_GetSysClockFreq>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	4b0d      	ldr	r3, [pc, #52]	; (8001e44 <HAL_RCC_ClockConfig+0x1f0>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	091b      	lsrs	r3, r3, #4
 8001e14:	f003 030f 	and.w	r3, r3, #15
 8001e18:	490b      	ldr	r1, [pc, #44]	; (8001e48 <HAL_RCC_ClockConfig+0x1f4>)
 8001e1a:	5ccb      	ldrb	r3, [r1, r3]
 8001e1c:	f003 031f 	and.w	r3, r3, #31
 8001e20:	fa22 f303 	lsr.w	r3, r2, r3
 8001e24:	4a09      	ldr	r2, [pc, #36]	; (8001e4c <HAL_RCC_ClockConfig+0x1f8>)
 8001e26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e28:	4b09      	ldr	r3, [pc, #36]	; (8001e50 <HAL_RCC_ClockConfig+0x1fc>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7fe ff7d 	bl	8000d2c <HAL_InitTick>
 8001e32:	4603      	mov	r3, r0
 8001e34:	72fb      	strb	r3, [r7, #11]

  return status;
 8001e36:	7afb      	ldrb	r3, [r7, #11]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3710      	adds	r7, #16
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40022000 	.word	0x40022000
 8001e44:	40021000 	.word	0x40021000
 8001e48:	08005820 	.word	0x08005820
 8001e4c:	20000000 	.word	0x20000000
 8001e50:	20000004 	.word	0x20000004

08001e54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b089      	sub	sp, #36	; 0x24
 8001e58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e62:	4b3e      	ldr	r3, [pc, #248]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f003 030c 	and.w	r3, r3, #12
 8001e6a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e6c:	4b3b      	ldr	r3, [pc, #236]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	f003 0303 	and.w	r3, r3, #3
 8001e74:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d005      	beq.n	8001e88 <HAL_RCC_GetSysClockFreq+0x34>
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	2b0c      	cmp	r3, #12
 8001e80:	d121      	bne.n	8001ec6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d11e      	bne.n	8001ec6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001e88:	4b34      	ldr	r3, [pc, #208]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0308 	and.w	r3, r3, #8
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d107      	bne.n	8001ea4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e94:	4b31      	ldr	r3, [pc, #196]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001e96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e9a:	0a1b      	lsrs	r3, r3, #8
 8001e9c:	f003 030f 	and.w	r3, r3, #15
 8001ea0:	61fb      	str	r3, [r7, #28]
 8001ea2:	e005      	b.n	8001eb0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ea4:	4b2d      	ldr	r3, [pc, #180]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	091b      	lsrs	r3, r3, #4
 8001eaa:	f003 030f 	and.w	r3, r3, #15
 8001eae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001eb0:	4a2b      	ldr	r2, [pc, #172]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d10d      	bne.n	8001edc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ec4:	e00a      	b.n	8001edc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	2b04      	cmp	r3, #4
 8001eca:	d102      	bne.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001ecc:	4b25      	ldr	r3, [pc, #148]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x110>)
 8001ece:	61bb      	str	r3, [r7, #24]
 8001ed0:	e004      	b.n	8001edc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	2b08      	cmp	r3, #8
 8001ed6:	d101      	bne.n	8001edc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ed8:	4b23      	ldr	r3, [pc, #140]	; (8001f68 <HAL_RCC_GetSysClockFreq+0x114>)
 8001eda:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	2b0c      	cmp	r3, #12
 8001ee0:	d134      	bne.n	8001f4c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ee2:	4b1e      	ldr	r3, [pc, #120]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	f003 0303 	and.w	r3, r3, #3
 8001eea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d003      	beq.n	8001efa <HAL_RCC_GetSysClockFreq+0xa6>
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	2b03      	cmp	r3, #3
 8001ef6:	d003      	beq.n	8001f00 <HAL_RCC_GetSysClockFreq+0xac>
 8001ef8:	e005      	b.n	8001f06 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001efa:	4b1a      	ldr	r3, [pc, #104]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x110>)
 8001efc:	617b      	str	r3, [r7, #20]
      break;
 8001efe:	e005      	b.n	8001f0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001f00:	4b19      	ldr	r3, [pc, #100]	; (8001f68 <HAL_RCC_GetSysClockFreq+0x114>)
 8001f02:	617b      	str	r3, [r7, #20]
      break;
 8001f04:	e002      	b.n	8001f0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	617b      	str	r3, [r7, #20]
      break;
 8001f0a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f0c:	4b13      	ldr	r3, [pc, #76]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	091b      	lsrs	r3, r3, #4
 8001f12:	f003 0307 	and.w	r3, r3, #7
 8001f16:	3301      	adds	r3, #1
 8001f18:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f1a:	4b10      	ldr	r3, [pc, #64]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	0a1b      	lsrs	r3, r3, #8
 8001f20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	fb03 f202 	mul.w	r2, r3, r2
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f30:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f32:	4b0a      	ldr	r3, [pc, #40]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	0e5b      	lsrs	r3, r3, #25
 8001f38:	f003 0303 	and.w	r3, r3, #3
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f4a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001f4c:	69bb      	ldr	r3, [r7, #24]
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3724      	adds	r7, #36	; 0x24
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	08005838 	.word	0x08005838
 8001f64:	00f42400 	.word	0x00f42400
 8001f68:	007a1200 	.word	0x007a1200

08001f6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f70:	4b03      	ldr	r3, [pc, #12]	; (8001f80 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f72:	681b      	ldr	r3, [r3, #0]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	20000000 	.word	0x20000000

08001f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001f88:	f7ff fff0 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	0a1b      	lsrs	r3, r3, #8
 8001f94:	f003 0307 	and.w	r3, r3, #7
 8001f98:	4904      	ldr	r1, [pc, #16]	; (8001fac <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f9a:	5ccb      	ldrb	r3, [r1, r3]
 8001f9c:	f003 031f 	and.w	r3, r3, #31
 8001fa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	08005830 	.word	0x08005830

08001fb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001fb4:	f7ff ffda 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	0adb      	lsrs	r3, r3, #11
 8001fc0:	f003 0307 	and.w	r3, r3, #7
 8001fc4:	4904      	ldr	r1, [pc, #16]	; (8001fd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001fc6:	5ccb      	ldrb	r3, [r1, r3]
 8001fc8:	f003 031f 	and.w	r3, r3, #31
 8001fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	08005830 	.word	0x08005830

08001fdc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b086      	sub	sp, #24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001fe8:	4b2a      	ldr	r3, [pc, #168]	; (8002094 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001fea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d003      	beq.n	8001ffc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001ff4:	f7ff f9ee 	bl	80013d4 <HAL_PWREx_GetVoltageRange>
 8001ff8:	6178      	str	r0, [r7, #20]
 8001ffa:	e014      	b.n	8002026 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ffc:	4b25      	ldr	r3, [pc, #148]	; (8002094 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002000:	4a24      	ldr	r2, [pc, #144]	; (8002094 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002006:	6593      	str	r3, [r2, #88]	; 0x58
 8002008:	4b22      	ldr	r3, [pc, #136]	; (8002094 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800200a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800200c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002014:	f7ff f9de 	bl	80013d4 <HAL_PWREx_GetVoltageRange>
 8002018:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800201a:	4b1e      	ldr	r3, [pc, #120]	; (8002094 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800201c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800201e:	4a1d      	ldr	r2, [pc, #116]	; (8002094 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002020:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002024:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800202c:	d10b      	bne.n	8002046 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2b80      	cmp	r3, #128	; 0x80
 8002032:	d919      	bls.n	8002068 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2ba0      	cmp	r3, #160	; 0xa0
 8002038:	d902      	bls.n	8002040 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800203a:	2302      	movs	r3, #2
 800203c:	613b      	str	r3, [r7, #16]
 800203e:	e013      	b.n	8002068 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002040:	2301      	movs	r3, #1
 8002042:	613b      	str	r3, [r7, #16]
 8002044:	e010      	b.n	8002068 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2b80      	cmp	r3, #128	; 0x80
 800204a:	d902      	bls.n	8002052 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800204c:	2303      	movs	r3, #3
 800204e:	613b      	str	r3, [r7, #16]
 8002050:	e00a      	b.n	8002068 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2b80      	cmp	r3, #128	; 0x80
 8002056:	d102      	bne.n	800205e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002058:	2302      	movs	r3, #2
 800205a:	613b      	str	r3, [r7, #16]
 800205c:	e004      	b.n	8002068 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2b70      	cmp	r3, #112	; 0x70
 8002062:	d101      	bne.n	8002068 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002064:	2301      	movs	r3, #1
 8002066:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002068:	4b0b      	ldr	r3, [pc, #44]	; (8002098 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f023 0207 	bic.w	r2, r3, #7
 8002070:	4909      	ldr	r1, [pc, #36]	; (8002098 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	4313      	orrs	r3, r2
 8002076:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002078:	4b07      	ldr	r3, [pc, #28]	; (8002098 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0307 	and.w	r3, r3, #7
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	429a      	cmp	r2, r3
 8002084:	d001      	beq.n	800208a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e000      	b.n	800208c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800208a:	2300      	movs	r3, #0
}
 800208c:	4618      	mov	r0, r3
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40021000 	.word	0x40021000
 8002098:	40022000 	.word	0x40022000

0800209c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80020a4:	2300      	movs	r3, #0
 80020a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80020a8:	2300      	movs	r3, #0
 80020aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d041      	beq.n	800213c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80020bc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80020c0:	d02a      	beq.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80020c2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80020c6:	d824      	bhi.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80020c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80020cc:	d008      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80020ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80020d2:	d81e      	bhi.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d00a      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x52>
 80020d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020dc:	d010      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80020de:	e018      	b.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80020e0:	4b86      	ldr	r3, [pc, #536]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	4a85      	ldr	r2, [pc, #532]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80020ec:	e015      	b.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	3304      	adds	r3, #4
 80020f2:	2100      	movs	r1, #0
 80020f4:	4618      	mov	r0, r3
 80020f6:	f000 fabb 	bl	8002670 <RCCEx_PLLSAI1_Config>
 80020fa:	4603      	mov	r3, r0
 80020fc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80020fe:	e00c      	b.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3320      	adds	r3, #32
 8002104:	2100      	movs	r1, #0
 8002106:	4618      	mov	r0, r3
 8002108:	f000 fba6 	bl	8002858 <RCCEx_PLLSAI2_Config>
 800210c:	4603      	mov	r3, r0
 800210e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002110:	e003      	b.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	74fb      	strb	r3, [r7, #19]
      break;
 8002116:	e000      	b.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002118:	bf00      	nop
    }

    if(ret == HAL_OK)
 800211a:	7cfb      	ldrb	r3, [r7, #19]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d10b      	bne.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002120:	4b76      	ldr	r3, [pc, #472]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002126:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800212e:	4973      	ldr	r1, [pc, #460]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002130:	4313      	orrs	r3, r2
 8002132:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002136:	e001      	b.n	800213c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002138:	7cfb      	ldrb	r3, [r7, #19]
 800213a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d041      	beq.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800214c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002150:	d02a      	beq.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002152:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002156:	d824      	bhi.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002158:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800215c:	d008      	beq.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800215e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002162:	d81e      	bhi.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002164:	2b00      	cmp	r3, #0
 8002166:	d00a      	beq.n	800217e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002168:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800216c:	d010      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800216e:	e018      	b.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002170:	4b62      	ldr	r3, [pc, #392]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	4a61      	ldr	r2, [pc, #388]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002176:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800217a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800217c:	e015      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3304      	adds	r3, #4
 8002182:	2100      	movs	r1, #0
 8002184:	4618      	mov	r0, r3
 8002186:	f000 fa73 	bl	8002670 <RCCEx_PLLSAI1_Config>
 800218a:	4603      	mov	r3, r0
 800218c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800218e:	e00c      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3320      	adds	r3, #32
 8002194:	2100      	movs	r1, #0
 8002196:	4618      	mov	r0, r3
 8002198:	f000 fb5e 	bl	8002858 <RCCEx_PLLSAI2_Config>
 800219c:	4603      	mov	r3, r0
 800219e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021a0:	e003      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	74fb      	strb	r3, [r7, #19]
      break;
 80021a6:	e000      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80021a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80021aa:	7cfb      	ldrb	r3, [r7, #19]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d10b      	bne.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80021b0:	4b52      	ldr	r3, [pc, #328]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021b6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80021be:	494f      	ldr	r1, [pc, #316]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80021c6:	e001      	b.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021c8:	7cfb      	ldrb	r3, [r7, #19]
 80021ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	f000 80a0 	beq.w	800231a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021da:	2300      	movs	r3, #0
 80021dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021de:	4b47      	ldr	r3, [pc, #284]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d101      	bne.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x152>
 80021ea:	2301      	movs	r3, #1
 80021ec:	e000      	b.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80021ee:	2300      	movs	r3, #0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00d      	beq.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021f4:	4b41      	ldr	r3, [pc, #260]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f8:	4a40      	ldr	r2, [pc, #256]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021fe:	6593      	str	r3, [r2, #88]	; 0x58
 8002200:	4b3e      	ldr	r3, [pc, #248]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002202:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002204:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002208:	60bb      	str	r3, [r7, #8]
 800220a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800220c:	2301      	movs	r3, #1
 800220e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002210:	4b3b      	ldr	r3, [pc, #236]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a3a      	ldr	r2, [pc, #232]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002216:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800221a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800221c:	f7fe fdd6 	bl	8000dcc <HAL_GetTick>
 8002220:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002222:	e009      	b.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002224:	f7fe fdd2 	bl	8000dcc <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d902      	bls.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	74fb      	strb	r3, [r7, #19]
        break;
 8002236:	e005      	b.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002238:	4b31      	ldr	r3, [pc, #196]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002240:	2b00      	cmp	r3, #0
 8002242:	d0ef      	beq.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002244:	7cfb      	ldrb	r3, [r7, #19]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d15c      	bne.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800224a:	4b2c      	ldr	r3, [pc, #176]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800224c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002250:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002254:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d01f      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002262:	697a      	ldr	r2, [r7, #20]
 8002264:	429a      	cmp	r2, r3
 8002266:	d019      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002268:	4b24      	ldr	r3, [pc, #144]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800226a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800226e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002272:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002274:	4b21      	ldr	r3, [pc, #132]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800227a:	4a20      	ldr	r2, [pc, #128]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800227c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002280:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002284:	4b1d      	ldr	r3, [pc, #116]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002286:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800228a:	4a1c      	ldr	r2, [pc, #112]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800228c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002290:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002294:	4a19      	ldr	r2, [pc, #100]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d016      	beq.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a6:	f7fe fd91 	bl	8000dcc <HAL_GetTick>
 80022aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022ac:	e00b      	b.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ae:	f7fe fd8d 	bl	8000dcc <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022bc:	4293      	cmp	r3, r2
 80022be:	d902      	bls.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	74fb      	strb	r3, [r7, #19]
            break;
 80022c4:	e006      	b.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022c6:	4b0d      	ldr	r3, [pc, #52]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0ec      	beq.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80022d4:	7cfb      	ldrb	r3, [r7, #19]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d10c      	bne.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022da:	4b08      	ldr	r3, [pc, #32]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022ea:	4904      	ldr	r1, [pc, #16]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80022f2:	e009      	b.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80022f4:	7cfb      	ldrb	r3, [r7, #19]
 80022f6:	74bb      	strb	r3, [r7, #18]
 80022f8:	e006      	b.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80022fa:	bf00      	nop
 80022fc:	40021000 	.word	0x40021000
 8002300:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002304:	7cfb      	ldrb	r3, [r7, #19]
 8002306:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002308:	7c7b      	ldrb	r3, [r7, #17]
 800230a:	2b01      	cmp	r3, #1
 800230c:	d105      	bne.n	800231a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800230e:	4b9e      	ldr	r3, [pc, #632]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002312:	4a9d      	ldr	r2, [pc, #628]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002314:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002318:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	2b00      	cmp	r3, #0
 8002324:	d00a      	beq.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002326:	4b98      	ldr	r3, [pc, #608]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800232c:	f023 0203 	bic.w	r2, r3, #3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002334:	4994      	ldr	r1, [pc, #592]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002336:	4313      	orrs	r3, r2
 8002338:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00a      	beq.n	800235e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002348:	4b8f      	ldr	r3, [pc, #572]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800234a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800234e:	f023 020c 	bic.w	r2, r3, #12
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002356:	498c      	ldr	r1, [pc, #560]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002358:	4313      	orrs	r3, r2
 800235a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0304 	and.w	r3, r3, #4
 8002366:	2b00      	cmp	r3, #0
 8002368:	d00a      	beq.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800236a:	4b87      	ldr	r3, [pc, #540]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800236c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002370:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002378:	4983      	ldr	r1, [pc, #524]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800237a:	4313      	orrs	r3, r2
 800237c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0308 	and.w	r3, r3, #8
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00a      	beq.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800238c:	4b7e      	ldr	r3, [pc, #504]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800238e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002392:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239a:	497b      	ldr	r1, [pc, #492]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800239c:	4313      	orrs	r3, r2
 800239e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0310 	and.w	r3, r3, #16
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00a      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80023ae:	4b76      	ldr	r3, [pc, #472]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023bc:	4972      	ldr	r1, [pc, #456]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0320 	and.w	r3, r3, #32
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00a      	beq.n	80023e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023d0:	4b6d      	ldr	r3, [pc, #436]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023d6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023de:	496a      	ldr	r1, [pc, #424]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d00a      	beq.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80023f2:	4b65      	ldr	r3, [pc, #404]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023f8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002400:	4961      	ldr	r1, [pc, #388]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002402:	4313      	orrs	r3, r2
 8002404:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002410:	2b00      	cmp	r3, #0
 8002412:	d00a      	beq.n	800242a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002414:	4b5c      	ldr	r3, [pc, #368]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800241a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002422:	4959      	ldr	r1, [pc, #356]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002424:	4313      	orrs	r3, r2
 8002426:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002432:	2b00      	cmp	r3, #0
 8002434:	d00a      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002436:	4b54      	ldr	r3, [pc, #336]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800243c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002444:	4950      	ldr	r1, [pc, #320]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002446:	4313      	orrs	r3, r2
 8002448:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002454:	2b00      	cmp	r3, #0
 8002456:	d00a      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002458:	4b4b      	ldr	r3, [pc, #300]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800245a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800245e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002466:	4948      	ldr	r1, [pc, #288]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002468:	4313      	orrs	r3, r2
 800246a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002476:	2b00      	cmp	r3, #0
 8002478:	d00a      	beq.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800247a:	4b43      	ldr	r3, [pc, #268]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800247c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002480:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002488:	493f      	ldr	r1, [pc, #252]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800248a:	4313      	orrs	r3, r2
 800248c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d028      	beq.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800249c:	4b3a      	ldr	r3, [pc, #232]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800249e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024a2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024aa:	4937      	ldr	r1, [pc, #220]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024ba:	d106      	bne.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024bc:	4b32      	ldr	r3, [pc, #200]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	4a31      	ldr	r2, [pc, #196]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024c6:	60d3      	str	r3, [r2, #12]
 80024c8:	e011      	b.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024ce:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80024d2:	d10c      	bne.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	3304      	adds	r3, #4
 80024d8:	2101      	movs	r1, #1
 80024da:	4618      	mov	r0, r3
 80024dc:	f000 f8c8 	bl	8002670 <RCCEx_PLLSAI1_Config>
 80024e0:	4603      	mov	r3, r0
 80024e2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80024e4:	7cfb      	ldrb	r3, [r7, #19]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80024ea:	7cfb      	ldrb	r3, [r7, #19]
 80024ec:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d028      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80024fa:	4b23      	ldr	r3, [pc, #140]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002500:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002508:	491f      	ldr	r1, [pc, #124]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800250a:	4313      	orrs	r3, r2
 800250c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002514:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002518:	d106      	bne.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800251a:	4b1b      	ldr	r3, [pc, #108]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	4a1a      	ldr	r2, [pc, #104]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002520:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002524:	60d3      	str	r3, [r2, #12]
 8002526:	e011      	b.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800252c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002530:	d10c      	bne.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3304      	adds	r3, #4
 8002536:	2101      	movs	r1, #1
 8002538:	4618      	mov	r0, r3
 800253a:	f000 f899 	bl	8002670 <RCCEx_PLLSAI1_Config>
 800253e:	4603      	mov	r3, r0
 8002540:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002542:	7cfb      	ldrb	r3, [r7, #19]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002548:	7cfb      	ldrb	r3, [r7, #19]
 800254a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d02b      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002558:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800255a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800255e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002566:	4908      	ldr	r1, [pc, #32]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002568:	4313      	orrs	r3, r2
 800256a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002572:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002576:	d109      	bne.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002578:	4b03      	ldr	r3, [pc, #12]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	4a02      	ldr	r2, [pc, #8]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800257e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002582:	60d3      	str	r3, [r2, #12]
 8002584:	e014      	b.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002586:	bf00      	nop
 8002588:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002590:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002594:	d10c      	bne.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	3304      	adds	r3, #4
 800259a:	2101      	movs	r1, #1
 800259c:	4618      	mov	r0, r3
 800259e:	f000 f867 	bl	8002670 <RCCEx_PLLSAI1_Config>
 80025a2:	4603      	mov	r3, r0
 80025a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025a6:	7cfb      	ldrb	r3, [r7, #19]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80025ac:	7cfb      	ldrb	r3, [r7, #19]
 80025ae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d02f      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80025bc:	4b2b      	ldr	r3, [pc, #172]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025c2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025ca:	4928      	ldr	r1, [pc, #160]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80025da:	d10d      	bne.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3304      	adds	r3, #4
 80025e0:	2102      	movs	r1, #2
 80025e2:	4618      	mov	r0, r3
 80025e4:	f000 f844 	bl	8002670 <RCCEx_PLLSAI1_Config>
 80025e8:	4603      	mov	r3, r0
 80025ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025ec:	7cfb      	ldrb	r3, [r7, #19]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d014      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80025f2:	7cfb      	ldrb	r3, [r7, #19]
 80025f4:	74bb      	strb	r3, [r7, #18]
 80025f6:	e011      	b.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002600:	d10c      	bne.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3320      	adds	r3, #32
 8002606:	2102      	movs	r1, #2
 8002608:	4618      	mov	r0, r3
 800260a:	f000 f925 	bl	8002858 <RCCEx_PLLSAI2_Config>
 800260e:	4603      	mov	r3, r0
 8002610:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002612:	7cfb      	ldrb	r3, [r7, #19]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002618:	7cfb      	ldrb	r3, [r7, #19]
 800261a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d00a      	beq.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002628:	4b10      	ldr	r3, [pc, #64]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800262a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800262e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002636:	490d      	ldr	r1, [pc, #52]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002638:	4313      	orrs	r3, r2
 800263a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00b      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800264a:	4b08      	ldr	r3, [pc, #32]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800264c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002650:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800265a:	4904      	ldr	r1, [pc, #16]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800265c:	4313      	orrs	r3, r2
 800265e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002662:	7cbb      	ldrb	r3, [r7, #18]
}
 8002664:	4618      	mov	r0, r3
 8002666:	3718      	adds	r7, #24
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	40021000 	.word	0x40021000

08002670 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800267a:	2300      	movs	r3, #0
 800267c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800267e:	4b75      	ldr	r3, [pc, #468]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	f003 0303 	and.w	r3, r3, #3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d018      	beq.n	80026bc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800268a:	4b72      	ldr	r3, [pc, #456]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	f003 0203 	and.w	r2, r3, #3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	429a      	cmp	r2, r3
 8002698:	d10d      	bne.n	80026b6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
       ||
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d009      	beq.n	80026b6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80026a2:	4b6c      	ldr	r3, [pc, #432]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	091b      	lsrs	r3, r3, #4
 80026a8:	f003 0307 	and.w	r3, r3, #7
 80026ac:	1c5a      	adds	r2, r3, #1
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
       ||
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d047      	beq.n	8002746 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	73fb      	strb	r3, [r7, #15]
 80026ba:	e044      	b.n	8002746 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2b03      	cmp	r3, #3
 80026c2:	d018      	beq.n	80026f6 <RCCEx_PLLSAI1_Config+0x86>
 80026c4:	2b03      	cmp	r3, #3
 80026c6:	d825      	bhi.n	8002714 <RCCEx_PLLSAI1_Config+0xa4>
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d002      	beq.n	80026d2 <RCCEx_PLLSAI1_Config+0x62>
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d009      	beq.n	80026e4 <RCCEx_PLLSAI1_Config+0x74>
 80026d0:	e020      	b.n	8002714 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80026d2:	4b60      	ldr	r3, [pc, #384]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d11d      	bne.n	800271a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026e2:	e01a      	b.n	800271a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80026e4:	4b5b      	ldr	r3, [pc, #364]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d116      	bne.n	800271e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026f4:	e013      	b.n	800271e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80026f6:	4b57      	ldr	r3, [pc, #348]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10f      	bne.n	8002722 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002702:	4b54      	ldr	r3, [pc, #336]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d109      	bne.n	8002722 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002712:	e006      	b.n	8002722 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	73fb      	strb	r3, [r7, #15]
      break;
 8002718:	e004      	b.n	8002724 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800271a:	bf00      	nop
 800271c:	e002      	b.n	8002724 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800271e:	bf00      	nop
 8002720:	e000      	b.n	8002724 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002722:	bf00      	nop
    }

    if(status == HAL_OK)
 8002724:	7bfb      	ldrb	r3, [r7, #15]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d10d      	bne.n	8002746 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800272a:	4b4a      	ldr	r3, [pc, #296]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6819      	ldr	r1, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	3b01      	subs	r3, #1
 800273c:	011b      	lsls	r3, r3, #4
 800273e:	430b      	orrs	r3, r1
 8002740:	4944      	ldr	r1, [pc, #272]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002742:	4313      	orrs	r3, r2
 8002744:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002746:	7bfb      	ldrb	r3, [r7, #15]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d17d      	bne.n	8002848 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800274c:	4b41      	ldr	r3, [pc, #260]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a40      	ldr	r2, [pc, #256]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002752:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002756:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002758:	f7fe fb38 	bl	8000dcc <HAL_GetTick>
 800275c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800275e:	e009      	b.n	8002774 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002760:	f7fe fb34 	bl	8000dcc <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b02      	cmp	r3, #2
 800276c:	d902      	bls.n	8002774 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	73fb      	strb	r3, [r7, #15]
        break;
 8002772:	e005      	b.n	8002780 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002774:	4b37      	ldr	r3, [pc, #220]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d1ef      	bne.n	8002760 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002780:	7bfb      	ldrb	r3, [r7, #15]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d160      	bne.n	8002848 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d111      	bne.n	80027b0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800278c:	4b31      	ldr	r3, [pc, #196]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002794:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	6892      	ldr	r2, [r2, #8]
 800279c:	0211      	lsls	r1, r2, #8
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	68d2      	ldr	r2, [r2, #12]
 80027a2:	0912      	lsrs	r2, r2, #4
 80027a4:	0452      	lsls	r2, r2, #17
 80027a6:	430a      	orrs	r2, r1
 80027a8:	492a      	ldr	r1, [pc, #168]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027aa:	4313      	orrs	r3, r2
 80027ac:	610b      	str	r3, [r1, #16]
 80027ae:	e027      	b.n	8002800 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d112      	bne.n	80027dc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80027b6:	4b27      	ldr	r3, [pc, #156]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80027be:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6892      	ldr	r2, [r2, #8]
 80027c6:	0211      	lsls	r1, r2, #8
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	6912      	ldr	r2, [r2, #16]
 80027cc:	0852      	lsrs	r2, r2, #1
 80027ce:	3a01      	subs	r2, #1
 80027d0:	0552      	lsls	r2, r2, #21
 80027d2:	430a      	orrs	r2, r1
 80027d4:	491f      	ldr	r1, [pc, #124]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	610b      	str	r3, [r1, #16]
 80027da:	e011      	b.n	8002800 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80027dc:	4b1d      	ldr	r3, [pc, #116]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80027e4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6892      	ldr	r2, [r2, #8]
 80027ec:	0211      	lsls	r1, r2, #8
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6952      	ldr	r2, [r2, #20]
 80027f2:	0852      	lsrs	r2, r2, #1
 80027f4:	3a01      	subs	r2, #1
 80027f6:	0652      	lsls	r2, r2, #25
 80027f8:	430a      	orrs	r2, r1
 80027fa:	4916      	ldr	r1, [pc, #88]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002800:	4b14      	ldr	r3, [pc, #80]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a13      	ldr	r2, [pc, #76]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002806:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800280a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800280c:	f7fe fade 	bl	8000dcc <HAL_GetTick>
 8002810:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002812:	e009      	b.n	8002828 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002814:	f7fe fada 	bl	8000dcc <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d902      	bls.n	8002828 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	73fb      	strb	r3, [r7, #15]
          break;
 8002826:	e005      	b.n	8002834 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002828:	4b0a      	ldr	r3, [pc, #40]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d0ef      	beq.n	8002814 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002834:	7bfb      	ldrb	r3, [r7, #15]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d106      	bne.n	8002848 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800283a:	4b06      	ldr	r3, [pc, #24]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 800283c:	691a      	ldr	r2, [r3, #16]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	4904      	ldr	r1, [pc, #16]	; (8002854 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002844:	4313      	orrs	r3, r2
 8002846:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002848:	7bfb      	ldrb	r3, [r7, #15]
}
 800284a:	4618      	mov	r0, r3
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	40021000 	.word	0x40021000

08002858 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002862:	2300      	movs	r3, #0
 8002864:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002866:	4b6a      	ldr	r3, [pc, #424]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	f003 0303 	and.w	r3, r3, #3
 800286e:	2b00      	cmp	r3, #0
 8002870:	d018      	beq.n	80028a4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002872:	4b67      	ldr	r3, [pc, #412]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	f003 0203 	and.w	r2, r3, #3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	429a      	cmp	r2, r3
 8002880:	d10d      	bne.n	800289e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
       ||
 8002886:	2b00      	cmp	r3, #0
 8002888:	d009      	beq.n	800289e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800288a:	4b61      	ldr	r3, [pc, #388]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	091b      	lsrs	r3, r3, #4
 8002890:	f003 0307 	and.w	r3, r3, #7
 8002894:	1c5a      	adds	r2, r3, #1
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
       ||
 800289a:	429a      	cmp	r2, r3
 800289c:	d047      	beq.n	800292e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	73fb      	strb	r3, [r7, #15]
 80028a2:	e044      	b.n	800292e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2b03      	cmp	r3, #3
 80028aa:	d018      	beq.n	80028de <RCCEx_PLLSAI2_Config+0x86>
 80028ac:	2b03      	cmp	r3, #3
 80028ae:	d825      	bhi.n	80028fc <RCCEx_PLLSAI2_Config+0xa4>
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d002      	beq.n	80028ba <RCCEx_PLLSAI2_Config+0x62>
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d009      	beq.n	80028cc <RCCEx_PLLSAI2_Config+0x74>
 80028b8:	e020      	b.n	80028fc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80028ba:	4b55      	ldr	r3, [pc, #340]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d11d      	bne.n	8002902 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028ca:	e01a      	b.n	8002902 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80028cc:	4b50      	ldr	r3, [pc, #320]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d116      	bne.n	8002906 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028dc:	e013      	b.n	8002906 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80028de:	4b4c      	ldr	r3, [pc, #304]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d10f      	bne.n	800290a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80028ea:	4b49      	ldr	r3, [pc, #292]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d109      	bne.n	800290a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80028fa:	e006      	b.n	800290a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	73fb      	strb	r3, [r7, #15]
      break;
 8002900:	e004      	b.n	800290c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002902:	bf00      	nop
 8002904:	e002      	b.n	800290c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002906:	bf00      	nop
 8002908:	e000      	b.n	800290c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800290a:	bf00      	nop
    }

    if(status == HAL_OK)
 800290c:	7bfb      	ldrb	r3, [r7, #15]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d10d      	bne.n	800292e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002912:	4b3f      	ldr	r3, [pc, #252]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6819      	ldr	r1, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	3b01      	subs	r3, #1
 8002924:	011b      	lsls	r3, r3, #4
 8002926:	430b      	orrs	r3, r1
 8002928:	4939      	ldr	r1, [pc, #228]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 800292a:	4313      	orrs	r3, r2
 800292c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800292e:	7bfb      	ldrb	r3, [r7, #15]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d167      	bne.n	8002a04 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002934:	4b36      	ldr	r3, [pc, #216]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a35      	ldr	r2, [pc, #212]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 800293a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800293e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002940:	f7fe fa44 	bl	8000dcc <HAL_GetTick>
 8002944:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002946:	e009      	b.n	800295c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002948:	f7fe fa40 	bl	8000dcc <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	2b02      	cmp	r3, #2
 8002954:	d902      	bls.n	800295c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	73fb      	strb	r3, [r7, #15]
        break;
 800295a:	e005      	b.n	8002968 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800295c:	4b2c      	ldr	r3, [pc, #176]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1ef      	bne.n	8002948 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002968:	7bfb      	ldrb	r3, [r7, #15]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d14a      	bne.n	8002a04 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d111      	bne.n	8002998 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002974:	4b26      	ldr	r3, [pc, #152]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002976:	695b      	ldr	r3, [r3, #20]
 8002978:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800297c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	6892      	ldr	r2, [r2, #8]
 8002984:	0211      	lsls	r1, r2, #8
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	68d2      	ldr	r2, [r2, #12]
 800298a:	0912      	lsrs	r2, r2, #4
 800298c:	0452      	lsls	r2, r2, #17
 800298e:	430a      	orrs	r2, r1
 8002990:	491f      	ldr	r1, [pc, #124]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002992:	4313      	orrs	r3, r2
 8002994:	614b      	str	r3, [r1, #20]
 8002996:	e011      	b.n	80029bc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002998:	4b1d      	ldr	r3, [pc, #116]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 800299a:	695b      	ldr	r3, [r3, #20]
 800299c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80029a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6892      	ldr	r2, [r2, #8]
 80029a8:	0211      	lsls	r1, r2, #8
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	6912      	ldr	r2, [r2, #16]
 80029ae:	0852      	lsrs	r2, r2, #1
 80029b0:	3a01      	subs	r2, #1
 80029b2:	0652      	lsls	r2, r2, #25
 80029b4:	430a      	orrs	r2, r1
 80029b6:	4916      	ldr	r1, [pc, #88]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80029bc:	4b14      	ldr	r3, [pc, #80]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a13      	ldr	r2, [pc, #76]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c8:	f7fe fa00 	bl	8000dcc <HAL_GetTick>
 80029cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80029ce:	e009      	b.n	80029e4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80029d0:	f7fe f9fc 	bl	8000dcc <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d902      	bls.n	80029e4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	73fb      	strb	r3, [r7, #15]
          break;
 80029e2:	e005      	b.n	80029f0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80029e4:	4b0a      	ldr	r3, [pc, #40]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0ef      	beq.n	80029d0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80029f0:	7bfb      	ldrb	r3, [r7, #15]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d106      	bne.n	8002a04 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80029f6:	4b06      	ldr	r3, [pc, #24]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029f8:	695a      	ldr	r2, [r3, #20]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	4904      	ldr	r1, [pc, #16]	; (8002a10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	40021000 	.word	0x40021000

08002a14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e049      	b.n	8002aba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d106      	bne.n	8002a40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f7fd ff96 	bl	800096c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2202      	movs	r2, #2
 8002a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	3304      	adds	r3, #4
 8002a50:	4619      	mov	r1, r3
 8002a52:	4610      	mov	r0, r2
 8002a54:	f000 fcb4 	bl	80033c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2201      	movs	r2, #1
 8002a84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b082      	sub	sp, #8
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d101      	bne.n	8002ad4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e049      	b.n	8002b68 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d106      	bne.n	8002aee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 f841 	bl	8002b70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2202      	movs	r2, #2
 8002af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	3304      	adds	r3, #4
 8002afe:	4619      	mov	r1, r3
 8002b00:	4610      	mov	r0, r2
 8002b02:	f000 fc5d 	bl	80033c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2201      	movs	r2, #1
 8002b22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2201      	movs	r2, #1
 8002b2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2201      	movs	r2, #1
 8002b42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2201      	movs	r2, #1
 8002b62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3708      	adds	r7, #8
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d109      	bne.n	8002ba8 <HAL_TIM_PWM_Start+0x24>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	bf14      	ite	ne
 8002ba0:	2301      	movne	r3, #1
 8002ba2:	2300      	moveq	r3, #0
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	e03c      	b.n	8002c22 <HAL_TIM_PWM_Start+0x9e>
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	d109      	bne.n	8002bc2 <HAL_TIM_PWM_Start+0x3e>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	bf14      	ite	ne
 8002bba:	2301      	movne	r3, #1
 8002bbc:	2300      	moveq	r3, #0
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	e02f      	b.n	8002c22 <HAL_TIM_PWM_Start+0x9e>
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	2b08      	cmp	r3, #8
 8002bc6:	d109      	bne.n	8002bdc <HAL_TIM_PWM_Start+0x58>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	bf14      	ite	ne
 8002bd4:	2301      	movne	r3, #1
 8002bd6:	2300      	moveq	r3, #0
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	e022      	b.n	8002c22 <HAL_TIM_PWM_Start+0x9e>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	2b0c      	cmp	r3, #12
 8002be0:	d109      	bne.n	8002bf6 <HAL_TIM_PWM_Start+0x72>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	bf14      	ite	ne
 8002bee:	2301      	movne	r3, #1
 8002bf0:	2300      	moveq	r3, #0
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	e015      	b.n	8002c22 <HAL_TIM_PWM_Start+0x9e>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	2b10      	cmp	r3, #16
 8002bfa:	d109      	bne.n	8002c10 <HAL_TIM_PWM_Start+0x8c>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	bf14      	ite	ne
 8002c08:	2301      	movne	r3, #1
 8002c0a:	2300      	moveq	r3, #0
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	e008      	b.n	8002c22 <HAL_TIM_PWM_Start+0x9e>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	bf14      	ite	ne
 8002c1c:	2301      	movne	r3, #1
 8002c1e:	2300      	moveq	r3, #0
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e09c      	b.n	8002d64 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d104      	bne.n	8002c3a <HAL_TIM_PWM_Start+0xb6>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2202      	movs	r2, #2
 8002c34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c38:	e023      	b.n	8002c82 <HAL_TIM_PWM_Start+0xfe>
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d104      	bne.n	8002c4a <HAL_TIM_PWM_Start+0xc6>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2202      	movs	r2, #2
 8002c44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c48:	e01b      	b.n	8002c82 <HAL_TIM_PWM_Start+0xfe>
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	2b08      	cmp	r3, #8
 8002c4e:	d104      	bne.n	8002c5a <HAL_TIM_PWM_Start+0xd6>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2202      	movs	r2, #2
 8002c54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c58:	e013      	b.n	8002c82 <HAL_TIM_PWM_Start+0xfe>
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	2b0c      	cmp	r3, #12
 8002c5e:	d104      	bne.n	8002c6a <HAL_TIM_PWM_Start+0xe6>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2202      	movs	r2, #2
 8002c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002c68:	e00b      	b.n	8002c82 <HAL_TIM_PWM_Start+0xfe>
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	2b10      	cmp	r3, #16
 8002c6e:	d104      	bne.n	8002c7a <HAL_TIM_PWM_Start+0xf6>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2202      	movs	r2, #2
 8002c74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c78:	e003      	b.n	8002c82 <HAL_TIM_PWM_Start+0xfe>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2201      	movs	r2, #1
 8002c88:	6839      	ldr	r1, [r7, #0]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f000 ffae 	bl	8003bec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a35      	ldr	r2, [pc, #212]	; (8002d6c <HAL_TIM_PWM_Start+0x1e8>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d013      	beq.n	8002cc2 <HAL_TIM_PWM_Start+0x13e>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a34      	ldr	r2, [pc, #208]	; (8002d70 <HAL_TIM_PWM_Start+0x1ec>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d00e      	beq.n	8002cc2 <HAL_TIM_PWM_Start+0x13e>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a32      	ldr	r2, [pc, #200]	; (8002d74 <HAL_TIM_PWM_Start+0x1f0>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d009      	beq.n	8002cc2 <HAL_TIM_PWM_Start+0x13e>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a31      	ldr	r2, [pc, #196]	; (8002d78 <HAL_TIM_PWM_Start+0x1f4>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d004      	beq.n	8002cc2 <HAL_TIM_PWM_Start+0x13e>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a2f      	ldr	r2, [pc, #188]	; (8002d7c <HAL_TIM_PWM_Start+0x1f8>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d101      	bne.n	8002cc6 <HAL_TIM_PWM_Start+0x142>
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e000      	b.n	8002cc8 <HAL_TIM_PWM_Start+0x144>
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d007      	beq.n	8002cdc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cda:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a22      	ldr	r2, [pc, #136]	; (8002d6c <HAL_TIM_PWM_Start+0x1e8>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d01d      	beq.n	8002d22 <HAL_TIM_PWM_Start+0x19e>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cee:	d018      	beq.n	8002d22 <HAL_TIM_PWM_Start+0x19e>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a22      	ldr	r2, [pc, #136]	; (8002d80 <HAL_TIM_PWM_Start+0x1fc>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d013      	beq.n	8002d22 <HAL_TIM_PWM_Start+0x19e>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a21      	ldr	r2, [pc, #132]	; (8002d84 <HAL_TIM_PWM_Start+0x200>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d00e      	beq.n	8002d22 <HAL_TIM_PWM_Start+0x19e>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a1f      	ldr	r2, [pc, #124]	; (8002d88 <HAL_TIM_PWM_Start+0x204>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d009      	beq.n	8002d22 <HAL_TIM_PWM_Start+0x19e>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a17      	ldr	r2, [pc, #92]	; (8002d70 <HAL_TIM_PWM_Start+0x1ec>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d004      	beq.n	8002d22 <HAL_TIM_PWM_Start+0x19e>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a15      	ldr	r2, [pc, #84]	; (8002d74 <HAL_TIM_PWM_Start+0x1f0>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d115      	bne.n	8002d4e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689a      	ldr	r2, [r3, #8]
 8002d28:	4b18      	ldr	r3, [pc, #96]	; (8002d8c <HAL_TIM_PWM_Start+0x208>)
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2b06      	cmp	r3, #6
 8002d32:	d015      	beq.n	8002d60 <HAL_TIM_PWM_Start+0x1dc>
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d3a:	d011      	beq.n	8002d60 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0201 	orr.w	r2, r2, #1
 8002d4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d4c:	e008      	b.n	8002d60 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f042 0201 	orr.w	r2, r2, #1
 8002d5c:	601a      	str	r2, [r3, #0]
 8002d5e:	e000      	b.n	8002d62 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d60:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002d62:	2300      	movs	r3, #0
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3710      	adds	r7, #16
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	40012c00 	.word	0x40012c00
 8002d70:	40013400 	.word	0x40013400
 8002d74:	40014000 	.word	0x40014000
 8002d78:	40014400 	.word	0x40014400
 8002d7c:	40014800 	.word	0x40014800
 8002d80:	40000400 	.word	0x40000400
 8002d84:	40000800 	.word	0x40000800
 8002d88:	40000c00 	.word	0x40000c00
 8002d8c:	00010007 	.word	0x00010007

08002d90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d020      	beq.n	8002df4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d01b      	beq.n	8002df4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f06f 0202 	mvn.w	r2, #2
 8002dc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 fad1 	bl	8003382 <HAL_TIM_IC_CaptureCallback>
 8002de0:	e005      	b.n	8002dee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 fac3 	bl	800336e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 fad4 	bl	8003396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	f003 0304 	and.w	r3, r3, #4
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d020      	beq.n	8002e40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f003 0304 	and.w	r3, r3, #4
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d01b      	beq.n	8002e40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f06f 0204 	mvn.w	r2, #4
 8002e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2202      	movs	r2, #2
 8002e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	699b      	ldr	r3, [r3, #24]
 8002e1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 faab 	bl	8003382 <HAL_TIM_IC_CaptureCallback>
 8002e2c:	e005      	b.n	8002e3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 fa9d 	bl	800336e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 faae 	bl	8003396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	f003 0308 	and.w	r3, r3, #8
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d020      	beq.n	8002e8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f003 0308 	and.w	r3, r3, #8
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01b      	beq.n	8002e8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f06f 0208 	mvn.w	r2, #8
 8002e5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2204      	movs	r2, #4
 8002e62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	f003 0303 	and.w	r3, r3, #3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d003      	beq.n	8002e7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 fa85 	bl	8003382 <HAL_TIM_IC_CaptureCallback>
 8002e78:	e005      	b.n	8002e86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 fa77 	bl	800336e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f000 fa88 	bl	8003396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	f003 0310 	and.w	r3, r3, #16
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d020      	beq.n	8002ed8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f003 0310 	and.w	r3, r3, #16
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d01b      	beq.n	8002ed8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f06f 0210 	mvn.w	r2, #16
 8002ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2208      	movs	r2, #8
 8002eae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d003      	beq.n	8002ec6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 fa5f 	bl	8003382 <HAL_TIM_IC_CaptureCallback>
 8002ec4:	e005      	b.n	8002ed2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 fa51 	bl	800336e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 fa62 	bl	8003396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	f003 0301 	and.w	r3, r3, #1
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d00c      	beq.n	8002efc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d007      	beq.n	8002efc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f06f 0201 	mvn.w	r2, #1
 8002ef4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 fa2f 	bl	800335a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d104      	bne.n	8002f10 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d00c      	beq.n	8002f2a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d007      	beq.n	8002f2a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8002f22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f000 ff19 	bl	8003d5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00c      	beq.n	8002f4e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d007      	beq.n	8002f4e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002f46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f000 ff11 	bl	8003d70 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00c      	beq.n	8002f72 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d007      	beq.n	8002f72 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f000 fa1c 	bl	80033aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	f003 0320 	and.w	r3, r3, #32
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d00c      	beq.n	8002f96 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f003 0320 	and.w	r3, r3, #32
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d007      	beq.n	8002f96 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f06f 0220 	mvn.w	r2, #32
 8002f8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 fed9 	bl	8003d48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f96:	bf00      	nop
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
	...

08002fa0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fac:	2300      	movs	r3, #0
 8002fae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d101      	bne.n	8002fbe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002fba:	2302      	movs	r3, #2
 8002fbc:	e0ff      	b.n	80031be <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b14      	cmp	r3, #20
 8002fca:	f200 80f0 	bhi.w	80031ae <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002fce:	a201      	add	r2, pc, #4	; (adr r2, 8002fd4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd4:	08003029 	.word	0x08003029
 8002fd8:	080031af 	.word	0x080031af
 8002fdc:	080031af 	.word	0x080031af
 8002fe0:	080031af 	.word	0x080031af
 8002fe4:	08003069 	.word	0x08003069
 8002fe8:	080031af 	.word	0x080031af
 8002fec:	080031af 	.word	0x080031af
 8002ff0:	080031af 	.word	0x080031af
 8002ff4:	080030ab 	.word	0x080030ab
 8002ff8:	080031af 	.word	0x080031af
 8002ffc:	080031af 	.word	0x080031af
 8003000:	080031af 	.word	0x080031af
 8003004:	080030eb 	.word	0x080030eb
 8003008:	080031af 	.word	0x080031af
 800300c:	080031af 	.word	0x080031af
 8003010:	080031af 	.word	0x080031af
 8003014:	0800312d 	.word	0x0800312d
 8003018:	080031af 	.word	0x080031af
 800301c:	080031af 	.word	0x080031af
 8003020:	080031af 	.word	0x080031af
 8003024:	0800316d 	.word	0x0800316d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68b9      	ldr	r1, [r7, #8]
 800302e:	4618      	mov	r0, r3
 8003030:	f000 fa6c 	bl	800350c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	699a      	ldr	r2, [r3, #24]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f042 0208 	orr.w	r2, r2, #8
 8003042:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	699a      	ldr	r2, [r3, #24]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0204 	bic.w	r2, r2, #4
 8003052:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6999      	ldr	r1, [r3, #24]
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	691a      	ldr	r2, [r3, #16]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	430a      	orrs	r2, r1
 8003064:	619a      	str	r2, [r3, #24]
      break;
 8003066:	e0a5      	b.n	80031b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68b9      	ldr	r1, [r7, #8]
 800306e:	4618      	mov	r0, r3
 8003070:	f000 fadc 	bl	800362c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	699a      	ldr	r2, [r3, #24]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003082:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	699a      	ldr	r2, [r3, #24]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003092:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6999      	ldr	r1, [r3, #24]
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	691b      	ldr	r3, [r3, #16]
 800309e:	021a      	lsls	r2, r3, #8
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	619a      	str	r2, [r3, #24]
      break;
 80030a8:	e084      	b.n	80031b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68b9      	ldr	r1, [r7, #8]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f000 fb45 	bl	8003740 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	69da      	ldr	r2, [r3, #28]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f042 0208 	orr.w	r2, r2, #8
 80030c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	69da      	ldr	r2, [r3, #28]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 0204 	bic.w	r2, r2, #4
 80030d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	69d9      	ldr	r1, [r3, #28]
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	691a      	ldr	r2, [r3, #16]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	430a      	orrs	r2, r1
 80030e6:	61da      	str	r2, [r3, #28]
      break;
 80030e8:	e064      	b.n	80031b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68b9      	ldr	r1, [r7, #8]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f000 fbad 	bl	8003850 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	69da      	ldr	r2, [r3, #28]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003104:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	69da      	ldr	r2, [r3, #28]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003114:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	69d9      	ldr	r1, [r3, #28]
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	691b      	ldr	r3, [r3, #16]
 8003120:	021a      	lsls	r2, r3, #8
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	61da      	str	r2, [r3, #28]
      break;
 800312a:	e043      	b.n	80031b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68b9      	ldr	r1, [r7, #8]
 8003132:	4618      	mov	r0, r3
 8003134:	f000 fbf6 	bl	8003924 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f042 0208 	orr.w	r2, r2, #8
 8003146:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0204 	bic.w	r2, r2, #4
 8003156:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	691a      	ldr	r2, [r3, #16]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	430a      	orrs	r2, r1
 8003168:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800316a:	e023      	b.n	80031b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68b9      	ldr	r1, [r7, #8]
 8003172:	4618      	mov	r0, r3
 8003174:	f000 fc3a 	bl	80039ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003186:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003196:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	691b      	ldr	r3, [r3, #16]
 80031a2:	021a      	lsls	r2, r3, #8
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80031ac:	e002      	b.n	80031b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	75fb      	strb	r3, [r7, #23]
      break;
 80031b2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80031bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3718      	adds	r7, #24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop

080031c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031d2:	2300      	movs	r3, #0
 80031d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d101      	bne.n	80031e4 <HAL_TIM_ConfigClockSource+0x1c>
 80031e0:	2302      	movs	r3, #2
 80031e2:	e0b6      	b.n	8003352 <HAL_TIM_ConfigClockSource+0x18a>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2202      	movs	r2, #2
 80031f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003202:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003206:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800320e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003220:	d03e      	beq.n	80032a0 <HAL_TIM_ConfigClockSource+0xd8>
 8003222:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003226:	f200 8087 	bhi.w	8003338 <HAL_TIM_ConfigClockSource+0x170>
 800322a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800322e:	f000 8086 	beq.w	800333e <HAL_TIM_ConfigClockSource+0x176>
 8003232:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003236:	d87f      	bhi.n	8003338 <HAL_TIM_ConfigClockSource+0x170>
 8003238:	2b70      	cmp	r3, #112	; 0x70
 800323a:	d01a      	beq.n	8003272 <HAL_TIM_ConfigClockSource+0xaa>
 800323c:	2b70      	cmp	r3, #112	; 0x70
 800323e:	d87b      	bhi.n	8003338 <HAL_TIM_ConfigClockSource+0x170>
 8003240:	2b60      	cmp	r3, #96	; 0x60
 8003242:	d050      	beq.n	80032e6 <HAL_TIM_ConfigClockSource+0x11e>
 8003244:	2b60      	cmp	r3, #96	; 0x60
 8003246:	d877      	bhi.n	8003338 <HAL_TIM_ConfigClockSource+0x170>
 8003248:	2b50      	cmp	r3, #80	; 0x50
 800324a:	d03c      	beq.n	80032c6 <HAL_TIM_ConfigClockSource+0xfe>
 800324c:	2b50      	cmp	r3, #80	; 0x50
 800324e:	d873      	bhi.n	8003338 <HAL_TIM_ConfigClockSource+0x170>
 8003250:	2b40      	cmp	r3, #64	; 0x40
 8003252:	d058      	beq.n	8003306 <HAL_TIM_ConfigClockSource+0x13e>
 8003254:	2b40      	cmp	r3, #64	; 0x40
 8003256:	d86f      	bhi.n	8003338 <HAL_TIM_ConfigClockSource+0x170>
 8003258:	2b30      	cmp	r3, #48	; 0x30
 800325a:	d064      	beq.n	8003326 <HAL_TIM_ConfigClockSource+0x15e>
 800325c:	2b30      	cmp	r3, #48	; 0x30
 800325e:	d86b      	bhi.n	8003338 <HAL_TIM_ConfigClockSource+0x170>
 8003260:	2b20      	cmp	r3, #32
 8003262:	d060      	beq.n	8003326 <HAL_TIM_ConfigClockSource+0x15e>
 8003264:	2b20      	cmp	r3, #32
 8003266:	d867      	bhi.n	8003338 <HAL_TIM_ConfigClockSource+0x170>
 8003268:	2b00      	cmp	r3, #0
 800326a:	d05c      	beq.n	8003326 <HAL_TIM_ConfigClockSource+0x15e>
 800326c:	2b10      	cmp	r3, #16
 800326e:	d05a      	beq.n	8003326 <HAL_TIM_ConfigClockSource+0x15e>
 8003270:	e062      	b.n	8003338 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003282:	f000 fc93 	bl	8003bac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003294:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	609a      	str	r2, [r3, #8]
      break;
 800329e:	e04f      	b.n	8003340 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032b0:	f000 fc7c 	bl	8003bac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689a      	ldr	r2, [r3, #8]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80032c2:	609a      	str	r2, [r3, #8]
      break;
 80032c4:	e03c      	b.n	8003340 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032d2:	461a      	mov	r2, r3
 80032d4:	f000 fbf0 	bl	8003ab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2150      	movs	r1, #80	; 0x50
 80032de:	4618      	mov	r0, r3
 80032e0:	f000 fc49 	bl	8003b76 <TIM_ITRx_SetConfig>
      break;
 80032e4:	e02c      	b.n	8003340 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80032f2:	461a      	mov	r2, r3
 80032f4:	f000 fc0f 	bl	8003b16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2160      	movs	r1, #96	; 0x60
 80032fe:	4618      	mov	r0, r3
 8003300:	f000 fc39 	bl	8003b76 <TIM_ITRx_SetConfig>
      break;
 8003304:	e01c      	b.n	8003340 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003312:	461a      	mov	r2, r3
 8003314:	f000 fbd0 	bl	8003ab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2140      	movs	r1, #64	; 0x40
 800331e:	4618      	mov	r0, r3
 8003320:	f000 fc29 	bl	8003b76 <TIM_ITRx_SetConfig>
      break;
 8003324:	e00c      	b.n	8003340 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4619      	mov	r1, r3
 8003330:	4610      	mov	r0, r2
 8003332:	f000 fc20 	bl	8003b76 <TIM_ITRx_SetConfig>
      break;
 8003336:	e003      	b.n	8003340 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	73fb      	strb	r3, [r7, #15]
      break;
 800333c:	e000      	b.n	8003340 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800333e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003350:	7bfb      	ldrb	r3, [r7, #15]
}
 8003352:	4618      	mov	r0, r3
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800335a:	b480      	push	{r7}
 800335c:	b083      	sub	sp, #12
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003362:	bf00      	nop
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr

0800336e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800336e:	b480      	push	{r7}
 8003370:	b083      	sub	sp, #12
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003376:	bf00      	nop
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003382:	b480      	push	{r7}
 8003384:	b083      	sub	sp, #12
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800338a:	bf00      	nop
 800338c:	370c      	adds	r7, #12
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr

08003396 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003396:	b480      	push	{r7}
 8003398:	b083      	sub	sp, #12
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800339e:	bf00      	nop
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr

080033aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033aa:	b480      	push	{r7}
 80033ac:	b083      	sub	sp, #12
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033b2:	bf00      	nop
 80033b4:	370c      	adds	r7, #12
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
	...

080033c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4a46      	ldr	r2, [pc, #280]	; (80034ec <TIM_Base_SetConfig+0x12c>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d013      	beq.n	8003400 <TIM_Base_SetConfig+0x40>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033de:	d00f      	beq.n	8003400 <TIM_Base_SetConfig+0x40>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	4a43      	ldr	r2, [pc, #268]	; (80034f0 <TIM_Base_SetConfig+0x130>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d00b      	beq.n	8003400 <TIM_Base_SetConfig+0x40>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4a42      	ldr	r2, [pc, #264]	; (80034f4 <TIM_Base_SetConfig+0x134>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d007      	beq.n	8003400 <TIM_Base_SetConfig+0x40>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4a41      	ldr	r2, [pc, #260]	; (80034f8 <TIM_Base_SetConfig+0x138>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d003      	beq.n	8003400 <TIM_Base_SetConfig+0x40>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4a40      	ldr	r2, [pc, #256]	; (80034fc <TIM_Base_SetConfig+0x13c>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d108      	bne.n	8003412 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003406:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	4313      	orrs	r3, r2
 8003410:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a35      	ldr	r2, [pc, #212]	; (80034ec <TIM_Base_SetConfig+0x12c>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d01f      	beq.n	800345a <TIM_Base_SetConfig+0x9a>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003420:	d01b      	beq.n	800345a <TIM_Base_SetConfig+0x9a>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a32      	ldr	r2, [pc, #200]	; (80034f0 <TIM_Base_SetConfig+0x130>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d017      	beq.n	800345a <TIM_Base_SetConfig+0x9a>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a31      	ldr	r2, [pc, #196]	; (80034f4 <TIM_Base_SetConfig+0x134>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d013      	beq.n	800345a <TIM_Base_SetConfig+0x9a>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a30      	ldr	r2, [pc, #192]	; (80034f8 <TIM_Base_SetConfig+0x138>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d00f      	beq.n	800345a <TIM_Base_SetConfig+0x9a>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a2f      	ldr	r2, [pc, #188]	; (80034fc <TIM_Base_SetConfig+0x13c>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d00b      	beq.n	800345a <TIM_Base_SetConfig+0x9a>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a2e      	ldr	r2, [pc, #184]	; (8003500 <TIM_Base_SetConfig+0x140>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d007      	beq.n	800345a <TIM_Base_SetConfig+0x9a>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a2d      	ldr	r2, [pc, #180]	; (8003504 <TIM_Base_SetConfig+0x144>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d003      	beq.n	800345a <TIM_Base_SetConfig+0x9a>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a2c      	ldr	r2, [pc, #176]	; (8003508 <TIM_Base_SetConfig+0x148>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d108      	bne.n	800346c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003460:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	68fa      	ldr	r2, [r7, #12]
 8003468:	4313      	orrs	r3, r2
 800346a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	4313      	orrs	r3, r2
 8003478:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a16      	ldr	r2, [pc, #88]	; (80034ec <TIM_Base_SetConfig+0x12c>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d00f      	beq.n	80034b8 <TIM_Base_SetConfig+0xf8>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a18      	ldr	r2, [pc, #96]	; (80034fc <TIM_Base_SetConfig+0x13c>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d00b      	beq.n	80034b8 <TIM_Base_SetConfig+0xf8>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a17      	ldr	r2, [pc, #92]	; (8003500 <TIM_Base_SetConfig+0x140>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d007      	beq.n	80034b8 <TIM_Base_SetConfig+0xf8>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a16      	ldr	r2, [pc, #88]	; (8003504 <TIM_Base_SetConfig+0x144>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d003      	beq.n	80034b8 <TIM_Base_SetConfig+0xf8>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a15      	ldr	r2, [pc, #84]	; (8003508 <TIM_Base_SetConfig+0x148>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d103      	bne.n	80034c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	691a      	ldr	r2, [r3, #16]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d105      	bne.n	80034de <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	f023 0201 	bic.w	r2, r3, #1
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	611a      	str	r2, [r3, #16]
  }
}
 80034de:	bf00      	nop
 80034e0:	3714      	adds	r7, #20
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	40012c00 	.word	0x40012c00
 80034f0:	40000400 	.word	0x40000400
 80034f4:	40000800 	.word	0x40000800
 80034f8:	40000c00 	.word	0x40000c00
 80034fc:	40013400 	.word	0x40013400
 8003500:	40014000 	.word	0x40014000
 8003504:	40014400 	.word	0x40014400
 8003508:	40014800 	.word	0x40014800

0800350c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800350c:	b480      	push	{r7}
 800350e:	b087      	sub	sp, #28
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a1b      	ldr	r3, [r3, #32]
 800351a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a1b      	ldr	r3, [r3, #32]
 8003520:	f023 0201 	bic.w	r2, r3, #1
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800353a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800353e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f023 0303 	bic.w	r3, r3, #3
 8003546:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	4313      	orrs	r3, r2
 8003550:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	f023 0302 	bic.w	r3, r3, #2
 8003558:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	697a      	ldr	r2, [r7, #20]
 8003560:	4313      	orrs	r3, r2
 8003562:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4a2c      	ldr	r2, [pc, #176]	; (8003618 <TIM_OC1_SetConfig+0x10c>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d00f      	beq.n	800358c <TIM_OC1_SetConfig+0x80>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a2b      	ldr	r2, [pc, #172]	; (800361c <TIM_OC1_SetConfig+0x110>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d00b      	beq.n	800358c <TIM_OC1_SetConfig+0x80>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a2a      	ldr	r2, [pc, #168]	; (8003620 <TIM_OC1_SetConfig+0x114>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d007      	beq.n	800358c <TIM_OC1_SetConfig+0x80>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a29      	ldr	r2, [pc, #164]	; (8003624 <TIM_OC1_SetConfig+0x118>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d003      	beq.n	800358c <TIM_OC1_SetConfig+0x80>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a28      	ldr	r2, [pc, #160]	; (8003628 <TIM_OC1_SetConfig+0x11c>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d10c      	bne.n	80035a6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	f023 0308 	bic.w	r3, r3, #8
 8003592:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	697a      	ldr	r2, [r7, #20]
 800359a:	4313      	orrs	r3, r2
 800359c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f023 0304 	bic.w	r3, r3, #4
 80035a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a1b      	ldr	r2, [pc, #108]	; (8003618 <TIM_OC1_SetConfig+0x10c>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d00f      	beq.n	80035ce <TIM_OC1_SetConfig+0xc2>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a1a      	ldr	r2, [pc, #104]	; (800361c <TIM_OC1_SetConfig+0x110>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d00b      	beq.n	80035ce <TIM_OC1_SetConfig+0xc2>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a19      	ldr	r2, [pc, #100]	; (8003620 <TIM_OC1_SetConfig+0x114>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d007      	beq.n	80035ce <TIM_OC1_SetConfig+0xc2>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a18      	ldr	r2, [pc, #96]	; (8003624 <TIM_OC1_SetConfig+0x118>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d003      	beq.n	80035ce <TIM_OC1_SetConfig+0xc2>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a17      	ldr	r2, [pc, #92]	; (8003628 <TIM_OC1_SetConfig+0x11c>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d111      	bne.n	80035f2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80035dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	699b      	ldr	r3, [r3, #24]
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685a      	ldr	r2, [r3, #4]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	621a      	str	r2, [r3, #32]
}
 800360c:	bf00      	nop
 800360e:	371c      	adds	r7, #28
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr
 8003618:	40012c00 	.word	0x40012c00
 800361c:	40013400 	.word	0x40013400
 8003620:	40014000 	.word	0x40014000
 8003624:	40014400 	.word	0x40014400
 8003628:	40014800 	.word	0x40014800

0800362c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800362c:	b480      	push	{r7}
 800362e:	b087      	sub	sp, #28
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a1b      	ldr	r3, [r3, #32]
 8003640:	f023 0210 	bic.w	r2, r3, #16
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800365a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800365e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003666:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	021b      	lsls	r3, r3, #8
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	4313      	orrs	r3, r2
 8003672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	f023 0320 	bic.w	r3, r3, #32
 800367a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	011b      	lsls	r3, r3, #4
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	4313      	orrs	r3, r2
 8003686:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a28      	ldr	r2, [pc, #160]	; (800372c <TIM_OC2_SetConfig+0x100>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d003      	beq.n	8003698 <TIM_OC2_SetConfig+0x6c>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a27      	ldr	r2, [pc, #156]	; (8003730 <TIM_OC2_SetConfig+0x104>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d10d      	bne.n	80036b4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800369e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	011b      	lsls	r3, r3, #4
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a1d      	ldr	r2, [pc, #116]	; (800372c <TIM_OC2_SetConfig+0x100>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d00f      	beq.n	80036dc <TIM_OC2_SetConfig+0xb0>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	4a1c      	ldr	r2, [pc, #112]	; (8003730 <TIM_OC2_SetConfig+0x104>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d00b      	beq.n	80036dc <TIM_OC2_SetConfig+0xb0>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	4a1b      	ldr	r2, [pc, #108]	; (8003734 <TIM_OC2_SetConfig+0x108>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d007      	beq.n	80036dc <TIM_OC2_SetConfig+0xb0>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	4a1a      	ldr	r2, [pc, #104]	; (8003738 <TIM_OC2_SetConfig+0x10c>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d003      	beq.n	80036dc <TIM_OC2_SetConfig+0xb0>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	4a19      	ldr	r2, [pc, #100]	; (800373c <TIM_OC2_SetConfig+0x110>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d113      	bne.n	8003704 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80036ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	693a      	ldr	r2, [r7, #16]
 8003700:	4313      	orrs	r3, r2
 8003702:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685a      	ldr	r2, [r3, #4]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	697a      	ldr	r2, [r7, #20]
 800371c:	621a      	str	r2, [r3, #32]
}
 800371e:	bf00      	nop
 8003720:	371c      	adds	r7, #28
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	40012c00 	.word	0x40012c00
 8003730:	40013400 	.word	0x40013400
 8003734:	40014000 	.word	0x40014000
 8003738:	40014400 	.word	0x40014400
 800373c:	40014800 	.word	0x40014800

08003740 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003740:	b480      	push	{r7}
 8003742:	b087      	sub	sp, #28
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a1b      	ldr	r3, [r3, #32]
 800374e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a1b      	ldr	r3, [r3, #32]
 8003754:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800376e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f023 0303 	bic.w	r3, r3, #3
 800377a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	4313      	orrs	r3, r2
 8003784:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800378c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	021b      	lsls	r3, r3, #8
 8003794:	697a      	ldr	r2, [r7, #20]
 8003796:	4313      	orrs	r3, r2
 8003798:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a27      	ldr	r2, [pc, #156]	; (800383c <TIM_OC3_SetConfig+0xfc>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d003      	beq.n	80037aa <TIM_OC3_SetConfig+0x6a>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a26      	ldr	r2, [pc, #152]	; (8003840 <TIM_OC3_SetConfig+0x100>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d10d      	bne.n	80037c6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80037b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	021b      	lsls	r3, r3, #8
 80037b8:	697a      	ldr	r2, [r7, #20]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80037c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a1c      	ldr	r2, [pc, #112]	; (800383c <TIM_OC3_SetConfig+0xfc>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d00f      	beq.n	80037ee <TIM_OC3_SetConfig+0xae>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a1b      	ldr	r2, [pc, #108]	; (8003840 <TIM_OC3_SetConfig+0x100>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d00b      	beq.n	80037ee <TIM_OC3_SetConfig+0xae>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a1a      	ldr	r2, [pc, #104]	; (8003844 <TIM_OC3_SetConfig+0x104>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d007      	beq.n	80037ee <TIM_OC3_SetConfig+0xae>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a19      	ldr	r2, [pc, #100]	; (8003848 <TIM_OC3_SetConfig+0x108>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d003      	beq.n	80037ee <TIM_OC3_SetConfig+0xae>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a18      	ldr	r2, [pc, #96]	; (800384c <TIM_OC3_SetConfig+0x10c>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d113      	bne.n	8003816 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	011b      	lsls	r3, r3, #4
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	4313      	orrs	r3, r2
 8003808:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	011b      	lsls	r3, r3, #4
 8003810:	693a      	ldr	r2, [r7, #16]
 8003812:	4313      	orrs	r3, r2
 8003814:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685a      	ldr	r2, [r3, #4]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	697a      	ldr	r2, [r7, #20]
 800382e:	621a      	str	r2, [r3, #32]
}
 8003830:	bf00      	nop
 8003832:	371c      	adds	r7, #28
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	40012c00 	.word	0x40012c00
 8003840:	40013400 	.word	0x40013400
 8003844:	40014000 	.word	0x40014000
 8003848:	40014400 	.word	0x40014400
 800384c:	40014800 	.word	0x40014800

08003850 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003850:	b480      	push	{r7}
 8003852:	b087      	sub	sp, #28
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a1b      	ldr	r3, [r3, #32]
 8003864:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	69db      	ldr	r3, [r3, #28]
 8003876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800387e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800388a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	021b      	lsls	r3, r3, #8
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	4313      	orrs	r3, r2
 8003896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800389e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	031b      	lsls	r3, r3, #12
 80038a6:	693a      	ldr	r2, [r7, #16]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a18      	ldr	r2, [pc, #96]	; (8003910 <TIM_OC4_SetConfig+0xc0>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d00f      	beq.n	80038d4 <TIM_OC4_SetConfig+0x84>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a17      	ldr	r2, [pc, #92]	; (8003914 <TIM_OC4_SetConfig+0xc4>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d00b      	beq.n	80038d4 <TIM_OC4_SetConfig+0x84>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a16      	ldr	r2, [pc, #88]	; (8003918 <TIM_OC4_SetConfig+0xc8>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d007      	beq.n	80038d4 <TIM_OC4_SetConfig+0x84>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a15      	ldr	r2, [pc, #84]	; (800391c <TIM_OC4_SetConfig+0xcc>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d003      	beq.n	80038d4 <TIM_OC4_SetConfig+0x84>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4a14      	ldr	r2, [pc, #80]	; (8003920 <TIM_OC4_SetConfig+0xd0>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d109      	bne.n	80038e8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	019b      	lsls	r3, r3, #6
 80038e2:	697a      	ldr	r2, [r7, #20]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	68fa      	ldr	r2, [r7, #12]
 80038f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	685a      	ldr	r2, [r3, #4]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	621a      	str	r2, [r3, #32]
}
 8003902:	bf00      	nop
 8003904:	371c      	adds	r7, #28
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	40012c00 	.word	0x40012c00
 8003914:	40013400 	.word	0x40013400
 8003918:	40014000 	.word	0x40014000
 800391c:	40014400 	.word	0x40014400
 8003920:	40014800 	.word	0x40014800

08003924 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003924:	b480      	push	{r7}
 8003926:	b087      	sub	sp, #28
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a1b      	ldr	r3, [r3, #32]
 8003938:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800394a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003956:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	4313      	orrs	r3, r2
 8003960:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003968:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	041b      	lsls	r3, r3, #16
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	4313      	orrs	r3, r2
 8003974:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a17      	ldr	r2, [pc, #92]	; (80039d8 <TIM_OC5_SetConfig+0xb4>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d00f      	beq.n	800399e <TIM_OC5_SetConfig+0x7a>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a16      	ldr	r2, [pc, #88]	; (80039dc <TIM_OC5_SetConfig+0xb8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d00b      	beq.n	800399e <TIM_OC5_SetConfig+0x7a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a15      	ldr	r2, [pc, #84]	; (80039e0 <TIM_OC5_SetConfig+0xbc>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d007      	beq.n	800399e <TIM_OC5_SetConfig+0x7a>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a14      	ldr	r2, [pc, #80]	; (80039e4 <TIM_OC5_SetConfig+0xc0>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d003      	beq.n	800399e <TIM_OC5_SetConfig+0x7a>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a13      	ldr	r2, [pc, #76]	; (80039e8 <TIM_OC5_SetConfig+0xc4>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d109      	bne.n	80039b2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	021b      	lsls	r3, r3, #8
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	697a      	ldr	r2, [r7, #20]
 80039b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685a      	ldr	r2, [r3, #4]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	621a      	str	r2, [r3, #32]
}
 80039cc:	bf00      	nop
 80039ce:	371c      	adds	r7, #28
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr
 80039d8:	40012c00 	.word	0x40012c00
 80039dc:	40013400 	.word	0x40013400
 80039e0:	40014000 	.word	0x40014000
 80039e4:	40014400 	.word	0x40014400
 80039e8:	40014800 	.word	0x40014800

080039ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b087      	sub	sp, #28
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a1b      	ldr	r3, [r3, #32]
 8003a00:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	021b      	lsls	r3, r3, #8
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003a32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	051b      	lsls	r3, r3, #20
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a18      	ldr	r2, [pc, #96]	; (8003aa4 <TIM_OC6_SetConfig+0xb8>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d00f      	beq.n	8003a68 <TIM_OC6_SetConfig+0x7c>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4a17      	ldr	r2, [pc, #92]	; (8003aa8 <TIM_OC6_SetConfig+0xbc>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d00b      	beq.n	8003a68 <TIM_OC6_SetConfig+0x7c>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	4a16      	ldr	r2, [pc, #88]	; (8003aac <TIM_OC6_SetConfig+0xc0>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d007      	beq.n	8003a68 <TIM_OC6_SetConfig+0x7c>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a15      	ldr	r2, [pc, #84]	; (8003ab0 <TIM_OC6_SetConfig+0xc4>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d003      	beq.n	8003a68 <TIM_OC6_SetConfig+0x7c>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4a14      	ldr	r2, [pc, #80]	; (8003ab4 <TIM_OC6_SetConfig+0xc8>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d109      	bne.n	8003a7c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a6e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	029b      	lsls	r3, r3, #10
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	697a      	ldr	r2, [r7, #20]
 8003a80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685a      	ldr	r2, [r3, #4]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	621a      	str	r2, [r3, #32]
}
 8003a96:	bf00      	nop
 8003a98:	371c      	adds	r7, #28
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	40012c00 	.word	0x40012c00
 8003aa8:	40013400 	.word	0x40013400
 8003aac:	40014000 	.word	0x40014000
 8003ab0:	40014400 	.word	0x40014400
 8003ab4:	40014800 	.word	0x40014800

08003ab8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b087      	sub	sp, #28
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6a1b      	ldr	r3, [r3, #32]
 8003ac8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6a1b      	ldr	r3, [r3, #32]
 8003ace:	f023 0201 	bic.w	r2, r3, #1
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ae2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	011b      	lsls	r3, r3, #4
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	f023 030a 	bic.w	r3, r3, #10
 8003af4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	697a      	ldr	r2, [r7, #20]
 8003b08:	621a      	str	r2, [r3, #32]
}
 8003b0a:	bf00      	nop
 8003b0c:	371c      	adds	r7, #28
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr

08003b16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b16:	b480      	push	{r7}
 8003b18:	b087      	sub	sp, #28
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	60f8      	str	r0, [r7, #12]
 8003b1e:	60b9      	str	r1, [r7, #8]
 8003b20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6a1b      	ldr	r3, [r3, #32]
 8003b26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6a1b      	ldr	r3, [r3, #32]
 8003b2c:	f023 0210 	bic.w	r2, r3, #16
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	031b      	lsls	r3, r3, #12
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b52:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	011b      	lsls	r3, r3, #4
 8003b58:	697a      	ldr	r2, [r7, #20]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	621a      	str	r2, [r3, #32]
}
 8003b6a:	bf00      	nop
 8003b6c:	371c      	adds	r7, #28
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr

08003b76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b76:	b480      	push	{r7}
 8003b78:	b085      	sub	sp, #20
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
 8003b7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b8e:	683a      	ldr	r2, [r7, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	f043 0307 	orr.w	r3, r3, #7
 8003b98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68fa      	ldr	r2, [r7, #12]
 8003b9e:	609a      	str	r2, [r3, #8]
}
 8003ba0:	bf00      	nop
 8003ba2:	3714      	adds	r7, #20
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr

08003bac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b087      	sub	sp, #28
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
 8003bb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003bc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	021a      	lsls	r2, r3, #8
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	431a      	orrs	r2, r3
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	609a      	str	r2, [r3, #8]
}
 8003be0:	bf00      	nop
 8003be2:	371c      	adds	r7, #28
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr

08003bec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b087      	sub	sp, #28
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	f003 031f 	and.w	r3, r3, #31
 8003bfe:	2201      	movs	r2, #1
 8003c00:	fa02 f303 	lsl.w	r3, r2, r3
 8003c04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6a1a      	ldr	r2, [r3, #32]
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	43db      	mvns	r3, r3
 8003c0e:	401a      	ands	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6a1a      	ldr	r2, [r3, #32]
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	f003 031f 	and.w	r3, r3, #31
 8003c1e:	6879      	ldr	r1, [r7, #4]
 8003c20:	fa01 f303 	lsl.w	r3, r1, r3
 8003c24:	431a      	orrs	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	621a      	str	r2, [r3, #32]
}
 8003c2a:	bf00      	nop
 8003c2c:	371c      	adds	r7, #28
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
	...

08003c38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d101      	bne.n	8003c50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	e068      	b.n	8003d22 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a2e      	ldr	r2, [pc, #184]	; (8003d30 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d004      	beq.n	8003c84 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a2d      	ldr	r2, [pc, #180]	; (8003d34 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d108      	bne.n	8003c96 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003c8a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c9c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68fa      	ldr	r2, [r7, #12]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a1e      	ldr	r2, [pc, #120]	; (8003d30 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d01d      	beq.n	8003cf6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cc2:	d018      	beq.n	8003cf6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a1b      	ldr	r2, [pc, #108]	; (8003d38 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d013      	beq.n	8003cf6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a1a      	ldr	r2, [pc, #104]	; (8003d3c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d00e      	beq.n	8003cf6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a18      	ldr	r2, [pc, #96]	; (8003d40 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d009      	beq.n	8003cf6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a13      	ldr	r2, [pc, #76]	; (8003d34 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d004      	beq.n	8003cf6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a14      	ldr	r2, [pc, #80]	; (8003d44 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d10c      	bne.n	8003d10 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cfc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	68ba      	ldr	r2, [r7, #8]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68ba      	ldr	r2, [r7, #8]
 8003d0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3714      	adds	r7, #20
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	40012c00 	.word	0x40012c00
 8003d34:	40013400 	.word	0x40013400
 8003d38:	40000400 	.word	0x40000400
 8003d3c:	40000800 	.word	0x40000800
 8003d40:	40000c00 	.word	0x40000c00
 8003d44:	40014000 	.word	0x40014000

08003d48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d64:	bf00      	nop
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003d78:	bf00      	nop
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr

08003d84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d101      	bne.n	8003d96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e040      	b.n	8003e18 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d106      	bne.n	8003dac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f7fc fe38 	bl	8000a1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2224      	movs	r2, #36	; 0x24
 8003db0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 0201 	bic.w	r2, r2, #1
 8003dc0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d002      	beq.n	8003dd0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f000 fb6a 	bl	80044a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f000 f8af 	bl	8003f34 <UART_SetConfig>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d101      	bne.n	8003de0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e01b      	b.n	8003e18 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	689a      	ldr	r2, [r3, #8]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003dfe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f042 0201 	orr.w	r2, r2, #1
 8003e0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f000 fbe9 	bl	80045e8 <UART_CheckIdleState>
 8003e16:	4603      	mov	r3, r0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3708      	adds	r7, #8
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b08a      	sub	sp, #40	; 0x28
 8003e24:	af02      	add	r7, sp, #8
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	603b      	str	r3, [r7, #0]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e34:	2b20      	cmp	r3, #32
 8003e36:	d178      	bne.n	8003f2a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d002      	beq.n	8003e44 <HAL_UART_Transmit+0x24>
 8003e3e:	88fb      	ldrh	r3, [r7, #6]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d101      	bne.n	8003e48 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e071      	b.n	8003f2c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2221      	movs	r2, #33	; 0x21
 8003e54:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e56:	f7fc ffb9 	bl	8000dcc <HAL_GetTick>
 8003e5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	88fa      	ldrh	r2, [r7, #6]
 8003e60:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	88fa      	ldrh	r2, [r7, #6]
 8003e68:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e74:	d108      	bne.n	8003e88 <HAL_UART_Transmit+0x68>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d104      	bne.n	8003e88 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	61bb      	str	r3, [r7, #24]
 8003e86:	e003      	b.n	8003e90 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e90:	e030      	b.n	8003ef4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	9300      	str	r3, [sp, #0]
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	2180      	movs	r1, #128	; 0x80
 8003e9c:	68f8      	ldr	r0, [r7, #12]
 8003e9e:	f000 fc4b 	bl	8004738 <UART_WaitOnFlagUntilTimeout>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d004      	beq.n	8003eb2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2220      	movs	r2, #32
 8003eac:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e03c      	b.n	8003f2c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d10b      	bne.n	8003ed0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	881a      	ldrh	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ec4:	b292      	uxth	r2, r2
 8003ec6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	3302      	adds	r3, #2
 8003ecc:	61bb      	str	r3, [r7, #24]
 8003ece:	e008      	b.n	8003ee2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	781a      	ldrb	r2, [r3, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	b292      	uxth	r2, r2
 8003eda:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	3301      	adds	r3, #1
 8003ee0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	3b01      	subs	r3, #1
 8003eec:	b29a      	uxth	r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1c8      	bne.n	8003e92 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	9300      	str	r3, [sp, #0]
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	2200      	movs	r2, #0
 8003f08:	2140      	movs	r1, #64	; 0x40
 8003f0a:	68f8      	ldr	r0, [r7, #12]
 8003f0c:	f000 fc14 	bl	8004738 <UART_WaitOnFlagUntilTimeout>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d004      	beq.n	8003f20 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2220      	movs	r2, #32
 8003f1a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e005      	b.n	8003f2c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2220      	movs	r2, #32
 8003f24:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003f26:	2300      	movs	r3, #0
 8003f28:	e000      	b.n	8003f2c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003f2a:	2302      	movs	r3, #2
  }
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3720      	adds	r7, #32
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f38:	b08a      	sub	sp, #40	; 0x28
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	689a      	ldr	r2, [r3, #8]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	691b      	ldr	r3, [r3, #16]
 8003f4c:	431a      	orrs	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	431a      	orrs	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	69db      	ldr	r3, [r3, #28]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	4ba4      	ldr	r3, [pc, #656]	; (80041f4 <UART_SetConfig+0x2c0>)
 8003f64:	4013      	ands	r3, r2
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	6812      	ldr	r2, [r2, #0]
 8003f6a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003f6c:	430b      	orrs	r3, r1
 8003f6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	68da      	ldr	r2, [r3, #12]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	430a      	orrs	r2, r1
 8003f84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a99      	ldr	r2, [pc, #612]	; (80041f8 <UART_SetConfig+0x2c4>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d004      	beq.n	8003fa0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6a1b      	ldr	r3, [r3, #32]
 8003f9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a90      	ldr	r2, [pc, #576]	; (80041fc <UART_SetConfig+0x2c8>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d126      	bne.n	800400c <UART_SetConfig+0xd8>
 8003fbe:	4b90      	ldr	r3, [pc, #576]	; (8004200 <UART_SetConfig+0x2cc>)
 8003fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fc4:	f003 0303 	and.w	r3, r3, #3
 8003fc8:	2b03      	cmp	r3, #3
 8003fca:	d81b      	bhi.n	8004004 <UART_SetConfig+0xd0>
 8003fcc:	a201      	add	r2, pc, #4	; (adr r2, 8003fd4 <UART_SetConfig+0xa0>)
 8003fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd2:	bf00      	nop
 8003fd4:	08003fe5 	.word	0x08003fe5
 8003fd8:	08003ff5 	.word	0x08003ff5
 8003fdc:	08003fed 	.word	0x08003fed
 8003fe0:	08003ffd 	.word	0x08003ffd
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fea:	e116      	b.n	800421a <UART_SetConfig+0x2e6>
 8003fec:	2302      	movs	r3, #2
 8003fee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ff2:	e112      	b.n	800421a <UART_SetConfig+0x2e6>
 8003ff4:	2304      	movs	r3, #4
 8003ff6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ffa:	e10e      	b.n	800421a <UART_SetConfig+0x2e6>
 8003ffc:	2308      	movs	r3, #8
 8003ffe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004002:	e10a      	b.n	800421a <UART_SetConfig+0x2e6>
 8004004:	2310      	movs	r3, #16
 8004006:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800400a:	e106      	b.n	800421a <UART_SetConfig+0x2e6>
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a7c      	ldr	r2, [pc, #496]	; (8004204 <UART_SetConfig+0x2d0>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d138      	bne.n	8004088 <UART_SetConfig+0x154>
 8004016:	4b7a      	ldr	r3, [pc, #488]	; (8004200 <UART_SetConfig+0x2cc>)
 8004018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800401c:	f003 030c 	and.w	r3, r3, #12
 8004020:	2b0c      	cmp	r3, #12
 8004022:	d82d      	bhi.n	8004080 <UART_SetConfig+0x14c>
 8004024:	a201      	add	r2, pc, #4	; (adr r2, 800402c <UART_SetConfig+0xf8>)
 8004026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800402a:	bf00      	nop
 800402c:	08004061 	.word	0x08004061
 8004030:	08004081 	.word	0x08004081
 8004034:	08004081 	.word	0x08004081
 8004038:	08004081 	.word	0x08004081
 800403c:	08004071 	.word	0x08004071
 8004040:	08004081 	.word	0x08004081
 8004044:	08004081 	.word	0x08004081
 8004048:	08004081 	.word	0x08004081
 800404c:	08004069 	.word	0x08004069
 8004050:	08004081 	.word	0x08004081
 8004054:	08004081 	.word	0x08004081
 8004058:	08004081 	.word	0x08004081
 800405c:	08004079 	.word	0x08004079
 8004060:	2300      	movs	r3, #0
 8004062:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004066:	e0d8      	b.n	800421a <UART_SetConfig+0x2e6>
 8004068:	2302      	movs	r3, #2
 800406a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800406e:	e0d4      	b.n	800421a <UART_SetConfig+0x2e6>
 8004070:	2304      	movs	r3, #4
 8004072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004076:	e0d0      	b.n	800421a <UART_SetConfig+0x2e6>
 8004078:	2308      	movs	r3, #8
 800407a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800407e:	e0cc      	b.n	800421a <UART_SetConfig+0x2e6>
 8004080:	2310      	movs	r3, #16
 8004082:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004086:	e0c8      	b.n	800421a <UART_SetConfig+0x2e6>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a5e      	ldr	r2, [pc, #376]	; (8004208 <UART_SetConfig+0x2d4>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d125      	bne.n	80040de <UART_SetConfig+0x1aa>
 8004092:	4b5b      	ldr	r3, [pc, #364]	; (8004200 <UART_SetConfig+0x2cc>)
 8004094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004098:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800409c:	2b30      	cmp	r3, #48	; 0x30
 800409e:	d016      	beq.n	80040ce <UART_SetConfig+0x19a>
 80040a0:	2b30      	cmp	r3, #48	; 0x30
 80040a2:	d818      	bhi.n	80040d6 <UART_SetConfig+0x1a2>
 80040a4:	2b20      	cmp	r3, #32
 80040a6:	d00a      	beq.n	80040be <UART_SetConfig+0x18a>
 80040a8:	2b20      	cmp	r3, #32
 80040aa:	d814      	bhi.n	80040d6 <UART_SetConfig+0x1a2>
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d002      	beq.n	80040b6 <UART_SetConfig+0x182>
 80040b0:	2b10      	cmp	r3, #16
 80040b2:	d008      	beq.n	80040c6 <UART_SetConfig+0x192>
 80040b4:	e00f      	b.n	80040d6 <UART_SetConfig+0x1a2>
 80040b6:	2300      	movs	r3, #0
 80040b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040bc:	e0ad      	b.n	800421a <UART_SetConfig+0x2e6>
 80040be:	2302      	movs	r3, #2
 80040c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040c4:	e0a9      	b.n	800421a <UART_SetConfig+0x2e6>
 80040c6:	2304      	movs	r3, #4
 80040c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040cc:	e0a5      	b.n	800421a <UART_SetConfig+0x2e6>
 80040ce:	2308      	movs	r3, #8
 80040d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040d4:	e0a1      	b.n	800421a <UART_SetConfig+0x2e6>
 80040d6:	2310      	movs	r3, #16
 80040d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040dc:	e09d      	b.n	800421a <UART_SetConfig+0x2e6>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a4a      	ldr	r2, [pc, #296]	; (800420c <UART_SetConfig+0x2d8>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d125      	bne.n	8004134 <UART_SetConfig+0x200>
 80040e8:	4b45      	ldr	r3, [pc, #276]	; (8004200 <UART_SetConfig+0x2cc>)
 80040ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80040f2:	2bc0      	cmp	r3, #192	; 0xc0
 80040f4:	d016      	beq.n	8004124 <UART_SetConfig+0x1f0>
 80040f6:	2bc0      	cmp	r3, #192	; 0xc0
 80040f8:	d818      	bhi.n	800412c <UART_SetConfig+0x1f8>
 80040fa:	2b80      	cmp	r3, #128	; 0x80
 80040fc:	d00a      	beq.n	8004114 <UART_SetConfig+0x1e0>
 80040fe:	2b80      	cmp	r3, #128	; 0x80
 8004100:	d814      	bhi.n	800412c <UART_SetConfig+0x1f8>
 8004102:	2b00      	cmp	r3, #0
 8004104:	d002      	beq.n	800410c <UART_SetConfig+0x1d8>
 8004106:	2b40      	cmp	r3, #64	; 0x40
 8004108:	d008      	beq.n	800411c <UART_SetConfig+0x1e8>
 800410a:	e00f      	b.n	800412c <UART_SetConfig+0x1f8>
 800410c:	2300      	movs	r3, #0
 800410e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004112:	e082      	b.n	800421a <UART_SetConfig+0x2e6>
 8004114:	2302      	movs	r3, #2
 8004116:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800411a:	e07e      	b.n	800421a <UART_SetConfig+0x2e6>
 800411c:	2304      	movs	r3, #4
 800411e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004122:	e07a      	b.n	800421a <UART_SetConfig+0x2e6>
 8004124:	2308      	movs	r3, #8
 8004126:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800412a:	e076      	b.n	800421a <UART_SetConfig+0x2e6>
 800412c:	2310      	movs	r3, #16
 800412e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004132:	e072      	b.n	800421a <UART_SetConfig+0x2e6>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a35      	ldr	r2, [pc, #212]	; (8004210 <UART_SetConfig+0x2dc>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d12a      	bne.n	8004194 <UART_SetConfig+0x260>
 800413e:	4b30      	ldr	r3, [pc, #192]	; (8004200 <UART_SetConfig+0x2cc>)
 8004140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004144:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004148:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800414c:	d01a      	beq.n	8004184 <UART_SetConfig+0x250>
 800414e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004152:	d81b      	bhi.n	800418c <UART_SetConfig+0x258>
 8004154:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004158:	d00c      	beq.n	8004174 <UART_SetConfig+0x240>
 800415a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800415e:	d815      	bhi.n	800418c <UART_SetConfig+0x258>
 8004160:	2b00      	cmp	r3, #0
 8004162:	d003      	beq.n	800416c <UART_SetConfig+0x238>
 8004164:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004168:	d008      	beq.n	800417c <UART_SetConfig+0x248>
 800416a:	e00f      	b.n	800418c <UART_SetConfig+0x258>
 800416c:	2300      	movs	r3, #0
 800416e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004172:	e052      	b.n	800421a <UART_SetConfig+0x2e6>
 8004174:	2302      	movs	r3, #2
 8004176:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800417a:	e04e      	b.n	800421a <UART_SetConfig+0x2e6>
 800417c:	2304      	movs	r3, #4
 800417e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004182:	e04a      	b.n	800421a <UART_SetConfig+0x2e6>
 8004184:	2308      	movs	r3, #8
 8004186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800418a:	e046      	b.n	800421a <UART_SetConfig+0x2e6>
 800418c:	2310      	movs	r3, #16
 800418e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004192:	e042      	b.n	800421a <UART_SetConfig+0x2e6>
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a17      	ldr	r2, [pc, #92]	; (80041f8 <UART_SetConfig+0x2c4>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d13a      	bne.n	8004214 <UART_SetConfig+0x2e0>
 800419e:	4b18      	ldr	r3, [pc, #96]	; (8004200 <UART_SetConfig+0x2cc>)
 80041a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041a4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80041a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041ac:	d01a      	beq.n	80041e4 <UART_SetConfig+0x2b0>
 80041ae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041b2:	d81b      	bhi.n	80041ec <UART_SetConfig+0x2b8>
 80041b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041b8:	d00c      	beq.n	80041d4 <UART_SetConfig+0x2a0>
 80041ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041be:	d815      	bhi.n	80041ec <UART_SetConfig+0x2b8>
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d003      	beq.n	80041cc <UART_SetConfig+0x298>
 80041c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041c8:	d008      	beq.n	80041dc <UART_SetConfig+0x2a8>
 80041ca:	e00f      	b.n	80041ec <UART_SetConfig+0x2b8>
 80041cc:	2300      	movs	r3, #0
 80041ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041d2:	e022      	b.n	800421a <UART_SetConfig+0x2e6>
 80041d4:	2302      	movs	r3, #2
 80041d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041da:	e01e      	b.n	800421a <UART_SetConfig+0x2e6>
 80041dc:	2304      	movs	r3, #4
 80041de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041e2:	e01a      	b.n	800421a <UART_SetConfig+0x2e6>
 80041e4:	2308      	movs	r3, #8
 80041e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041ea:	e016      	b.n	800421a <UART_SetConfig+0x2e6>
 80041ec:	2310      	movs	r3, #16
 80041ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041f2:	e012      	b.n	800421a <UART_SetConfig+0x2e6>
 80041f4:	efff69f3 	.word	0xefff69f3
 80041f8:	40008000 	.word	0x40008000
 80041fc:	40013800 	.word	0x40013800
 8004200:	40021000 	.word	0x40021000
 8004204:	40004400 	.word	0x40004400
 8004208:	40004800 	.word	0x40004800
 800420c:	40004c00 	.word	0x40004c00
 8004210:	40005000 	.word	0x40005000
 8004214:	2310      	movs	r3, #16
 8004216:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a9f      	ldr	r2, [pc, #636]	; (800449c <UART_SetConfig+0x568>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d17a      	bne.n	800431a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004224:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004228:	2b08      	cmp	r3, #8
 800422a:	d824      	bhi.n	8004276 <UART_SetConfig+0x342>
 800422c:	a201      	add	r2, pc, #4	; (adr r2, 8004234 <UART_SetConfig+0x300>)
 800422e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004232:	bf00      	nop
 8004234:	08004259 	.word	0x08004259
 8004238:	08004277 	.word	0x08004277
 800423c:	08004261 	.word	0x08004261
 8004240:	08004277 	.word	0x08004277
 8004244:	08004267 	.word	0x08004267
 8004248:	08004277 	.word	0x08004277
 800424c:	08004277 	.word	0x08004277
 8004250:	08004277 	.word	0x08004277
 8004254:	0800426f 	.word	0x0800426f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004258:	f7fd fe94 	bl	8001f84 <HAL_RCC_GetPCLK1Freq>
 800425c:	61f8      	str	r0, [r7, #28]
        break;
 800425e:	e010      	b.n	8004282 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004260:	4b8f      	ldr	r3, [pc, #572]	; (80044a0 <UART_SetConfig+0x56c>)
 8004262:	61fb      	str	r3, [r7, #28]
        break;
 8004264:	e00d      	b.n	8004282 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004266:	f7fd fdf5 	bl	8001e54 <HAL_RCC_GetSysClockFreq>
 800426a:	61f8      	str	r0, [r7, #28]
        break;
 800426c:	e009      	b.n	8004282 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800426e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004272:	61fb      	str	r3, [r7, #28]
        break;
 8004274:	e005      	b.n	8004282 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004276:	2300      	movs	r3, #0
 8004278:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004280:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 80fb 	beq.w	8004480 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	685a      	ldr	r2, [r3, #4]
 800428e:	4613      	mov	r3, r2
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	4413      	add	r3, r2
 8004294:	69fa      	ldr	r2, [r7, #28]
 8004296:	429a      	cmp	r2, r3
 8004298:	d305      	bcc.n	80042a6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80042a0:	69fa      	ldr	r2, [r7, #28]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d903      	bls.n	80042ae <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80042ac:	e0e8      	b.n	8004480 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	2200      	movs	r2, #0
 80042b2:	461c      	mov	r4, r3
 80042b4:	4615      	mov	r5, r2
 80042b6:	f04f 0200 	mov.w	r2, #0
 80042ba:	f04f 0300 	mov.w	r3, #0
 80042be:	022b      	lsls	r3, r5, #8
 80042c0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80042c4:	0222      	lsls	r2, r4, #8
 80042c6:	68f9      	ldr	r1, [r7, #12]
 80042c8:	6849      	ldr	r1, [r1, #4]
 80042ca:	0849      	lsrs	r1, r1, #1
 80042cc:	2000      	movs	r0, #0
 80042ce:	4688      	mov	r8, r1
 80042d0:	4681      	mov	r9, r0
 80042d2:	eb12 0a08 	adds.w	sl, r2, r8
 80042d6:	eb43 0b09 	adc.w	fp, r3, r9
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	603b      	str	r3, [r7, #0]
 80042e2:	607a      	str	r2, [r7, #4]
 80042e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042e8:	4650      	mov	r0, sl
 80042ea:	4659      	mov	r1, fp
 80042ec:	f7fb ffc0 	bl	8000270 <__aeabi_uldivmod>
 80042f0:	4602      	mov	r2, r0
 80042f2:	460b      	mov	r3, r1
 80042f4:	4613      	mov	r3, r2
 80042f6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80042f8:	69bb      	ldr	r3, [r7, #24]
 80042fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80042fe:	d308      	bcc.n	8004312 <UART_SetConfig+0x3de>
 8004300:	69bb      	ldr	r3, [r7, #24]
 8004302:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004306:	d204      	bcs.n	8004312 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	60da      	str	r2, [r3, #12]
 8004310:	e0b6      	b.n	8004480 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004318:	e0b2      	b.n	8004480 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	69db      	ldr	r3, [r3, #28]
 800431e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004322:	d15e      	bne.n	80043e2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004324:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004328:	2b08      	cmp	r3, #8
 800432a:	d828      	bhi.n	800437e <UART_SetConfig+0x44a>
 800432c:	a201      	add	r2, pc, #4	; (adr r2, 8004334 <UART_SetConfig+0x400>)
 800432e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004332:	bf00      	nop
 8004334:	08004359 	.word	0x08004359
 8004338:	08004361 	.word	0x08004361
 800433c:	08004369 	.word	0x08004369
 8004340:	0800437f 	.word	0x0800437f
 8004344:	0800436f 	.word	0x0800436f
 8004348:	0800437f 	.word	0x0800437f
 800434c:	0800437f 	.word	0x0800437f
 8004350:	0800437f 	.word	0x0800437f
 8004354:	08004377 	.word	0x08004377
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004358:	f7fd fe14 	bl	8001f84 <HAL_RCC_GetPCLK1Freq>
 800435c:	61f8      	str	r0, [r7, #28]
        break;
 800435e:	e014      	b.n	800438a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004360:	f7fd fe26 	bl	8001fb0 <HAL_RCC_GetPCLK2Freq>
 8004364:	61f8      	str	r0, [r7, #28]
        break;
 8004366:	e010      	b.n	800438a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004368:	4b4d      	ldr	r3, [pc, #308]	; (80044a0 <UART_SetConfig+0x56c>)
 800436a:	61fb      	str	r3, [r7, #28]
        break;
 800436c:	e00d      	b.n	800438a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800436e:	f7fd fd71 	bl	8001e54 <HAL_RCC_GetSysClockFreq>
 8004372:	61f8      	str	r0, [r7, #28]
        break;
 8004374:	e009      	b.n	800438a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004376:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800437a:	61fb      	str	r3, [r7, #28]
        break;
 800437c:	e005      	b.n	800438a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800437e:	2300      	movs	r3, #0
 8004380:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004388:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d077      	beq.n	8004480 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	005a      	lsls	r2, r3, #1
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	085b      	lsrs	r3, r3, #1
 800439a:	441a      	add	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	2b0f      	cmp	r3, #15
 80043aa:	d916      	bls.n	80043da <UART_SetConfig+0x4a6>
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043b2:	d212      	bcs.n	80043da <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	f023 030f 	bic.w	r3, r3, #15
 80043bc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	085b      	lsrs	r3, r3, #1
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	8afb      	ldrh	r3, [r7, #22]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	8afa      	ldrh	r2, [r7, #22]
 80043d6:	60da      	str	r2, [r3, #12]
 80043d8:	e052      	b.n	8004480 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80043e0:	e04e      	b.n	8004480 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80043e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80043e6:	2b08      	cmp	r3, #8
 80043e8:	d827      	bhi.n	800443a <UART_SetConfig+0x506>
 80043ea:	a201      	add	r2, pc, #4	; (adr r2, 80043f0 <UART_SetConfig+0x4bc>)
 80043ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043f0:	08004415 	.word	0x08004415
 80043f4:	0800441d 	.word	0x0800441d
 80043f8:	08004425 	.word	0x08004425
 80043fc:	0800443b 	.word	0x0800443b
 8004400:	0800442b 	.word	0x0800442b
 8004404:	0800443b 	.word	0x0800443b
 8004408:	0800443b 	.word	0x0800443b
 800440c:	0800443b 	.word	0x0800443b
 8004410:	08004433 	.word	0x08004433
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004414:	f7fd fdb6 	bl	8001f84 <HAL_RCC_GetPCLK1Freq>
 8004418:	61f8      	str	r0, [r7, #28]
        break;
 800441a:	e014      	b.n	8004446 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800441c:	f7fd fdc8 	bl	8001fb0 <HAL_RCC_GetPCLK2Freq>
 8004420:	61f8      	str	r0, [r7, #28]
        break;
 8004422:	e010      	b.n	8004446 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004424:	4b1e      	ldr	r3, [pc, #120]	; (80044a0 <UART_SetConfig+0x56c>)
 8004426:	61fb      	str	r3, [r7, #28]
        break;
 8004428:	e00d      	b.n	8004446 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800442a:	f7fd fd13 	bl	8001e54 <HAL_RCC_GetSysClockFreq>
 800442e:	61f8      	str	r0, [r7, #28]
        break;
 8004430:	e009      	b.n	8004446 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004432:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004436:	61fb      	str	r3, [r7, #28]
        break;
 8004438:	e005      	b.n	8004446 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004444:	bf00      	nop
    }

    if (pclk != 0U)
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d019      	beq.n	8004480 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	085a      	lsrs	r2, r3, #1
 8004452:	69fb      	ldr	r3, [r7, #28]
 8004454:	441a      	add	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	fbb2 f3f3 	udiv	r3, r2, r3
 800445e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	2b0f      	cmp	r3, #15
 8004464:	d909      	bls.n	800447a <UART_SetConfig+0x546>
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800446c:	d205      	bcs.n	800447a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	b29a      	uxth	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	60da      	str	r2, [r3, #12]
 8004478:	e002      	b.n	8004480 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800448c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004490:	4618      	mov	r0, r3
 8004492:	3728      	adds	r7, #40	; 0x28
 8004494:	46bd      	mov	sp, r7
 8004496:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800449a:	bf00      	nop
 800449c:	40008000 	.word	0x40008000
 80044a0:	00f42400 	.word	0x00f42400

080044a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b0:	f003 0308 	and.w	r3, r3, #8
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d00a      	beq.n	80044ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	430a      	orrs	r2, r1
 80044cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00a      	beq.n	80044f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	430a      	orrs	r2, r1
 80044ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d00a      	beq.n	8004512 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	430a      	orrs	r2, r1
 8004510:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004516:	f003 0304 	and.w	r3, r3, #4
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00a      	beq.n	8004534 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	430a      	orrs	r2, r1
 8004532:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004538:	f003 0310 	and.w	r3, r3, #16
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00a      	beq.n	8004556 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	430a      	orrs	r2, r1
 8004554:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455a:	f003 0320 	and.w	r3, r3, #32
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00a      	beq.n	8004578 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	430a      	orrs	r2, r1
 8004576:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004580:	2b00      	cmp	r3, #0
 8004582:	d01a      	beq.n	80045ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045a2:	d10a      	bne.n	80045ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	430a      	orrs	r2, r1
 80045b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d00a      	beq.n	80045dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	430a      	orrs	r2, r1
 80045da:	605a      	str	r2, [r3, #4]
  }
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b098      	sub	sp, #96	; 0x60
 80045ec:	af02      	add	r7, sp, #8
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80045f8:	f7fc fbe8 	bl	8000dcc <HAL_GetTick>
 80045fc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0308 	and.w	r3, r3, #8
 8004608:	2b08      	cmp	r3, #8
 800460a:	d12e      	bne.n	800466a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800460c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004614:	2200      	movs	r2, #0
 8004616:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f88c 	bl	8004738 <UART_WaitOnFlagUntilTimeout>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d021      	beq.n	800466a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800462c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800462e:	e853 3f00 	ldrex	r3, [r3]
 8004632:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004636:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800463a:	653b      	str	r3, [r7, #80]	; 0x50
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	461a      	mov	r2, r3
 8004642:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004644:	647b      	str	r3, [r7, #68]	; 0x44
 8004646:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004648:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800464a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800464c:	e841 2300 	strex	r3, r2, [r1]
 8004650:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004652:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004654:	2b00      	cmp	r3, #0
 8004656:	d1e6      	bne.n	8004626 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2220      	movs	r2, #32
 800465c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e062      	b.n	8004730 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0304 	and.w	r3, r3, #4
 8004674:	2b04      	cmp	r3, #4
 8004676:	d149      	bne.n	800470c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004678:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800467c:	9300      	str	r3, [sp, #0]
 800467e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004680:	2200      	movs	r2, #0
 8004682:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f856 	bl	8004738 <UART_WaitOnFlagUntilTimeout>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d03c      	beq.n	800470c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469a:	e853 3f00 	ldrex	r3, [r3]
 800469e:	623b      	str	r3, [r7, #32]
   return(result);
 80046a0:	6a3b      	ldr	r3, [r7, #32]
 80046a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80046a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	461a      	mov	r2, r3
 80046ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046b0:	633b      	str	r3, [r7, #48]	; 0x30
 80046b2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80046b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046b8:	e841 2300 	strex	r3, r2, [r1]
 80046bc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80046be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d1e6      	bne.n	8004692 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	3308      	adds	r3, #8
 80046ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	e853 3f00 	ldrex	r3, [r3]
 80046d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f023 0301 	bic.w	r3, r3, #1
 80046da:	64bb      	str	r3, [r7, #72]	; 0x48
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	3308      	adds	r3, #8
 80046e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80046e4:	61fa      	str	r2, [r7, #28]
 80046e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e8:	69b9      	ldr	r1, [r7, #24]
 80046ea:	69fa      	ldr	r2, [r7, #28]
 80046ec:	e841 2300 	strex	r3, r2, [r1]
 80046f0:	617b      	str	r3, [r7, #20]
   return(result);
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1e5      	bne.n	80046c4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2220      	movs	r2, #32
 80046fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e011      	b.n	8004730 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2220      	movs	r2, #32
 8004710:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2220      	movs	r2, #32
 8004716:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	3758      	adds	r7, #88	; 0x58
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	603b      	str	r3, [r7, #0]
 8004744:	4613      	mov	r3, r2
 8004746:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004748:	e04f      	b.n	80047ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800474a:	69bb      	ldr	r3, [r7, #24]
 800474c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004750:	d04b      	beq.n	80047ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004752:	f7fc fb3b 	bl	8000dcc <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	69ba      	ldr	r2, [r7, #24]
 800475e:	429a      	cmp	r2, r3
 8004760:	d302      	bcc.n	8004768 <UART_WaitOnFlagUntilTimeout+0x30>
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d101      	bne.n	800476c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e04e      	b.n	800480a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0304 	and.w	r3, r3, #4
 8004776:	2b00      	cmp	r3, #0
 8004778:	d037      	beq.n	80047ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	2b80      	cmp	r3, #128	; 0x80
 800477e:	d034      	beq.n	80047ea <UART_WaitOnFlagUntilTimeout+0xb2>
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	2b40      	cmp	r3, #64	; 0x40
 8004784:	d031      	beq.n	80047ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	69db      	ldr	r3, [r3, #28]
 800478c:	f003 0308 	and.w	r3, r3, #8
 8004790:	2b08      	cmp	r3, #8
 8004792:	d110      	bne.n	80047b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2208      	movs	r2, #8
 800479a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800479c:	68f8      	ldr	r0, [r7, #12]
 800479e:	f000 f838 	bl	8004812 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2208      	movs	r2, #8
 80047a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e029      	b.n	800480a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	69db      	ldr	r3, [r3, #28]
 80047bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047c4:	d111      	bne.n	80047ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80047ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f000 f81e 	bl	8004812 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2220      	movs	r2, #32
 80047da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e00f      	b.n	800480a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	69da      	ldr	r2, [r3, #28]
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	4013      	ands	r3, r2
 80047f4:	68ba      	ldr	r2, [r7, #8]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	bf0c      	ite	eq
 80047fa:	2301      	moveq	r3, #1
 80047fc:	2300      	movne	r3, #0
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	461a      	mov	r2, r3
 8004802:	79fb      	ldrb	r3, [r7, #7]
 8004804:	429a      	cmp	r2, r3
 8004806:	d0a0      	beq.n	800474a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3710      	adds	r7, #16
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004812:	b480      	push	{r7}
 8004814:	b095      	sub	sp, #84	; 0x54
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004822:	e853 3f00 	ldrex	r3, [r3]
 8004826:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800482a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800482e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	461a      	mov	r2, r3
 8004836:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004838:	643b      	str	r3, [r7, #64]	; 0x40
 800483a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800483c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800483e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004840:	e841 2300 	strex	r3, r2, [r1]
 8004844:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1e6      	bne.n	800481a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	3308      	adds	r3, #8
 8004852:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004854:	6a3b      	ldr	r3, [r7, #32]
 8004856:	e853 3f00 	ldrex	r3, [r3]
 800485a:	61fb      	str	r3, [r7, #28]
   return(result);
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	f023 0301 	bic.w	r3, r3, #1
 8004862:	64bb      	str	r3, [r7, #72]	; 0x48
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	3308      	adds	r3, #8
 800486a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800486c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800486e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004870:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004872:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004874:	e841 2300 	strex	r3, r2, [r1]
 8004878:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800487a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487c:	2b00      	cmp	r3, #0
 800487e:	d1e5      	bne.n	800484c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004884:	2b01      	cmp	r3, #1
 8004886:	d118      	bne.n	80048ba <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	e853 3f00 	ldrex	r3, [r3]
 8004894:	60bb      	str	r3, [r7, #8]
   return(result);
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	f023 0310 	bic.w	r3, r3, #16
 800489c:	647b      	str	r3, [r7, #68]	; 0x44
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	461a      	mov	r2, r3
 80048a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048a6:	61bb      	str	r3, [r7, #24]
 80048a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048aa:	6979      	ldr	r1, [r7, #20]
 80048ac:	69ba      	ldr	r2, [r7, #24]
 80048ae:	e841 2300 	strex	r3, r2, [r1]
 80048b2:	613b      	str	r3, [r7, #16]
   return(result);
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d1e6      	bne.n	8004888 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2220      	movs	r2, #32
 80048be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80048ce:	bf00      	nop
 80048d0:	3754      	adds	r7, #84	; 0x54
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr
	...

080048dc <std>:
 80048dc:	2300      	movs	r3, #0
 80048de:	b510      	push	{r4, lr}
 80048e0:	4604      	mov	r4, r0
 80048e2:	e9c0 3300 	strd	r3, r3, [r0]
 80048e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80048ea:	6083      	str	r3, [r0, #8]
 80048ec:	8181      	strh	r1, [r0, #12]
 80048ee:	6643      	str	r3, [r0, #100]	; 0x64
 80048f0:	81c2      	strh	r2, [r0, #14]
 80048f2:	6183      	str	r3, [r0, #24]
 80048f4:	4619      	mov	r1, r3
 80048f6:	2208      	movs	r2, #8
 80048f8:	305c      	adds	r0, #92	; 0x5c
 80048fa:	f000 f9e5 	bl	8004cc8 <memset>
 80048fe:	4b05      	ldr	r3, [pc, #20]	; (8004914 <std+0x38>)
 8004900:	6263      	str	r3, [r4, #36]	; 0x24
 8004902:	4b05      	ldr	r3, [pc, #20]	; (8004918 <std+0x3c>)
 8004904:	62a3      	str	r3, [r4, #40]	; 0x28
 8004906:	4b05      	ldr	r3, [pc, #20]	; (800491c <std+0x40>)
 8004908:	62e3      	str	r3, [r4, #44]	; 0x2c
 800490a:	4b05      	ldr	r3, [pc, #20]	; (8004920 <std+0x44>)
 800490c:	6224      	str	r4, [r4, #32]
 800490e:	6323      	str	r3, [r4, #48]	; 0x30
 8004910:	bd10      	pop	{r4, pc}
 8004912:	bf00      	nop
 8004914:	08004b19 	.word	0x08004b19
 8004918:	08004b3b 	.word	0x08004b3b
 800491c:	08004b73 	.word	0x08004b73
 8004920:	08004b97 	.word	0x08004b97

08004924 <stdio_exit_handler>:
 8004924:	4a02      	ldr	r2, [pc, #8]	; (8004930 <stdio_exit_handler+0xc>)
 8004926:	4903      	ldr	r1, [pc, #12]	; (8004934 <stdio_exit_handler+0x10>)
 8004928:	4803      	ldr	r0, [pc, #12]	; (8004938 <stdio_exit_handler+0x14>)
 800492a:	f000 b869 	b.w	8004a00 <_fwalk_sglue>
 800492e:	bf00      	nop
 8004930:	2000000c 	.word	0x2000000c
 8004934:	08005661 	.word	0x08005661
 8004938:	20000018 	.word	0x20000018

0800493c <cleanup_stdio>:
 800493c:	6841      	ldr	r1, [r0, #4]
 800493e:	4b0c      	ldr	r3, [pc, #48]	; (8004970 <cleanup_stdio+0x34>)
 8004940:	4299      	cmp	r1, r3
 8004942:	b510      	push	{r4, lr}
 8004944:	4604      	mov	r4, r0
 8004946:	d001      	beq.n	800494c <cleanup_stdio+0x10>
 8004948:	f000 fe8a 	bl	8005660 <_fflush_r>
 800494c:	68a1      	ldr	r1, [r4, #8]
 800494e:	4b09      	ldr	r3, [pc, #36]	; (8004974 <cleanup_stdio+0x38>)
 8004950:	4299      	cmp	r1, r3
 8004952:	d002      	beq.n	800495a <cleanup_stdio+0x1e>
 8004954:	4620      	mov	r0, r4
 8004956:	f000 fe83 	bl	8005660 <_fflush_r>
 800495a:	68e1      	ldr	r1, [r4, #12]
 800495c:	4b06      	ldr	r3, [pc, #24]	; (8004978 <cleanup_stdio+0x3c>)
 800495e:	4299      	cmp	r1, r3
 8004960:	d004      	beq.n	800496c <cleanup_stdio+0x30>
 8004962:	4620      	mov	r0, r4
 8004964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004968:	f000 be7a 	b.w	8005660 <_fflush_r>
 800496c:	bd10      	pop	{r4, pc}
 800496e:	bf00      	nop
 8004970:	20000160 	.word	0x20000160
 8004974:	200001c8 	.word	0x200001c8
 8004978:	20000230 	.word	0x20000230

0800497c <global_stdio_init.part.0>:
 800497c:	b510      	push	{r4, lr}
 800497e:	4b0b      	ldr	r3, [pc, #44]	; (80049ac <global_stdio_init.part.0+0x30>)
 8004980:	4c0b      	ldr	r4, [pc, #44]	; (80049b0 <global_stdio_init.part.0+0x34>)
 8004982:	4a0c      	ldr	r2, [pc, #48]	; (80049b4 <global_stdio_init.part.0+0x38>)
 8004984:	601a      	str	r2, [r3, #0]
 8004986:	4620      	mov	r0, r4
 8004988:	2200      	movs	r2, #0
 800498a:	2104      	movs	r1, #4
 800498c:	f7ff ffa6 	bl	80048dc <std>
 8004990:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004994:	2201      	movs	r2, #1
 8004996:	2109      	movs	r1, #9
 8004998:	f7ff ffa0 	bl	80048dc <std>
 800499c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80049a0:	2202      	movs	r2, #2
 80049a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049a6:	2112      	movs	r1, #18
 80049a8:	f7ff bf98 	b.w	80048dc <std>
 80049ac:	20000298 	.word	0x20000298
 80049b0:	20000160 	.word	0x20000160
 80049b4:	08004925 	.word	0x08004925

080049b8 <__sfp_lock_acquire>:
 80049b8:	4801      	ldr	r0, [pc, #4]	; (80049c0 <__sfp_lock_acquire+0x8>)
 80049ba:	f000 b9fd 	b.w	8004db8 <__retarget_lock_acquire_recursive>
 80049be:	bf00      	nop
 80049c0:	200002a1 	.word	0x200002a1

080049c4 <__sfp_lock_release>:
 80049c4:	4801      	ldr	r0, [pc, #4]	; (80049cc <__sfp_lock_release+0x8>)
 80049c6:	f000 b9f8 	b.w	8004dba <__retarget_lock_release_recursive>
 80049ca:	bf00      	nop
 80049cc:	200002a1 	.word	0x200002a1

080049d0 <__sinit>:
 80049d0:	b510      	push	{r4, lr}
 80049d2:	4604      	mov	r4, r0
 80049d4:	f7ff fff0 	bl	80049b8 <__sfp_lock_acquire>
 80049d8:	6a23      	ldr	r3, [r4, #32]
 80049da:	b11b      	cbz	r3, 80049e4 <__sinit+0x14>
 80049dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049e0:	f7ff bff0 	b.w	80049c4 <__sfp_lock_release>
 80049e4:	4b04      	ldr	r3, [pc, #16]	; (80049f8 <__sinit+0x28>)
 80049e6:	6223      	str	r3, [r4, #32]
 80049e8:	4b04      	ldr	r3, [pc, #16]	; (80049fc <__sinit+0x2c>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d1f5      	bne.n	80049dc <__sinit+0xc>
 80049f0:	f7ff ffc4 	bl	800497c <global_stdio_init.part.0>
 80049f4:	e7f2      	b.n	80049dc <__sinit+0xc>
 80049f6:	bf00      	nop
 80049f8:	0800493d 	.word	0x0800493d
 80049fc:	20000298 	.word	0x20000298

08004a00 <_fwalk_sglue>:
 8004a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a04:	4607      	mov	r7, r0
 8004a06:	4688      	mov	r8, r1
 8004a08:	4614      	mov	r4, r2
 8004a0a:	2600      	movs	r6, #0
 8004a0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a10:	f1b9 0901 	subs.w	r9, r9, #1
 8004a14:	d505      	bpl.n	8004a22 <_fwalk_sglue+0x22>
 8004a16:	6824      	ldr	r4, [r4, #0]
 8004a18:	2c00      	cmp	r4, #0
 8004a1a:	d1f7      	bne.n	8004a0c <_fwalk_sglue+0xc>
 8004a1c:	4630      	mov	r0, r6
 8004a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a22:	89ab      	ldrh	r3, [r5, #12]
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d907      	bls.n	8004a38 <_fwalk_sglue+0x38>
 8004a28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a2c:	3301      	adds	r3, #1
 8004a2e:	d003      	beq.n	8004a38 <_fwalk_sglue+0x38>
 8004a30:	4629      	mov	r1, r5
 8004a32:	4638      	mov	r0, r7
 8004a34:	47c0      	blx	r8
 8004a36:	4306      	orrs	r6, r0
 8004a38:	3568      	adds	r5, #104	; 0x68
 8004a3a:	e7e9      	b.n	8004a10 <_fwalk_sglue+0x10>

08004a3c <iprintf>:
 8004a3c:	b40f      	push	{r0, r1, r2, r3}
 8004a3e:	b507      	push	{r0, r1, r2, lr}
 8004a40:	4906      	ldr	r1, [pc, #24]	; (8004a5c <iprintf+0x20>)
 8004a42:	ab04      	add	r3, sp, #16
 8004a44:	6808      	ldr	r0, [r1, #0]
 8004a46:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a4a:	6881      	ldr	r1, [r0, #8]
 8004a4c:	9301      	str	r3, [sp, #4]
 8004a4e:	f000 fad7 	bl	8005000 <_vfiprintf_r>
 8004a52:	b003      	add	sp, #12
 8004a54:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a58:	b004      	add	sp, #16
 8004a5a:	4770      	bx	lr
 8004a5c:	20000064 	.word	0x20000064

08004a60 <_puts_r>:
 8004a60:	6a03      	ldr	r3, [r0, #32]
 8004a62:	b570      	push	{r4, r5, r6, lr}
 8004a64:	6884      	ldr	r4, [r0, #8]
 8004a66:	4605      	mov	r5, r0
 8004a68:	460e      	mov	r6, r1
 8004a6a:	b90b      	cbnz	r3, 8004a70 <_puts_r+0x10>
 8004a6c:	f7ff ffb0 	bl	80049d0 <__sinit>
 8004a70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a72:	07db      	lsls	r3, r3, #31
 8004a74:	d405      	bmi.n	8004a82 <_puts_r+0x22>
 8004a76:	89a3      	ldrh	r3, [r4, #12]
 8004a78:	0598      	lsls	r0, r3, #22
 8004a7a:	d402      	bmi.n	8004a82 <_puts_r+0x22>
 8004a7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a7e:	f000 f99b 	bl	8004db8 <__retarget_lock_acquire_recursive>
 8004a82:	89a3      	ldrh	r3, [r4, #12]
 8004a84:	0719      	lsls	r1, r3, #28
 8004a86:	d513      	bpl.n	8004ab0 <_puts_r+0x50>
 8004a88:	6923      	ldr	r3, [r4, #16]
 8004a8a:	b18b      	cbz	r3, 8004ab0 <_puts_r+0x50>
 8004a8c:	3e01      	subs	r6, #1
 8004a8e:	68a3      	ldr	r3, [r4, #8]
 8004a90:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004a94:	3b01      	subs	r3, #1
 8004a96:	60a3      	str	r3, [r4, #8]
 8004a98:	b9e9      	cbnz	r1, 8004ad6 <_puts_r+0x76>
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	da2e      	bge.n	8004afc <_puts_r+0x9c>
 8004a9e:	4622      	mov	r2, r4
 8004aa0:	210a      	movs	r1, #10
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	f000 f87b 	bl	8004b9e <__swbuf_r>
 8004aa8:	3001      	adds	r0, #1
 8004aaa:	d007      	beq.n	8004abc <_puts_r+0x5c>
 8004aac:	250a      	movs	r5, #10
 8004aae:	e007      	b.n	8004ac0 <_puts_r+0x60>
 8004ab0:	4621      	mov	r1, r4
 8004ab2:	4628      	mov	r0, r5
 8004ab4:	f000 f8b0 	bl	8004c18 <__swsetup_r>
 8004ab8:	2800      	cmp	r0, #0
 8004aba:	d0e7      	beq.n	8004a8c <_puts_r+0x2c>
 8004abc:	f04f 35ff 	mov.w	r5, #4294967295
 8004ac0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ac2:	07da      	lsls	r2, r3, #31
 8004ac4:	d405      	bmi.n	8004ad2 <_puts_r+0x72>
 8004ac6:	89a3      	ldrh	r3, [r4, #12]
 8004ac8:	059b      	lsls	r3, r3, #22
 8004aca:	d402      	bmi.n	8004ad2 <_puts_r+0x72>
 8004acc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ace:	f000 f974 	bl	8004dba <__retarget_lock_release_recursive>
 8004ad2:	4628      	mov	r0, r5
 8004ad4:	bd70      	pop	{r4, r5, r6, pc}
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	da04      	bge.n	8004ae4 <_puts_r+0x84>
 8004ada:	69a2      	ldr	r2, [r4, #24]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	dc06      	bgt.n	8004aee <_puts_r+0x8e>
 8004ae0:	290a      	cmp	r1, #10
 8004ae2:	d004      	beq.n	8004aee <_puts_r+0x8e>
 8004ae4:	6823      	ldr	r3, [r4, #0]
 8004ae6:	1c5a      	adds	r2, r3, #1
 8004ae8:	6022      	str	r2, [r4, #0]
 8004aea:	7019      	strb	r1, [r3, #0]
 8004aec:	e7cf      	b.n	8004a8e <_puts_r+0x2e>
 8004aee:	4622      	mov	r2, r4
 8004af0:	4628      	mov	r0, r5
 8004af2:	f000 f854 	bl	8004b9e <__swbuf_r>
 8004af6:	3001      	adds	r0, #1
 8004af8:	d1c9      	bne.n	8004a8e <_puts_r+0x2e>
 8004afa:	e7df      	b.n	8004abc <_puts_r+0x5c>
 8004afc:	6823      	ldr	r3, [r4, #0]
 8004afe:	250a      	movs	r5, #10
 8004b00:	1c5a      	adds	r2, r3, #1
 8004b02:	6022      	str	r2, [r4, #0]
 8004b04:	701d      	strb	r5, [r3, #0]
 8004b06:	e7db      	b.n	8004ac0 <_puts_r+0x60>

08004b08 <puts>:
 8004b08:	4b02      	ldr	r3, [pc, #8]	; (8004b14 <puts+0xc>)
 8004b0a:	4601      	mov	r1, r0
 8004b0c:	6818      	ldr	r0, [r3, #0]
 8004b0e:	f7ff bfa7 	b.w	8004a60 <_puts_r>
 8004b12:	bf00      	nop
 8004b14:	20000064 	.word	0x20000064

08004b18 <__sread>:
 8004b18:	b510      	push	{r4, lr}
 8004b1a:	460c      	mov	r4, r1
 8004b1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b20:	f000 f8fc 	bl	8004d1c <_read_r>
 8004b24:	2800      	cmp	r0, #0
 8004b26:	bfab      	itete	ge
 8004b28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004b2a:	89a3      	ldrhlt	r3, [r4, #12]
 8004b2c:	181b      	addge	r3, r3, r0
 8004b2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004b32:	bfac      	ite	ge
 8004b34:	6563      	strge	r3, [r4, #84]	; 0x54
 8004b36:	81a3      	strhlt	r3, [r4, #12]
 8004b38:	bd10      	pop	{r4, pc}

08004b3a <__swrite>:
 8004b3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b3e:	461f      	mov	r7, r3
 8004b40:	898b      	ldrh	r3, [r1, #12]
 8004b42:	05db      	lsls	r3, r3, #23
 8004b44:	4605      	mov	r5, r0
 8004b46:	460c      	mov	r4, r1
 8004b48:	4616      	mov	r6, r2
 8004b4a:	d505      	bpl.n	8004b58 <__swrite+0x1e>
 8004b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b50:	2302      	movs	r3, #2
 8004b52:	2200      	movs	r2, #0
 8004b54:	f000 f8d0 	bl	8004cf8 <_lseek_r>
 8004b58:	89a3      	ldrh	r3, [r4, #12]
 8004b5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b62:	81a3      	strh	r3, [r4, #12]
 8004b64:	4632      	mov	r2, r6
 8004b66:	463b      	mov	r3, r7
 8004b68:	4628      	mov	r0, r5
 8004b6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b6e:	f000 b8e7 	b.w	8004d40 <_write_r>

08004b72 <__sseek>:
 8004b72:	b510      	push	{r4, lr}
 8004b74:	460c      	mov	r4, r1
 8004b76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b7a:	f000 f8bd 	bl	8004cf8 <_lseek_r>
 8004b7e:	1c43      	adds	r3, r0, #1
 8004b80:	89a3      	ldrh	r3, [r4, #12]
 8004b82:	bf15      	itete	ne
 8004b84:	6560      	strne	r0, [r4, #84]	; 0x54
 8004b86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004b8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004b8e:	81a3      	strheq	r3, [r4, #12]
 8004b90:	bf18      	it	ne
 8004b92:	81a3      	strhne	r3, [r4, #12]
 8004b94:	bd10      	pop	{r4, pc}

08004b96 <__sclose>:
 8004b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b9a:	f000 b89d 	b.w	8004cd8 <_close_r>

08004b9e <__swbuf_r>:
 8004b9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba0:	460e      	mov	r6, r1
 8004ba2:	4614      	mov	r4, r2
 8004ba4:	4605      	mov	r5, r0
 8004ba6:	b118      	cbz	r0, 8004bb0 <__swbuf_r+0x12>
 8004ba8:	6a03      	ldr	r3, [r0, #32]
 8004baa:	b90b      	cbnz	r3, 8004bb0 <__swbuf_r+0x12>
 8004bac:	f7ff ff10 	bl	80049d0 <__sinit>
 8004bb0:	69a3      	ldr	r3, [r4, #24]
 8004bb2:	60a3      	str	r3, [r4, #8]
 8004bb4:	89a3      	ldrh	r3, [r4, #12]
 8004bb6:	071a      	lsls	r2, r3, #28
 8004bb8:	d525      	bpl.n	8004c06 <__swbuf_r+0x68>
 8004bba:	6923      	ldr	r3, [r4, #16]
 8004bbc:	b31b      	cbz	r3, 8004c06 <__swbuf_r+0x68>
 8004bbe:	6823      	ldr	r3, [r4, #0]
 8004bc0:	6922      	ldr	r2, [r4, #16]
 8004bc2:	1a98      	subs	r0, r3, r2
 8004bc4:	6963      	ldr	r3, [r4, #20]
 8004bc6:	b2f6      	uxtb	r6, r6
 8004bc8:	4283      	cmp	r3, r0
 8004bca:	4637      	mov	r7, r6
 8004bcc:	dc04      	bgt.n	8004bd8 <__swbuf_r+0x3a>
 8004bce:	4621      	mov	r1, r4
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	f000 fd45 	bl	8005660 <_fflush_r>
 8004bd6:	b9e0      	cbnz	r0, 8004c12 <__swbuf_r+0x74>
 8004bd8:	68a3      	ldr	r3, [r4, #8]
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	60a3      	str	r3, [r4, #8]
 8004bde:	6823      	ldr	r3, [r4, #0]
 8004be0:	1c5a      	adds	r2, r3, #1
 8004be2:	6022      	str	r2, [r4, #0]
 8004be4:	701e      	strb	r6, [r3, #0]
 8004be6:	6962      	ldr	r2, [r4, #20]
 8004be8:	1c43      	adds	r3, r0, #1
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d004      	beq.n	8004bf8 <__swbuf_r+0x5a>
 8004bee:	89a3      	ldrh	r3, [r4, #12]
 8004bf0:	07db      	lsls	r3, r3, #31
 8004bf2:	d506      	bpl.n	8004c02 <__swbuf_r+0x64>
 8004bf4:	2e0a      	cmp	r6, #10
 8004bf6:	d104      	bne.n	8004c02 <__swbuf_r+0x64>
 8004bf8:	4621      	mov	r1, r4
 8004bfa:	4628      	mov	r0, r5
 8004bfc:	f000 fd30 	bl	8005660 <_fflush_r>
 8004c00:	b938      	cbnz	r0, 8004c12 <__swbuf_r+0x74>
 8004c02:	4638      	mov	r0, r7
 8004c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c06:	4621      	mov	r1, r4
 8004c08:	4628      	mov	r0, r5
 8004c0a:	f000 f805 	bl	8004c18 <__swsetup_r>
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	d0d5      	beq.n	8004bbe <__swbuf_r+0x20>
 8004c12:	f04f 37ff 	mov.w	r7, #4294967295
 8004c16:	e7f4      	b.n	8004c02 <__swbuf_r+0x64>

08004c18 <__swsetup_r>:
 8004c18:	b538      	push	{r3, r4, r5, lr}
 8004c1a:	4b2a      	ldr	r3, [pc, #168]	; (8004cc4 <__swsetup_r+0xac>)
 8004c1c:	4605      	mov	r5, r0
 8004c1e:	6818      	ldr	r0, [r3, #0]
 8004c20:	460c      	mov	r4, r1
 8004c22:	b118      	cbz	r0, 8004c2c <__swsetup_r+0x14>
 8004c24:	6a03      	ldr	r3, [r0, #32]
 8004c26:	b90b      	cbnz	r3, 8004c2c <__swsetup_r+0x14>
 8004c28:	f7ff fed2 	bl	80049d0 <__sinit>
 8004c2c:	89a3      	ldrh	r3, [r4, #12]
 8004c2e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c32:	0718      	lsls	r0, r3, #28
 8004c34:	d422      	bmi.n	8004c7c <__swsetup_r+0x64>
 8004c36:	06d9      	lsls	r1, r3, #27
 8004c38:	d407      	bmi.n	8004c4a <__swsetup_r+0x32>
 8004c3a:	2309      	movs	r3, #9
 8004c3c:	602b      	str	r3, [r5, #0]
 8004c3e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004c42:	81a3      	strh	r3, [r4, #12]
 8004c44:	f04f 30ff 	mov.w	r0, #4294967295
 8004c48:	e034      	b.n	8004cb4 <__swsetup_r+0x9c>
 8004c4a:	0758      	lsls	r0, r3, #29
 8004c4c:	d512      	bpl.n	8004c74 <__swsetup_r+0x5c>
 8004c4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c50:	b141      	cbz	r1, 8004c64 <__swsetup_r+0x4c>
 8004c52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c56:	4299      	cmp	r1, r3
 8004c58:	d002      	beq.n	8004c60 <__swsetup_r+0x48>
 8004c5a:	4628      	mov	r0, r5
 8004c5c:	f000 f8ae 	bl	8004dbc <_free_r>
 8004c60:	2300      	movs	r3, #0
 8004c62:	6363      	str	r3, [r4, #52]	; 0x34
 8004c64:	89a3      	ldrh	r3, [r4, #12]
 8004c66:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004c6a:	81a3      	strh	r3, [r4, #12]
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	6063      	str	r3, [r4, #4]
 8004c70:	6923      	ldr	r3, [r4, #16]
 8004c72:	6023      	str	r3, [r4, #0]
 8004c74:	89a3      	ldrh	r3, [r4, #12]
 8004c76:	f043 0308 	orr.w	r3, r3, #8
 8004c7a:	81a3      	strh	r3, [r4, #12]
 8004c7c:	6923      	ldr	r3, [r4, #16]
 8004c7e:	b94b      	cbnz	r3, 8004c94 <__swsetup_r+0x7c>
 8004c80:	89a3      	ldrh	r3, [r4, #12]
 8004c82:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004c86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c8a:	d003      	beq.n	8004c94 <__swsetup_r+0x7c>
 8004c8c:	4621      	mov	r1, r4
 8004c8e:	4628      	mov	r0, r5
 8004c90:	f000 fd34 	bl	80056fc <__smakebuf_r>
 8004c94:	89a0      	ldrh	r0, [r4, #12]
 8004c96:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c9a:	f010 0301 	ands.w	r3, r0, #1
 8004c9e:	d00a      	beq.n	8004cb6 <__swsetup_r+0x9e>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	60a3      	str	r3, [r4, #8]
 8004ca4:	6963      	ldr	r3, [r4, #20]
 8004ca6:	425b      	negs	r3, r3
 8004ca8:	61a3      	str	r3, [r4, #24]
 8004caa:	6923      	ldr	r3, [r4, #16]
 8004cac:	b943      	cbnz	r3, 8004cc0 <__swsetup_r+0xa8>
 8004cae:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004cb2:	d1c4      	bne.n	8004c3e <__swsetup_r+0x26>
 8004cb4:	bd38      	pop	{r3, r4, r5, pc}
 8004cb6:	0781      	lsls	r1, r0, #30
 8004cb8:	bf58      	it	pl
 8004cba:	6963      	ldrpl	r3, [r4, #20]
 8004cbc:	60a3      	str	r3, [r4, #8]
 8004cbe:	e7f4      	b.n	8004caa <__swsetup_r+0x92>
 8004cc0:	2000      	movs	r0, #0
 8004cc2:	e7f7      	b.n	8004cb4 <__swsetup_r+0x9c>
 8004cc4:	20000064 	.word	0x20000064

08004cc8 <memset>:
 8004cc8:	4402      	add	r2, r0
 8004cca:	4603      	mov	r3, r0
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d100      	bne.n	8004cd2 <memset+0xa>
 8004cd0:	4770      	bx	lr
 8004cd2:	f803 1b01 	strb.w	r1, [r3], #1
 8004cd6:	e7f9      	b.n	8004ccc <memset+0x4>

08004cd8 <_close_r>:
 8004cd8:	b538      	push	{r3, r4, r5, lr}
 8004cda:	4d06      	ldr	r5, [pc, #24]	; (8004cf4 <_close_r+0x1c>)
 8004cdc:	2300      	movs	r3, #0
 8004cde:	4604      	mov	r4, r0
 8004ce0:	4608      	mov	r0, r1
 8004ce2:	602b      	str	r3, [r5, #0]
 8004ce4:	f7fb ff63 	bl	8000bae <_close>
 8004ce8:	1c43      	adds	r3, r0, #1
 8004cea:	d102      	bne.n	8004cf2 <_close_r+0x1a>
 8004cec:	682b      	ldr	r3, [r5, #0]
 8004cee:	b103      	cbz	r3, 8004cf2 <_close_r+0x1a>
 8004cf0:	6023      	str	r3, [r4, #0]
 8004cf2:	bd38      	pop	{r3, r4, r5, pc}
 8004cf4:	2000029c 	.word	0x2000029c

08004cf8 <_lseek_r>:
 8004cf8:	b538      	push	{r3, r4, r5, lr}
 8004cfa:	4d07      	ldr	r5, [pc, #28]	; (8004d18 <_lseek_r+0x20>)
 8004cfc:	4604      	mov	r4, r0
 8004cfe:	4608      	mov	r0, r1
 8004d00:	4611      	mov	r1, r2
 8004d02:	2200      	movs	r2, #0
 8004d04:	602a      	str	r2, [r5, #0]
 8004d06:	461a      	mov	r2, r3
 8004d08:	f7fb ff78 	bl	8000bfc <_lseek>
 8004d0c:	1c43      	adds	r3, r0, #1
 8004d0e:	d102      	bne.n	8004d16 <_lseek_r+0x1e>
 8004d10:	682b      	ldr	r3, [r5, #0]
 8004d12:	b103      	cbz	r3, 8004d16 <_lseek_r+0x1e>
 8004d14:	6023      	str	r3, [r4, #0]
 8004d16:	bd38      	pop	{r3, r4, r5, pc}
 8004d18:	2000029c 	.word	0x2000029c

08004d1c <_read_r>:
 8004d1c:	b538      	push	{r3, r4, r5, lr}
 8004d1e:	4d07      	ldr	r5, [pc, #28]	; (8004d3c <_read_r+0x20>)
 8004d20:	4604      	mov	r4, r0
 8004d22:	4608      	mov	r0, r1
 8004d24:	4611      	mov	r1, r2
 8004d26:	2200      	movs	r2, #0
 8004d28:	602a      	str	r2, [r5, #0]
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	f7fb ff06 	bl	8000b3c <_read>
 8004d30:	1c43      	adds	r3, r0, #1
 8004d32:	d102      	bne.n	8004d3a <_read_r+0x1e>
 8004d34:	682b      	ldr	r3, [r5, #0]
 8004d36:	b103      	cbz	r3, 8004d3a <_read_r+0x1e>
 8004d38:	6023      	str	r3, [r4, #0]
 8004d3a:	bd38      	pop	{r3, r4, r5, pc}
 8004d3c:	2000029c 	.word	0x2000029c

08004d40 <_write_r>:
 8004d40:	b538      	push	{r3, r4, r5, lr}
 8004d42:	4d07      	ldr	r5, [pc, #28]	; (8004d60 <_write_r+0x20>)
 8004d44:	4604      	mov	r4, r0
 8004d46:	4608      	mov	r0, r1
 8004d48:	4611      	mov	r1, r2
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	602a      	str	r2, [r5, #0]
 8004d4e:	461a      	mov	r2, r3
 8004d50:	f7fb ff11 	bl	8000b76 <_write>
 8004d54:	1c43      	adds	r3, r0, #1
 8004d56:	d102      	bne.n	8004d5e <_write_r+0x1e>
 8004d58:	682b      	ldr	r3, [r5, #0]
 8004d5a:	b103      	cbz	r3, 8004d5e <_write_r+0x1e>
 8004d5c:	6023      	str	r3, [r4, #0]
 8004d5e:	bd38      	pop	{r3, r4, r5, pc}
 8004d60:	2000029c 	.word	0x2000029c

08004d64 <__errno>:
 8004d64:	4b01      	ldr	r3, [pc, #4]	; (8004d6c <__errno+0x8>)
 8004d66:	6818      	ldr	r0, [r3, #0]
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	20000064 	.word	0x20000064

08004d70 <__libc_init_array>:
 8004d70:	b570      	push	{r4, r5, r6, lr}
 8004d72:	4d0d      	ldr	r5, [pc, #52]	; (8004da8 <__libc_init_array+0x38>)
 8004d74:	4c0d      	ldr	r4, [pc, #52]	; (8004dac <__libc_init_array+0x3c>)
 8004d76:	1b64      	subs	r4, r4, r5
 8004d78:	10a4      	asrs	r4, r4, #2
 8004d7a:	2600      	movs	r6, #0
 8004d7c:	42a6      	cmp	r6, r4
 8004d7e:	d109      	bne.n	8004d94 <__libc_init_array+0x24>
 8004d80:	4d0b      	ldr	r5, [pc, #44]	; (8004db0 <__libc_init_array+0x40>)
 8004d82:	4c0c      	ldr	r4, [pc, #48]	; (8004db4 <__libc_init_array+0x44>)
 8004d84:	f000 fd28 	bl	80057d8 <_init>
 8004d88:	1b64      	subs	r4, r4, r5
 8004d8a:	10a4      	asrs	r4, r4, #2
 8004d8c:	2600      	movs	r6, #0
 8004d8e:	42a6      	cmp	r6, r4
 8004d90:	d105      	bne.n	8004d9e <__libc_init_array+0x2e>
 8004d92:	bd70      	pop	{r4, r5, r6, pc}
 8004d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d98:	4798      	blx	r3
 8004d9a:	3601      	adds	r6, #1
 8004d9c:	e7ee      	b.n	8004d7c <__libc_init_array+0xc>
 8004d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004da2:	4798      	blx	r3
 8004da4:	3601      	adds	r6, #1
 8004da6:	e7f2      	b.n	8004d8e <__libc_init_array+0x1e>
 8004da8:	080058a4 	.word	0x080058a4
 8004dac:	080058a4 	.word	0x080058a4
 8004db0:	080058a4 	.word	0x080058a4
 8004db4:	080058a8 	.word	0x080058a8

08004db8 <__retarget_lock_acquire_recursive>:
 8004db8:	4770      	bx	lr

08004dba <__retarget_lock_release_recursive>:
 8004dba:	4770      	bx	lr

08004dbc <_free_r>:
 8004dbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004dbe:	2900      	cmp	r1, #0
 8004dc0:	d044      	beq.n	8004e4c <_free_r+0x90>
 8004dc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004dc6:	9001      	str	r0, [sp, #4]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f1a1 0404 	sub.w	r4, r1, #4
 8004dce:	bfb8      	it	lt
 8004dd0:	18e4      	addlt	r4, r4, r3
 8004dd2:	f000 f8df 	bl	8004f94 <__malloc_lock>
 8004dd6:	4a1e      	ldr	r2, [pc, #120]	; (8004e50 <_free_r+0x94>)
 8004dd8:	9801      	ldr	r0, [sp, #4]
 8004dda:	6813      	ldr	r3, [r2, #0]
 8004ddc:	b933      	cbnz	r3, 8004dec <_free_r+0x30>
 8004dde:	6063      	str	r3, [r4, #4]
 8004de0:	6014      	str	r4, [r2, #0]
 8004de2:	b003      	add	sp, #12
 8004de4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004de8:	f000 b8da 	b.w	8004fa0 <__malloc_unlock>
 8004dec:	42a3      	cmp	r3, r4
 8004dee:	d908      	bls.n	8004e02 <_free_r+0x46>
 8004df0:	6825      	ldr	r5, [r4, #0]
 8004df2:	1961      	adds	r1, r4, r5
 8004df4:	428b      	cmp	r3, r1
 8004df6:	bf01      	itttt	eq
 8004df8:	6819      	ldreq	r1, [r3, #0]
 8004dfa:	685b      	ldreq	r3, [r3, #4]
 8004dfc:	1949      	addeq	r1, r1, r5
 8004dfe:	6021      	streq	r1, [r4, #0]
 8004e00:	e7ed      	b.n	8004dde <_free_r+0x22>
 8004e02:	461a      	mov	r2, r3
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	b10b      	cbz	r3, 8004e0c <_free_r+0x50>
 8004e08:	42a3      	cmp	r3, r4
 8004e0a:	d9fa      	bls.n	8004e02 <_free_r+0x46>
 8004e0c:	6811      	ldr	r1, [r2, #0]
 8004e0e:	1855      	adds	r5, r2, r1
 8004e10:	42a5      	cmp	r5, r4
 8004e12:	d10b      	bne.n	8004e2c <_free_r+0x70>
 8004e14:	6824      	ldr	r4, [r4, #0]
 8004e16:	4421      	add	r1, r4
 8004e18:	1854      	adds	r4, r2, r1
 8004e1a:	42a3      	cmp	r3, r4
 8004e1c:	6011      	str	r1, [r2, #0]
 8004e1e:	d1e0      	bne.n	8004de2 <_free_r+0x26>
 8004e20:	681c      	ldr	r4, [r3, #0]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	6053      	str	r3, [r2, #4]
 8004e26:	440c      	add	r4, r1
 8004e28:	6014      	str	r4, [r2, #0]
 8004e2a:	e7da      	b.n	8004de2 <_free_r+0x26>
 8004e2c:	d902      	bls.n	8004e34 <_free_r+0x78>
 8004e2e:	230c      	movs	r3, #12
 8004e30:	6003      	str	r3, [r0, #0]
 8004e32:	e7d6      	b.n	8004de2 <_free_r+0x26>
 8004e34:	6825      	ldr	r5, [r4, #0]
 8004e36:	1961      	adds	r1, r4, r5
 8004e38:	428b      	cmp	r3, r1
 8004e3a:	bf04      	itt	eq
 8004e3c:	6819      	ldreq	r1, [r3, #0]
 8004e3e:	685b      	ldreq	r3, [r3, #4]
 8004e40:	6063      	str	r3, [r4, #4]
 8004e42:	bf04      	itt	eq
 8004e44:	1949      	addeq	r1, r1, r5
 8004e46:	6021      	streq	r1, [r4, #0]
 8004e48:	6054      	str	r4, [r2, #4]
 8004e4a:	e7ca      	b.n	8004de2 <_free_r+0x26>
 8004e4c:	b003      	add	sp, #12
 8004e4e:	bd30      	pop	{r4, r5, pc}
 8004e50:	200002a4 	.word	0x200002a4

08004e54 <sbrk_aligned>:
 8004e54:	b570      	push	{r4, r5, r6, lr}
 8004e56:	4e0e      	ldr	r6, [pc, #56]	; (8004e90 <sbrk_aligned+0x3c>)
 8004e58:	460c      	mov	r4, r1
 8004e5a:	6831      	ldr	r1, [r6, #0]
 8004e5c:	4605      	mov	r5, r0
 8004e5e:	b911      	cbnz	r1, 8004e66 <sbrk_aligned+0x12>
 8004e60:	f000 fcaa 	bl	80057b8 <_sbrk_r>
 8004e64:	6030      	str	r0, [r6, #0]
 8004e66:	4621      	mov	r1, r4
 8004e68:	4628      	mov	r0, r5
 8004e6a:	f000 fca5 	bl	80057b8 <_sbrk_r>
 8004e6e:	1c43      	adds	r3, r0, #1
 8004e70:	d00a      	beq.n	8004e88 <sbrk_aligned+0x34>
 8004e72:	1cc4      	adds	r4, r0, #3
 8004e74:	f024 0403 	bic.w	r4, r4, #3
 8004e78:	42a0      	cmp	r0, r4
 8004e7a:	d007      	beq.n	8004e8c <sbrk_aligned+0x38>
 8004e7c:	1a21      	subs	r1, r4, r0
 8004e7e:	4628      	mov	r0, r5
 8004e80:	f000 fc9a 	bl	80057b8 <_sbrk_r>
 8004e84:	3001      	adds	r0, #1
 8004e86:	d101      	bne.n	8004e8c <sbrk_aligned+0x38>
 8004e88:	f04f 34ff 	mov.w	r4, #4294967295
 8004e8c:	4620      	mov	r0, r4
 8004e8e:	bd70      	pop	{r4, r5, r6, pc}
 8004e90:	200002a8 	.word	0x200002a8

08004e94 <_malloc_r>:
 8004e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e98:	1ccd      	adds	r5, r1, #3
 8004e9a:	f025 0503 	bic.w	r5, r5, #3
 8004e9e:	3508      	adds	r5, #8
 8004ea0:	2d0c      	cmp	r5, #12
 8004ea2:	bf38      	it	cc
 8004ea4:	250c      	movcc	r5, #12
 8004ea6:	2d00      	cmp	r5, #0
 8004ea8:	4607      	mov	r7, r0
 8004eaa:	db01      	blt.n	8004eb0 <_malloc_r+0x1c>
 8004eac:	42a9      	cmp	r1, r5
 8004eae:	d905      	bls.n	8004ebc <_malloc_r+0x28>
 8004eb0:	230c      	movs	r3, #12
 8004eb2:	603b      	str	r3, [r7, #0]
 8004eb4:	2600      	movs	r6, #0
 8004eb6:	4630      	mov	r0, r6
 8004eb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ebc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004f90 <_malloc_r+0xfc>
 8004ec0:	f000 f868 	bl	8004f94 <__malloc_lock>
 8004ec4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ec8:	461c      	mov	r4, r3
 8004eca:	bb5c      	cbnz	r4, 8004f24 <_malloc_r+0x90>
 8004ecc:	4629      	mov	r1, r5
 8004ece:	4638      	mov	r0, r7
 8004ed0:	f7ff ffc0 	bl	8004e54 <sbrk_aligned>
 8004ed4:	1c43      	adds	r3, r0, #1
 8004ed6:	4604      	mov	r4, r0
 8004ed8:	d155      	bne.n	8004f86 <_malloc_r+0xf2>
 8004eda:	f8d8 4000 	ldr.w	r4, [r8]
 8004ede:	4626      	mov	r6, r4
 8004ee0:	2e00      	cmp	r6, #0
 8004ee2:	d145      	bne.n	8004f70 <_malloc_r+0xdc>
 8004ee4:	2c00      	cmp	r4, #0
 8004ee6:	d048      	beq.n	8004f7a <_malloc_r+0xe6>
 8004ee8:	6823      	ldr	r3, [r4, #0]
 8004eea:	4631      	mov	r1, r6
 8004eec:	4638      	mov	r0, r7
 8004eee:	eb04 0903 	add.w	r9, r4, r3
 8004ef2:	f000 fc61 	bl	80057b8 <_sbrk_r>
 8004ef6:	4581      	cmp	r9, r0
 8004ef8:	d13f      	bne.n	8004f7a <_malloc_r+0xe6>
 8004efa:	6821      	ldr	r1, [r4, #0]
 8004efc:	1a6d      	subs	r5, r5, r1
 8004efe:	4629      	mov	r1, r5
 8004f00:	4638      	mov	r0, r7
 8004f02:	f7ff ffa7 	bl	8004e54 <sbrk_aligned>
 8004f06:	3001      	adds	r0, #1
 8004f08:	d037      	beq.n	8004f7a <_malloc_r+0xe6>
 8004f0a:	6823      	ldr	r3, [r4, #0]
 8004f0c:	442b      	add	r3, r5
 8004f0e:	6023      	str	r3, [r4, #0]
 8004f10:	f8d8 3000 	ldr.w	r3, [r8]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d038      	beq.n	8004f8a <_malloc_r+0xf6>
 8004f18:	685a      	ldr	r2, [r3, #4]
 8004f1a:	42a2      	cmp	r2, r4
 8004f1c:	d12b      	bne.n	8004f76 <_malloc_r+0xe2>
 8004f1e:	2200      	movs	r2, #0
 8004f20:	605a      	str	r2, [r3, #4]
 8004f22:	e00f      	b.n	8004f44 <_malloc_r+0xb0>
 8004f24:	6822      	ldr	r2, [r4, #0]
 8004f26:	1b52      	subs	r2, r2, r5
 8004f28:	d41f      	bmi.n	8004f6a <_malloc_r+0xd6>
 8004f2a:	2a0b      	cmp	r2, #11
 8004f2c:	d917      	bls.n	8004f5e <_malloc_r+0xca>
 8004f2e:	1961      	adds	r1, r4, r5
 8004f30:	42a3      	cmp	r3, r4
 8004f32:	6025      	str	r5, [r4, #0]
 8004f34:	bf18      	it	ne
 8004f36:	6059      	strne	r1, [r3, #4]
 8004f38:	6863      	ldr	r3, [r4, #4]
 8004f3a:	bf08      	it	eq
 8004f3c:	f8c8 1000 	streq.w	r1, [r8]
 8004f40:	5162      	str	r2, [r4, r5]
 8004f42:	604b      	str	r3, [r1, #4]
 8004f44:	4638      	mov	r0, r7
 8004f46:	f104 060b 	add.w	r6, r4, #11
 8004f4a:	f000 f829 	bl	8004fa0 <__malloc_unlock>
 8004f4e:	f026 0607 	bic.w	r6, r6, #7
 8004f52:	1d23      	adds	r3, r4, #4
 8004f54:	1af2      	subs	r2, r6, r3
 8004f56:	d0ae      	beq.n	8004eb6 <_malloc_r+0x22>
 8004f58:	1b9b      	subs	r3, r3, r6
 8004f5a:	50a3      	str	r3, [r4, r2]
 8004f5c:	e7ab      	b.n	8004eb6 <_malloc_r+0x22>
 8004f5e:	42a3      	cmp	r3, r4
 8004f60:	6862      	ldr	r2, [r4, #4]
 8004f62:	d1dd      	bne.n	8004f20 <_malloc_r+0x8c>
 8004f64:	f8c8 2000 	str.w	r2, [r8]
 8004f68:	e7ec      	b.n	8004f44 <_malloc_r+0xb0>
 8004f6a:	4623      	mov	r3, r4
 8004f6c:	6864      	ldr	r4, [r4, #4]
 8004f6e:	e7ac      	b.n	8004eca <_malloc_r+0x36>
 8004f70:	4634      	mov	r4, r6
 8004f72:	6876      	ldr	r6, [r6, #4]
 8004f74:	e7b4      	b.n	8004ee0 <_malloc_r+0x4c>
 8004f76:	4613      	mov	r3, r2
 8004f78:	e7cc      	b.n	8004f14 <_malloc_r+0x80>
 8004f7a:	230c      	movs	r3, #12
 8004f7c:	603b      	str	r3, [r7, #0]
 8004f7e:	4638      	mov	r0, r7
 8004f80:	f000 f80e 	bl	8004fa0 <__malloc_unlock>
 8004f84:	e797      	b.n	8004eb6 <_malloc_r+0x22>
 8004f86:	6025      	str	r5, [r4, #0]
 8004f88:	e7dc      	b.n	8004f44 <_malloc_r+0xb0>
 8004f8a:	605b      	str	r3, [r3, #4]
 8004f8c:	deff      	udf	#255	; 0xff
 8004f8e:	bf00      	nop
 8004f90:	200002a4 	.word	0x200002a4

08004f94 <__malloc_lock>:
 8004f94:	4801      	ldr	r0, [pc, #4]	; (8004f9c <__malloc_lock+0x8>)
 8004f96:	f7ff bf0f 	b.w	8004db8 <__retarget_lock_acquire_recursive>
 8004f9a:	bf00      	nop
 8004f9c:	200002a0 	.word	0x200002a0

08004fa0 <__malloc_unlock>:
 8004fa0:	4801      	ldr	r0, [pc, #4]	; (8004fa8 <__malloc_unlock+0x8>)
 8004fa2:	f7ff bf0a 	b.w	8004dba <__retarget_lock_release_recursive>
 8004fa6:	bf00      	nop
 8004fa8:	200002a0 	.word	0x200002a0

08004fac <__sfputc_r>:
 8004fac:	6893      	ldr	r3, [r2, #8]
 8004fae:	3b01      	subs	r3, #1
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	b410      	push	{r4}
 8004fb4:	6093      	str	r3, [r2, #8]
 8004fb6:	da08      	bge.n	8004fca <__sfputc_r+0x1e>
 8004fb8:	6994      	ldr	r4, [r2, #24]
 8004fba:	42a3      	cmp	r3, r4
 8004fbc:	db01      	blt.n	8004fc2 <__sfputc_r+0x16>
 8004fbe:	290a      	cmp	r1, #10
 8004fc0:	d103      	bne.n	8004fca <__sfputc_r+0x1e>
 8004fc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fc6:	f7ff bdea 	b.w	8004b9e <__swbuf_r>
 8004fca:	6813      	ldr	r3, [r2, #0]
 8004fcc:	1c58      	adds	r0, r3, #1
 8004fce:	6010      	str	r0, [r2, #0]
 8004fd0:	7019      	strb	r1, [r3, #0]
 8004fd2:	4608      	mov	r0, r1
 8004fd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fd8:	4770      	bx	lr

08004fda <__sfputs_r>:
 8004fda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fdc:	4606      	mov	r6, r0
 8004fde:	460f      	mov	r7, r1
 8004fe0:	4614      	mov	r4, r2
 8004fe2:	18d5      	adds	r5, r2, r3
 8004fe4:	42ac      	cmp	r4, r5
 8004fe6:	d101      	bne.n	8004fec <__sfputs_r+0x12>
 8004fe8:	2000      	movs	r0, #0
 8004fea:	e007      	b.n	8004ffc <__sfputs_r+0x22>
 8004fec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ff0:	463a      	mov	r2, r7
 8004ff2:	4630      	mov	r0, r6
 8004ff4:	f7ff ffda 	bl	8004fac <__sfputc_r>
 8004ff8:	1c43      	adds	r3, r0, #1
 8004ffa:	d1f3      	bne.n	8004fe4 <__sfputs_r+0xa>
 8004ffc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005000 <_vfiprintf_r>:
 8005000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005004:	460d      	mov	r5, r1
 8005006:	b09d      	sub	sp, #116	; 0x74
 8005008:	4614      	mov	r4, r2
 800500a:	4698      	mov	r8, r3
 800500c:	4606      	mov	r6, r0
 800500e:	b118      	cbz	r0, 8005018 <_vfiprintf_r+0x18>
 8005010:	6a03      	ldr	r3, [r0, #32]
 8005012:	b90b      	cbnz	r3, 8005018 <_vfiprintf_r+0x18>
 8005014:	f7ff fcdc 	bl	80049d0 <__sinit>
 8005018:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800501a:	07d9      	lsls	r1, r3, #31
 800501c:	d405      	bmi.n	800502a <_vfiprintf_r+0x2a>
 800501e:	89ab      	ldrh	r3, [r5, #12]
 8005020:	059a      	lsls	r2, r3, #22
 8005022:	d402      	bmi.n	800502a <_vfiprintf_r+0x2a>
 8005024:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005026:	f7ff fec7 	bl	8004db8 <__retarget_lock_acquire_recursive>
 800502a:	89ab      	ldrh	r3, [r5, #12]
 800502c:	071b      	lsls	r3, r3, #28
 800502e:	d501      	bpl.n	8005034 <_vfiprintf_r+0x34>
 8005030:	692b      	ldr	r3, [r5, #16]
 8005032:	b99b      	cbnz	r3, 800505c <_vfiprintf_r+0x5c>
 8005034:	4629      	mov	r1, r5
 8005036:	4630      	mov	r0, r6
 8005038:	f7ff fdee 	bl	8004c18 <__swsetup_r>
 800503c:	b170      	cbz	r0, 800505c <_vfiprintf_r+0x5c>
 800503e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005040:	07dc      	lsls	r4, r3, #31
 8005042:	d504      	bpl.n	800504e <_vfiprintf_r+0x4e>
 8005044:	f04f 30ff 	mov.w	r0, #4294967295
 8005048:	b01d      	add	sp, #116	; 0x74
 800504a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800504e:	89ab      	ldrh	r3, [r5, #12]
 8005050:	0598      	lsls	r0, r3, #22
 8005052:	d4f7      	bmi.n	8005044 <_vfiprintf_r+0x44>
 8005054:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005056:	f7ff feb0 	bl	8004dba <__retarget_lock_release_recursive>
 800505a:	e7f3      	b.n	8005044 <_vfiprintf_r+0x44>
 800505c:	2300      	movs	r3, #0
 800505e:	9309      	str	r3, [sp, #36]	; 0x24
 8005060:	2320      	movs	r3, #32
 8005062:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005066:	f8cd 800c 	str.w	r8, [sp, #12]
 800506a:	2330      	movs	r3, #48	; 0x30
 800506c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005220 <_vfiprintf_r+0x220>
 8005070:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005074:	f04f 0901 	mov.w	r9, #1
 8005078:	4623      	mov	r3, r4
 800507a:	469a      	mov	sl, r3
 800507c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005080:	b10a      	cbz	r2, 8005086 <_vfiprintf_r+0x86>
 8005082:	2a25      	cmp	r2, #37	; 0x25
 8005084:	d1f9      	bne.n	800507a <_vfiprintf_r+0x7a>
 8005086:	ebba 0b04 	subs.w	fp, sl, r4
 800508a:	d00b      	beq.n	80050a4 <_vfiprintf_r+0xa4>
 800508c:	465b      	mov	r3, fp
 800508e:	4622      	mov	r2, r4
 8005090:	4629      	mov	r1, r5
 8005092:	4630      	mov	r0, r6
 8005094:	f7ff ffa1 	bl	8004fda <__sfputs_r>
 8005098:	3001      	adds	r0, #1
 800509a:	f000 80a9 	beq.w	80051f0 <_vfiprintf_r+0x1f0>
 800509e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050a0:	445a      	add	r2, fp
 80050a2:	9209      	str	r2, [sp, #36]	; 0x24
 80050a4:	f89a 3000 	ldrb.w	r3, [sl]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 80a1 	beq.w	80051f0 <_vfiprintf_r+0x1f0>
 80050ae:	2300      	movs	r3, #0
 80050b0:	f04f 32ff 	mov.w	r2, #4294967295
 80050b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050b8:	f10a 0a01 	add.w	sl, sl, #1
 80050bc:	9304      	str	r3, [sp, #16]
 80050be:	9307      	str	r3, [sp, #28]
 80050c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050c4:	931a      	str	r3, [sp, #104]	; 0x68
 80050c6:	4654      	mov	r4, sl
 80050c8:	2205      	movs	r2, #5
 80050ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050ce:	4854      	ldr	r0, [pc, #336]	; (8005220 <_vfiprintf_r+0x220>)
 80050d0:	f7fb f87e 	bl	80001d0 <memchr>
 80050d4:	9a04      	ldr	r2, [sp, #16]
 80050d6:	b9d8      	cbnz	r0, 8005110 <_vfiprintf_r+0x110>
 80050d8:	06d1      	lsls	r1, r2, #27
 80050da:	bf44      	itt	mi
 80050dc:	2320      	movmi	r3, #32
 80050de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050e2:	0713      	lsls	r3, r2, #28
 80050e4:	bf44      	itt	mi
 80050e6:	232b      	movmi	r3, #43	; 0x2b
 80050e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050ec:	f89a 3000 	ldrb.w	r3, [sl]
 80050f0:	2b2a      	cmp	r3, #42	; 0x2a
 80050f2:	d015      	beq.n	8005120 <_vfiprintf_r+0x120>
 80050f4:	9a07      	ldr	r2, [sp, #28]
 80050f6:	4654      	mov	r4, sl
 80050f8:	2000      	movs	r0, #0
 80050fa:	f04f 0c0a 	mov.w	ip, #10
 80050fe:	4621      	mov	r1, r4
 8005100:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005104:	3b30      	subs	r3, #48	; 0x30
 8005106:	2b09      	cmp	r3, #9
 8005108:	d94d      	bls.n	80051a6 <_vfiprintf_r+0x1a6>
 800510a:	b1b0      	cbz	r0, 800513a <_vfiprintf_r+0x13a>
 800510c:	9207      	str	r2, [sp, #28]
 800510e:	e014      	b.n	800513a <_vfiprintf_r+0x13a>
 8005110:	eba0 0308 	sub.w	r3, r0, r8
 8005114:	fa09 f303 	lsl.w	r3, r9, r3
 8005118:	4313      	orrs	r3, r2
 800511a:	9304      	str	r3, [sp, #16]
 800511c:	46a2      	mov	sl, r4
 800511e:	e7d2      	b.n	80050c6 <_vfiprintf_r+0xc6>
 8005120:	9b03      	ldr	r3, [sp, #12]
 8005122:	1d19      	adds	r1, r3, #4
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	9103      	str	r1, [sp, #12]
 8005128:	2b00      	cmp	r3, #0
 800512a:	bfbb      	ittet	lt
 800512c:	425b      	neglt	r3, r3
 800512e:	f042 0202 	orrlt.w	r2, r2, #2
 8005132:	9307      	strge	r3, [sp, #28]
 8005134:	9307      	strlt	r3, [sp, #28]
 8005136:	bfb8      	it	lt
 8005138:	9204      	strlt	r2, [sp, #16]
 800513a:	7823      	ldrb	r3, [r4, #0]
 800513c:	2b2e      	cmp	r3, #46	; 0x2e
 800513e:	d10c      	bne.n	800515a <_vfiprintf_r+0x15a>
 8005140:	7863      	ldrb	r3, [r4, #1]
 8005142:	2b2a      	cmp	r3, #42	; 0x2a
 8005144:	d134      	bne.n	80051b0 <_vfiprintf_r+0x1b0>
 8005146:	9b03      	ldr	r3, [sp, #12]
 8005148:	1d1a      	adds	r2, r3, #4
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	9203      	str	r2, [sp, #12]
 800514e:	2b00      	cmp	r3, #0
 8005150:	bfb8      	it	lt
 8005152:	f04f 33ff 	movlt.w	r3, #4294967295
 8005156:	3402      	adds	r4, #2
 8005158:	9305      	str	r3, [sp, #20]
 800515a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005230 <_vfiprintf_r+0x230>
 800515e:	7821      	ldrb	r1, [r4, #0]
 8005160:	2203      	movs	r2, #3
 8005162:	4650      	mov	r0, sl
 8005164:	f7fb f834 	bl	80001d0 <memchr>
 8005168:	b138      	cbz	r0, 800517a <_vfiprintf_r+0x17a>
 800516a:	9b04      	ldr	r3, [sp, #16]
 800516c:	eba0 000a 	sub.w	r0, r0, sl
 8005170:	2240      	movs	r2, #64	; 0x40
 8005172:	4082      	lsls	r2, r0
 8005174:	4313      	orrs	r3, r2
 8005176:	3401      	adds	r4, #1
 8005178:	9304      	str	r3, [sp, #16]
 800517a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800517e:	4829      	ldr	r0, [pc, #164]	; (8005224 <_vfiprintf_r+0x224>)
 8005180:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005184:	2206      	movs	r2, #6
 8005186:	f7fb f823 	bl	80001d0 <memchr>
 800518a:	2800      	cmp	r0, #0
 800518c:	d03f      	beq.n	800520e <_vfiprintf_r+0x20e>
 800518e:	4b26      	ldr	r3, [pc, #152]	; (8005228 <_vfiprintf_r+0x228>)
 8005190:	bb1b      	cbnz	r3, 80051da <_vfiprintf_r+0x1da>
 8005192:	9b03      	ldr	r3, [sp, #12]
 8005194:	3307      	adds	r3, #7
 8005196:	f023 0307 	bic.w	r3, r3, #7
 800519a:	3308      	adds	r3, #8
 800519c:	9303      	str	r3, [sp, #12]
 800519e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051a0:	443b      	add	r3, r7
 80051a2:	9309      	str	r3, [sp, #36]	; 0x24
 80051a4:	e768      	b.n	8005078 <_vfiprintf_r+0x78>
 80051a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80051aa:	460c      	mov	r4, r1
 80051ac:	2001      	movs	r0, #1
 80051ae:	e7a6      	b.n	80050fe <_vfiprintf_r+0xfe>
 80051b0:	2300      	movs	r3, #0
 80051b2:	3401      	adds	r4, #1
 80051b4:	9305      	str	r3, [sp, #20]
 80051b6:	4619      	mov	r1, r3
 80051b8:	f04f 0c0a 	mov.w	ip, #10
 80051bc:	4620      	mov	r0, r4
 80051be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051c2:	3a30      	subs	r2, #48	; 0x30
 80051c4:	2a09      	cmp	r2, #9
 80051c6:	d903      	bls.n	80051d0 <_vfiprintf_r+0x1d0>
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d0c6      	beq.n	800515a <_vfiprintf_r+0x15a>
 80051cc:	9105      	str	r1, [sp, #20]
 80051ce:	e7c4      	b.n	800515a <_vfiprintf_r+0x15a>
 80051d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80051d4:	4604      	mov	r4, r0
 80051d6:	2301      	movs	r3, #1
 80051d8:	e7f0      	b.n	80051bc <_vfiprintf_r+0x1bc>
 80051da:	ab03      	add	r3, sp, #12
 80051dc:	9300      	str	r3, [sp, #0]
 80051de:	462a      	mov	r2, r5
 80051e0:	4b12      	ldr	r3, [pc, #72]	; (800522c <_vfiprintf_r+0x22c>)
 80051e2:	a904      	add	r1, sp, #16
 80051e4:	4630      	mov	r0, r6
 80051e6:	f3af 8000 	nop.w
 80051ea:	4607      	mov	r7, r0
 80051ec:	1c78      	adds	r0, r7, #1
 80051ee:	d1d6      	bne.n	800519e <_vfiprintf_r+0x19e>
 80051f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051f2:	07d9      	lsls	r1, r3, #31
 80051f4:	d405      	bmi.n	8005202 <_vfiprintf_r+0x202>
 80051f6:	89ab      	ldrh	r3, [r5, #12]
 80051f8:	059a      	lsls	r2, r3, #22
 80051fa:	d402      	bmi.n	8005202 <_vfiprintf_r+0x202>
 80051fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80051fe:	f7ff fddc 	bl	8004dba <__retarget_lock_release_recursive>
 8005202:	89ab      	ldrh	r3, [r5, #12]
 8005204:	065b      	lsls	r3, r3, #25
 8005206:	f53f af1d 	bmi.w	8005044 <_vfiprintf_r+0x44>
 800520a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800520c:	e71c      	b.n	8005048 <_vfiprintf_r+0x48>
 800520e:	ab03      	add	r3, sp, #12
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	462a      	mov	r2, r5
 8005214:	4b05      	ldr	r3, [pc, #20]	; (800522c <_vfiprintf_r+0x22c>)
 8005216:	a904      	add	r1, sp, #16
 8005218:	4630      	mov	r0, r6
 800521a:	f000 f879 	bl	8005310 <_printf_i>
 800521e:	e7e4      	b.n	80051ea <_vfiprintf_r+0x1ea>
 8005220:	08005868 	.word	0x08005868
 8005224:	08005872 	.word	0x08005872
 8005228:	00000000 	.word	0x00000000
 800522c:	08004fdb 	.word	0x08004fdb
 8005230:	0800586e 	.word	0x0800586e

08005234 <_printf_common>:
 8005234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005238:	4616      	mov	r6, r2
 800523a:	4699      	mov	r9, r3
 800523c:	688a      	ldr	r2, [r1, #8]
 800523e:	690b      	ldr	r3, [r1, #16]
 8005240:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005244:	4293      	cmp	r3, r2
 8005246:	bfb8      	it	lt
 8005248:	4613      	movlt	r3, r2
 800524a:	6033      	str	r3, [r6, #0]
 800524c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005250:	4607      	mov	r7, r0
 8005252:	460c      	mov	r4, r1
 8005254:	b10a      	cbz	r2, 800525a <_printf_common+0x26>
 8005256:	3301      	adds	r3, #1
 8005258:	6033      	str	r3, [r6, #0]
 800525a:	6823      	ldr	r3, [r4, #0]
 800525c:	0699      	lsls	r1, r3, #26
 800525e:	bf42      	ittt	mi
 8005260:	6833      	ldrmi	r3, [r6, #0]
 8005262:	3302      	addmi	r3, #2
 8005264:	6033      	strmi	r3, [r6, #0]
 8005266:	6825      	ldr	r5, [r4, #0]
 8005268:	f015 0506 	ands.w	r5, r5, #6
 800526c:	d106      	bne.n	800527c <_printf_common+0x48>
 800526e:	f104 0a19 	add.w	sl, r4, #25
 8005272:	68e3      	ldr	r3, [r4, #12]
 8005274:	6832      	ldr	r2, [r6, #0]
 8005276:	1a9b      	subs	r3, r3, r2
 8005278:	42ab      	cmp	r3, r5
 800527a:	dc26      	bgt.n	80052ca <_printf_common+0x96>
 800527c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005280:	1e13      	subs	r3, r2, #0
 8005282:	6822      	ldr	r2, [r4, #0]
 8005284:	bf18      	it	ne
 8005286:	2301      	movne	r3, #1
 8005288:	0692      	lsls	r2, r2, #26
 800528a:	d42b      	bmi.n	80052e4 <_printf_common+0xb0>
 800528c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005290:	4649      	mov	r1, r9
 8005292:	4638      	mov	r0, r7
 8005294:	47c0      	blx	r8
 8005296:	3001      	adds	r0, #1
 8005298:	d01e      	beq.n	80052d8 <_printf_common+0xa4>
 800529a:	6823      	ldr	r3, [r4, #0]
 800529c:	6922      	ldr	r2, [r4, #16]
 800529e:	f003 0306 	and.w	r3, r3, #6
 80052a2:	2b04      	cmp	r3, #4
 80052a4:	bf02      	ittt	eq
 80052a6:	68e5      	ldreq	r5, [r4, #12]
 80052a8:	6833      	ldreq	r3, [r6, #0]
 80052aa:	1aed      	subeq	r5, r5, r3
 80052ac:	68a3      	ldr	r3, [r4, #8]
 80052ae:	bf0c      	ite	eq
 80052b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052b4:	2500      	movne	r5, #0
 80052b6:	4293      	cmp	r3, r2
 80052b8:	bfc4      	itt	gt
 80052ba:	1a9b      	subgt	r3, r3, r2
 80052bc:	18ed      	addgt	r5, r5, r3
 80052be:	2600      	movs	r6, #0
 80052c0:	341a      	adds	r4, #26
 80052c2:	42b5      	cmp	r5, r6
 80052c4:	d11a      	bne.n	80052fc <_printf_common+0xc8>
 80052c6:	2000      	movs	r0, #0
 80052c8:	e008      	b.n	80052dc <_printf_common+0xa8>
 80052ca:	2301      	movs	r3, #1
 80052cc:	4652      	mov	r2, sl
 80052ce:	4649      	mov	r1, r9
 80052d0:	4638      	mov	r0, r7
 80052d2:	47c0      	blx	r8
 80052d4:	3001      	adds	r0, #1
 80052d6:	d103      	bne.n	80052e0 <_printf_common+0xac>
 80052d8:	f04f 30ff 	mov.w	r0, #4294967295
 80052dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052e0:	3501      	adds	r5, #1
 80052e2:	e7c6      	b.n	8005272 <_printf_common+0x3e>
 80052e4:	18e1      	adds	r1, r4, r3
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	2030      	movs	r0, #48	; 0x30
 80052ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80052ee:	4422      	add	r2, r4
 80052f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052f8:	3302      	adds	r3, #2
 80052fa:	e7c7      	b.n	800528c <_printf_common+0x58>
 80052fc:	2301      	movs	r3, #1
 80052fe:	4622      	mov	r2, r4
 8005300:	4649      	mov	r1, r9
 8005302:	4638      	mov	r0, r7
 8005304:	47c0      	blx	r8
 8005306:	3001      	adds	r0, #1
 8005308:	d0e6      	beq.n	80052d8 <_printf_common+0xa4>
 800530a:	3601      	adds	r6, #1
 800530c:	e7d9      	b.n	80052c2 <_printf_common+0x8e>
	...

08005310 <_printf_i>:
 8005310:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005314:	7e0f      	ldrb	r7, [r1, #24]
 8005316:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005318:	2f78      	cmp	r7, #120	; 0x78
 800531a:	4691      	mov	r9, r2
 800531c:	4680      	mov	r8, r0
 800531e:	460c      	mov	r4, r1
 8005320:	469a      	mov	sl, r3
 8005322:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005326:	d807      	bhi.n	8005338 <_printf_i+0x28>
 8005328:	2f62      	cmp	r7, #98	; 0x62
 800532a:	d80a      	bhi.n	8005342 <_printf_i+0x32>
 800532c:	2f00      	cmp	r7, #0
 800532e:	f000 80d4 	beq.w	80054da <_printf_i+0x1ca>
 8005332:	2f58      	cmp	r7, #88	; 0x58
 8005334:	f000 80c0 	beq.w	80054b8 <_printf_i+0x1a8>
 8005338:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800533c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005340:	e03a      	b.n	80053b8 <_printf_i+0xa8>
 8005342:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005346:	2b15      	cmp	r3, #21
 8005348:	d8f6      	bhi.n	8005338 <_printf_i+0x28>
 800534a:	a101      	add	r1, pc, #4	; (adr r1, 8005350 <_printf_i+0x40>)
 800534c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005350:	080053a9 	.word	0x080053a9
 8005354:	080053bd 	.word	0x080053bd
 8005358:	08005339 	.word	0x08005339
 800535c:	08005339 	.word	0x08005339
 8005360:	08005339 	.word	0x08005339
 8005364:	08005339 	.word	0x08005339
 8005368:	080053bd 	.word	0x080053bd
 800536c:	08005339 	.word	0x08005339
 8005370:	08005339 	.word	0x08005339
 8005374:	08005339 	.word	0x08005339
 8005378:	08005339 	.word	0x08005339
 800537c:	080054c1 	.word	0x080054c1
 8005380:	080053e9 	.word	0x080053e9
 8005384:	0800547b 	.word	0x0800547b
 8005388:	08005339 	.word	0x08005339
 800538c:	08005339 	.word	0x08005339
 8005390:	080054e3 	.word	0x080054e3
 8005394:	08005339 	.word	0x08005339
 8005398:	080053e9 	.word	0x080053e9
 800539c:	08005339 	.word	0x08005339
 80053a0:	08005339 	.word	0x08005339
 80053a4:	08005483 	.word	0x08005483
 80053a8:	682b      	ldr	r3, [r5, #0]
 80053aa:	1d1a      	adds	r2, r3, #4
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	602a      	str	r2, [r5, #0]
 80053b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053b8:	2301      	movs	r3, #1
 80053ba:	e09f      	b.n	80054fc <_printf_i+0x1ec>
 80053bc:	6820      	ldr	r0, [r4, #0]
 80053be:	682b      	ldr	r3, [r5, #0]
 80053c0:	0607      	lsls	r7, r0, #24
 80053c2:	f103 0104 	add.w	r1, r3, #4
 80053c6:	6029      	str	r1, [r5, #0]
 80053c8:	d501      	bpl.n	80053ce <_printf_i+0xbe>
 80053ca:	681e      	ldr	r6, [r3, #0]
 80053cc:	e003      	b.n	80053d6 <_printf_i+0xc6>
 80053ce:	0646      	lsls	r6, r0, #25
 80053d0:	d5fb      	bpl.n	80053ca <_printf_i+0xba>
 80053d2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80053d6:	2e00      	cmp	r6, #0
 80053d8:	da03      	bge.n	80053e2 <_printf_i+0xd2>
 80053da:	232d      	movs	r3, #45	; 0x2d
 80053dc:	4276      	negs	r6, r6
 80053de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053e2:	485a      	ldr	r0, [pc, #360]	; (800554c <_printf_i+0x23c>)
 80053e4:	230a      	movs	r3, #10
 80053e6:	e012      	b.n	800540e <_printf_i+0xfe>
 80053e8:	682b      	ldr	r3, [r5, #0]
 80053ea:	6820      	ldr	r0, [r4, #0]
 80053ec:	1d19      	adds	r1, r3, #4
 80053ee:	6029      	str	r1, [r5, #0]
 80053f0:	0605      	lsls	r5, r0, #24
 80053f2:	d501      	bpl.n	80053f8 <_printf_i+0xe8>
 80053f4:	681e      	ldr	r6, [r3, #0]
 80053f6:	e002      	b.n	80053fe <_printf_i+0xee>
 80053f8:	0641      	lsls	r1, r0, #25
 80053fa:	d5fb      	bpl.n	80053f4 <_printf_i+0xe4>
 80053fc:	881e      	ldrh	r6, [r3, #0]
 80053fe:	4853      	ldr	r0, [pc, #332]	; (800554c <_printf_i+0x23c>)
 8005400:	2f6f      	cmp	r7, #111	; 0x6f
 8005402:	bf0c      	ite	eq
 8005404:	2308      	moveq	r3, #8
 8005406:	230a      	movne	r3, #10
 8005408:	2100      	movs	r1, #0
 800540a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800540e:	6865      	ldr	r5, [r4, #4]
 8005410:	60a5      	str	r5, [r4, #8]
 8005412:	2d00      	cmp	r5, #0
 8005414:	bfa2      	ittt	ge
 8005416:	6821      	ldrge	r1, [r4, #0]
 8005418:	f021 0104 	bicge.w	r1, r1, #4
 800541c:	6021      	strge	r1, [r4, #0]
 800541e:	b90e      	cbnz	r6, 8005424 <_printf_i+0x114>
 8005420:	2d00      	cmp	r5, #0
 8005422:	d04b      	beq.n	80054bc <_printf_i+0x1ac>
 8005424:	4615      	mov	r5, r2
 8005426:	fbb6 f1f3 	udiv	r1, r6, r3
 800542a:	fb03 6711 	mls	r7, r3, r1, r6
 800542e:	5dc7      	ldrb	r7, [r0, r7]
 8005430:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005434:	4637      	mov	r7, r6
 8005436:	42bb      	cmp	r3, r7
 8005438:	460e      	mov	r6, r1
 800543a:	d9f4      	bls.n	8005426 <_printf_i+0x116>
 800543c:	2b08      	cmp	r3, #8
 800543e:	d10b      	bne.n	8005458 <_printf_i+0x148>
 8005440:	6823      	ldr	r3, [r4, #0]
 8005442:	07de      	lsls	r6, r3, #31
 8005444:	d508      	bpl.n	8005458 <_printf_i+0x148>
 8005446:	6923      	ldr	r3, [r4, #16]
 8005448:	6861      	ldr	r1, [r4, #4]
 800544a:	4299      	cmp	r1, r3
 800544c:	bfde      	ittt	le
 800544e:	2330      	movle	r3, #48	; 0x30
 8005450:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005454:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005458:	1b52      	subs	r2, r2, r5
 800545a:	6122      	str	r2, [r4, #16]
 800545c:	f8cd a000 	str.w	sl, [sp]
 8005460:	464b      	mov	r3, r9
 8005462:	aa03      	add	r2, sp, #12
 8005464:	4621      	mov	r1, r4
 8005466:	4640      	mov	r0, r8
 8005468:	f7ff fee4 	bl	8005234 <_printf_common>
 800546c:	3001      	adds	r0, #1
 800546e:	d14a      	bne.n	8005506 <_printf_i+0x1f6>
 8005470:	f04f 30ff 	mov.w	r0, #4294967295
 8005474:	b004      	add	sp, #16
 8005476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800547a:	6823      	ldr	r3, [r4, #0]
 800547c:	f043 0320 	orr.w	r3, r3, #32
 8005480:	6023      	str	r3, [r4, #0]
 8005482:	4833      	ldr	r0, [pc, #204]	; (8005550 <_printf_i+0x240>)
 8005484:	2778      	movs	r7, #120	; 0x78
 8005486:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800548a:	6823      	ldr	r3, [r4, #0]
 800548c:	6829      	ldr	r1, [r5, #0]
 800548e:	061f      	lsls	r7, r3, #24
 8005490:	f851 6b04 	ldr.w	r6, [r1], #4
 8005494:	d402      	bmi.n	800549c <_printf_i+0x18c>
 8005496:	065f      	lsls	r7, r3, #25
 8005498:	bf48      	it	mi
 800549a:	b2b6      	uxthmi	r6, r6
 800549c:	07df      	lsls	r7, r3, #31
 800549e:	bf48      	it	mi
 80054a0:	f043 0320 	orrmi.w	r3, r3, #32
 80054a4:	6029      	str	r1, [r5, #0]
 80054a6:	bf48      	it	mi
 80054a8:	6023      	strmi	r3, [r4, #0]
 80054aa:	b91e      	cbnz	r6, 80054b4 <_printf_i+0x1a4>
 80054ac:	6823      	ldr	r3, [r4, #0]
 80054ae:	f023 0320 	bic.w	r3, r3, #32
 80054b2:	6023      	str	r3, [r4, #0]
 80054b4:	2310      	movs	r3, #16
 80054b6:	e7a7      	b.n	8005408 <_printf_i+0xf8>
 80054b8:	4824      	ldr	r0, [pc, #144]	; (800554c <_printf_i+0x23c>)
 80054ba:	e7e4      	b.n	8005486 <_printf_i+0x176>
 80054bc:	4615      	mov	r5, r2
 80054be:	e7bd      	b.n	800543c <_printf_i+0x12c>
 80054c0:	682b      	ldr	r3, [r5, #0]
 80054c2:	6826      	ldr	r6, [r4, #0]
 80054c4:	6961      	ldr	r1, [r4, #20]
 80054c6:	1d18      	adds	r0, r3, #4
 80054c8:	6028      	str	r0, [r5, #0]
 80054ca:	0635      	lsls	r5, r6, #24
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	d501      	bpl.n	80054d4 <_printf_i+0x1c4>
 80054d0:	6019      	str	r1, [r3, #0]
 80054d2:	e002      	b.n	80054da <_printf_i+0x1ca>
 80054d4:	0670      	lsls	r0, r6, #25
 80054d6:	d5fb      	bpl.n	80054d0 <_printf_i+0x1c0>
 80054d8:	8019      	strh	r1, [r3, #0]
 80054da:	2300      	movs	r3, #0
 80054dc:	6123      	str	r3, [r4, #16]
 80054de:	4615      	mov	r5, r2
 80054e0:	e7bc      	b.n	800545c <_printf_i+0x14c>
 80054e2:	682b      	ldr	r3, [r5, #0]
 80054e4:	1d1a      	adds	r2, r3, #4
 80054e6:	602a      	str	r2, [r5, #0]
 80054e8:	681d      	ldr	r5, [r3, #0]
 80054ea:	6862      	ldr	r2, [r4, #4]
 80054ec:	2100      	movs	r1, #0
 80054ee:	4628      	mov	r0, r5
 80054f0:	f7fa fe6e 	bl	80001d0 <memchr>
 80054f4:	b108      	cbz	r0, 80054fa <_printf_i+0x1ea>
 80054f6:	1b40      	subs	r0, r0, r5
 80054f8:	6060      	str	r0, [r4, #4]
 80054fa:	6863      	ldr	r3, [r4, #4]
 80054fc:	6123      	str	r3, [r4, #16]
 80054fe:	2300      	movs	r3, #0
 8005500:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005504:	e7aa      	b.n	800545c <_printf_i+0x14c>
 8005506:	6923      	ldr	r3, [r4, #16]
 8005508:	462a      	mov	r2, r5
 800550a:	4649      	mov	r1, r9
 800550c:	4640      	mov	r0, r8
 800550e:	47d0      	blx	sl
 8005510:	3001      	adds	r0, #1
 8005512:	d0ad      	beq.n	8005470 <_printf_i+0x160>
 8005514:	6823      	ldr	r3, [r4, #0]
 8005516:	079b      	lsls	r3, r3, #30
 8005518:	d413      	bmi.n	8005542 <_printf_i+0x232>
 800551a:	68e0      	ldr	r0, [r4, #12]
 800551c:	9b03      	ldr	r3, [sp, #12]
 800551e:	4298      	cmp	r0, r3
 8005520:	bfb8      	it	lt
 8005522:	4618      	movlt	r0, r3
 8005524:	e7a6      	b.n	8005474 <_printf_i+0x164>
 8005526:	2301      	movs	r3, #1
 8005528:	4632      	mov	r2, r6
 800552a:	4649      	mov	r1, r9
 800552c:	4640      	mov	r0, r8
 800552e:	47d0      	blx	sl
 8005530:	3001      	adds	r0, #1
 8005532:	d09d      	beq.n	8005470 <_printf_i+0x160>
 8005534:	3501      	adds	r5, #1
 8005536:	68e3      	ldr	r3, [r4, #12]
 8005538:	9903      	ldr	r1, [sp, #12]
 800553a:	1a5b      	subs	r3, r3, r1
 800553c:	42ab      	cmp	r3, r5
 800553e:	dcf2      	bgt.n	8005526 <_printf_i+0x216>
 8005540:	e7eb      	b.n	800551a <_printf_i+0x20a>
 8005542:	2500      	movs	r5, #0
 8005544:	f104 0619 	add.w	r6, r4, #25
 8005548:	e7f5      	b.n	8005536 <_printf_i+0x226>
 800554a:	bf00      	nop
 800554c:	08005879 	.word	0x08005879
 8005550:	0800588a 	.word	0x0800588a

08005554 <__sflush_r>:
 8005554:	898a      	ldrh	r2, [r1, #12]
 8005556:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800555a:	4605      	mov	r5, r0
 800555c:	0710      	lsls	r0, r2, #28
 800555e:	460c      	mov	r4, r1
 8005560:	d458      	bmi.n	8005614 <__sflush_r+0xc0>
 8005562:	684b      	ldr	r3, [r1, #4]
 8005564:	2b00      	cmp	r3, #0
 8005566:	dc05      	bgt.n	8005574 <__sflush_r+0x20>
 8005568:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800556a:	2b00      	cmp	r3, #0
 800556c:	dc02      	bgt.n	8005574 <__sflush_r+0x20>
 800556e:	2000      	movs	r0, #0
 8005570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005574:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005576:	2e00      	cmp	r6, #0
 8005578:	d0f9      	beq.n	800556e <__sflush_r+0x1a>
 800557a:	2300      	movs	r3, #0
 800557c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005580:	682f      	ldr	r7, [r5, #0]
 8005582:	6a21      	ldr	r1, [r4, #32]
 8005584:	602b      	str	r3, [r5, #0]
 8005586:	d032      	beq.n	80055ee <__sflush_r+0x9a>
 8005588:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800558a:	89a3      	ldrh	r3, [r4, #12]
 800558c:	075a      	lsls	r2, r3, #29
 800558e:	d505      	bpl.n	800559c <__sflush_r+0x48>
 8005590:	6863      	ldr	r3, [r4, #4]
 8005592:	1ac0      	subs	r0, r0, r3
 8005594:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005596:	b10b      	cbz	r3, 800559c <__sflush_r+0x48>
 8005598:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800559a:	1ac0      	subs	r0, r0, r3
 800559c:	2300      	movs	r3, #0
 800559e:	4602      	mov	r2, r0
 80055a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80055a2:	6a21      	ldr	r1, [r4, #32]
 80055a4:	4628      	mov	r0, r5
 80055a6:	47b0      	blx	r6
 80055a8:	1c43      	adds	r3, r0, #1
 80055aa:	89a3      	ldrh	r3, [r4, #12]
 80055ac:	d106      	bne.n	80055bc <__sflush_r+0x68>
 80055ae:	6829      	ldr	r1, [r5, #0]
 80055b0:	291d      	cmp	r1, #29
 80055b2:	d82b      	bhi.n	800560c <__sflush_r+0xb8>
 80055b4:	4a29      	ldr	r2, [pc, #164]	; (800565c <__sflush_r+0x108>)
 80055b6:	410a      	asrs	r2, r1
 80055b8:	07d6      	lsls	r6, r2, #31
 80055ba:	d427      	bmi.n	800560c <__sflush_r+0xb8>
 80055bc:	2200      	movs	r2, #0
 80055be:	6062      	str	r2, [r4, #4]
 80055c0:	04d9      	lsls	r1, r3, #19
 80055c2:	6922      	ldr	r2, [r4, #16]
 80055c4:	6022      	str	r2, [r4, #0]
 80055c6:	d504      	bpl.n	80055d2 <__sflush_r+0x7e>
 80055c8:	1c42      	adds	r2, r0, #1
 80055ca:	d101      	bne.n	80055d0 <__sflush_r+0x7c>
 80055cc:	682b      	ldr	r3, [r5, #0]
 80055ce:	b903      	cbnz	r3, 80055d2 <__sflush_r+0x7e>
 80055d0:	6560      	str	r0, [r4, #84]	; 0x54
 80055d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80055d4:	602f      	str	r7, [r5, #0]
 80055d6:	2900      	cmp	r1, #0
 80055d8:	d0c9      	beq.n	800556e <__sflush_r+0x1a>
 80055da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80055de:	4299      	cmp	r1, r3
 80055e0:	d002      	beq.n	80055e8 <__sflush_r+0x94>
 80055e2:	4628      	mov	r0, r5
 80055e4:	f7ff fbea 	bl	8004dbc <_free_r>
 80055e8:	2000      	movs	r0, #0
 80055ea:	6360      	str	r0, [r4, #52]	; 0x34
 80055ec:	e7c0      	b.n	8005570 <__sflush_r+0x1c>
 80055ee:	2301      	movs	r3, #1
 80055f0:	4628      	mov	r0, r5
 80055f2:	47b0      	blx	r6
 80055f4:	1c41      	adds	r1, r0, #1
 80055f6:	d1c8      	bne.n	800558a <__sflush_r+0x36>
 80055f8:	682b      	ldr	r3, [r5, #0]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d0c5      	beq.n	800558a <__sflush_r+0x36>
 80055fe:	2b1d      	cmp	r3, #29
 8005600:	d001      	beq.n	8005606 <__sflush_r+0xb2>
 8005602:	2b16      	cmp	r3, #22
 8005604:	d101      	bne.n	800560a <__sflush_r+0xb6>
 8005606:	602f      	str	r7, [r5, #0]
 8005608:	e7b1      	b.n	800556e <__sflush_r+0x1a>
 800560a:	89a3      	ldrh	r3, [r4, #12]
 800560c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005610:	81a3      	strh	r3, [r4, #12]
 8005612:	e7ad      	b.n	8005570 <__sflush_r+0x1c>
 8005614:	690f      	ldr	r7, [r1, #16]
 8005616:	2f00      	cmp	r7, #0
 8005618:	d0a9      	beq.n	800556e <__sflush_r+0x1a>
 800561a:	0793      	lsls	r3, r2, #30
 800561c:	680e      	ldr	r6, [r1, #0]
 800561e:	bf08      	it	eq
 8005620:	694b      	ldreq	r3, [r1, #20]
 8005622:	600f      	str	r7, [r1, #0]
 8005624:	bf18      	it	ne
 8005626:	2300      	movne	r3, #0
 8005628:	eba6 0807 	sub.w	r8, r6, r7
 800562c:	608b      	str	r3, [r1, #8]
 800562e:	f1b8 0f00 	cmp.w	r8, #0
 8005632:	dd9c      	ble.n	800556e <__sflush_r+0x1a>
 8005634:	6a21      	ldr	r1, [r4, #32]
 8005636:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005638:	4643      	mov	r3, r8
 800563a:	463a      	mov	r2, r7
 800563c:	4628      	mov	r0, r5
 800563e:	47b0      	blx	r6
 8005640:	2800      	cmp	r0, #0
 8005642:	dc06      	bgt.n	8005652 <__sflush_r+0xfe>
 8005644:	89a3      	ldrh	r3, [r4, #12]
 8005646:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800564a:	81a3      	strh	r3, [r4, #12]
 800564c:	f04f 30ff 	mov.w	r0, #4294967295
 8005650:	e78e      	b.n	8005570 <__sflush_r+0x1c>
 8005652:	4407      	add	r7, r0
 8005654:	eba8 0800 	sub.w	r8, r8, r0
 8005658:	e7e9      	b.n	800562e <__sflush_r+0xda>
 800565a:	bf00      	nop
 800565c:	dfbffffe 	.word	0xdfbffffe

08005660 <_fflush_r>:
 8005660:	b538      	push	{r3, r4, r5, lr}
 8005662:	690b      	ldr	r3, [r1, #16]
 8005664:	4605      	mov	r5, r0
 8005666:	460c      	mov	r4, r1
 8005668:	b913      	cbnz	r3, 8005670 <_fflush_r+0x10>
 800566a:	2500      	movs	r5, #0
 800566c:	4628      	mov	r0, r5
 800566e:	bd38      	pop	{r3, r4, r5, pc}
 8005670:	b118      	cbz	r0, 800567a <_fflush_r+0x1a>
 8005672:	6a03      	ldr	r3, [r0, #32]
 8005674:	b90b      	cbnz	r3, 800567a <_fflush_r+0x1a>
 8005676:	f7ff f9ab 	bl	80049d0 <__sinit>
 800567a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d0f3      	beq.n	800566a <_fflush_r+0xa>
 8005682:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005684:	07d0      	lsls	r0, r2, #31
 8005686:	d404      	bmi.n	8005692 <_fflush_r+0x32>
 8005688:	0599      	lsls	r1, r3, #22
 800568a:	d402      	bmi.n	8005692 <_fflush_r+0x32>
 800568c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800568e:	f7ff fb93 	bl	8004db8 <__retarget_lock_acquire_recursive>
 8005692:	4628      	mov	r0, r5
 8005694:	4621      	mov	r1, r4
 8005696:	f7ff ff5d 	bl	8005554 <__sflush_r>
 800569a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800569c:	07da      	lsls	r2, r3, #31
 800569e:	4605      	mov	r5, r0
 80056a0:	d4e4      	bmi.n	800566c <_fflush_r+0xc>
 80056a2:	89a3      	ldrh	r3, [r4, #12]
 80056a4:	059b      	lsls	r3, r3, #22
 80056a6:	d4e1      	bmi.n	800566c <_fflush_r+0xc>
 80056a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056aa:	f7ff fb86 	bl	8004dba <__retarget_lock_release_recursive>
 80056ae:	e7dd      	b.n	800566c <_fflush_r+0xc>

080056b0 <__swhatbuf_r>:
 80056b0:	b570      	push	{r4, r5, r6, lr}
 80056b2:	460c      	mov	r4, r1
 80056b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056b8:	2900      	cmp	r1, #0
 80056ba:	b096      	sub	sp, #88	; 0x58
 80056bc:	4615      	mov	r5, r2
 80056be:	461e      	mov	r6, r3
 80056c0:	da0d      	bge.n	80056de <__swhatbuf_r+0x2e>
 80056c2:	89a3      	ldrh	r3, [r4, #12]
 80056c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80056c8:	f04f 0100 	mov.w	r1, #0
 80056cc:	bf0c      	ite	eq
 80056ce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80056d2:	2340      	movne	r3, #64	; 0x40
 80056d4:	2000      	movs	r0, #0
 80056d6:	6031      	str	r1, [r6, #0]
 80056d8:	602b      	str	r3, [r5, #0]
 80056da:	b016      	add	sp, #88	; 0x58
 80056dc:	bd70      	pop	{r4, r5, r6, pc}
 80056de:	466a      	mov	r2, sp
 80056e0:	f000 f848 	bl	8005774 <_fstat_r>
 80056e4:	2800      	cmp	r0, #0
 80056e6:	dbec      	blt.n	80056c2 <__swhatbuf_r+0x12>
 80056e8:	9901      	ldr	r1, [sp, #4]
 80056ea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80056ee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80056f2:	4259      	negs	r1, r3
 80056f4:	4159      	adcs	r1, r3
 80056f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056fa:	e7eb      	b.n	80056d4 <__swhatbuf_r+0x24>

080056fc <__smakebuf_r>:
 80056fc:	898b      	ldrh	r3, [r1, #12]
 80056fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005700:	079d      	lsls	r5, r3, #30
 8005702:	4606      	mov	r6, r0
 8005704:	460c      	mov	r4, r1
 8005706:	d507      	bpl.n	8005718 <__smakebuf_r+0x1c>
 8005708:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800570c:	6023      	str	r3, [r4, #0]
 800570e:	6123      	str	r3, [r4, #16]
 8005710:	2301      	movs	r3, #1
 8005712:	6163      	str	r3, [r4, #20]
 8005714:	b002      	add	sp, #8
 8005716:	bd70      	pop	{r4, r5, r6, pc}
 8005718:	ab01      	add	r3, sp, #4
 800571a:	466a      	mov	r2, sp
 800571c:	f7ff ffc8 	bl	80056b0 <__swhatbuf_r>
 8005720:	9900      	ldr	r1, [sp, #0]
 8005722:	4605      	mov	r5, r0
 8005724:	4630      	mov	r0, r6
 8005726:	f7ff fbb5 	bl	8004e94 <_malloc_r>
 800572a:	b948      	cbnz	r0, 8005740 <__smakebuf_r+0x44>
 800572c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005730:	059a      	lsls	r2, r3, #22
 8005732:	d4ef      	bmi.n	8005714 <__smakebuf_r+0x18>
 8005734:	f023 0303 	bic.w	r3, r3, #3
 8005738:	f043 0302 	orr.w	r3, r3, #2
 800573c:	81a3      	strh	r3, [r4, #12]
 800573e:	e7e3      	b.n	8005708 <__smakebuf_r+0xc>
 8005740:	89a3      	ldrh	r3, [r4, #12]
 8005742:	6020      	str	r0, [r4, #0]
 8005744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005748:	81a3      	strh	r3, [r4, #12]
 800574a:	9b00      	ldr	r3, [sp, #0]
 800574c:	6163      	str	r3, [r4, #20]
 800574e:	9b01      	ldr	r3, [sp, #4]
 8005750:	6120      	str	r0, [r4, #16]
 8005752:	b15b      	cbz	r3, 800576c <__smakebuf_r+0x70>
 8005754:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005758:	4630      	mov	r0, r6
 800575a:	f000 f81d 	bl	8005798 <_isatty_r>
 800575e:	b128      	cbz	r0, 800576c <__smakebuf_r+0x70>
 8005760:	89a3      	ldrh	r3, [r4, #12]
 8005762:	f023 0303 	bic.w	r3, r3, #3
 8005766:	f043 0301 	orr.w	r3, r3, #1
 800576a:	81a3      	strh	r3, [r4, #12]
 800576c:	89a3      	ldrh	r3, [r4, #12]
 800576e:	431d      	orrs	r5, r3
 8005770:	81a5      	strh	r5, [r4, #12]
 8005772:	e7cf      	b.n	8005714 <__smakebuf_r+0x18>

08005774 <_fstat_r>:
 8005774:	b538      	push	{r3, r4, r5, lr}
 8005776:	4d07      	ldr	r5, [pc, #28]	; (8005794 <_fstat_r+0x20>)
 8005778:	2300      	movs	r3, #0
 800577a:	4604      	mov	r4, r0
 800577c:	4608      	mov	r0, r1
 800577e:	4611      	mov	r1, r2
 8005780:	602b      	str	r3, [r5, #0]
 8005782:	f7fb fa20 	bl	8000bc6 <_fstat>
 8005786:	1c43      	adds	r3, r0, #1
 8005788:	d102      	bne.n	8005790 <_fstat_r+0x1c>
 800578a:	682b      	ldr	r3, [r5, #0]
 800578c:	b103      	cbz	r3, 8005790 <_fstat_r+0x1c>
 800578e:	6023      	str	r3, [r4, #0]
 8005790:	bd38      	pop	{r3, r4, r5, pc}
 8005792:	bf00      	nop
 8005794:	2000029c 	.word	0x2000029c

08005798 <_isatty_r>:
 8005798:	b538      	push	{r3, r4, r5, lr}
 800579a:	4d06      	ldr	r5, [pc, #24]	; (80057b4 <_isatty_r+0x1c>)
 800579c:	2300      	movs	r3, #0
 800579e:	4604      	mov	r4, r0
 80057a0:	4608      	mov	r0, r1
 80057a2:	602b      	str	r3, [r5, #0]
 80057a4:	f7fb fa1f 	bl	8000be6 <_isatty>
 80057a8:	1c43      	adds	r3, r0, #1
 80057aa:	d102      	bne.n	80057b2 <_isatty_r+0x1a>
 80057ac:	682b      	ldr	r3, [r5, #0]
 80057ae:	b103      	cbz	r3, 80057b2 <_isatty_r+0x1a>
 80057b0:	6023      	str	r3, [r4, #0]
 80057b2:	bd38      	pop	{r3, r4, r5, pc}
 80057b4:	2000029c 	.word	0x2000029c

080057b8 <_sbrk_r>:
 80057b8:	b538      	push	{r3, r4, r5, lr}
 80057ba:	4d06      	ldr	r5, [pc, #24]	; (80057d4 <_sbrk_r+0x1c>)
 80057bc:	2300      	movs	r3, #0
 80057be:	4604      	mov	r4, r0
 80057c0:	4608      	mov	r0, r1
 80057c2:	602b      	str	r3, [r5, #0]
 80057c4:	f7fb fa28 	bl	8000c18 <_sbrk>
 80057c8:	1c43      	adds	r3, r0, #1
 80057ca:	d102      	bne.n	80057d2 <_sbrk_r+0x1a>
 80057cc:	682b      	ldr	r3, [r5, #0]
 80057ce:	b103      	cbz	r3, 80057d2 <_sbrk_r+0x1a>
 80057d0:	6023      	str	r3, [r4, #0]
 80057d2:	bd38      	pop	{r3, r4, r5, pc}
 80057d4:	2000029c 	.word	0x2000029c

080057d8 <_init>:
 80057d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057da:	bf00      	nop
 80057dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057de:	bc08      	pop	{r3}
 80057e0:	469e      	mov	lr, r3
 80057e2:	4770      	bx	lr

080057e4 <_fini>:
 80057e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057e6:	bf00      	nop
 80057e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057ea:	bc08      	pop	{r3}
 80057ec:	469e      	mov	lr, r3
 80057ee:	4770      	bx	lr
