// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Mon Apr 20 19:37:36 2020
// Host        : DESKTOP-L9P0FU6 running 64-bit Ubuntu 18.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top design_1_ethernet_transceiver2_0_0 -prefix
//               design_1_ethernet_transceiver2_0_0_ design_1_ethernet_transceiver2_0_0_sim_netlist.v
// Design      : design_1_ethernet_transceiver2_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_ethernet_transceiver2_0_0_clock_mod
   (clk50mhz,
    clk_out_shift,
    b_clk100mhz);
  output clk50mhz;
  output clk_out_shift;
  input b_clk100mhz;

  wire b_clk100mhz;
  wire clk50mhz;
  wire clk_out_shift;
  wire temp_clk_i_1_n_0;
  wire temp_clk_shift_i_1_n_0;

  LUT1 #(
    .INIT(2'h1)) 
    temp_clk_i_1
       (.I0(clk50mhz),
        .O(temp_clk_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_clk_reg
       (.C(b_clk100mhz),
        .CE(1'b1),
        .D(temp_clk_i_1_n_0),
        .Q(clk50mhz),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    temp_clk_shift_i_1
       (.I0(clk_out_shift),
        .O(temp_clk_shift_i_1_n_0));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    temp_clk_shift_reg
       (.C(b_clk100mhz),
        .CE(1'b1),
        .D(temp_clk_shift_i_1_n_0),
        .Q(clk_out_shift),
        .R(1'b0));
endmodule

module design_1_ethernet_transceiver2_0_0_clock_mod2
   (I,
    clk2_5mhz_shift,
    b_clk100mhz);
  output I;
  output clk2_5mhz_shift;
  input b_clk100mhz;

  wire I;
  wire b_clk100mhz;
  wire clk2_5mhz_shift;
  wire [4:0]count10;
  wire \count1[2]_i_1_n_0 ;
  wire \count1[4]_i_1_n_0 ;
  wire \count1[4]_i_2_n_0 ;
  wire [4:0]count1_reg__0;
  wire \count2_inferred__0/i__n_0 ;
  wire [5:0]count2_reg__0;
  wire [5:0]p_0_in;
  wire temp_clk1_i_1_n_0;
  wire temp_clk21_out;
  wire temp_clk2_i_1_n_0;

  LUT1 #(
    .INIT(2'h1)) 
    \count1[0]_i_1 
       (.I0(count1_reg__0[0]),
        .O(count10[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count1[1]_i_1 
       (.I0(count1_reg__0[0]),
        .I1(count1_reg__0[1]),
        .O(count10[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count1[2]_i_1 
       (.I0(count1_reg__0[0]),
        .I1(count1_reg__0[1]),
        .I2(count1_reg__0[2]),
        .O(\count1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count1[3]_i_1 
       (.I0(count1_reg__0[1]),
        .I1(count1_reg__0[0]),
        .I2(count1_reg__0[2]),
        .I3(count1_reg__0[3]),
        .O(count10[3]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \count1[4]_i_1 
       (.I0(count1_reg__0[4]),
        .I1(count1_reg__0[0]),
        .I2(count1_reg__0[1]),
        .I3(count1_reg__0[3]),
        .I4(count1_reg__0[2]),
        .O(\count1[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h57)) 
    \count1[4]_i_2 
       (.I0(count1_reg__0[4]),
        .I1(count1_reg__0[2]),
        .I2(count1_reg__0[3]),
        .O(\count1[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count1[4]_i_3 
       (.I0(count1_reg__0[2]),
        .I1(count1_reg__0[0]),
        .I2(count1_reg__0[1]),
        .I3(count1_reg__0[3]),
        .I4(count1_reg__0[4]),
        .O(count10[4]));
  FDRE #(
    .INIT(1'b0)) 
    \count1_reg[0] 
       (.C(b_clk100mhz),
        .CE(\count1[4]_i_2_n_0 ),
        .D(count10[0]),
        .Q(count1_reg__0[0]),
        .R(\count1[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count1_reg[1] 
       (.C(b_clk100mhz),
        .CE(\count1[4]_i_2_n_0 ),
        .D(count10[1]),
        .Q(count1_reg__0[1]),
        .R(\count1[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count1_reg[2] 
       (.C(b_clk100mhz),
        .CE(\count1[4]_i_2_n_0 ),
        .D(\count1[2]_i_1_n_0 ),
        .Q(count1_reg__0[2]),
        .R(\count1[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count1_reg[3] 
       (.C(b_clk100mhz),
        .CE(\count1[4]_i_2_n_0 ),
        .D(count10[3]),
        .Q(count1_reg__0[3]),
        .R(\count1[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count1_reg[4] 
       (.C(b_clk100mhz),
        .CE(\count1[4]_i_2_n_0 ),
        .D(count10[4]),
        .Q(count1_reg__0[4]),
        .R(\count1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0515)) 
    \count2[0]_i_1 
       (.I0(count2_reg__0[0]),
        .I1(count2_reg__0[4]),
        .I2(count2_reg__0[5]),
        .I3(count2_reg__0[3]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h05150A2A)) 
    \count2[1]_i_1 
       (.I0(count2_reg__0[0]),
        .I1(count2_reg__0[4]),
        .I2(count2_reg__0[5]),
        .I3(count2_reg__0[3]),
        .I4(count2_reg__0[1]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h05150A2A0F3F0000)) 
    \count2[2]_i_1 
       (.I0(count2_reg__0[0]),
        .I1(count2_reg__0[4]),
        .I2(count2_reg__0[5]),
        .I3(count2_reg__0[3]),
        .I4(count2_reg__0[2]),
        .I5(count2_reg__0[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h12303030)) 
    \count2[3]_i_1 
       (.I0(count2_reg__0[0]),
        .I1(count2_reg__0[5]),
        .I2(count2_reg__0[3]),
        .I3(count2_reg__0[2]),
        .I4(count2_reg__0[1]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h060C0C0C0C0C0C0C)) 
    \count2[4]_i_1 
       (.I0(count2_reg__0[0]),
        .I1(count2_reg__0[4]),
        .I2(count2_reg__0[5]),
        .I3(count2_reg__0[3]),
        .I4(count2_reg__0[2]),
        .I5(count2_reg__0[1]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h0810003000300030)) 
    \count2[5]_i_1 
       (.I0(count2_reg__0[0]),
        .I1(count2_reg__0[4]),
        .I2(count2_reg__0[5]),
        .I3(count2_reg__0[3]),
        .I4(count2_reg__0[2]),
        .I5(count2_reg__0[1]),
        .O(p_0_in[5]));
  LUT3 #(
    .INIT(8'h57)) 
    \count2_inferred__0/i_ 
       (.I0(count2_reg__0[5]),
        .I1(count2_reg__0[3]),
        .I2(count2_reg__0[4]),
        .O(\count2_inferred__0/i__n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count2_reg[0] 
       (.C(b_clk100mhz),
        .CE(\count2_inferred__0/i__n_0 ),
        .D(p_0_in[0]),
        .Q(count2_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count2_reg[1] 
       (.C(b_clk100mhz),
        .CE(\count2_inferred__0/i__n_0 ),
        .D(p_0_in[1]),
        .Q(count2_reg__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count2_reg[2] 
       (.C(b_clk100mhz),
        .CE(\count2_inferred__0/i__n_0 ),
        .D(p_0_in[2]),
        .Q(count2_reg__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count2_reg[3] 
       (.C(b_clk100mhz),
        .CE(\count2_inferred__0/i__n_0 ),
        .D(p_0_in[3]),
        .Q(count2_reg__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count2_reg[4] 
       (.C(b_clk100mhz),
        .CE(\count2_inferred__0/i__n_0 ),
        .D(p_0_in[4]),
        .Q(count2_reg__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count2_reg[5] 
       (.C(b_clk100mhz),
        .CE(\count2_inferred__0/i__n_0 ),
        .D(p_0_in[5]),
        .Q(count2_reg__0[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
    temp_clk1_i_1
       (.I0(count1_reg__0[2]),
        .I1(count1_reg__0[3]),
        .I2(count1_reg__0[1]),
        .I3(count1_reg__0[0]),
        .I4(count1_reg__0[4]),
        .I5(I),
        .O(temp_clk1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_clk1_reg
       (.C(b_clk100mhz),
        .CE(1'b1),
        .D(temp_clk1_i_1_n_0),
        .Q(I),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    temp_clk2_i_1
       (.I0(temp_clk21_out),
        .I1(clk2_5mhz_shift),
        .O(temp_clk2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000800020)) 
    temp_clk2_i_2
       (.I0(count2_reg__0[1]),
        .I1(count2_reg__0[2]),
        .I2(count2_reg__0[3]),
        .I3(count2_reg__0[5]),
        .I4(count2_reg__0[4]),
        .I5(count2_reg__0[0]),
        .O(temp_clk21_out));
  FDRE #(
    .INIT(1'b0)) 
    temp_clk2_reg
       (.C(b_clk100mhz),
        .CE(1'b1),
        .D(temp_clk2_i_1_n_0),
        .Q(clk2_5mhz_shift),
        .R(1'b0));
endmodule

module design_1_ethernet_transceiver2_0_0_crc32_parallel
   (\state_reg[2] ,
    \bit_count_reg[3] ,
    \bit_count_reg[3]_0 ,
    \state_reg[1] ,
    \txd_reg[0] ,
    \txd_reg[0]_0 ,
    \txd_reg[0]_1 ,
    \txd_reg[0]_2 ,
    \txd_reg[0]_3 ,
    \txd[0]_i_2_0 ,
    \txd[0]_i_2_1 ,
    \txd[0]_i_2_2 ,
    \txd[1]_i_3 ,
    O,
    \txd[1]_i_3_0 ,
    CO,
    Q,
    \txd[0]_i_7_0 ,
    start_crc,
    eth_txd,
    txd0,
    b_clk100mhz,
    AS);
  output \state_reg[2] ;
  output \bit_count_reg[3] ;
  output \bit_count_reg[3]_0 ;
  output \state_reg[1] ;
  input \txd_reg[0] ;
  input \txd_reg[0]_0 ;
  input \txd_reg[0]_1 ;
  input \txd_reg[0]_2 ;
  input \txd_reg[0]_3 ;
  input \txd[0]_i_2_0 ;
  input \txd[0]_i_2_1 ;
  input \txd[0]_i_2_2 ;
  input \txd[1]_i_3 ;
  input [2:0]O;
  input \txd[1]_i_3_0 ;
  input [0:0]CO;
  input [3:0]Q;
  input \txd[0]_i_7_0 ;
  input start_crc;
  input [1:0]eth_txd;
  input txd0;
  input b_clk100mhz;
  input [0:0]AS;

  wire [0:0]AS;
  wire [0:0]CO;
  wire [2:0]O;
  wire [3:0]Q;
  wire b_clk100mhz;
  wire \bit_count_reg[3] ;
  wire \bit_count_reg[3]_0 ;
  wire \crc32_temp[31]_i_1__0_n_0 ;
  wire \crc32_temp_reg_n_0_[0] ;
  wire [31:0]crc_calculated;
  wire edge_count_i_1__0_n_0;
  wire edge_count_reg_n_0;
  wire [1:0]eth_txd;
  wire p_0_in10_in;
  wire p_0_in13_in;
  wire p_0_in16_in;
  wire p_0_in19_in;
  wire p_0_in1_in;
  wire p_0_in22_in;
  wire p_0_in25_in;
  wire p_0_in28_in;
  wire p_0_in31_in;
  wire p_0_in34_in;
  wire p_0_in37_in;
  wire p_0_in40_in;
  wire p_0_in45_in;
  wire p_0_in48_in;
  wire p_0_in4_in;
  wire p_0_in53_in;
  wire p_0_in58_in;
  wire p_0_in7_in;
  wire [31:14]p_0_in__0;
  wire [31:0]p_0_in__1;
  wire p_1_in;
  wire p_1_in56_in;
  wire [31:0]p_1_in__0;
  wire p_59_in;
  wire start_crc;
  wire state;
  wire \state_reg[1] ;
  wire \state_reg[2] ;
  wire txd0;
  wire \txd[0]_i_18_n_0 ;
  wire \txd[0]_i_19_n_0 ;
  wire \txd[0]_i_2_0 ;
  wire \txd[0]_i_2_1 ;
  wire \txd[0]_i_2_2 ;
  wire \txd[0]_i_2_n_0 ;
  wire \txd[0]_i_46_n_0 ;
  wire \txd[0]_i_47_n_0 ;
  wire \txd[0]_i_48_n_0 ;
  wire \txd[0]_i_72_n_0 ;
  wire \txd[0]_i_73_n_0 ;
  wire \txd[0]_i_74_n_0 ;
  wire \txd[0]_i_75_n_0 ;
  wire \txd[0]_i_76_n_0 ;
  wire \txd[0]_i_77_n_0 ;
  wire \txd[0]_i_78_n_0 ;
  wire \txd[0]_i_79_n_0 ;
  wire \txd[0]_i_7_0 ;
  wire \txd[0]_i_7_n_0 ;
  wire \txd[1]_i_17_n_0 ;
  wire \txd[1]_i_3 ;
  wire \txd[1]_i_34_n_0 ;
  wire \txd[1]_i_35_n_0 ;
  wire \txd[1]_i_36_n_0 ;
  wire \txd[1]_i_37_n_0 ;
  wire \txd[1]_i_3_0 ;
  wire \txd[1]_i_94_n_0 ;
  wire \txd[1]_i_95_n_0 ;
  wire \txd[1]_i_96_n_0 ;
  wire \txd[1]_i_97_n_0 ;
  wire \txd_reg[0] ;
  wire \txd_reg[0]_0 ;
  wire \txd_reg[0]_1 ;
  wire \txd_reg[0]_2 ;
  wire \txd_reg[0]_3 ;
  wire \txd_reg[0]_i_54_n_0 ;
  wire \txd_reg[0]_i_55_n_0 ;
  wire \txd_reg[1]_i_14_n_0 ;
  wire \txd_reg[1]_i_16_n_0 ;
  wire \txd_reg[1]_i_66_n_0 ;
  wire \txd_reg[1]_i_67_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h666F)) 
    \crc32_temp[0]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(start_crc),
        .O(p_1_in__0[0]));
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[10]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_0_in22_in),
        .I4(start_crc),
        .O(p_1_in__0[10]));
  LUT6 #(
    .INIT(64'h669999666F9F9F6F)) 
    \crc32_temp[11]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(p_0_in25_in),
        .I5(start_crc),
        .O(p_1_in__0[11]));
  LUT6 #(
    .INIT(64'h669999666F9F9F6F)) 
    \crc32_temp[12]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(p_0_in28_in),
        .I5(start_crc),
        .O(p_1_in__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[13]_i_1__0 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in31_in),
        .I3(start_crc),
        .O(p_1_in__0[13]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[14]_i_1__0 
       (.I0(state),
        .I1(p_0_in__0[14]),
        .I2(start_crc),
        .O(p_1_in__0[14]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[15]_i_1__0 
       (.I0(state),
        .I1(p_0_in__0[15]),
        .I2(start_crc),
        .O(p_1_in__0[15]));
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[16]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_0_in34_in),
        .I4(start_crc),
        .O(p_1_in__0[16]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[17]_i_1__0 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in37_in),
        .I3(start_crc),
        .O(p_1_in__0[17]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[18]_i_1__0 
       (.I0(state),
        .I1(p_0_in__0[18]),
        .I2(start_crc),
        .O(p_1_in__0[18]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[19]_i_1__0 
       (.I0(state),
        .I1(p_0_in__0[19]),
        .I2(start_crc),
        .O(p_1_in__0[19]));
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[1]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(start_crc),
        .O(p_1_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[20]_i_1__0 
       (.I0(state),
        .I1(p_0_in__0[20]),
        .I2(start_crc),
        .O(p_1_in__0[20]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[21]_i_1__0 
       (.I0(state),
        .I1(p_0_in__0[21]),
        .I2(start_crc),
        .O(p_1_in__0[21]));
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[22]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_0_in40_in),
        .I4(start_crc),
        .O(p_1_in__0[22]));
  LUT6 #(
    .INIT(64'h669999666F9F9F6F)) 
    \crc32_temp[23]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(p_0_in45_in),
        .I5(start_crc),
        .O(p_1_in__0[23]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[24]_i_1__0 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in48_in),
        .I3(start_crc),
        .O(p_1_in__0[24]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[25]_i_1__0 
       (.I0(state),
        .I1(p_0_in__0[25]),
        .I2(start_crc),
        .O(p_1_in__0[25]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[26]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_0_in53_in),
        .I4(start_crc),
        .O(p_1_in__0[26]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[27]_i_1__0 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in58_in),
        .I3(start_crc),
        .O(p_1_in__0[27]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32_temp[27]_i_2__0 
       (.I0(eth_txd[0]),
        .I1(p_1_in56_in),
        .O(p_59_in));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[28]_i_1__0 
       (.I0(state),
        .I1(p_0_in__0[28]),
        .I2(start_crc),
        .O(p_1_in__0[28]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[29]_i_1__0 
       (.I0(state),
        .I1(p_0_in__0[29]),
        .I2(start_crc),
        .O(p_1_in__0[29]));
  LUT6 #(
    .INIT(64'h669999666F9F9F6F)) 
    \crc32_temp[2]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(\crc32_temp_reg_n_0_[0] ),
        .I5(start_crc),
        .O(p_1_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[30]_i_1__0 
       (.I0(state),
        .I1(p_0_in__0[30]),
        .I2(start_crc),
        .O(p_1_in__0[30]));
  LUT3 #(
    .INIT(8'h4F)) 
    \crc32_temp[31]_i_1__0 
       (.I0(edge_count_reg_n_0),
        .I1(start_crc),
        .I2(state),
        .O(\crc32_temp[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[31]_i_2__0 
       (.I0(state),
        .I1(p_0_in__0[31]),
        .I2(start_crc),
        .O(p_1_in__0[31]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[3]_i_1__0 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in1_in),
        .I3(start_crc),
        .O(p_1_in__0[3]));
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[4]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_0_in4_in),
        .I4(start_crc),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'h669999666F9F9F6F)) 
    \crc32_temp[5]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(p_0_in7_in),
        .I5(start_crc),
        .O(p_1_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[6]_i_1__0 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in10_in),
        .I3(start_crc),
        .O(p_1_in__0[6]));
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[7]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_0_in13_in),
        .I4(start_crc),
        .O(p_1_in__0[7]));
  LUT6 #(
    .INIT(64'h669999666F9F9F6F)) 
    \crc32_temp[8]_i_1__0 
       (.I0(eth_txd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(p_0_in16_in),
        .I5(start_crc),
        .O(p_1_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[9]_i_1__0 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in19_in),
        .I3(start_crc),
        .O(p_1_in__0[9]));
  FDPE \crc32_temp_reg[0] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[0]),
        .PRE(AS),
        .Q(\crc32_temp_reg_n_0_[0] ));
  FDPE \crc32_temp_reg[10] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[10]),
        .PRE(AS),
        .Q(p_0_in28_in));
  FDPE \crc32_temp_reg[11] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[11]),
        .PRE(AS),
        .Q(p_0_in31_in));
  FDPE \crc32_temp_reg[12] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[12]),
        .PRE(AS),
        .Q(p_0_in__0[14]));
  FDPE \crc32_temp_reg[13] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[13]),
        .PRE(AS),
        .Q(p_0_in__0[15]));
  FDPE \crc32_temp_reg[14] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[14]),
        .PRE(AS),
        .Q(p_0_in34_in));
  FDPE \crc32_temp_reg[15] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[15]),
        .PRE(AS),
        .Q(p_0_in37_in));
  FDPE \crc32_temp_reg[16] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[16]),
        .PRE(AS),
        .Q(p_0_in__0[18]));
  FDPE \crc32_temp_reg[17] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[17]),
        .PRE(AS),
        .Q(p_0_in__0[19]));
  FDPE \crc32_temp_reg[18] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[18]),
        .PRE(AS),
        .Q(p_0_in__0[20]));
  FDPE \crc32_temp_reg[19] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[19]),
        .PRE(AS),
        .Q(p_0_in__0[21]));
  FDPE \crc32_temp_reg[1] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[1]),
        .PRE(AS),
        .Q(p_0_in1_in));
  FDPE \crc32_temp_reg[20] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[20]),
        .PRE(AS),
        .Q(p_0_in40_in));
  FDPE \crc32_temp_reg[21] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[21]),
        .PRE(AS),
        .Q(p_0_in45_in));
  FDPE \crc32_temp_reg[22] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[22]),
        .PRE(AS),
        .Q(p_0_in48_in));
  FDPE \crc32_temp_reg[23] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[23]),
        .PRE(AS),
        .Q(p_0_in__0[25]));
  FDPE \crc32_temp_reg[24] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[24]),
        .PRE(AS),
        .Q(p_0_in53_in));
  FDPE \crc32_temp_reg[25] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[25]),
        .PRE(AS),
        .Q(p_0_in58_in));
  FDPE \crc32_temp_reg[26] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[26]),
        .PRE(AS),
        .Q(p_0_in__0[28]));
  FDPE \crc32_temp_reg[27] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[27]),
        .PRE(AS),
        .Q(p_0_in__0[29]));
  FDPE \crc32_temp_reg[28] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[28]),
        .PRE(AS),
        .Q(p_0_in__0[30]));
  FDPE \crc32_temp_reg[29] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[29]),
        .PRE(AS),
        .Q(p_0_in__0[31]));
  FDPE \crc32_temp_reg[2] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[2]),
        .PRE(AS),
        .Q(p_0_in4_in));
  FDPE \crc32_temp_reg[30] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[30]),
        .PRE(AS),
        .Q(p_1_in));
  FDPE \crc32_temp_reg[31] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[31]),
        .PRE(AS),
        .Q(p_1_in56_in));
  FDPE \crc32_temp_reg[3] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[3]),
        .PRE(AS),
        .Q(p_0_in7_in));
  FDPE \crc32_temp_reg[4] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[4]),
        .PRE(AS),
        .Q(p_0_in10_in));
  FDPE \crc32_temp_reg[5] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[5]),
        .PRE(AS),
        .Q(p_0_in13_in));
  FDPE \crc32_temp_reg[6] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[6]),
        .PRE(AS),
        .Q(p_0_in16_in));
  FDPE \crc32_temp_reg[7] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[7]),
        .PRE(AS),
        .Q(p_0_in19_in));
  FDPE \crc32_temp_reg[8] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[8]),
        .PRE(AS),
        .Q(p_0_in22_in));
  FDPE \crc32_temp_reg[9] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1__0_n_0 ),
        .D(p_1_in__0[9]),
        .PRE(AS),
        .Q(p_0_in25_in));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[0]_i_1__0 
       (.I0(\crc32_temp_reg_n_0_[0] ),
        .O(p_0_in__1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[10]_i_1__0 
       (.I0(p_0_in28_in),
        .O(p_0_in__1[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[11]_i_1__0 
       (.I0(p_0_in31_in),
        .O(p_0_in__1[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[12]_i_1__0 
       (.I0(p_0_in__0[14]),
        .O(p_0_in__1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[13]_i_1__0 
       (.I0(p_0_in__0[15]),
        .O(p_0_in__1[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[14]_i_1__0 
       (.I0(p_0_in34_in),
        .O(p_0_in__1[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[15]_i_1__0 
       (.I0(p_0_in37_in),
        .O(p_0_in__1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[16]_i_1__0 
       (.I0(p_0_in__0[18]),
        .O(p_0_in__1[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[17]_i_1__0 
       (.I0(p_0_in__0[19]),
        .O(p_0_in__1[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[18]_i_1__0 
       (.I0(p_0_in__0[20]),
        .O(p_0_in__1[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[19]_i_1__0 
       (.I0(p_0_in__0[21]),
        .O(p_0_in__1[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[1]_i_1__0 
       (.I0(p_0_in1_in),
        .O(p_0_in__1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[20]_i_1__0 
       (.I0(p_0_in40_in),
        .O(p_0_in__1[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[21]_i_1__0 
       (.I0(p_0_in45_in),
        .O(p_0_in__1[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[22]_i_1__0 
       (.I0(p_0_in48_in),
        .O(p_0_in__1[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[23]_i_1__0 
       (.I0(p_0_in__0[25]),
        .O(p_0_in__1[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[24]_i_1__0 
       (.I0(p_0_in53_in),
        .O(p_0_in__1[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[25]_i_1__0 
       (.I0(p_0_in58_in),
        .O(p_0_in__1[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[26]_i_1__0 
       (.I0(p_0_in__0[28]),
        .O(p_0_in__1[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[27]_i_1__0 
       (.I0(p_0_in__0[29]),
        .O(p_0_in__1[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[28]_i_1__0 
       (.I0(p_0_in__0[30]),
        .O(p_0_in__1[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[29]_i_1__0 
       (.I0(p_0_in__0[31]),
        .O(p_0_in__1[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[2]_i_1__0 
       (.I0(p_0_in4_in),
        .O(p_0_in__1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[30]_i_1__0 
       (.I0(p_1_in),
        .O(p_0_in__1[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[31]_i_1__0 
       (.I0(p_1_in56_in),
        .O(p_0_in__1[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[3]_i_1__0 
       (.I0(p_0_in7_in),
        .O(p_0_in__1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[4]_i_1__0 
       (.I0(p_0_in10_in),
        .O(p_0_in__1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[5]_i_1__0 
       (.I0(p_0_in13_in),
        .O(p_0_in__1[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[6]_i_1__0 
       (.I0(p_0_in16_in),
        .O(p_0_in__1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[7]_i_1__0 
       (.I0(p_0_in19_in),
        .O(p_0_in__1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[8]_i_1__0 
       (.I0(p_0_in22_in),
        .O(p_0_in__1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[9]_i_1__0 
       (.I0(p_0_in25_in),
        .O(p_0_in__1[9]));
  FDRE \crc_reg[0] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[0]),
        .Q(crc_calculated[0]),
        .R(1'b0));
  FDRE \crc_reg[10] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[10]),
        .Q(crc_calculated[10]),
        .R(1'b0));
  FDRE \crc_reg[11] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[11]),
        .Q(crc_calculated[11]),
        .R(1'b0));
  FDRE \crc_reg[12] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[12]),
        .Q(crc_calculated[12]),
        .R(1'b0));
  FDRE \crc_reg[13] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[13]),
        .Q(crc_calculated[13]),
        .R(1'b0));
  FDRE \crc_reg[14] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[14]),
        .Q(crc_calculated[14]),
        .R(1'b0));
  FDRE \crc_reg[15] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[15]),
        .Q(crc_calculated[15]),
        .R(1'b0));
  FDRE \crc_reg[16] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[16]),
        .Q(crc_calculated[16]),
        .R(1'b0));
  FDRE \crc_reg[17] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[17]),
        .Q(crc_calculated[17]),
        .R(1'b0));
  FDRE \crc_reg[18] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[18]),
        .Q(crc_calculated[18]),
        .R(1'b0));
  FDRE \crc_reg[19] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[19]),
        .Q(crc_calculated[19]),
        .R(1'b0));
  FDRE \crc_reg[1] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[1]),
        .Q(crc_calculated[1]),
        .R(1'b0));
  FDRE \crc_reg[20] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[20]),
        .Q(crc_calculated[20]),
        .R(1'b0));
  FDRE \crc_reg[21] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[21]),
        .Q(crc_calculated[21]),
        .R(1'b0));
  FDRE \crc_reg[22] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[22]),
        .Q(crc_calculated[22]),
        .R(1'b0));
  FDRE \crc_reg[23] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[23]),
        .Q(crc_calculated[23]),
        .R(1'b0));
  FDRE \crc_reg[24] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[24]),
        .Q(crc_calculated[24]),
        .R(1'b0));
  FDRE \crc_reg[25] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[25]),
        .Q(crc_calculated[25]),
        .R(1'b0));
  FDRE \crc_reg[26] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[26]),
        .Q(crc_calculated[26]),
        .R(1'b0));
  FDRE \crc_reg[27] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[27]),
        .Q(crc_calculated[27]),
        .R(1'b0));
  FDRE \crc_reg[28] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[28]),
        .Q(crc_calculated[28]),
        .R(1'b0));
  FDRE \crc_reg[29] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[29]),
        .Q(crc_calculated[29]),
        .R(1'b0));
  FDRE \crc_reg[2] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[2]),
        .Q(crc_calculated[2]),
        .R(1'b0));
  FDRE \crc_reg[30] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[30]),
        .Q(crc_calculated[30]),
        .R(1'b0));
  FDRE \crc_reg[31] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[31]),
        .Q(crc_calculated[31]),
        .R(1'b0));
  FDRE \crc_reg[3] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[3]),
        .Q(crc_calculated[3]),
        .R(1'b0));
  FDRE \crc_reg[4] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[4]),
        .Q(crc_calculated[4]),
        .R(1'b0));
  FDRE \crc_reg[5] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[5]),
        .Q(crc_calculated[5]),
        .R(1'b0));
  FDRE \crc_reg[6] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[6]),
        .Q(crc_calculated[6]),
        .R(1'b0));
  FDRE \crc_reg[7] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[7]),
        .Q(crc_calculated[7]),
        .R(1'b0));
  FDRE \crc_reg[8] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[8]),
        .Q(crc_calculated[8]),
        .R(1'b0));
  FDRE \crc_reg[9] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[9]),
        .Q(crc_calculated[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    edge_count_i_1__0
       (.I0(start_crc),
        .I1(edge_count_reg_n_0),
        .O(edge_count_i_1__0_n_0));
  FDCE edge_count_reg
       (.C(b_clk100mhz),
        .CE(1'b1),
        .CLR(AS),
        .D(edge_count_i_1__0_n_0),
        .Q(edge_count_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(b_clk100mhz),
        .CE(1'b1),
        .CLR(AS),
        .D(start_crc),
        .Q(state));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \txd[0]_i_1 
       (.I0(txd0),
        .I1(eth_txd[0]),
        .I2(\txd[0]_i_2_n_0 ),
        .O(\state_reg[1] ));
  LUT5 #(
    .INIT(32'hFF02FFFF)) 
    \txd[0]_i_18 
       (.I0(CO),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\txd[0]_i_7_0 ),
        .I4(\bit_count_reg[3]_0 ),
        .O(\txd[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \txd[0]_i_19 
       (.I0(\txd[0]_i_46_n_0 ),
        .I1(O[1]),
        .I2(\txd[0]_i_47_n_0 ),
        .I3(O[2]),
        .I4(\txd[0]_i_48_n_0 ),
        .I5(\txd[1]_i_3_0 ),
        .O(\txd[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFA2)) 
    \txd[0]_i_2 
       (.I0(\txd_reg[0] ),
        .I1(\txd_reg[0]_0 ),
        .I2(\txd_reg[0]_1 ),
        .I3(\txd_reg[0]_2 ),
        .I4(\txd_reg[0]_3 ),
        .I5(\txd[0]_i_7_n_0 ),
        .O(\txd[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_46 
       (.I0(crc_calculated[13]),
        .I1(crc_calculated[15]),
        .I2(O[0]),
        .I3(crc_calculated[9]),
        .I4(Q[0]),
        .I5(crc_calculated[11]),
        .O(\txd[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_47 
       (.I0(crc_calculated[5]),
        .I1(crc_calculated[7]),
        .I2(O[0]),
        .I3(crc_calculated[1]),
        .I4(Q[0]),
        .I5(crc_calculated[3]),
        .O(\txd[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_48 
       (.I0(\txd[0]_i_72_n_0 ),
        .I1(\txd[0]_i_73_n_0 ),
        .I2(O[1]),
        .I3(\txd[0]_i_74_n_0 ),
        .I4(O[0]),
        .I5(\txd[0]_i_75_n_0 ),
        .O(\txd[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF54FF54545454)) 
    \txd[0]_i_7 
       (.I0(\txd[0]_i_2_0 ),
        .I1(\txd[0]_i_2_1 ),
        .I2(\txd[0]_i_2_2 ),
        .I3(\txd[0]_i_18_n_0 ),
        .I4(\txd[0]_i_19_n_0 ),
        .I5(\txd[1]_i_3 ),
        .O(\txd[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txd[0]_i_72 
       (.I0(crc_calculated[29]),
        .I1(Q[0]),
        .I2(crc_calculated[31]),
        .O(\txd[0]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txd[0]_i_73 
       (.I0(crc_calculated[25]),
        .I1(Q[0]),
        .I2(crc_calculated[27]),
        .O(\txd[0]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txd[0]_i_74 
       (.I0(crc_calculated[21]),
        .I1(Q[0]),
        .I2(crc_calculated[23]),
        .O(\txd[0]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txd[0]_i_75 
       (.I0(crc_calculated[17]),
        .I1(Q[0]),
        .I2(crc_calculated[19]),
        .O(\txd[0]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_76 
       (.I0(crc_calculated[25]),
        .I1(crc_calculated[27]),
        .I2(Q[1]),
        .I3(crc_calculated[29]),
        .I4(Q[0]),
        .I5(crc_calculated[31]),
        .O(\txd[0]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_77 
       (.I0(crc_calculated[17]),
        .I1(crc_calculated[19]),
        .I2(Q[1]),
        .I3(crc_calculated[21]),
        .I4(Q[0]),
        .I5(crc_calculated[23]),
        .O(\txd[0]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_78 
       (.I0(crc_calculated[9]),
        .I1(crc_calculated[11]),
        .I2(Q[1]),
        .I3(crc_calculated[13]),
        .I4(Q[0]),
        .I5(crc_calculated[15]),
        .O(\txd[0]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_79 
       (.I0(crc_calculated[1]),
        .I1(crc_calculated[3]),
        .I2(Q[1]),
        .I3(crc_calculated[5]),
        .I4(Q[0]),
        .I5(crc_calculated[7]),
        .O(\txd[0]_i_79_n_0 ));
  LUT5 #(
    .INIT(32'hFF02FFFF)) 
    \txd[1]_i_17 
       (.I0(CO),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\txd[0]_i_7_0 ),
        .I4(\bit_count_reg[3] ),
        .O(\txd[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_34 
       (.I0(crc_calculated[4]),
        .I1(crc_calculated[6]),
        .I2(O[0]),
        .I3(crc_calculated[0]),
        .I4(Q[0]),
        .I5(crc_calculated[2]),
        .O(\txd[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_35 
       (.I0(crc_calculated[12]),
        .I1(crc_calculated[14]),
        .I2(O[0]),
        .I3(crc_calculated[8]),
        .I4(Q[0]),
        .I5(crc_calculated[10]),
        .O(\txd[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_36 
       (.I0(crc_calculated[20]),
        .I1(crc_calculated[22]),
        .I2(O[0]),
        .I3(crc_calculated[16]),
        .I4(Q[0]),
        .I5(crc_calculated[18]),
        .O(\txd[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_37 
       (.I0(crc_calculated[28]),
        .I1(crc_calculated[30]),
        .I2(O[0]),
        .I3(crc_calculated[24]),
        .I4(Q[0]),
        .I5(crc_calculated[26]),
        .O(\txd[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0A080008AAAAAAAA)) 
    \txd[1]_i_6 
       (.I0(\txd[1]_i_3 ),
        .I1(\txd_reg[1]_i_14_n_0 ),
        .I2(\txd[1]_i_3_0 ),
        .I3(O[2]),
        .I4(\txd_reg[1]_i_16_n_0 ),
        .I5(\txd[1]_i_17_n_0 ),
        .O(\state_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_94 
       (.I0(crc_calculated[24]),
        .I1(crc_calculated[26]),
        .I2(Q[1]),
        .I3(crc_calculated[28]),
        .I4(Q[0]),
        .I5(crc_calculated[30]),
        .O(\txd[1]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_95 
       (.I0(crc_calculated[16]),
        .I1(crc_calculated[18]),
        .I2(Q[1]),
        .I3(crc_calculated[20]),
        .I4(Q[0]),
        .I5(crc_calculated[22]),
        .O(\txd[1]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_96 
       (.I0(crc_calculated[8]),
        .I1(crc_calculated[10]),
        .I2(Q[1]),
        .I3(crc_calculated[12]),
        .I4(Q[0]),
        .I5(crc_calculated[14]),
        .O(\txd[1]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_97 
       (.I0(crc_calculated[0]),
        .I1(crc_calculated[2]),
        .I2(Q[1]),
        .I3(crc_calculated[4]),
        .I4(Q[0]),
        .I5(crc_calculated[6]),
        .O(\txd[1]_i_97_n_0 ));
  MUXF8 \txd_reg[0]_i_36 
       (.I0(\txd_reg[0]_i_54_n_0 ),
        .I1(\txd_reg[0]_i_55_n_0 ),
        .O(\bit_count_reg[3]_0 ),
        .S(Q[3]));
  MUXF7 \txd_reg[0]_i_54 
       (.I0(\txd[0]_i_76_n_0 ),
        .I1(\txd[0]_i_77_n_0 ),
        .O(\txd_reg[0]_i_54_n_0 ),
        .S(Q[2]));
  MUXF7 \txd_reg[0]_i_55 
       (.I0(\txd[0]_i_78_n_0 ),
        .I1(\txd[0]_i_79_n_0 ),
        .O(\txd_reg[0]_i_55_n_0 ),
        .S(Q[2]));
  MUXF7 \txd_reg[1]_i_14 
       (.I0(\txd[1]_i_34_n_0 ),
        .I1(\txd[1]_i_35_n_0 ),
        .O(\txd_reg[1]_i_14_n_0 ),
        .S(O[1]));
  MUXF7 \txd_reg[1]_i_16 
       (.I0(\txd[1]_i_36_n_0 ),
        .I1(\txd[1]_i_37_n_0 ),
        .O(\txd_reg[1]_i_16_n_0 ),
        .S(O[1]));
  MUXF8 \txd_reg[1]_i_33 
       (.I0(\txd_reg[1]_i_66_n_0 ),
        .I1(\txd_reg[1]_i_67_n_0 ),
        .O(\bit_count_reg[3] ),
        .S(Q[3]));
  MUXF7 \txd_reg[1]_i_66 
       (.I0(\txd[1]_i_94_n_0 ),
        .I1(\txd[1]_i_95_n_0 ),
        .O(\txd_reg[1]_i_66_n_0 ),
        .S(Q[2]));
  MUXF7 \txd_reg[1]_i_67 
       (.I0(\txd[1]_i_96_n_0 ),
        .I1(\txd[1]_i_97_n_0 ),
        .O(\txd_reg[1]_i_67_n_0 ),
        .S(Q[2]));
endmodule

(* ORIG_REF_NAME = "crc32_parallel" *) 
module design_1_ethernet_transceiver2_0_0_crc32_parallel_0
   (CO,
    \state_reg[3] ,
    crc_rx,
    rst_ram_reg,
    rst_ram_reg_0,
    Q,
    rst_ram_reg_1,
    rst_ram_reg_2,
    state_reg_0,
    eth_rxd,
    b_clk100mhz,
    udp_datasum_done14_out);
  output [0:0]CO;
  output \state_reg[3] ;
  input [31:0]crc_rx;
  input rst_ram_reg;
  input rst_ram_reg_0;
  input [0:0]Q;
  input rst_ram_reg_1;
  input rst_ram_reg_2;
  input state_reg_0;
  input [1:0]eth_rxd;
  input b_clk100mhz;
  input udp_datasum_done14_out;

  wire [0:0]CO;
  wire [0:0]Q;
  wire b_clk100mhz;
  wire \crc32_temp[31]_i_1_n_0 ;
  wire \crc32_temp_reg_n_0_[0] ;
  wire [31:0]crc_calculated;
  wire [31:0]crc_rx;
  wire edge_count_i_1_n_0;
  wire edge_count_reg_n_0;
  wire [1:0]eth_rxd;
  wire p_0_in10_in;
  wire p_0_in13_in;
  wire p_0_in16_in;
  wire p_0_in19_in;
  wire p_0_in1_in;
  wire p_0_in22_in;
  wire p_0_in25_in;
  wire p_0_in28_in;
  wire p_0_in31_in;
  wire p_0_in34_in;
  wire p_0_in37_in;
  wire p_0_in40_in;
  wire p_0_in45_in;
  wire p_0_in48_in;
  wire p_0_in4_in;
  wire p_0_in53_in;
  wire p_0_in58_in;
  wire p_0_in7_in;
  wire [31:14]p_0_in__0;
  wire [31:0]p_0_in__1;
  wire p_1_in;
  wire p_1_in56_in;
  wire [31:0]p_1_in__0;
  wire p_59_in;
  wire rst_ram_i_10_n_0;
  wire rst_ram_i_11_n_0;
  wire rst_ram_i_12_n_0;
  wire rst_ram_i_13_n_0;
  wire rst_ram_i_14_n_0;
  wire rst_ram_i_15_n_0;
  wire rst_ram_i_16_n_0;
  wire rst_ram_i_17_n_0;
  wire rst_ram_i_6_n_0;
  wire rst_ram_i_7_n_0;
  wire rst_ram_i_8_n_0;
  wire rst_ram_reg;
  wire rst_ram_reg_0;
  wire rst_ram_reg_1;
  wire rst_ram_reg_2;
  wire rst_ram_reg_i_3_n_2;
  wire rst_ram_reg_i_3_n_3;
  wire rst_ram_reg_i_5_n_0;
  wire rst_ram_reg_i_5_n_1;
  wire rst_ram_reg_i_5_n_2;
  wire rst_ram_reg_i_5_n_3;
  wire rst_ram_reg_i_9_n_0;
  wire rst_ram_reg_i_9_n_1;
  wire rst_ram_reg_i_9_n_2;
  wire rst_ram_reg_i_9_n_3;
  wire state;
  wire \state_reg[3] ;
  wire state_reg_0;
  wire udp_datasum_done14_out;
  wire [3:3]NLW_rst_ram_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_rst_ram_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_rst_ram_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_rst_ram_reg_i_9_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h666F)) 
    \crc32_temp[0]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(state_reg_0),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[10]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_0_in22_in),
        .I4(state_reg_0),
        .O(p_1_in__0[10]));
  LUT6 #(
    .INIT(64'h669999666F9F9F6F)) 
    \crc32_temp[11]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(p_0_in25_in),
        .I5(state_reg_0),
        .O(p_1_in__0[11]));
  LUT6 #(
    .INIT(64'h669999666F9F9F6F)) 
    \crc32_temp[12]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(p_0_in28_in),
        .I5(state_reg_0),
        .O(p_1_in__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[13]_i_1 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in31_in),
        .I3(state_reg_0),
        .O(p_1_in__0[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[14]_i_1 
       (.I0(state),
        .I1(p_0_in__0[14]),
        .I2(state_reg_0),
        .O(p_1_in__0[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[15]_i_1 
       (.I0(state),
        .I1(p_0_in__0[15]),
        .I2(state_reg_0),
        .O(p_1_in__0[15]));
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[16]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_0_in34_in),
        .I4(state_reg_0),
        .O(p_1_in__0[16]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[17]_i_1 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in37_in),
        .I3(state_reg_0),
        .O(p_1_in__0[17]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[18]_i_1 
       (.I0(state),
        .I1(p_0_in__0[18]),
        .I2(state_reg_0),
        .O(p_1_in__0[18]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[19]_i_1 
       (.I0(state),
        .I1(p_0_in__0[19]),
        .I2(state_reg_0),
        .O(p_1_in__0[19]));
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[1]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(state_reg_0),
        .O(p_1_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[20]_i_1 
       (.I0(state),
        .I1(p_0_in__0[20]),
        .I2(state_reg_0),
        .O(p_1_in__0[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[21]_i_1 
       (.I0(state),
        .I1(p_0_in__0[21]),
        .I2(state_reg_0),
        .O(p_1_in__0[21]));
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[22]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_0_in40_in),
        .I4(state_reg_0),
        .O(p_1_in__0[22]));
  LUT6 #(
    .INIT(64'h669999666F9F9F6F)) 
    \crc32_temp[23]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(p_0_in45_in),
        .I5(state_reg_0),
        .O(p_1_in__0[23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[24]_i_1 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in48_in),
        .I3(state_reg_0),
        .O(p_1_in__0[24]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[25]_i_1 
       (.I0(state),
        .I1(p_0_in__0[25]),
        .I2(state_reg_0),
        .O(p_1_in__0[25]));
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[26]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_0_in53_in),
        .I4(state_reg_0),
        .O(p_1_in__0[26]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[27]_i_1 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in58_in),
        .I3(state_reg_0),
        .O(p_1_in__0[27]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32_temp[27]_i_2 
       (.I0(eth_rxd[0]),
        .I1(p_1_in56_in),
        .O(p_59_in));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[28]_i_1 
       (.I0(state),
        .I1(p_0_in__0[28]),
        .I2(state_reg_0),
        .O(p_1_in__0[28]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[29]_i_1 
       (.I0(state),
        .I1(p_0_in__0[29]),
        .I2(state_reg_0),
        .O(p_1_in__0[29]));
  LUT6 #(
    .INIT(64'h669999666F9F9F6F)) 
    \crc32_temp[2]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(\crc32_temp_reg_n_0_[0] ),
        .I5(state_reg_0),
        .O(p_1_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[30]_i_1 
       (.I0(state),
        .I1(p_0_in__0[30]),
        .I2(state_reg_0),
        .O(p_1_in__0[30]));
  LUT3 #(
    .INIT(8'h4F)) 
    \crc32_temp[31]_i_1 
       (.I0(edge_count_reg_n_0),
        .I1(state_reg_0),
        .I2(state),
        .O(\crc32_temp[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \crc32_temp[31]_i_2 
       (.I0(state),
        .I1(p_0_in__0[31]),
        .I2(state_reg_0),
        .O(p_1_in__0[31]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[3]_i_1 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in1_in),
        .I3(state_reg_0),
        .O(p_1_in__0[3]));
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[4]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_0_in4_in),
        .I4(state_reg_0),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'h669999666F9F9F6F)) 
    \crc32_temp[5]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(p_0_in7_in),
        .I5(state_reg_0),
        .O(p_1_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[6]_i_1 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in10_in),
        .I3(state_reg_0),
        .O(p_1_in__0[6]));
  LUT5 #(
    .INIT(32'h99669F6F)) 
    \crc32_temp[7]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_0_in13_in),
        .I4(state_reg_0),
        .O(p_1_in__0[7]));
  LUT6 #(
    .INIT(64'h669999666F9F9F6F)) 
    \crc32_temp[8]_i_1 
       (.I0(eth_rxd[1]),
        .I1(p_1_in),
        .I2(state),
        .I3(p_59_in),
        .I4(p_0_in16_in),
        .I5(state_reg_0),
        .O(p_1_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h3C7D)) 
    \crc32_temp[9]_i_1 
       (.I0(state),
        .I1(p_59_in),
        .I2(p_0_in19_in),
        .I3(state_reg_0),
        .O(p_1_in__0[9]));
  FDPE \crc32_temp_reg[0] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[0]),
        .PRE(udp_datasum_done14_out),
        .Q(\crc32_temp_reg_n_0_[0] ));
  FDPE \crc32_temp_reg[10] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[10]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in28_in));
  FDPE \crc32_temp_reg[11] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[11]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in31_in));
  FDPE \crc32_temp_reg[12] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[12]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in__0[14]));
  FDPE \crc32_temp_reg[13] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[13]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in__0[15]));
  FDPE \crc32_temp_reg[14] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[14]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in34_in));
  FDPE \crc32_temp_reg[15] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[15]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in37_in));
  FDPE \crc32_temp_reg[16] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[16]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in__0[18]));
  FDPE \crc32_temp_reg[17] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[17]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in__0[19]));
  FDPE \crc32_temp_reg[18] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[18]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in__0[20]));
  FDPE \crc32_temp_reg[19] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[19]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in__0[21]));
  FDPE \crc32_temp_reg[1] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in1_in));
  FDPE \crc32_temp_reg[20] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[20]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in40_in));
  FDPE \crc32_temp_reg[21] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[21]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in45_in));
  FDPE \crc32_temp_reg[22] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[22]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in48_in));
  FDPE \crc32_temp_reg[23] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[23]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in__0[25]));
  FDPE \crc32_temp_reg[24] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[24]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in53_in));
  FDPE \crc32_temp_reg[25] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[25]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in58_in));
  FDPE \crc32_temp_reg[26] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[26]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in__0[28]));
  FDPE \crc32_temp_reg[27] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[27]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in__0[29]));
  FDPE \crc32_temp_reg[28] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[28]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in__0[30]));
  FDPE \crc32_temp_reg[29] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[29]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in__0[31]));
  FDPE \crc32_temp_reg[2] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in4_in));
  FDPE \crc32_temp_reg[30] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[30]),
        .PRE(udp_datasum_done14_out),
        .Q(p_1_in));
  FDPE \crc32_temp_reg[31] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[31]),
        .PRE(udp_datasum_done14_out),
        .Q(p_1_in56_in));
  FDPE \crc32_temp_reg[3] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[3]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in7_in));
  FDPE \crc32_temp_reg[4] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[4]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in10_in));
  FDPE \crc32_temp_reg[5] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[5]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in13_in));
  FDPE \crc32_temp_reg[6] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[6]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in16_in));
  FDPE \crc32_temp_reg[7] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[7]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in19_in));
  FDPE \crc32_temp_reg[8] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[8]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in22_in));
  FDPE \crc32_temp_reg[9] 
       (.C(b_clk100mhz),
        .CE(\crc32_temp[31]_i_1_n_0 ),
        .D(p_1_in__0[9]),
        .PRE(udp_datasum_done14_out),
        .Q(p_0_in25_in));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[0]_i_1 
       (.I0(\crc32_temp_reg_n_0_[0] ),
        .O(p_0_in__1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[10]_i_1 
       (.I0(p_0_in28_in),
        .O(p_0_in__1[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[11]_i_1 
       (.I0(p_0_in31_in),
        .O(p_0_in__1[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[12]_i_1 
       (.I0(p_0_in__0[14]),
        .O(p_0_in__1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[13]_i_1 
       (.I0(p_0_in__0[15]),
        .O(p_0_in__1[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[14]_i_1 
       (.I0(p_0_in34_in),
        .O(p_0_in__1[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[15]_i_1 
       (.I0(p_0_in37_in),
        .O(p_0_in__1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[16]_i_1 
       (.I0(p_0_in__0[18]),
        .O(p_0_in__1[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[17]_i_1 
       (.I0(p_0_in__0[19]),
        .O(p_0_in__1[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[18]_i_1 
       (.I0(p_0_in__0[20]),
        .O(p_0_in__1[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[19]_i_1 
       (.I0(p_0_in__0[21]),
        .O(p_0_in__1[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[1]_i_1 
       (.I0(p_0_in1_in),
        .O(p_0_in__1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[20]_i_1 
       (.I0(p_0_in40_in),
        .O(p_0_in__1[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[21]_i_1 
       (.I0(p_0_in45_in),
        .O(p_0_in__1[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[22]_i_1 
       (.I0(p_0_in48_in),
        .O(p_0_in__1[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[23]_i_1 
       (.I0(p_0_in__0[25]),
        .O(p_0_in__1[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[24]_i_1 
       (.I0(p_0_in53_in),
        .O(p_0_in__1[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[25]_i_1 
       (.I0(p_0_in58_in),
        .O(p_0_in__1[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[26]_i_1 
       (.I0(p_0_in__0[28]),
        .O(p_0_in__1[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[27]_i_1 
       (.I0(p_0_in__0[29]),
        .O(p_0_in__1[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[28]_i_1 
       (.I0(p_0_in__0[30]),
        .O(p_0_in__1[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[29]_i_1 
       (.I0(p_0_in__0[31]),
        .O(p_0_in__1[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[2]_i_1 
       (.I0(p_0_in4_in),
        .O(p_0_in__1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[30]_i_1 
       (.I0(p_1_in),
        .O(p_0_in__1[30]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \crc[31]_i_1 
       (.I0(p_1_in56_in),
        .O(p_0_in__1[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[3]_i_1 
       (.I0(p_0_in7_in),
        .O(p_0_in__1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[4]_i_1 
       (.I0(p_0_in10_in),
        .O(p_0_in__1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[5]_i_1 
       (.I0(p_0_in13_in),
        .O(p_0_in__1[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[6]_i_1 
       (.I0(p_0_in16_in),
        .O(p_0_in__1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[7]_i_1 
       (.I0(p_0_in19_in),
        .O(p_0_in__1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[8]_i_1 
       (.I0(p_0_in22_in),
        .O(p_0_in__1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc[9]_i_1 
       (.I0(p_0_in25_in),
        .O(p_0_in__1[9]));
  FDRE \crc_reg[0] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[0]),
        .Q(crc_calculated[0]),
        .R(1'b0));
  FDRE \crc_reg[10] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[10]),
        .Q(crc_calculated[10]),
        .R(1'b0));
  FDRE \crc_reg[11] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[11]),
        .Q(crc_calculated[11]),
        .R(1'b0));
  FDRE \crc_reg[12] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[12]),
        .Q(crc_calculated[12]),
        .R(1'b0));
  FDRE \crc_reg[13] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[13]),
        .Q(crc_calculated[13]),
        .R(1'b0));
  FDRE \crc_reg[14] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[14]),
        .Q(crc_calculated[14]),
        .R(1'b0));
  FDRE \crc_reg[15] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[15]),
        .Q(crc_calculated[15]),
        .R(1'b0));
  FDRE \crc_reg[16] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[16]),
        .Q(crc_calculated[16]),
        .R(1'b0));
  FDRE \crc_reg[17] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[17]),
        .Q(crc_calculated[17]),
        .R(1'b0));
  FDRE \crc_reg[18] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[18]),
        .Q(crc_calculated[18]),
        .R(1'b0));
  FDRE \crc_reg[19] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[19]),
        .Q(crc_calculated[19]),
        .R(1'b0));
  FDRE \crc_reg[1] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[1]),
        .Q(crc_calculated[1]),
        .R(1'b0));
  FDRE \crc_reg[20] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[20]),
        .Q(crc_calculated[20]),
        .R(1'b0));
  FDRE \crc_reg[21] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[21]),
        .Q(crc_calculated[21]),
        .R(1'b0));
  FDRE \crc_reg[22] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[22]),
        .Q(crc_calculated[22]),
        .R(1'b0));
  FDRE \crc_reg[23] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[23]),
        .Q(crc_calculated[23]),
        .R(1'b0));
  FDRE \crc_reg[24] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[24]),
        .Q(crc_calculated[24]),
        .R(1'b0));
  FDRE \crc_reg[25] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[25]),
        .Q(crc_calculated[25]),
        .R(1'b0));
  FDRE \crc_reg[26] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[26]),
        .Q(crc_calculated[26]),
        .R(1'b0));
  FDRE \crc_reg[27] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[27]),
        .Q(crc_calculated[27]),
        .R(1'b0));
  FDRE \crc_reg[28] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[28]),
        .Q(crc_calculated[28]),
        .R(1'b0));
  FDRE \crc_reg[29] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[29]),
        .Q(crc_calculated[29]),
        .R(1'b0));
  FDRE \crc_reg[2] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[2]),
        .Q(crc_calculated[2]),
        .R(1'b0));
  FDRE \crc_reg[30] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[30]),
        .Q(crc_calculated[30]),
        .R(1'b0));
  FDRE \crc_reg[31] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[31]),
        .Q(crc_calculated[31]),
        .R(1'b0));
  FDRE \crc_reg[3] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[3]),
        .Q(crc_calculated[3]),
        .R(1'b0));
  FDRE \crc_reg[4] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[4]),
        .Q(crc_calculated[4]),
        .R(1'b0));
  FDRE \crc_reg[5] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[5]),
        .Q(crc_calculated[5]),
        .R(1'b0));
  FDRE \crc_reg[6] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[6]),
        .Q(crc_calculated[6]),
        .R(1'b0));
  FDRE \crc_reg[7] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[7]),
        .Q(crc_calculated[7]),
        .R(1'b0));
  FDRE \crc_reg[8] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[8]),
        .Q(crc_calculated[8]),
        .R(1'b0));
  FDRE \crc_reg[9] 
       (.C(b_clk100mhz),
        .CE(edge_count_reg_n_0),
        .D(p_0_in__1[9]),
        .Q(crc_calculated[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    edge_count_i_1
       (.I0(state_reg_0),
        .I1(edge_count_reg_n_0),
        .O(edge_count_i_1_n_0));
  FDCE edge_count_reg
       (.C(b_clk100mhz),
        .CE(1'b1),
        .CLR(udp_datasum_done14_out),
        .D(edge_count_i_1_n_0),
        .Q(edge_count_reg_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    rst_ram_i_1
       (.I0(rst_ram_reg),
        .I1(rst_ram_reg_0),
        .I2(Q),
        .I3(CO),
        .I4(rst_ram_reg_1),
        .I5(rst_ram_reg_2),
        .O(\state_reg[3] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rst_ram_i_10
       (.I0(crc_rx[21]),
        .I1(crc_calculated[21]),
        .I2(crc_rx[22]),
        .I3(crc_calculated[22]),
        .I4(crc_calculated[23]),
        .I5(crc_rx[23]),
        .O(rst_ram_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rst_ram_i_11
       (.I0(crc_rx[18]),
        .I1(crc_calculated[18]),
        .I2(crc_rx[19]),
        .I3(crc_calculated[19]),
        .I4(crc_calculated[20]),
        .I5(crc_rx[20]),
        .O(rst_ram_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rst_ram_i_12
       (.I0(crc_rx[17]),
        .I1(crc_calculated[17]),
        .I2(crc_rx[15]),
        .I3(crc_calculated[15]),
        .I4(crc_calculated[16]),
        .I5(crc_rx[16]),
        .O(rst_ram_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rst_ram_i_13
       (.I0(crc_rx[12]),
        .I1(crc_calculated[12]),
        .I2(crc_rx[13]),
        .I3(crc_calculated[13]),
        .I4(crc_calculated[14]),
        .I5(crc_rx[14]),
        .O(rst_ram_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rst_ram_i_14
       (.I0(crc_rx[9]),
        .I1(crc_calculated[9]),
        .I2(crc_rx[10]),
        .I3(crc_calculated[10]),
        .I4(crc_calculated[11]),
        .I5(crc_rx[11]),
        .O(rst_ram_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rst_ram_i_15
       (.I0(crc_rx[6]),
        .I1(crc_calculated[6]),
        .I2(crc_rx[7]),
        .I3(crc_calculated[7]),
        .I4(crc_calculated[8]),
        .I5(crc_rx[8]),
        .O(rst_ram_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rst_ram_i_16
       (.I0(crc_rx[3]),
        .I1(crc_calculated[3]),
        .I2(crc_rx[4]),
        .I3(crc_calculated[4]),
        .I4(crc_calculated[5]),
        .I5(crc_rx[5]),
        .O(rst_ram_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rst_ram_i_17
       (.I0(crc_rx[2]),
        .I1(crc_calculated[2]),
        .I2(crc_rx[0]),
        .I3(crc_calculated[0]),
        .I4(crc_calculated[1]),
        .I5(crc_rx[1]),
        .O(rst_ram_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rst_ram_i_6
       (.I0(crc_calculated[31]),
        .I1(crc_rx[31]),
        .I2(crc_calculated[30]),
        .I3(crc_rx[30]),
        .O(rst_ram_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rst_ram_i_7
       (.I0(crc_rx[27]),
        .I1(crc_calculated[27]),
        .I2(crc_rx[28]),
        .I3(crc_calculated[28]),
        .I4(crc_calculated[29]),
        .I5(crc_rx[29]),
        .O(rst_ram_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rst_ram_i_8
       (.I0(crc_rx[24]),
        .I1(crc_calculated[24]),
        .I2(crc_rx[25]),
        .I3(crc_calculated[25]),
        .I4(crc_calculated[26]),
        .I5(crc_rx[26]),
        .O(rst_ram_i_8_n_0));
  CARRY4 rst_ram_reg_i_3
       (.CI(rst_ram_reg_i_5_n_0),
        .CO({NLW_rst_ram_reg_i_3_CO_UNCONNECTED[3],CO,rst_ram_reg_i_3_n_2,rst_ram_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rst_ram_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,rst_ram_i_6_n_0,rst_ram_i_7_n_0,rst_ram_i_8_n_0}));
  CARRY4 rst_ram_reg_i_5
       (.CI(rst_ram_reg_i_9_n_0),
        .CO({rst_ram_reg_i_5_n_0,rst_ram_reg_i_5_n_1,rst_ram_reg_i_5_n_2,rst_ram_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rst_ram_reg_i_5_O_UNCONNECTED[3:0]),
        .S({rst_ram_i_10_n_0,rst_ram_i_11_n_0,rst_ram_i_12_n_0,rst_ram_i_13_n_0}));
  CARRY4 rst_ram_reg_i_9
       (.CI(1'b0),
        .CO({rst_ram_reg_i_9_n_0,rst_ram_reg_i_9_n_1,rst_ram_reg_i_9_n_2,rst_ram_reg_i_9_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rst_ram_reg_i_9_O_UNCONNECTED[3:0]),
        .S({rst_ram_i_14_n_0,rst_ram_i_15_n_0,rst_ram_i_16_n_0,rst_ram_i_17_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(b_clk100mhz),
        .CE(1'b1),
        .CLR(udp_datasum_done14_out),
        .D(state_reg_0),
        .Q(state));
endmodule

module design_1_ethernet_transceiver2_0_0_debounce_switch
   (db_sw,
    po_counter0,
    clear,
    send_countdown0,
    SR,
    db_sw_reg_0,
    btn_reset,
    b_clk100mhz,
    \po_counter_reg[0] ,
    \po_counter_reg[0]_0 ,
    state,
    \send_countdown_reg[0] ,
    CO,
    init_proc__0);
  output db_sw;
  output po_counter0;
  output clear;
  output send_countdown0;
  output [0:0]SR;
  output db_sw_reg_0;
  input btn_reset;
  input b_clk100mhz;
  input \po_counter_reg[0] ;
  input \po_counter_reg[0]_0 ;
  input [0:0]state;
  input \send_countdown_reg[0] ;
  input [0:0]CO;
  input init_proc__0;

  wire [0:0]CO;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire [0:0]SR;
  wire b_clk100mhz;
  wire btn_reset;
  wire clear;
  wire db_sw;
  wire db_sw_i_1_n_0;
  wire db_sw_reg_0;
  wire [21:1]in9;
  wire init_proc__0;
  wire minusOp_carry__0_i_1_n_0;
  wire minusOp_carry__0_i_2_n_0;
  wire minusOp_carry__0_i_3_n_0;
  wire minusOp_carry__0_i_4_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_i_1_n_0;
  wire minusOp_carry__1_i_2_n_0;
  wire minusOp_carry__1_i_3_n_0;
  wire minusOp_carry__1_i_4_n_0;
  wire minusOp_carry__1_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry__2_i_1_n_0;
  wire minusOp_carry__2_i_2_n_0;
  wire minusOp_carry__2_i_3_n_0;
  wire minusOp_carry__2_i_4_n_0;
  wire minusOp_carry__2_n_0;
  wire minusOp_carry__2_n_1;
  wire minusOp_carry__2_n_2;
  wire minusOp_carry__2_n_3;
  wire minusOp_carry__3_i_1_n_0;
  wire minusOp_carry__3_i_2_n_0;
  wire minusOp_carry__3_i_3_n_0;
  wire minusOp_carry__3_i_4_n_0;
  wire minusOp_carry__3_n_0;
  wire minusOp_carry__3_n_1;
  wire minusOp_carry__3_n_2;
  wire minusOp_carry__3_n_3;
  wire minusOp_carry__4_i_1_n_0;
  wire minusOp_carry_i_1_n_0;
  wire minusOp_carry_i_2_n_0;
  wire minusOp_carry_i_3_n_0;
  wire minusOp_carry_i_4_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire po_counter0;
  wire \po_counter_reg[0] ;
  wire \po_counter_reg[0]_0 ;
  wire send_countdown0;
  wire \send_countdown_reg[0] ;
  wire [0:0]state;
  wire [2:0]state__0;
  wire sw;
  wire timer;
  wire \timer[0]_i_1_n_0 ;
  wire \timer[10]_i_1_n_0 ;
  wire \timer[11]_i_1_n_0 ;
  wire \timer[12]_i_1_n_0 ;
  wire \timer[13]_i_1_n_0 ;
  wire \timer[14]_i_1_n_0 ;
  wire \timer[15]_i_1_n_0 ;
  wire \timer[16]_i_1_n_0 ;
  wire \timer[17]_i_1_n_0 ;
  wire \timer[18]_i_1_n_0 ;
  wire \timer[19]_i_1_n_0 ;
  wire \timer[1]_i_1_n_0 ;
  wire \timer[20]_i_1_n_0 ;
  wire \timer[21]_i_1_n_0 ;
  wire \timer[21]_i_3_n_0 ;
  wire \timer[2]_i_1_n_0 ;
  wire \timer[3]_i_1_n_0 ;
  wire \timer[4]_i_1_n_0 ;
  wire \timer[5]_i_1_n_0 ;
  wire \timer[6]_i_1_n_0 ;
  wire \timer[7]_i_1_n_0 ;
  wire \timer[8]_i_1_n_0 ;
  wire \timer[9]_i_1_n_0 ;
  wire \timer_reg_n_0_[0] ;
  wire \timer_reg_n_0_[10] ;
  wire \timer_reg_n_0_[11] ;
  wire \timer_reg_n_0_[12] ;
  wire \timer_reg_n_0_[13] ;
  wire \timer_reg_n_0_[14] ;
  wire \timer_reg_n_0_[15] ;
  wire \timer_reg_n_0_[16] ;
  wire \timer_reg_n_0_[17] ;
  wire \timer_reg_n_0_[18] ;
  wire \timer_reg_n_0_[19] ;
  wire \timer_reg_n_0_[1] ;
  wire \timer_reg_n_0_[20] ;
  wire \timer_reg_n_0_[21] ;
  wire \timer_reg_n_0_[2] ;
  wire \timer_reg_n_0_[3] ;
  wire \timer_reg_n_0_[4] ;
  wire \timer_reg_n_0_[5] ;
  wire \timer_reg_n_0_[6] ;
  wire \timer_reg_n_0_[7] ;
  wire \timer_reg_n_0_[8] ;
  wire \timer_reg_n_0_[9] ;
  wire [3:0]NLW_minusOp_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_minusOp_carry__4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000990F)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(sw),
        .I1(btn_reset),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h090F060509000605)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(btn_reset),
        .I1(sw),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA3CAA00AA00AA00)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\FSM_sequential_state[2]_i_3_n_0 ),
        .I1(sw),
        .I2(btn_reset),
        .I3(state__0[2]),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(\FSM_sequential_state[2]_i_4_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5_n_0 ),
        .I2(\timer_reg_n_0_[3] ),
        .I3(\timer_reg_n_0_[2] ),
        .I4(\timer_reg_n_0_[5] ),
        .I5(\timer_reg_n_0_[4] ),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(\FSM_sequential_state[2]_i_6_n_0 ),
        .I1(\timer_reg_n_0_[11] ),
        .I2(\timer_reg_n_0_[10] ),
        .I3(\timer_reg_n_0_[13] ),
        .I4(\timer_reg_n_0_[12] ),
        .I5(\FSM_sequential_state[2]_i_7_n_0 ),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(\timer_reg_n_0_[7] ),
        .I1(\timer_reg_n_0_[6] ),
        .I2(\timer_reg_n_0_[9] ),
        .I3(\timer_reg_n_0_[8] ),
        .O(\FSM_sequential_state[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(\timer_reg_n_0_[15] ),
        .I1(\timer_reg_n_0_[14] ),
        .I2(\timer_reg_n_0_[17] ),
        .I3(\timer_reg_n_0_[16] ),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(\timer_reg_n_0_[20] ),
        .I1(\timer_reg_n_0_[21] ),
        .I2(\timer_reg_n_0_[18] ),
        .I3(\timer_reg_n_0_[19] ),
        .I4(\timer_reg_n_0_[1] ),
        .I5(\timer_reg_n_0_[0] ),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "zero:011,wait1:100,one:001,init:000,wait0:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(b_clk100mhz),
        .CE(\FSM_sequential_state[2]_i_1_n_0 ),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state__0[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "zero:011,wait1:100,one:001,init:000,wait0:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(b_clk100mhz),
        .CE(\FSM_sequential_state[2]_i_1_n_0 ),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state__0[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "zero:011,wait1:100,one:001,init:000,wait0:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(b_clk100mhz),
        .CE(\FSM_sequential_state[2]_i_1_n_0 ),
        .D(\FSM_sequential_state[2]_i_2_n_0 ),
        .Q(state__0[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \datacm_send[10]_i_1 
       (.I0(db_sw),
        .I1(CO),
        .O(SR));
  LUT5 #(
    .INIT(32'h07170604)) 
    db_sw_i_1
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(\FSM_sequential_state[2]_i_3_n_0 ),
        .I4(btn_reset),
        .O(db_sw_i_1_n_0));
  FDRE db_sw_reg
       (.C(b_clk100mhz),
        .CE(\FSM_sequential_state[2]_i_1_n_0 ),
        .D(db_sw_i_1_n_0),
        .Q(db_sw),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT1 #(
    .INIT(2'h1)) 
    eth_rstn_i_2
       (.I0(db_sw),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    init_proc_i_1
       (.I0(\po_counter_reg[0] ),
        .I1(db_sw),
        .I2(state),
        .I3(\po_counter_reg[0]_0 ),
        .I4(init_proc__0),
        .O(db_sw_reg_0));
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(\timer_reg_n_0_[0] ),
        .DI({\timer_reg_n_0_[4] ,\timer_reg_n_0_[3] ,\timer_reg_n_0_[2] ,\timer_reg_n_0_[1] }),
        .O(in9[4:1]),
        .S({minusOp_carry_i_1_n_0,minusOp_carry_i_2_n_0,minusOp_carry_i_3_n_0,minusOp_carry_i_4_n_0}));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\timer_reg_n_0_[8] ,\timer_reg_n_0_[7] ,\timer_reg_n_0_[6] ,\timer_reg_n_0_[5] }),
        .O(in9[8:5]),
        .S({minusOp_carry__0_i_1_n_0,minusOp_carry__0_i_2_n_0,minusOp_carry__0_i_3_n_0,minusOp_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1
       (.I0(\timer_reg_n_0_[8] ),
        .O(minusOp_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2
       (.I0(\timer_reg_n_0_[7] ),
        .O(minusOp_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3
       (.I0(\timer_reg_n_0_[6] ),
        .O(minusOp_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4
       (.I0(\timer_reg_n_0_[5] ),
        .O(minusOp_carry__0_i_4_n_0));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({minusOp_carry__1_n_0,minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\timer_reg_n_0_[12] ,\timer_reg_n_0_[11] ,\timer_reg_n_0_[10] ,\timer_reg_n_0_[9] }),
        .O(in9[12:9]),
        .S({minusOp_carry__1_i_1_n_0,minusOp_carry__1_i_2_n_0,minusOp_carry__1_i_3_n_0,minusOp_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1
       (.I0(\timer_reg_n_0_[12] ),
        .O(minusOp_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2
       (.I0(\timer_reg_n_0_[11] ),
        .O(minusOp_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3
       (.I0(\timer_reg_n_0_[10] ),
        .O(minusOp_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4
       (.I0(\timer_reg_n_0_[9] ),
        .O(minusOp_carry__1_i_4_n_0));
  CARRY4 minusOp_carry__2
       (.CI(minusOp_carry__1_n_0),
        .CO({minusOp_carry__2_n_0,minusOp_carry__2_n_1,minusOp_carry__2_n_2,minusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\timer_reg_n_0_[16] ,\timer_reg_n_0_[15] ,\timer_reg_n_0_[14] ,\timer_reg_n_0_[13] }),
        .O(in9[16:13]),
        .S({minusOp_carry__2_i_1_n_0,minusOp_carry__2_i_2_n_0,minusOp_carry__2_i_3_n_0,minusOp_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_1
       (.I0(\timer_reg_n_0_[16] ),
        .O(minusOp_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_2
       (.I0(\timer_reg_n_0_[15] ),
        .O(minusOp_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_3
       (.I0(\timer_reg_n_0_[14] ),
        .O(minusOp_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_4
       (.I0(\timer_reg_n_0_[13] ),
        .O(minusOp_carry__2_i_4_n_0));
  CARRY4 minusOp_carry__3
       (.CI(minusOp_carry__2_n_0),
        .CO({minusOp_carry__3_n_0,minusOp_carry__3_n_1,minusOp_carry__3_n_2,minusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\timer_reg_n_0_[20] ,\timer_reg_n_0_[19] ,\timer_reg_n_0_[18] ,\timer_reg_n_0_[17] }),
        .O(in9[20:17]),
        .S({minusOp_carry__3_i_1_n_0,minusOp_carry__3_i_2_n_0,minusOp_carry__3_i_3_n_0,minusOp_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_1
       (.I0(\timer_reg_n_0_[20] ),
        .O(minusOp_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_2
       (.I0(\timer_reg_n_0_[19] ),
        .O(minusOp_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_3
       (.I0(\timer_reg_n_0_[18] ),
        .O(minusOp_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_4
       (.I0(\timer_reg_n_0_[17] ),
        .O(minusOp_carry__3_i_4_n_0));
  CARRY4 minusOp_carry__4
       (.CI(minusOp_carry__3_n_0),
        .CO(NLW_minusOp_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_minusOp_carry__4_O_UNCONNECTED[3:1],in9[21]}),
        .S({1'b0,1'b0,1'b0,minusOp_carry__4_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_1
       (.I0(\timer_reg_n_0_[21] ),
        .O(minusOp_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(\timer_reg_n_0_[4] ),
        .O(minusOp_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2
       (.I0(\timer_reg_n_0_[3] ),
        .O(minusOp_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3
       (.I0(\timer_reg_n_0_[2] ),
        .O(minusOp_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4
       (.I0(\timer_reg_n_0_[1] ),
        .O(minusOp_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \po_counter[0]_i_1 
       (.I0(\po_counter_reg[0] ),
        .I1(\po_counter_reg[0]_0 ),
        .I2(db_sw),
        .I3(state),
        .O(po_counter0));
  LUT2 #(
    .INIT(4'h2)) 
    \send_countdown[0]_i_2 
       (.I0(db_sw),
        .I1(\send_countdown_reg[0] ),
        .O(send_countdown0));
  FDRE sw_reg
       (.C(b_clk100mhz),
        .CE(1'b1),
        .D(btn_reset),
        .Q(sw),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \timer[0]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(\timer_reg_n_0_[0] ),
        .O(\timer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[10]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[10]),
        .O(\timer[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[11]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[11]),
        .O(\timer[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[12]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[12]),
        .O(\timer[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[13]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[13]),
        .O(\timer[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[14]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[14]),
        .O(\timer[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[15]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[15]),
        .O(\timer[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[16]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[16]),
        .O(\timer[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[17]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[17]),
        .O(\timer[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[18]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[18]),
        .O(\timer[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[19]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[19]),
        .O(\timer[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[1]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[1]),
        .O(\timer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[20]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[20]),
        .O(\timer[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \timer[21]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .O(\timer[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h020B)) 
    \timer[21]_i_2 
       (.I0(\FSM_sequential_state[2]_i_3_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(state__0[2]),
        .O(timer));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[21]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[21]),
        .O(\timer[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[2]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[2]),
        .O(\timer[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[3]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[3]),
        .O(\timer[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[4]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[4]),
        .O(\timer[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[5]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[5]),
        .O(\timer[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[6]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[6]),
        .O(\timer[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[7]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[7]),
        .O(\timer[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[8]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[8]),
        .O(\timer[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \timer[9]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(in9[9]),
        .O(\timer[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[0] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[0]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[0] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[10] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[10]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[10] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[11] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[11]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[11] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[12] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[12]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[12] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[13] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[13]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[13] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[14] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[14]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[14] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[15] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[15]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[15] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[16] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[16]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[16] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[17] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[17]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[17] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[18] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[18]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[18] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[19] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[19]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[19] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[1] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[1]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[1] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[20] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[20]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[20] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[21] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[21]_i_3_n_0 ),
        .Q(\timer_reg_n_0_[21] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[2] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[2]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[2] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[3] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[3]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[3] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[4] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[4]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[4] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[5] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[5]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[5] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[6] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[6]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[6] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[7] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[7]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[7] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[8] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[8]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[8] ),
        .S(\timer[21]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \timer_reg[9] 
       (.C(b_clk100mhz),
        .CE(timer),
        .D(\timer[9]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[9] ),
        .S(\timer[21]_i_1_n_0 ));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_ethernet_transceiver2_0_0,ethernet_transceiver2,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "ethernet_transceiver2,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module design_1_ethernet_transceiver2_0_0
   (clk100mhz,
    eth_rxd,
    eth_txd,
    eth_crsdv,
    eth_txen,
    eth_rxerr,
    eth_mdc,
    eth_mdio,
    eth_refclk,
    eth_rstn,
    led16_b,
    led16_g,
    led16_r,
    led17_b,
    led17_g,
    led17_r,
    btn_reset,
    led,
    udp_packet_checksum,
    udp_packet_recieved,
    udp_packet_sending,
    fifo_write_data,
    fifo_write_enable,
    fifo_write_full,
    fifo_read_data,
    fifo_read_enable,
    fifo_read_length,
    fifo_read_empty,
    ip);
  input clk100mhz;
  inout [1:0]eth_rxd;
  inout [1:0]eth_txd;
  inout eth_crsdv;
  inout eth_txen;
  inout eth_rxerr;
  output eth_mdc;
  inout eth_mdio;
  output eth_refclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 eth_rstn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME eth_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) inout eth_rstn;
  output led16_b;
  output led16_g;
  output led16_r;
  output led17_b;
  output led17_g;
  output led17_r;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 btn_reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME btn_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input btn_reset;
  output [15:0]led;
  input [15:0]udp_packet_checksum;
  output udp_packet_recieved;
  output udp_packet_sending;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) output [31:0]fifo_write_data;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) output fifo_write_enable;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 fifo_write FULL" *) input fifo_write_full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 fifo_read RD_DATA" *) input [31:0]fifo_read_data;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN" *) output fifo_read_enable;
  input [15:0]fifo_read_length;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 fifo_read EMPTY" *) input fifo_read_empty;
  input [4:0]ip;

  wire btn_reset;
  wire clk100mhz;
  wire eth_crsdv;
  wire eth_mdc;
  wire eth_mdio;
  wire eth_refclk;
  wire eth_rstn;
  wire [1:0]eth_rxd;
  wire eth_rxerr;
  wire [1:0]eth_txd;
  wire eth_txen;
  wire [31:0]fifo_read_data;
  wire fifo_read_empty;
  wire fifo_read_enable;
  wire [15:0]fifo_read_length;
  wire [31:0]fifo_write_data;
  wire fifo_write_enable;
  wire fifo_write_full;
  wire [4:0]ip;
  wire [15:0]led;
  wire led16_b;
  wire led16_g;
  wire led16_r;
  wire led17_b;
  wire led17_g;
  wire led17_r;
  wire [15:0]udp_packet_checksum;
  wire udp_packet_recieved;
  wire udp_packet_sending;

  (* ADDR_WIDTH = "10" *) 
  (* DATA_WIDTH = "8" *) 
  (* FIFO_WIDTH = "32" *) 
  (* M_clk2_5mhz1 = "20" *) 
  (* M_clk2_5mhz2 = "10" *) 
  (* N = "22" *) 
  design_1_ethernet_transceiver2_0_0_ethernet_transceiver2 U0
       (.btn_reset(btn_reset),
        .clk100mhz(clk100mhz),
        .eth_crsdv(eth_crsdv),
        .eth_mdc(eth_mdc),
        .eth_mdio(eth_mdio),
        .eth_refclk(eth_refclk),
        .eth_rstn(eth_rstn),
        .eth_rxd(eth_rxd),
        .eth_rxerr(eth_rxerr),
        .eth_txd(eth_txd),
        .eth_txen(eth_txen),
        .fifo_read_data(fifo_read_data),
        .fifo_read_empty(fifo_read_empty),
        .fifo_read_enable(fifo_read_enable),
        .fifo_read_length(fifo_read_length),
        .fifo_write_data(fifo_write_data),
        .fifo_write_enable(fifo_write_enable),
        .fifo_write_full(fifo_write_full),
        .ip(ip),
        .led(led),
        .led16_b(led16_b),
        .led16_g(led16_g),
        .led16_r(led16_r),
        .led17_b(led17_b),
        .led17_g(led17_g),
        .led17_r(led17_r),
        .udp_packet_checksum(udp_packet_checksum),
        .udp_packet_recieved(udp_packet_recieved),
        .udp_packet_sending(udp_packet_sending));
endmodule

module design_1_ethernet_transceiver2_0_0_eth_receiver
   (send_arp_reply,
    udp_packet_recieved,
    udp_send_data_valid,
    Q,
    send_arp_reply_reg_0,
    we_ram_reg_0,
    E,
    \data_to_ram_reg[7]_0 ,
    \pc_mac_reg[47]_0 ,
    \pc_port_reg[15]_0 ,
    \addr_count_reg[1]_0 ,
    ip,
    eth_crsdv,
    eth_rxerr,
    eth_rstn,
    eth_rxd,
    udp_send_data_valid17_out,
    CO,
    sent_arp_response,
    arp_response_pending,
    fifo_write_enable,
    \state_reg[3]_0 ,
    \crc_rx_reg[30]_0 ,
    \crc_rx_reg[30]_1 ,
    b_clk100mhz);
  output send_arp_reply;
  output udp_packet_recieved;
  output udp_send_data_valid;
  output [31:0]Q;
  output send_arp_reply_reg_0;
  output we_ram_reg_0;
  output [3:0]E;
  output [7:0]\data_to_ram_reg[7]_0 ;
  output [47:0]\pc_mac_reg[47]_0 ;
  output [15:0]\pc_port_reg[15]_0 ;
  input \addr_count_reg[1]_0 ;
  input [4:0]ip;
  input eth_crsdv;
  input eth_rxerr;
  input eth_rstn;
  input [1:0]eth_rxd;
  input udp_send_data_valid17_out;
  input [0:0]CO;
  input sent_arp_response;
  input arp_response_pending;
  input fifo_write_enable;
  input \state_reg[3]_0 ;
  input \crc_rx_reg[30]_0 ;
  input \crc_rx_reg[30]_1 ;
  input b_clk100mhz;

  wire [0:0]CO;
  wire [3:0]E;
  wire \FSM_onehot_sip[2]_i_3_n_0 ;
  wire \FSM_onehot_sudp[0]_i_1_n_0 ;
  wire \FSM_onehot_sudp[1]_i_1_n_0 ;
  wire \FSM_onehot_sudp[2]_i_1_n_0 ;
  wire \FSM_sequential_s_ram[1]_i_1_n_0 ;
  wire [15:0]L;
  wire [31:0]Q;
  wire RSTA;
  wire RSTP;
  wire addr_count;
  wire \addr_count[0]_i_1_n_0 ;
  wire \addr_count[1]_i_1_n_0 ;
  wire \addr_count_reg[1]_0 ;
  wire arp_request_expected;
  wire arp_request_expected2;
  wire arp_request_expected_i_1_n_0;
  wire arp_request_expected_i_2_n_0;
  wire arp_response_pending;
  wire b_clk100mhz;
  wire bit_count2;
  wire \bit_count[0]_i_1_n_0 ;
  wire \bit_count[0]_rep_i_1_n_0 ;
  wire \bit_count[1]_i_10_n_0 ;
  wire \bit_count[1]_i_11_n_0 ;
  wire \bit_count[1]_i_12_n_0 ;
  wire \bit_count[1]_i_13_n_0 ;
  wire \bit_count[1]_i_14_n_0 ;
  wire \bit_count[1]_i_15_n_0 ;
  wire \bit_count[1]_i_1_n_0 ;
  wire \bit_count[1]_i_2_n_0 ;
  wire \bit_count[1]_i_3_n_0 ;
  wire \bit_count[1]_i_4_n_0 ;
  wire \bit_count[1]_i_5_n_0 ;
  wire \bit_count[1]_i_6_n_0 ;
  wire \bit_count[1]_i_7_n_0 ;
  wire \bit_count[1]_i_8_n_0 ;
  wire \bit_count[1]_i_9_n_0 ;
  wire \bit_count[1]_rep_i_1_n_0 ;
  wire \bit_count_reg[0]_rep_n_0 ;
  wire \bit_count_reg[1]_rep_n_0 ;
  wire byte_count0;
  wire \byte_count[0]_i_1_n_0 ;
  wire \byte_count[0]_i_2_n_0 ;
  wire \byte_count[0]_i_3_n_0 ;
  wire \byte_count[0]_rep_i_1__0_n_0 ;
  wire \byte_count[0]_rep_i_1__1_n_0 ;
  wire \byte_count[0]_rep_i_1_n_0 ;
  wire \byte_count[10]_i_10_n_0 ;
  wire \byte_count[10]_i_11_n_0 ;
  wire \byte_count[10]_i_12__0_n_0 ;
  wire \byte_count[10]_i_13_n_0 ;
  wire \byte_count[10]_i_14_n_0 ;
  wire \byte_count[10]_i_15_n_0 ;
  wire \byte_count[10]_i_16_n_0 ;
  wire \byte_count[10]_i_17_n_0 ;
  wire \byte_count[10]_i_18_n_0 ;
  wire \byte_count[10]_i_19_n_0 ;
  wire \byte_count[10]_i_1_n_0 ;
  wire \byte_count[10]_i_20_n_0 ;
  wire \byte_count[10]_i_21_n_0 ;
  wire \byte_count[10]_i_3_n_0 ;
  wire \byte_count[10]_i_4_n_0 ;
  wire \byte_count[10]_i_5_n_0 ;
  wire \byte_count[10]_i_6_n_0 ;
  wire \byte_count[10]_i_7_n_0 ;
  wire \byte_count[10]_i_8_n_0 ;
  wire \byte_count[10]_i_9_n_0 ;
  wire \byte_count[1]_i_10_n_0 ;
  wire \byte_count[1]_i_11_n_0 ;
  wire \byte_count[1]_i_12_n_0 ;
  wire \byte_count[1]_i_13_n_0 ;
  wire \byte_count[1]_i_14_n_0 ;
  wire \byte_count[1]_i_15_n_0 ;
  wire \byte_count[1]_i_16_n_0 ;
  wire \byte_count[1]_i_17_n_0 ;
  wire \byte_count[1]_i_18_n_0 ;
  wire \byte_count[1]_i_19_n_0 ;
  wire \byte_count[1]_i_1_n_0 ;
  wire \byte_count[1]_i_20_n_0 ;
  wire \byte_count[1]_i_21_n_0 ;
  wire \byte_count[1]_i_22_n_0 ;
  wire \byte_count[1]_i_23_n_0 ;
  wire \byte_count[1]_i_24_n_0 ;
  wire \byte_count[1]_i_25_n_0 ;
  wire \byte_count[1]_i_2_n_0 ;
  wire \byte_count[1]_i_3_n_0 ;
  wire \byte_count[1]_i_4_n_0 ;
  wire \byte_count[1]_i_5_n_0 ;
  wire \byte_count[1]_i_7_n_0 ;
  wire \byte_count[1]_i_8_n_0 ;
  wire \byte_count[1]_rep_i_1_n_0 ;
  wire \byte_count[2]_i_1_n_0 ;
  wire \byte_count[3]_i_1_n_0 ;
  wire \byte_count[4]_i_1_n_0 ;
  wire \byte_count[5]_i_1_n_0 ;
  wire \byte_count[6]_i_1_n_0 ;
  wire \byte_count[7]_i_1__0_n_0 ;
  wire \byte_count[8]_i_1_n_0 ;
  wire \byte_count[9]_i_1_n_0 ;
  wire byte_count_extra0;
  wire \byte_count_extra[0]_i_1_n_0 ;
  wire \byte_count_extra[1]_i_1_n_0 ;
  wire \byte_count_extra[2]_i_1_n_0 ;
  wire \byte_count_extra[3]_i_1_n_0 ;
  wire \byte_count_extra[4]_i_1_n_0 ;
  wire \byte_count_extra[4]_i_2_n_0 ;
  wire \byte_count_extra[5]_i_10_n_0 ;
  wire \byte_count_extra[5]_i_11_n_0 ;
  wire \byte_count_extra[5]_i_12_n_0 ;
  wire \byte_count_extra[5]_i_13_n_0 ;
  wire \byte_count_extra[5]_i_14_n_0 ;
  wire \byte_count_extra[5]_i_15_n_0 ;
  wire \byte_count_extra[5]_i_2_n_0 ;
  wire \byte_count_extra[5]_i_3_n_0 ;
  wire \byte_count_extra[5]_i_5_n_0 ;
  wire \byte_count_extra[5]_i_6_n_0 ;
  wire \byte_count_extra[5]_i_7_n_0 ;
  wire \byte_count_extra[5]_i_8_n_0 ;
  wire \byte_count_extra[5]_i_9_n_0 ;
  wire \byte_count_extra_reg[5]_i_4_n_0 ;
  wire \byte_count_extra_reg[5]_i_4_n_1 ;
  wire \byte_count_extra_reg[5]_i_4_n_2 ;
  wire \byte_count_extra_reg[5]_i_4_n_3 ;
  wire \byte_count_extra_reg_n_0_[0] ;
  wire \byte_count_extra_reg_n_0_[1] ;
  wire \byte_count_extra_reg_n_0_[2] ;
  wire \byte_count_extra_reg_n_0_[3] ;
  wire \byte_count_extra_reg_n_0_[4] ;
  wire \byte_count_extra_reg_n_0_[5] ;
  wire \byte_count_reg[0]_rep__0_n_0 ;
  wire \byte_count_reg[0]_rep__1_n_0 ;
  wire \byte_count_reg[0]_rep_n_0 ;
  wire \byte_count_reg[1]_i_6_n_3 ;
  wire \byte_count_reg[1]_i_9_n_0 ;
  wire \byte_count_reg[1]_i_9_n_1 ;
  wire \byte_count_reg[1]_i_9_n_2 ;
  wire \byte_count_reg[1]_i_9_n_3 ;
  wire \byte_count_reg[1]_rep_n_0 ;
  wire \byte_count_reg_n_0_[0] ;
  wire \byte_count_reg_n_0_[10] ;
  wire \byte_count_reg_n_0_[1] ;
  wire \byte_count_reg_n_0_[2] ;
  wire \byte_count_reg_n_0_[3] ;
  wire \byte_count_reg_n_0_[4] ;
  wire \byte_count_reg_n_0_[5] ;
  wire \byte_count_reg_n_0_[6] ;
  wire \byte_count_reg_n_0_[7] ;
  wire \byte_count_reg_n_0_[8] ;
  wire \byte_count_reg_n_0_[9] ;
  wire \byte_read_done[0]_i_1_n_0 ;
  wire \byte_read_done[0]_i_2_n_0 ;
  wire \byte_read_done[0]_i_3_n_0 ;
  wire \byte_read_done[0]_i_4_n_0 ;
  wire \byte_read_done[10]_i_1_n_0 ;
  wire \byte_read_done[10]_i_2_n_0 ;
  wire \byte_read_done[10]_i_3_n_0 ;
  wire \byte_read_done[10]_i_4_n_0 ;
  wire \byte_read_done[10]_i_5_n_0 ;
  wire \byte_read_done[11]_i_1_n_0 ;
  wire \byte_read_done[11]_i_2_n_0 ;
  wire \byte_read_done[11]_i_3_n_0 ;
  wire \byte_read_done[11]_i_4_n_0 ;
  wire \byte_read_done[11]_i_5_n_0 ;
  wire \byte_read_done[11]_i_6_n_0 ;
  wire \byte_read_done[12]_i_1_n_0 ;
  wire \byte_read_done[12]_i_2_n_0 ;
  wire \byte_read_done[12]_i_3_n_0 ;
  wire \byte_read_done[12]_i_4_n_0 ;
  wire \byte_read_done[12]_i_5_n_0 ;
  wire \byte_read_done[12]_i_6_n_0 ;
  wire \byte_read_done[13]_i_1_n_0 ;
  wire \byte_read_done[13]_i_2_n_0 ;
  wire \byte_read_done[13]_i_3_n_0 ;
  wire \byte_read_done[13]_i_4_n_0 ;
  wire \byte_read_done[13]_i_5_n_0 ;
  wire \byte_read_done[13]_i_6_n_0 ;
  wire \byte_read_done[1]_i_1_n_0 ;
  wire \byte_read_done[1]_i_2_n_0 ;
  wire \byte_read_done[1]_i_3_n_0 ;
  wire \byte_read_done[1]_i_4_n_0 ;
  wire \byte_read_done[2]_i_1_n_0 ;
  wire \byte_read_done[2]_i_2_n_0 ;
  wire \byte_read_done[2]_i_3_n_0 ;
  wire \byte_read_done[2]_i_4_n_0 ;
  wire \byte_read_done[3]_i_10_n_0 ;
  wire \byte_read_done[3]_i_11_n_0 ;
  wire \byte_read_done[3]_i_1_n_0 ;
  wire \byte_read_done[3]_i_2_n_0 ;
  wire \byte_read_done[3]_i_3_n_0 ;
  wire \byte_read_done[3]_i_4_n_0 ;
  wire \byte_read_done[3]_i_5_n_0 ;
  wire \byte_read_done[3]_i_6_n_0 ;
  wire \byte_read_done[3]_i_7_n_0 ;
  wire \byte_read_done[3]_i_8_n_0 ;
  wire \byte_read_done[3]_i_9_n_0 ;
  wire \byte_read_done[5]_i_1_n_0 ;
  wire \byte_read_done[5]_i_2_n_0 ;
  wire \byte_read_done[5]_i_3_n_0 ;
  wire \byte_read_done[5]_i_4_n_0 ;
  wire \byte_read_done[6]_i_1_n_0 ;
  wire \byte_read_done[6]_i_2_n_0 ;
  wire \byte_read_done[6]_i_3_n_0 ;
  wire \byte_read_done[6]_i_4_n_0 ;
  wire \byte_read_done[6]_i_5_n_0 ;
  wire \byte_read_done[6]_i_6_n_0 ;
  wire \byte_read_done[7]_i_1_n_0 ;
  wire \byte_read_done[7]_i_2_n_0 ;
  wire \byte_read_done[7]_i_3_n_0 ;
  wire \byte_read_done[7]_i_4_n_0 ;
  wire \byte_read_done[8]_i_1_n_0 ;
  wire \byte_read_done[8]_i_2_n_0 ;
  wire \byte_read_done[8]_i_3_n_0 ;
  wire \byte_read_done[8]_i_4_n_0 ;
  wire \byte_read_done[9]_i_1_n_0 ;
  wire \byte_read_done[9]_i_2_n_0 ;
  wire \byte_read_done[9]_i_3_n_0 ;
  wire \byte_read_done[9]_i_4_n_0 ;
  wire \byte_read_done_reg_n_0_[0] ;
  wire \byte_read_done_reg_n_0_[10] ;
  wire \byte_read_done_reg_n_0_[11] ;
  wire \byte_read_done_reg_n_0_[1] ;
  wire \byte_read_done_reg_n_0_[2] ;
  wire \byte_read_done_reg_n_0_[5] ;
  wire \byte_read_done_reg_n_0_[6] ;
  wire \byte_read_done_reg_n_0_[8] ;
  wire \byte_read_done_reg_n_0_[9] ;
  wire \bytes00[0]_i_1_n_0 ;
  wire \bytes00[10]_i_1_n_0 ;
  wire \bytes00[10]_i_2_n_0 ;
  wire \bytes00[11]_i_1_n_0 ;
  wire \bytes00[11]_i_2_n_0 ;
  wire \bytes00[11]_i_3_n_0 ;
  wire \bytes00[12]_i_1_n_0 ;
  wire \bytes00[12]_i_2_n_0 ;
  wire \bytes00[13]_i_1_n_0 ;
  wire \bytes00[13]_i_2_n_0 ;
  wire \bytes00[13]_i_3_n_0 ;
  wire \bytes00[14]_i_1_n_0 ;
  wire \bytes00[14]_i_2_n_0 ;
  wire \bytes00[15]_i_1_n_0 ;
  wire \bytes00[15]_i_2_n_0 ;
  wire \bytes00[15]_i_3_n_0 ;
  wire \bytes00[15]_i_4_n_0 ;
  wire \bytes00[15]_i_5_n_0 ;
  wire \bytes00[1]_i_1_n_0 ;
  wire \bytes00[1]_i_2_n_0 ;
  wire \bytes00[2]_i_1_n_0 ;
  wire \bytes00[3]_i_1_n_0 ;
  wire \bytes00[3]_i_2_n_0 ;
  wire \bytes00[4]_i_1_n_0 ;
  wire \bytes00[5]_i_1_n_0 ;
  wire \bytes00[5]_i_2_n_0 ;
  wire \bytes00[6]_i_1_n_0 ;
  wire \bytes00[7]_i_1_n_0 ;
  wire \bytes00[7]_i_2_n_0 ;
  wire \bytes00[7]_i_3_n_0 ;
  wire \bytes00[7]_i_4_n_0 ;
  wire \bytes00[8]_i_1_n_0 ;
  wire \bytes00[8]_i_2_n_0 ;
  wire \bytes00[9]_i_1_n_0 ;
  wire \bytes00[9]_i_2_n_0 ;
  wire \bytes00[9]_i_3_n_0 ;
  wire \bytes00_reg_n_0_[0] ;
  wire \bytes00_reg_n_0_[12] ;
  wire \bytes00_reg_n_0_[13] ;
  wire \bytes00_reg_n_0_[14] ;
  wire \bytes00_reg_n_0_[15] ;
  wire \bytes00_reg_n_0_[1] ;
  wire \bytes00_reg_n_0_[2] ;
  wire \bytes00_reg_n_0_[3] ;
  wire \bytes00_reg_n_0_[4] ;
  wire \bytes00_reg_n_0_[5] ;
  wire \bytes00_reg_n_0_[6] ;
  wire \bytes00_reg_n_0_[7] ;
  wire [15:0]bytes01;
  wire \bytes01[0]_i_1_n_0 ;
  wire \bytes01[10]_i_1_n_0 ;
  wire \bytes01[10]_i_2_n_0 ;
  wire \bytes01[11]_i_1_n_0 ;
  wire \bytes01[11]_i_2_n_0 ;
  wire \bytes01[11]_i_3_n_0 ;
  wire \bytes01[12]_i_1_n_0 ;
  wire \bytes01[12]_i_2_n_0 ;
  wire \bytes01[13]_i_1_n_0 ;
  wire \bytes01[13]_i_2_n_0 ;
  wire \bytes01[13]_i_3_n_0 ;
  wire \bytes01[14]_i_1_n_0 ;
  wire \bytes01[14]_i_2_n_0 ;
  wire \bytes01[15]_i_1_n_0 ;
  wire \bytes01[15]_i_2_n_0 ;
  wire \bytes01[15]_i_3_n_0 ;
  wire \bytes01[15]_i_4_n_0 ;
  wire \bytes01[15]_i_5_n_0 ;
  wire \bytes01[1]_i_1_n_0 ;
  wire \bytes01[1]_i_2_n_0 ;
  wire \bytes01[2]_i_1_n_0 ;
  wire \bytes01[3]_i_1_n_0 ;
  wire \bytes01[3]_i_2_n_0 ;
  wire \bytes01[4]_i_1_n_0 ;
  wire \bytes01[5]_i_1_n_0 ;
  wire \bytes01[5]_i_2_n_0 ;
  wire \bytes01[6]_i_1_n_0 ;
  wire \bytes01[7]_i_1_n_0 ;
  wire \bytes01[7]_i_2_n_0 ;
  wire \bytes01[7]_i_3_n_0 ;
  wire \bytes01[8]_i_1_n_0 ;
  wire \bytes01[8]_i_2_n_0 ;
  wire \bytes01[9]_i_1_n_0 ;
  wire \bytes01[9]_i_2_n_0 ;
  wire \bytes01[9]_i_3_n_0 ;
  wire [15:0]bytes02;
  wire \bytes02[0]_i_1_n_0 ;
  wire \bytes02[10]_i_1_n_0 ;
  wire \bytes02[11]_i_1_n_0 ;
  wire \bytes02[11]_i_2_n_0 ;
  wire \bytes02[12]_i_1_n_0 ;
  wire \bytes02[13]_i_1_n_0 ;
  wire \bytes02[13]_i_2_n_0 ;
  wire \bytes02[13]_i_3_n_0 ;
  wire \bytes02[14]_i_1_n_0 ;
  wire \bytes02[15]_i_1_n_0 ;
  wire \bytes02[15]_i_2_n_0 ;
  wire \bytes02[15]_i_3_n_0 ;
  wire \bytes02[1]_i_1_n_0 ;
  wire \bytes02[1]_i_2_n_0 ;
  wire \bytes02[2]_i_1_n_0 ;
  wire \bytes02[3]_i_1_n_0 ;
  wire \bytes02[3]_i_2_n_0 ;
  wire \bytes02[4]_i_1_n_0 ;
  wire \bytes02[5]_i_1_n_0 ;
  wire \bytes02[5]_i_2_n_0 ;
  wire \bytes02[6]_i_1_n_0 ;
  wire \bytes02[7]_i_1_n_0 ;
  wire \bytes02[7]_i_2_n_0 ;
  wire \bytes02[7]_i_3_n_0 ;
  wire \bytes02[8]_i_1_n_0 ;
  wire \bytes02[9]_i_1_n_0 ;
  wire \bytes02[9]_i_2_n_0 ;
  wire [15:0]bytes03;
  wire \bytes03[0]_i_1_n_0 ;
  wire \bytes03[10]_i_1_n_0 ;
  wire \bytes03[10]_i_2_n_0 ;
  wire \bytes03[11]_i_1_n_0 ;
  wire \bytes03[11]_i_2_n_0 ;
  wire \bytes03[11]_i_3_n_0 ;
  wire \bytes03[12]_i_1_n_0 ;
  wire \bytes03[12]_i_2_n_0 ;
  wire \bytes03[13]_i_1_n_0 ;
  wire \bytes03[13]_i_2_n_0 ;
  wire \bytes03[13]_i_3_n_0 ;
  wire \bytes03[13]_i_4_n_0 ;
  wire \bytes03[13]_i_5_n_0 ;
  wire \bytes03[14]_i_1_n_0 ;
  wire \bytes03[14]_i_2_n_0 ;
  wire \bytes03[15]_i_1_n_0 ;
  wire \bytes03[15]_i_2_n_0 ;
  wire \bytes03[15]_i_3_n_0 ;
  wire \bytes03[15]_i_4_n_0 ;
  wire \bytes03[1]_i_1_n_0 ;
  wire \bytes03[1]_i_2_n_0 ;
  wire \bytes03[2]_i_1_n_0 ;
  wire \bytes03[3]_i_1_n_0 ;
  wire \bytes03[3]_i_2_n_0 ;
  wire \bytes03[4]_i_1_n_0 ;
  wire \bytes03[5]_i_1_n_0 ;
  wire \bytes03[5]_i_2_n_0 ;
  wire \bytes03[6]_i_1_n_0 ;
  wire \bytes03[7]_i_1_n_0 ;
  wire \bytes03[7]_i_2_n_0 ;
  wire \bytes03[7]_i_3_n_0 ;
  wire \bytes03[8]_i_1_n_0 ;
  wire \bytes03[8]_i_2_n_0 ;
  wire \bytes03[9]_i_1_n_0 ;
  wire \bytes03[9]_i_2_n_0 ;
  wire \bytes03[9]_i_3_n_0 ;
  wire [15:0]bytes04;
  wire \bytes04[0]_i_1_n_0 ;
  wire \bytes04[10]_i_1_n_0 ;
  wire \bytes04[10]_i_2_n_0 ;
  wire \bytes04[11]_i_1_n_0 ;
  wire \bytes04[11]_i_2_n_0 ;
  wire \bytes04[11]_i_3_n_0 ;
  wire \bytes04[12]_i_1_n_0 ;
  wire \bytes04[12]_i_2_n_0 ;
  wire \bytes04[13]_i_1_n_0 ;
  wire \bytes04[13]_i_2_n_0 ;
  wire \bytes04[13]_i_3_n_0 ;
  wire \bytes04[14]_i_1_n_0 ;
  wire \bytes04[14]_i_2_n_0 ;
  wire \bytes04[15]_i_1_n_0 ;
  wire \bytes04[15]_i_2_n_0 ;
  wire \bytes04[15]_i_3_n_0 ;
  wire \bytes04[15]_i_4_n_0 ;
  wire \bytes04[1]_i_1_n_0 ;
  wire \bytes04[1]_i_2_n_0 ;
  wire \bytes04[2]_i_1_n_0 ;
  wire \bytes04[3]_i_1_n_0 ;
  wire \bytes04[3]_i_2_n_0 ;
  wire \bytes04[4]_i_1_n_0 ;
  wire \bytes04[5]_i_1_n_0 ;
  wire \bytes04[5]_i_2_n_0 ;
  wire \bytes04[6]_i_1_n_0 ;
  wire \bytes04[7]_i_1_n_0 ;
  wire \bytes04[7]_i_2_n_0 ;
  wire \bytes04[8]_i_1_n_0 ;
  wire \bytes04[8]_i_2_n_0 ;
  wire \bytes04[9]_i_1_n_0 ;
  wire \bytes04[9]_i_2_n_0 ;
  wire \bytes04[9]_i_3_n_0 ;
  wire [15:0]bytes05;
  wire \bytes05[0]_i_1_n_0 ;
  wire \bytes05[10]_i_1_n_0 ;
  wire \bytes05[11]_i_1_n_0 ;
  wire \bytes05[11]_i_2_n_0 ;
  wire \bytes05[11]_i_3_n_0 ;
  wire \bytes05[12]_i_1_n_0 ;
  wire \bytes05[13]_i_1_n_0 ;
  wire \bytes05[13]_i_2_n_0 ;
  wire \bytes05[13]_i_3_n_0 ;
  wire \bytes05[14]_i_1_n_0 ;
  wire \bytes05[15]_i_1_n_0 ;
  wire \bytes05[15]_i_2_n_0 ;
  wire \bytes05[15]_i_3_n_0 ;
  wire \bytes05[15]_i_4_n_0 ;
  wire \bytes05[1]_i_1_n_0 ;
  wire \bytes05[1]_i_2_n_0 ;
  wire \bytes05[2]_i_1_n_0 ;
  wire \bytes05[3]_i_1_n_0 ;
  wire \bytes05[3]_i_2_n_0 ;
  wire \bytes05[4]_i_1_n_0 ;
  wire \bytes05[5]_i_1_n_0 ;
  wire \bytes05[5]_i_2_n_0 ;
  wire \bytes05[6]_i_1_n_0 ;
  wire \bytes05[7]_i_1_n_0 ;
  wire \bytes05[7]_i_2_n_0 ;
  wire \bytes05[7]_i_3_n_0 ;
  wire \bytes05[8]_i_1_n_0 ;
  wire \bytes05[9]_i_1_n_0 ;
  wire \bytes05[9]_i_2_n_0 ;
  wire \bytes05[9]_i_3_n_0 ;
  wire [15:0]bytes06;
  wire \bytes06[0]_i_1_n_0 ;
  wire \bytes06[10]_i_1_n_0 ;
  wire \bytes06[11]_i_1_n_0 ;
  wire \bytes06[11]_i_2_n_0 ;
  wire \bytes06[12]_i_1_n_0 ;
  wire \bytes06[13]_i_1_n_0 ;
  wire \bytes06[13]_i_2_n_0 ;
  wire \bytes06[13]_i_3_n_0 ;
  wire \bytes06[13]_i_4_n_0 ;
  wire \bytes06[13]_i_5_n_0 ;
  wire \bytes06[14]_i_1_n_0 ;
  wire \bytes06[15]_i_1_n_0 ;
  wire \bytes06[15]_i_2_n_0 ;
  wire \bytes06[15]_i_3_n_0 ;
  wire \bytes06[1]_i_1_n_0 ;
  wire \bytes06[1]_i_2_n_0 ;
  wire \bytes06[2]_i_1_n_0 ;
  wire \bytes06[3]_i_1_n_0 ;
  wire \bytes06[3]_i_2_n_0 ;
  wire \bytes06[4]_i_1_n_0 ;
  wire \bytes06[5]_i_1_n_0 ;
  wire \bytes06[5]_i_2_n_0 ;
  wire \bytes06[6]_i_1_n_0 ;
  wire \bytes06[7]_i_1_n_0 ;
  wire \bytes06[7]_i_2_n_0 ;
  wire \bytes06[7]_i_3_n_0 ;
  wire \bytes06[8]_i_1_n_0 ;
  wire \bytes06[9]_i_1_n_0 ;
  wire \bytes06[9]_i_2_n_0 ;
  wire [15:0]bytes07;
  wire \bytes07[0]_i_1_n_0 ;
  wire \bytes07[10]_i_1_n_0 ;
  wire \bytes07[10]_i_2_n_0 ;
  wire \bytes07[11]_i_1_n_0 ;
  wire \bytes07[11]_i_2_n_0 ;
  wire \bytes07[11]_i_3_n_0 ;
  wire \bytes07[11]_i_4_n_0 ;
  wire \bytes07[12]_i_1_n_0 ;
  wire \bytes07[12]_i_2_n_0 ;
  wire \bytes07[13]_i_1_n_0 ;
  wire \bytes07[13]_i_2_n_0 ;
  wire \bytes07[13]_i_3_n_0 ;
  wire \bytes07[13]_i_4_n_0 ;
  wire \bytes07[14]_i_1_n_0 ;
  wire \bytes07[14]_i_2_n_0 ;
  wire \bytes07[15]_i_1_n_0 ;
  wire \bytes07[15]_i_2_n_0 ;
  wire \bytes07[15]_i_3_n_0 ;
  wire \bytes07[15]_i_4_n_0 ;
  wire \bytes07[1]_i_1_n_0 ;
  wire \bytes07[1]_i_2_n_0 ;
  wire \bytes07[2]_i_1_n_0 ;
  wire \bytes07[3]_i_1_n_0 ;
  wire \bytes07[3]_i_2_n_0 ;
  wire \bytes07[4]_i_1_n_0 ;
  wire \bytes07[5]_i_1_n_0 ;
  wire \bytes07[5]_i_2_n_0 ;
  wire \bytes07[5]_i_3_n_0 ;
  wire \bytes07[6]_i_1_n_0 ;
  wire \bytes07[7]_i_1_n_0 ;
  wire \bytes07[7]_i_2_n_0 ;
  wire \bytes07[8]_i_1_n_0 ;
  wire \bytes07[8]_i_2_n_0 ;
  wire \bytes07[9]_i_1_n_0 ;
  wire \bytes07[9]_i_2_n_0 ;
  wire \bytes07[9]_i_3_n_0 ;
  wire \bytes07[9]_i_4_n_0 ;
  wire [15:0]bytes08;
  wire \bytes08[0]_i_1_n_0 ;
  wire \bytes08[10]_i_1_n_0 ;
  wire \bytes08[10]_i_2_n_0 ;
  wire \bytes08[11]_i_1_n_0 ;
  wire \bytes08[11]_i_2_n_0 ;
  wire \bytes08[11]_i_3_n_0 ;
  wire \bytes08[11]_i_4_n_0 ;
  wire \bytes08[12]_i_1_n_0 ;
  wire \bytes08[12]_i_2_n_0 ;
  wire \bytes08[13]_i_1_n_0 ;
  wire \bytes08[13]_i_2_n_0 ;
  wire \bytes08[13]_i_3_n_0 ;
  wire \bytes08[13]_i_4_n_0 ;
  wire \bytes08[14]_i_1_n_0 ;
  wire \bytes08[14]_i_2_n_0 ;
  wire \bytes08[15]_i_1_n_0 ;
  wire \bytes08[15]_i_2_n_0 ;
  wire \bytes08[15]_i_3_n_0 ;
  wire \bytes08[15]_i_4_n_0 ;
  wire \bytes08[15]_i_5_n_0 ;
  wire \bytes08[1]_i_1_n_0 ;
  wire \bytes08[1]_i_2_n_0 ;
  wire \bytes08[2]_i_1_n_0 ;
  wire \bytes08[3]_i_1_n_0 ;
  wire \bytes08[3]_i_2_n_0 ;
  wire \bytes08[4]_i_1_n_0 ;
  wire \bytes08[5]_i_1_n_0 ;
  wire \bytes08[5]_i_2_n_0 ;
  wire \bytes08[6]_i_1_n_0 ;
  wire \bytes08[7]_i_1_n_0 ;
  wire \bytes08[7]_i_2_n_0 ;
  wire \bytes08[8]_i_1_n_0 ;
  wire \bytes08[8]_i_2_n_0 ;
  wire \bytes08[9]_i_1_n_0 ;
  wire \bytes08[9]_i_2_n_0 ;
  wire \bytes08[9]_i_3_n_0 ;
  wire \bytes08[9]_i_4_n_0 ;
  wire [15:0]bytes09;
  wire \bytes09[0]_i_1_n_0 ;
  wire \bytes09[10]_i_1_n_0 ;
  wire \bytes09[10]_i_2_n_0 ;
  wire \bytes09[11]_i_1_n_0 ;
  wire \bytes09[11]_i_2_n_0 ;
  wire \bytes09[11]_i_3_n_0 ;
  wire \bytes09[12]_i_1_n_0 ;
  wire \bytes09[12]_i_2_n_0 ;
  wire \bytes09[13]_i_1_n_0 ;
  wire \bytes09[13]_i_2_n_0 ;
  wire \bytes09[13]_i_3_n_0 ;
  wire \bytes09[14]_i_1_n_0 ;
  wire \bytes09[15]_i_1_n_0 ;
  wire \bytes09[15]_i_2_n_0 ;
  wire \bytes09[15]_i_3_n_0 ;
  wire \bytes09[15]_i_4_n_0 ;
  wire \bytes09[1]_i_1_n_0 ;
  wire \bytes09[1]_i_2_n_0 ;
  wire \bytes09[2]_i_1_n_0 ;
  wire \bytes09[3]_i_1_n_0 ;
  wire \bytes09[3]_i_2_n_0 ;
  wire \bytes09[4]_i_1_n_0 ;
  wire \bytes09[5]_i_1_n_0 ;
  wire \bytes09[5]_i_2_n_0 ;
  wire \bytes09[6]_i_1_n_0 ;
  wire \bytes09[7]_i_1_n_0 ;
  wire \bytes09[7]_i_2_n_0 ;
  wire \bytes09[7]_i_3_n_0 ;
  wire \bytes09[8]_i_1_n_0 ;
  wire \bytes09[8]_i_2_n_0 ;
  wire \bytes09[9]_i_1_n_0 ;
  wire \bytes09[9]_i_2_n_0 ;
  wire \bytes09[9]_i_3_n_0 ;
  wire [15:0]bytes10;
  wire \bytes10[0]_i_1_n_0 ;
  wire \bytes10[10]_i_1_n_0 ;
  wire \bytes10[11]_i_1_n_0 ;
  wire \bytes10[11]_i_2_n_0 ;
  wire \bytes10[11]_i_3_n_0 ;
  wire \bytes10[12]_i_1_n_0 ;
  wire \bytes10[13]_i_1_n_0 ;
  wire \bytes10[13]_i_2_n_0 ;
  wire \bytes10[13]_i_3_n_0 ;
  wire \bytes10[13]_i_4_n_0 ;
  wire \bytes10[14]_i_1_n_0 ;
  wire \bytes10[14]_i_2_n_0 ;
  wire \bytes10[15]_i_1_n_0 ;
  wire \bytes10[15]_i_2_n_0 ;
  wire \bytes10[15]_i_3_n_0 ;
  wire \bytes10[15]_i_4_n_0 ;
  wire \bytes10[1]_i_1_n_0 ;
  wire \bytes10[1]_i_2_n_0 ;
  wire \bytes10[2]_i_1_n_0 ;
  wire \bytes10[3]_i_1_n_0 ;
  wire \bytes10[3]_i_2_n_0 ;
  wire \bytes10[4]_i_1_n_0 ;
  wire \bytes10[5]_i_1_n_0 ;
  wire \bytes10[5]_i_2_n_0 ;
  wire \bytes10[5]_i_3_n_0 ;
  wire \bytes10[6]_i_1_n_0 ;
  wire \bytes10[7]_i_1_n_0 ;
  wire \bytes10[7]_i_2_n_0 ;
  wire \bytes10[8]_i_1_n_0 ;
  wire \bytes10[9]_i_1_n_0 ;
  wire \bytes10[9]_i_2_n_0 ;
  wire \bytes10[9]_i_3_n_0 ;
  wire [15:0]bytes11;
  wire \bytes11[0]_i_1_n_0 ;
  wire \bytes11[10]_i_1_n_0 ;
  wire \bytes11[11]_i_1_n_0 ;
  wire \bytes11[11]_i_2_n_0 ;
  wire \bytes11[11]_i_3_n_0 ;
  wire \bytes11[12]_i_1_n_0 ;
  wire \bytes11[13]_i_1_n_0 ;
  wire \bytes11[13]_i_2_n_0 ;
  wire \bytes11[13]_i_3_n_0 ;
  wire \bytes11[14]_i_1_n_0 ;
  wire \bytes11[14]_i_2_n_0 ;
  wire \bytes11[15]_i_1_n_0 ;
  wire \bytes11[15]_i_2_n_0 ;
  wire \bytes11[15]_i_3_n_0 ;
  wire \bytes11[15]_i_4_n_0 ;
  wire \bytes11[1]_i_1_n_0 ;
  wire \bytes11[1]_i_2_n_0 ;
  wire \bytes11[1]_i_3_n_0 ;
  wire \bytes11[2]_i_1_n_0 ;
  wire \bytes11[3]_i_1_n_0 ;
  wire \bytes11[3]_i_2_n_0 ;
  wire \bytes11[3]_i_3_n_0 ;
  wire \bytes11[4]_i_1_n_0 ;
  wire \bytes11[5]_i_1_n_0 ;
  wire \bytes11[5]_i_2_n_0 ;
  wire \bytes11[5]_i_3_n_0 ;
  wire \bytes11[6]_i_1_n_0 ;
  wire \bytes11[7]_i_1_n_0 ;
  wire \bytes11[7]_i_2_n_0 ;
  wire \bytes11[7]_i_3_n_0 ;
  wire \bytes11[8]_i_1_n_0 ;
  wire \bytes11[9]_i_1_n_0 ;
  wire \bytes11[9]_i_2_n_0 ;
  wire \bytes11[9]_i_3_n_0 ;
  wire [15:0]bytes12;
  wire \bytes12[0]_i_1_n_0 ;
  wire \bytes12[10]_i_1_n_0 ;
  wire \bytes12[10]_i_2_n_0 ;
  wire \bytes12[11]_i_1_n_0 ;
  wire \bytes12[11]_i_2_n_0 ;
  wire \bytes12[11]_i_3_n_0 ;
  wire \bytes12[12]_i_1_n_0 ;
  wire \bytes12[12]_i_2_n_0 ;
  wire \bytes12[13]_i_1_n_0 ;
  wire \bytes12[13]_i_2_n_0 ;
  wire \bytes12[13]_i_3_n_0 ;
  wire \bytes12[13]_i_4_n_0 ;
  wire \bytes12[14]_i_1_n_0 ;
  wire \bytes12[15]_i_1_n_0 ;
  wire \bytes12[15]_i_2_n_0 ;
  wire \bytes12[15]_i_3_n_0 ;
  wire \bytes12[15]_i_4_n_0 ;
  wire \bytes12[1]_i_1_n_0 ;
  wire \bytes12[1]_i_2_n_0 ;
  wire \bytes12[2]_i_1_n_0 ;
  wire \bytes12[3]_i_1_n_0 ;
  wire \bytes12[3]_i_2_n_0 ;
  wire \bytes12[4]_i_1_n_0 ;
  wire \bytes12[5]_i_1_n_0 ;
  wire \bytes12[5]_i_2_n_0 ;
  wire \bytes12[5]_i_3_n_0 ;
  wire \bytes12[6]_i_1_n_0 ;
  wire \bytes12[7]_i_1_n_0 ;
  wire \bytes12[7]_i_2_n_0 ;
  wire \bytes12[7]_i_3_n_0 ;
  wire \bytes12[8]_i_1_n_0 ;
  wire \bytes12[8]_i_2_n_0 ;
  wire \bytes12[9]_i_1_n_0 ;
  wire \bytes12[9]_i_2_n_0 ;
  wire \bytes12[9]_i_3_n_0 ;
  wire [15:0]bytes13;
  wire \bytes13[0]_i_1_n_0 ;
  wire \bytes13[10]_i_1_n_0 ;
  wire \bytes13[11]_i_1_n_0 ;
  wire \bytes13[11]_i_2_n_0 ;
  wire \bytes13[12]_i_1_n_0 ;
  wire \bytes13[13]_i_1_n_0 ;
  wire \bytes13[13]_i_2_n_0 ;
  wire \bytes13[14]_i_1_n_0 ;
  wire \bytes13[14]_i_2_n_0 ;
  wire \bytes13[15]_i_1_n_0 ;
  wire \bytes13[15]_i_2_n_0 ;
  wire \bytes13[15]_i_3_n_0 ;
  wire \bytes13[15]_i_4_n_0 ;
  wire \bytes13[15]_i_5_n_0 ;
  wire \bytes13[1]_i_1_n_0 ;
  wire \bytes13[1]_i_2_n_0 ;
  wire \bytes13[2]_i_1_n_0 ;
  wire \bytes13[3]_i_1_n_0 ;
  wire \bytes13[3]_i_2_n_0 ;
  wire \bytes13[4]_i_1_n_0 ;
  wire \bytes13[5]_i_1_n_0 ;
  wire \bytes13[5]_i_2_n_0 ;
  wire \bytes13[6]_i_1_n_0 ;
  wire \bytes13[7]_i_1_n_0 ;
  wire \bytes13[7]_i_2_n_0 ;
  wire \bytes13[7]_i_3_n_0 ;
  wire \bytes13[8]_i_1_n_0 ;
  wire \bytes13[9]_i_1_n_0 ;
  wire \bytes13[9]_i_2_n_0 ;
  wire crc_checker_n_1;
  wire crc_pass0;
  wire crc_pass_i_1_n_0;
  wire crc_pass_i_2_n_0;
  wire crc_pass_reg_n_0;
  wire [31:0]crc_rx;
  wire \crc_rx[0]_i_1_n_0 ;
  wire \crc_rx[0]_i_2_n_0 ;
  wire \crc_rx[10]_i_1_n_0 ;
  wire \crc_rx[10]_i_2_n_0 ;
  wire \crc_rx[10]_i_3_n_0 ;
  wire \crc_rx[11]_i_1_n_0 ;
  wire \crc_rx[11]_i_2_n_0 ;
  wire \crc_rx[12]_i_1_n_0 ;
  wire \crc_rx[12]_i_2_n_0 ;
  wire \crc_rx[12]_i_3_n_0 ;
  wire \crc_rx[13]_i_1_n_0 ;
  wire \crc_rx[13]_i_2_n_0 ;
  wire \crc_rx[14]_i_1_n_0 ;
  wire \crc_rx[14]_i_2_n_0 ;
  wire \crc_rx[14]_i_3_n_0 ;
  wire \crc_rx[15]_i_1_n_0 ;
  wire \crc_rx[15]_i_2_n_0 ;
  wire \crc_rx[16]_i_1_n_0 ;
  wire \crc_rx[16]_i_2_n_0 ;
  wire \crc_rx[17]_i_1_n_0 ;
  wire \crc_rx[17]_i_2_n_0 ;
  wire \crc_rx[17]_i_3_n_0 ;
  wire \crc_rx[18]_i_1_n_0 ;
  wire \crc_rx[18]_i_2_n_0 ;
  wire \crc_rx[18]_i_3_n_0 ;
  wire \crc_rx[19]_i_1_n_0 ;
  wire \crc_rx[19]_i_2_n_0 ;
  wire \crc_rx[1]_i_1_n_0 ;
  wire \crc_rx[1]_i_2_n_0 ;
  wire \crc_rx[1]_i_3_n_0 ;
  wire \crc_rx[20]_i_1_n_0 ;
  wire \crc_rx[20]_i_2_n_0 ;
  wire \crc_rx[20]_i_3_n_0 ;
  wire \crc_rx[21]_i_1_n_0 ;
  wire \crc_rx[21]_i_2_n_0 ;
  wire \crc_rx[22]_i_1_n_0 ;
  wire \crc_rx[22]_i_2_n_0 ;
  wire \crc_rx[22]_i_3_n_0 ;
  wire \crc_rx[23]_i_1_n_0 ;
  wire \crc_rx[23]_i_2_n_0 ;
  wire \crc_rx[23]_i_3_n_0 ;
  wire \crc_rx[24]_i_1_n_0 ;
  wire \crc_rx[24]_i_2_n_0 ;
  wire \crc_rx[25]_i_1_n_0 ;
  wire \crc_rx[25]_i_2_n_0 ;
  wire \crc_rx[25]_i_3_n_0 ;
  wire \crc_rx[26]_i_1_n_0 ;
  wire \crc_rx[26]_i_2_n_0 ;
  wire \crc_rx[27]_i_1_n_0 ;
  wire \crc_rx[27]_i_2_n_0 ;
  wire \crc_rx[27]_i_3_n_0 ;
  wire \crc_rx[28]_i_1_n_0 ;
  wire \crc_rx[28]_i_2_n_0 ;
  wire \crc_rx[29]_i_1_n_0 ;
  wire \crc_rx[29]_i_2_n_0 ;
  wire \crc_rx[29]_i_3_n_0 ;
  wire \crc_rx[2]_i_1_n_0 ;
  wire \crc_rx[2]_i_2_n_0 ;
  wire \crc_rx[2]_i_3_n_0 ;
  wire \crc_rx[30]_i_1_n_0 ;
  wire \crc_rx[30]_i_3_n_0 ;
  wire \crc_rx[31]_i_1_n_0 ;
  wire \crc_rx[31]_i_2_n_0 ;
  wire \crc_rx[31]_i_3_n_0 ;
  wire \crc_rx[3]_i_1_n_0 ;
  wire \crc_rx[3]_i_2_n_0 ;
  wire \crc_rx[4]_i_1_n_0 ;
  wire \crc_rx[4]_i_2_n_0 ;
  wire \crc_rx[4]_i_3_n_0 ;
  wire \crc_rx[5]_i_1_n_0 ;
  wire \crc_rx[5]_i_2_n_0 ;
  wire \crc_rx[6]_i_1_n_0 ;
  wire \crc_rx[6]_i_2_n_0 ;
  wire \crc_rx[6]_i_3_n_0 ;
  wire \crc_rx[7]_i_1_n_0 ;
  wire \crc_rx[7]_i_2_n_0 ;
  wire \crc_rx[8]_i_1_n_0 ;
  wire \crc_rx[8]_i_2_n_0 ;
  wire \crc_rx[9]_i_1_n_0 ;
  wire \crc_rx[9]_i_2_n_0 ;
  wire \crc_rx_reg[30]_0 ;
  wire \crc_rx_reg[30]_1 ;
  wire data_counter_max;
  wire [10:2]data_counter_max0;
  wire [3:0]data_counter_max2;
  wire \data_counter_max[10]_i_3_n_0 ;
  wire \data_counter_max[5]_i_2_n_0 ;
  wire \data_counter_max[5]_i_3_n_0 ;
  wire \data_counter_max[5]_i_4_n_0 ;
  wire \data_counter_max[5]_i_5_n_0 ;
  wire \data_counter_max[5]_i_6_n_0 ;
  wire \data_counter_max[5]_i_7_n_0 ;
  wire \data_counter_max[5]_i_8_n_0 ;
  wire \data_counter_max[9]_i_2_n_0 ;
  wire \data_counter_max[9]_i_3_n_0 ;
  wire \data_counter_max[9]_i_4_n_0 ;
  wire \data_counter_max[9]_i_5_n_0 ;
  wire \data_counter_max_reg[5]_i_1_n_0 ;
  wire \data_counter_max_reg[5]_i_1_n_1 ;
  wire \data_counter_max_reg[5]_i_1_n_2 ;
  wire \data_counter_max_reg[5]_i_1_n_3 ;
  wire \data_counter_max_reg[9]_i_1_n_0 ;
  wire \data_counter_max_reg[9]_i_1_n_1 ;
  wire \data_counter_max_reg[9]_i_1_n_2 ;
  wire \data_counter_max_reg[9]_i_1_n_3 ;
  wire \data_counter_max_reg_n_0_[0] ;
  wire \data_counter_max_reg_n_0_[10] ;
  wire \data_counter_max_reg_n_0_[1] ;
  wire \data_counter_max_reg_n_0_[2] ;
  wire \data_counter_max_reg_n_0_[3] ;
  wire \data_counter_max_reg_n_0_[4] ;
  wire \data_counter_max_reg_n_0_[5] ;
  wire \data_counter_max_reg_n_0_[6] ;
  wire \data_counter_max_reg_n_0_[7] ;
  wire \data_counter_max_reg_n_0_[8] ;
  wire \data_counter_max_reg_n_0_[9] ;
  wire data_to_ram;
  wire data_to_ram0;
  wire \data_to_ram[0]_i_1_n_0 ;
  wire \data_to_ram[1]_i_1_n_0 ;
  wire \data_to_ram[2]_i_1_n_0 ;
  wire \data_to_ram[3]_i_1_n_0 ;
  wire \data_to_ram[4]_i_1_n_0 ;
  wire \data_to_ram[5]_i_1_n_0 ;
  wire \data_to_ram[6]_i_1_n_0 ;
  wire \data_to_ram[7]_i_3_n_0 ;
  wire [7:0]\data_to_ram_reg[7]_0 ;
  wire [47:0]dest_mac;
  wire \dest_mac[0]_i_1_n_0 ;
  wire \dest_mac[10]_i_1_n_0 ;
  wire \dest_mac[11]_i_1_n_0 ;
  wire \dest_mac[11]_i_2_n_0 ;
  wire \dest_mac[12]_i_1_n_0 ;
  wire \dest_mac[12]_i_2_n_0 ;
  wire \dest_mac[12]_i_3_n_0 ;
  wire \dest_mac[12]_i_4_n_0 ;
  wire \dest_mac[13]_i_1_n_0 ;
  wire \dest_mac[13]_i_2_n_0 ;
  wire \dest_mac[14]_i_1_n_0 ;
  wire \dest_mac[15]_i_1_n_0 ;
  wire \dest_mac[15]_i_2_n_0 ;
  wire \dest_mac[15]_i_3_n_0 ;
  wire \dest_mac[15]_i_4_n_0 ;
  wire \dest_mac[16]_i_1_n_0 ;
  wire \dest_mac[17]_i_1_n_0 ;
  wire \dest_mac[17]_i_2_n_0 ;
  wire \dest_mac[18]_i_1_n_0 ;
  wire \dest_mac[19]_i_1_n_0 ;
  wire \dest_mac[19]_i_2_n_0 ;
  wire \dest_mac[1]_i_1_n_0 ;
  wire \dest_mac[1]_i_2_n_0 ;
  wire \dest_mac[20]_i_1_n_0 ;
  wire \dest_mac[21]_i_1_n_0 ;
  wire \dest_mac[21]_i_2_n_0 ;
  wire \dest_mac[22]_i_1_n_0 ;
  wire \dest_mac[23]_i_1_n_0 ;
  wire \dest_mac[23]_i_2_n_0 ;
  wire \dest_mac[23]_i_3_n_0 ;
  wire \dest_mac[23]_i_4_n_0 ;
  wire \dest_mac[24]_i_1_n_0 ;
  wire \dest_mac[25]_i_1_n_0 ;
  wire \dest_mac[25]_i_2_n_0 ;
  wire \dest_mac[26]_i_1_n_0 ;
  wire \dest_mac[27]_i_1_n_0 ;
  wire \dest_mac[27]_i_2_n_0 ;
  wire \dest_mac[28]_i_1_n_0 ;
  wire \dest_mac[29]_i_1_n_0 ;
  wire \dest_mac[29]_i_2_n_0 ;
  wire \dest_mac[2]_i_1_n_0 ;
  wire \dest_mac[30]_i_1_n_0 ;
  wire \dest_mac[31]_i_1_n_0 ;
  wire \dest_mac[31]_i_2_n_0 ;
  wire \dest_mac[31]_i_3_n_0 ;
  wire \dest_mac[31]_i_4_n_0 ;
  wire \dest_mac[31]_i_5_n_0 ;
  wire \dest_mac[32]_i_1_n_0 ;
  wire \dest_mac[32]_i_2_n_0 ;
  wire \dest_mac[33]_i_1_n_0 ;
  wire \dest_mac[33]_i_2_n_0 ;
  wire \dest_mac[33]_i_3_n_0 ;
  wire \dest_mac[34]_i_1_n_0 ;
  wire \dest_mac[34]_i_2_n_0 ;
  wire \dest_mac[35]_i_1_n_0 ;
  wire \dest_mac[35]_i_2_n_0 ;
  wire \dest_mac[35]_i_3_n_0 ;
  wire \dest_mac[36]_i_1_n_0 ;
  wire \dest_mac[36]_i_2_n_0 ;
  wire \dest_mac[37]_i_1_n_0 ;
  wire \dest_mac[37]_i_2_n_0 ;
  wire \dest_mac[37]_i_3_n_0 ;
  wire \dest_mac[38]_i_1_n_0 ;
  wire \dest_mac[38]_i_2_n_0 ;
  wire \dest_mac[39]_i_1_n_0 ;
  wire \dest_mac[39]_i_2_n_0 ;
  wire \dest_mac[39]_i_3_n_0 ;
  wire \dest_mac[39]_i_4_n_0 ;
  wire \dest_mac[3]_i_1_n_0 ;
  wire \dest_mac[3]_i_2_n_0 ;
  wire \dest_mac[40]_i_1_n_0 ;
  wire \dest_mac[40]_i_2_n_0 ;
  wire \dest_mac[41]_i_1_n_0 ;
  wire \dest_mac[41]_i_2_n_0 ;
  wire \dest_mac[41]_i_3_n_0 ;
  wire \dest_mac[41]_i_4_n_0 ;
  wire \dest_mac[42]_i_1_n_0 ;
  wire \dest_mac[42]_i_2_n_0 ;
  wire \dest_mac[43]_i_1_n_0 ;
  wire \dest_mac[43]_i_2_n_0 ;
  wire \dest_mac[43]_i_3_n_0 ;
  wire \dest_mac[43]_i_4_n_0 ;
  wire \dest_mac[44]_i_1_n_0 ;
  wire \dest_mac[44]_i_2_n_0 ;
  wire \dest_mac[45]_i_1_n_0 ;
  wire \dest_mac[45]_i_2_n_0 ;
  wire \dest_mac[45]_i_3_n_0 ;
  wire \dest_mac[45]_i_4_n_0 ;
  wire \dest_mac[46]_i_1_n_0 ;
  wire \dest_mac[46]_i_2_n_0 ;
  wire \dest_mac[47]_i_1_n_0 ;
  wire \dest_mac[47]_i_2_n_0 ;
  wire \dest_mac[47]_i_3_n_0 ;
  wire \dest_mac[47]_i_4_n_0 ;
  wire \dest_mac[47]_i_5_n_0 ;
  wire \dest_mac[47]_i_6_n_0 ;
  wire \dest_mac[47]_i_7_n_0 ;
  wire \dest_mac[4]_i_1_n_0 ;
  wire \dest_mac[5]_i_1_n_0 ;
  wire \dest_mac[5]_i_2_n_0 ;
  wire \dest_mac[6]_i_1_n_0 ;
  wire \dest_mac[7]_i_1_n_0 ;
  wire \dest_mac[7]_i_2_n_0 ;
  wire \dest_mac[8]_i_1_n_0 ;
  wire \dest_mac[9]_i_1_n_0 ;
  wire \dest_mac[9]_i_2_n_0 ;
  wire edge_count_data0;
  wire edge_count_data__0;
  wire edge_count_data_i_1_n_0;
  wire edge_count_header;
  wire edge_count_header1;
  wire edge_count_header_i_1_n_0;
  wire edge_count_header_reg_n_0;
  wire eth_crsdv;
  wire [15:0]eth_prot_type;
  wire \eth_prot_type[0]_i_1_n_0 ;
  wire \eth_prot_type[10]_i_1_n_0 ;
  wire \eth_prot_type[10]_i_2_n_0 ;
  wire \eth_prot_type[11]_i_1_n_0 ;
  wire \eth_prot_type[11]_i_2_n_0 ;
  wire \eth_prot_type[11]_i_3_n_0 ;
  wire \eth_prot_type[11]_i_4_n_0 ;
  wire \eth_prot_type[12]_i_1_n_0 ;
  wire \eth_prot_type[12]_i_2_n_0 ;
  wire \eth_prot_type[13]_i_1_n_0 ;
  wire \eth_prot_type[13]_i_2_n_0 ;
  wire \eth_prot_type[13]_i_3_n_0 ;
  wire \eth_prot_type[13]_i_4_n_0 ;
  wire \eth_prot_type[13]_i_5_n_0 ;
  wire \eth_prot_type[14]_i_1_n_0 ;
  wire \eth_prot_type[15]_i_1_n_0 ;
  wire \eth_prot_type[15]_i_2_n_0 ;
  wire \eth_prot_type[15]_i_3_n_0 ;
  wire \eth_prot_type[15]_i_4_n_0 ;
  wire \eth_prot_type[15]_i_5_n_0 ;
  wire \eth_prot_type[1]_i_1_n_0 ;
  wire \eth_prot_type[1]_i_2_n_0 ;
  wire \eth_prot_type[2]_i_1_n_0 ;
  wire \eth_prot_type[3]_i_1_n_0 ;
  wire \eth_prot_type[3]_i_2_n_0 ;
  wire \eth_prot_type[4]_i_1_n_0 ;
  wire \eth_prot_type[5]_i_1_n_0 ;
  wire \eth_prot_type[5]_i_2_n_0 ;
  wire \eth_prot_type[6]_i_1_n_0 ;
  wire \eth_prot_type[7]_i_1_n_0 ;
  wire \eth_prot_type[7]_i_2_n_0 ;
  wire \eth_prot_type[7]_i_3_n_0 ;
  wire \eth_prot_type[7]_i_4_n_0 ;
  wire \eth_prot_type[7]_i_5_n_0 ;
  wire \eth_prot_type[8]_i_1_n_0 ;
  wire \eth_prot_type[8]_i_2_n_0 ;
  wire \eth_prot_type[9]_i_1_n_0 ;
  wire \eth_prot_type[9]_i_2_n_0 ;
  wire \eth_prot_type[9]_i_3_n_0 ;
  wire \eth_prot_type[9]_i_4_n_0 ;
  wire eth_protocol_expected;
  wire eth_protocol_expected_i_10_n_0;
  wire eth_protocol_expected_i_11_n_0;
  wire eth_protocol_expected_i_13_n_0;
  wire eth_protocol_expected_i_14_n_0;
  wire eth_protocol_expected_i_15_n_0;
  wire eth_protocol_expected_i_16_n_0;
  wire eth_protocol_expected_i_17_n_0;
  wire eth_protocol_expected_i_18_n_0;
  wire eth_protocol_expected_i_19_n_0;
  wire eth_protocol_expected_i_1_n_0;
  wire eth_protocol_expected_i_20_n_0;
  wire eth_protocol_expected_i_21_n_0;
  wire eth_protocol_expected_i_22_n_0;
  wire eth_protocol_expected_i_24_n_0;
  wire eth_protocol_expected_i_25_n_0;
  wire eth_protocol_expected_i_26_n_0;
  wire eth_protocol_expected_i_27_n_0;
  wire eth_protocol_expected_i_28_n_0;
  wire eth_protocol_expected_i_29_n_0;
  wire eth_protocol_expected_i_2_n_0;
  wire eth_protocol_expected_i_31_n_0;
  wire eth_protocol_expected_i_32_n_0;
  wire eth_protocol_expected_i_33_n_0;
  wire eth_protocol_expected_i_34_n_0;
  wire eth_protocol_expected_i_35_n_0;
  wire eth_protocol_expected_i_36_n_0;
  wire eth_protocol_expected_i_37_n_0;
  wire eth_protocol_expected_i_38_n_0;
  wire eth_protocol_expected_i_3_n_0;
  wire eth_protocol_expected_i_4_n_0;
  wire eth_protocol_expected_i_5_n_0;
  wire eth_protocol_expected_i_6_n_0;
  wire eth_protocol_expected_i_8_n_0;
  wire eth_protocol_expected_i_9_n_0;
  wire eth_protocol_expected_reg_i_12_n_0;
  wire eth_protocol_expected_reg_i_12_n_1;
  wire eth_protocol_expected_reg_i_12_n_2;
  wire eth_protocol_expected_reg_i_12_n_3;
  wire eth_protocol_expected_reg_i_23_n_0;
  wire eth_protocol_expected_reg_i_23_n_1;
  wire eth_protocol_expected_reg_i_23_n_2;
  wire eth_protocol_expected_reg_i_23_n_3;
  wire eth_protocol_expected_reg_i_30_n_0;
  wire eth_protocol_expected_reg_i_30_n_1;
  wire eth_protocol_expected_reg_i_30_n_2;
  wire eth_protocol_expected_reg_i_30_n_3;
  wire eth_protocol_expected_reg_i_7_n_1;
  wire eth_protocol_expected_reg_i_7_n_2;
  wire eth_protocol_expected_reg_i_7_n_3;
  wire eth_rstn;
  wire [1:0]eth_rxd;
  wire eth_rxerr;
  wire fifo_write_enable;
  wire flags_offset;
  wire \flags_offset_reg_n_0_[0] ;
  wire \flags_offset_reg_n_0_[10] ;
  wire \flags_offset_reg_n_0_[11] ;
  wire \flags_offset_reg_n_0_[12] ;
  wire \flags_offset_reg_n_0_[13] ;
  wire \flags_offset_reg_n_0_[14] ;
  wire \flags_offset_reg_n_0_[15] ;
  wire \flags_offset_reg_n_0_[1] ;
  wire \flags_offset_reg_n_0_[2] ;
  wire \flags_offset_reg_n_0_[3] ;
  wire \flags_offset_reg_n_0_[4] ;
  wire \flags_offset_reg_n_0_[5] ;
  wire \flags_offset_reg_n_0_[6] ;
  wire \flags_offset_reg_n_0_[7] ;
  wire \flags_offset_reg_n_0_[8] ;
  wire \flags_offset_reg_n_0_[9] ;
  wire identification;
  wire \identification[15]_i_1_n_0 ;
  wire \identification_reg_n_0_[0] ;
  wire \identification_reg_n_0_[10] ;
  wire \identification_reg_n_0_[11] ;
  wire \identification_reg_n_0_[12] ;
  wire \identification_reg_n_0_[13] ;
  wire \identification_reg_n_0_[14] ;
  wire \identification_reg_n_0_[15] ;
  wire \identification_reg_n_0_[1] ;
  wire \identification_reg_n_0_[2] ;
  wire \identification_reg_n_0_[3] ;
  wire \identification_reg_n_0_[4] ;
  wire \identification_reg_n_0_[5] ;
  wire \identification_reg_n_0_[6] ;
  wire \identification_reg_n_0_[7] ;
  wire \identification_reg_n_0_[8] ;
  wire \identification_reg_n_0_[9] ;
  wire [4:0]ip;
  wire ip_extra_options;
  wire ip_extra_options_i_1_n_0;
  wire ip_hcs_calc;
  wire \ip_hcs_calc[15]_i_1_n_0 ;
  wire [15:0]ip_hcs_calc__0;
  wire ip_hcs_calc_extra;
  wire \ip_hcs_calc_extra[0]_i_10_n_0 ;
  wire \ip_hcs_calc_extra[0]_i_11_n_0 ;
  wire \ip_hcs_calc_extra[0]_i_3_n_0 ;
  wire \ip_hcs_calc_extra[0]_i_4_n_0 ;
  wire \ip_hcs_calc_extra[0]_i_5_n_0 ;
  wire \ip_hcs_calc_extra[0]_i_6_n_0 ;
  wire \ip_hcs_calc_extra[0]_i_7_n_0 ;
  wire \ip_hcs_calc_extra[0]_i_8_n_0 ;
  wire \ip_hcs_calc_extra[0]_i_9_n_0 ;
  wire \ip_hcs_calc_extra[12]_i_2_n_0 ;
  wire \ip_hcs_calc_extra[12]_i_3_n_0 ;
  wire \ip_hcs_calc_extra[12]_i_4_n_0 ;
  wire \ip_hcs_calc_extra[12]_i_5_n_0 ;
  wire \ip_hcs_calc_extra[12]_i_6_n_0 ;
  wire \ip_hcs_calc_extra[12]_i_7_n_0 ;
  wire \ip_hcs_calc_extra[12]_i_8_n_0 ;
  wire \ip_hcs_calc_extra[12]_i_9_n_0 ;
  wire \ip_hcs_calc_extra[16]_i_2_n_0 ;
  wire \ip_hcs_calc_extra[16]_i_3_n_0 ;
  wire \ip_hcs_calc_extra[16]_i_4_n_0 ;
  wire \ip_hcs_calc_extra[16]_i_5_n_0 ;
  wire \ip_hcs_calc_extra[20]_i_2_n_0 ;
  wire \ip_hcs_calc_extra[20]_i_3_n_0 ;
  wire \ip_hcs_calc_extra[20]_i_4_n_0 ;
  wire \ip_hcs_calc_extra[20]_i_5_n_0 ;
  wire \ip_hcs_calc_extra[4]_i_2_n_0 ;
  wire \ip_hcs_calc_extra[4]_i_3_n_0 ;
  wire \ip_hcs_calc_extra[4]_i_4_n_0 ;
  wire \ip_hcs_calc_extra[4]_i_5_n_0 ;
  wire \ip_hcs_calc_extra[4]_i_6_n_0 ;
  wire \ip_hcs_calc_extra[4]_i_7_n_0 ;
  wire \ip_hcs_calc_extra[4]_i_8_n_0 ;
  wire \ip_hcs_calc_extra[4]_i_9_n_0 ;
  wire \ip_hcs_calc_extra[8]_i_2_n_0 ;
  wire \ip_hcs_calc_extra[8]_i_3_n_0 ;
  wire \ip_hcs_calc_extra[8]_i_4_n_0 ;
  wire \ip_hcs_calc_extra[8]_i_5_n_0 ;
  wire \ip_hcs_calc_extra[8]_i_6_n_0 ;
  wire \ip_hcs_calc_extra[8]_i_7_n_0 ;
  wire \ip_hcs_calc_extra[8]_i_8_n_0 ;
  wire \ip_hcs_calc_extra[8]_i_9_n_0 ;
  wire [23:0]ip_hcs_calc_extra_reg;
  wire \ip_hcs_calc_extra_reg[0]_i_2_n_0 ;
  wire \ip_hcs_calc_extra_reg[0]_i_2_n_1 ;
  wire \ip_hcs_calc_extra_reg[0]_i_2_n_2 ;
  wire \ip_hcs_calc_extra_reg[0]_i_2_n_3 ;
  wire \ip_hcs_calc_extra_reg[0]_i_2_n_4 ;
  wire \ip_hcs_calc_extra_reg[0]_i_2_n_5 ;
  wire \ip_hcs_calc_extra_reg[0]_i_2_n_6 ;
  wire \ip_hcs_calc_extra_reg[0]_i_2_n_7 ;
  wire \ip_hcs_calc_extra_reg[12]_i_1_n_0 ;
  wire \ip_hcs_calc_extra_reg[12]_i_1_n_1 ;
  wire \ip_hcs_calc_extra_reg[12]_i_1_n_2 ;
  wire \ip_hcs_calc_extra_reg[12]_i_1_n_3 ;
  wire \ip_hcs_calc_extra_reg[12]_i_1_n_4 ;
  wire \ip_hcs_calc_extra_reg[12]_i_1_n_5 ;
  wire \ip_hcs_calc_extra_reg[12]_i_1_n_6 ;
  wire \ip_hcs_calc_extra_reg[12]_i_1_n_7 ;
  wire \ip_hcs_calc_extra_reg[16]_i_1_n_0 ;
  wire \ip_hcs_calc_extra_reg[16]_i_1_n_1 ;
  wire \ip_hcs_calc_extra_reg[16]_i_1_n_2 ;
  wire \ip_hcs_calc_extra_reg[16]_i_1_n_3 ;
  wire \ip_hcs_calc_extra_reg[16]_i_1_n_4 ;
  wire \ip_hcs_calc_extra_reg[16]_i_1_n_5 ;
  wire \ip_hcs_calc_extra_reg[16]_i_1_n_6 ;
  wire \ip_hcs_calc_extra_reg[16]_i_1_n_7 ;
  wire \ip_hcs_calc_extra_reg[20]_i_1_n_1 ;
  wire \ip_hcs_calc_extra_reg[20]_i_1_n_2 ;
  wire \ip_hcs_calc_extra_reg[20]_i_1_n_3 ;
  wire \ip_hcs_calc_extra_reg[20]_i_1_n_4 ;
  wire \ip_hcs_calc_extra_reg[20]_i_1_n_5 ;
  wire \ip_hcs_calc_extra_reg[20]_i_1_n_6 ;
  wire \ip_hcs_calc_extra_reg[20]_i_1_n_7 ;
  wire \ip_hcs_calc_extra_reg[4]_i_1_n_0 ;
  wire \ip_hcs_calc_extra_reg[4]_i_1_n_1 ;
  wire \ip_hcs_calc_extra_reg[4]_i_1_n_2 ;
  wire \ip_hcs_calc_extra_reg[4]_i_1_n_3 ;
  wire \ip_hcs_calc_extra_reg[4]_i_1_n_4 ;
  wire \ip_hcs_calc_extra_reg[4]_i_1_n_5 ;
  wire \ip_hcs_calc_extra_reg[4]_i_1_n_6 ;
  wire \ip_hcs_calc_extra_reg[4]_i_1_n_7 ;
  wire \ip_hcs_calc_extra_reg[8]_i_1_n_0 ;
  wire \ip_hcs_calc_extra_reg[8]_i_1_n_1 ;
  wire \ip_hcs_calc_extra_reg[8]_i_1_n_2 ;
  wire \ip_hcs_calc_extra_reg[8]_i_1_n_3 ;
  wire \ip_hcs_calc_extra_reg[8]_i_1_n_4 ;
  wire \ip_hcs_calc_extra_reg[8]_i_1_n_5 ;
  wire \ip_hcs_calc_extra_reg[8]_i_1_n_6 ;
  wire \ip_hcs_calc_extra_reg[8]_i_1_n_7 ;
  wire ip_hcs_calc_temp1;
  wire \ip_hcs_calc_temp1[11]_i_10_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_11_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_15_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_17_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_18_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_19_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_20_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_21_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_22_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_23_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_24_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_25_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_26_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_27_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_28_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_29_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_2_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_30_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_31_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_32_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_33_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_34_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_35_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_36_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_37_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_38_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_39_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_3_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_40_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_41_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_42_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_43_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_44_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_45_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_46_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_47_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_48_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_49_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_4_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_50_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_51_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_52_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_53_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_5_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_6_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_7_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_8_n_0 ;
  wire \ip_hcs_calc_temp1[11]_i_9_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_10_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_11_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_12_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_17_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_18_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_19_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_20_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_21_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_22_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_23_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_24_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_25_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_26_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_27_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_28_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_29_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_2_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_30_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_31_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_32_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_33_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_34_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_35_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_36_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_37_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_38_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_39_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_3_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_40_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_41_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_42_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_43_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_44_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_45_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_46_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_47_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_48_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_49_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_4_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_50_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_51_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_5_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_6_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_7_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_8_n_0 ;
  wire \ip_hcs_calc_temp1[15]_i_9_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_13_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_17_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_19_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_20_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_21_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_22_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_23_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_24_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_25_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_26_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_27_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_28_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_29_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_2_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_30_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_31_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_32_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_33_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_34_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_35_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_36_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_37_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_38_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_39_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_3_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_40_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_41_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_42_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_43_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_44_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_45_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_46_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_47_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_48_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_49_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_4_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_50_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_51_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_52_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_53_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_54_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_55_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_56_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_5_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_6_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_7_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_8_n_0 ;
  wire \ip_hcs_calc_temp1[19]_i_9_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_10_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_11_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_12_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_13_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_14_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_15_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_16_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_17_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_18_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_19_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_1_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_5_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_6_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_7_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_8_n_0 ;
  wire \ip_hcs_calc_temp1[23]_i_9_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_10_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_11_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_12_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_13_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_14_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_15_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_16_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_17_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_18_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_2_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_3_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_4_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_6_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_7_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_8_n_0 ;
  wire \ip_hcs_calc_temp1[3]_i_9_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_10_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_11_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_15_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_16_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_17_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_18_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_19_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_20_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_21_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_22_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_23_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_24_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_25_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_26_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_27_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_28_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_29_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_2_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_30_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_31_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_32_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_33_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_34_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_35_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_36_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_37_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_38_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_39_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_3_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_40_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_41_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_4_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_5_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_6_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_7_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_8_n_0 ;
  wire \ip_hcs_calc_temp1[7]_i_9_n_0 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_12_n_0 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_12_n_1 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_12_n_2 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_12_n_3 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_12_n_4 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_12_n_5 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_12_n_6 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_12_n_7 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_13_n_0 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_13_n_1 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_13_n_2 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_13_n_3 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_13_n_4 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_13_n_5 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_13_n_6 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_13_n_7 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_14_n_0 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_14_n_1 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_14_n_2 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_14_n_3 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_14_n_4 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_14_n_5 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_14_n_6 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_14_n_7 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_16_n_0 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_16_n_1 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_16_n_2 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_16_n_3 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_16_n_4 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_16_n_5 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_16_n_6 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_16_n_7 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_1_n_0 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_1_n_1 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_1_n_2 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_1_n_3 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_1_n_4 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_1_n_5 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_1_n_6 ;
  wire \ip_hcs_calc_temp1_reg[11]_i_1_n_7 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_13_n_0 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_13_n_1 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_13_n_2 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_13_n_3 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_13_n_4 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_13_n_5 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_13_n_6 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_13_n_7 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_14_n_0 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_14_n_1 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_14_n_2 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_14_n_3 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_14_n_4 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_14_n_5 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_14_n_6 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_14_n_7 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_15_n_0 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_15_n_1 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_15_n_2 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_15_n_3 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_15_n_4 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_15_n_5 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_15_n_6 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_15_n_7 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_16_n_0 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_16_n_1 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_16_n_2 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_16_n_3 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_16_n_4 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_16_n_5 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_16_n_6 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_16_n_7 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_1_n_0 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_1_n_1 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_1_n_2 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_1_n_3 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_1_n_4 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_1_n_5 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_1_n_6 ;
  wire \ip_hcs_calc_temp1_reg[15]_i_1_n_7 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_10_n_2 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_10_n_7 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_11_n_2 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_11_n_7 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_12_n_2 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_12_n_7 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_14_n_0 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_14_n_1 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_14_n_2 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_14_n_3 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_14_n_4 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_14_n_5 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_14_n_6 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_14_n_7 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_15_n_0 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_15_n_1 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_15_n_2 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_15_n_3 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_15_n_4 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_15_n_5 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_15_n_6 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_15_n_7 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_16_n_0 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_16_n_1 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_16_n_2 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_16_n_3 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_16_n_4 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_16_n_5 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_16_n_6 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_16_n_7 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_18_n_0 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_18_n_1 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_18_n_2 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_18_n_3 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_18_n_4 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_18_n_5 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_18_n_6 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_18_n_7 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_1_n_0 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_1_n_1 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_1_n_2 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_1_n_3 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_1_n_4 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_1_n_5 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_1_n_6 ;
  wire \ip_hcs_calc_temp1_reg[19]_i_1_n_7 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_2_n_1 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_2_n_2 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_2_n_3 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_2_n_4 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_2_n_5 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_2_n_6 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_2_n_7 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_3_n_1 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_3_n_2 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_3_n_3 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_3_n_4 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_3_n_5 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_3_n_6 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_3_n_7 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_4_n_0 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_4_n_1 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_4_n_2 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_4_n_3 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_4_n_4 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_4_n_5 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_4_n_6 ;
  wire \ip_hcs_calc_temp1_reg[23]_i_4_n_7 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_1_n_0 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_1_n_1 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_1_n_2 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_1_n_3 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_1_n_4 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_1_n_5 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_1_n_6 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_1_n_7 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_5_n_0 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_5_n_1 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_5_n_2 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_5_n_3 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_5_n_4 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_5_n_5 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_5_n_6 ;
  wire \ip_hcs_calc_temp1_reg[3]_i_5_n_7 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_12_n_0 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_12_n_1 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_12_n_2 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_12_n_3 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_12_n_4 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_12_n_5 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_12_n_6 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_12_n_7 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_13_n_0 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_13_n_1 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_13_n_2 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_13_n_3 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_13_n_4 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_13_n_5 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_13_n_6 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_13_n_7 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_14_n_0 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_14_n_1 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_14_n_2 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_14_n_3 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_14_n_4 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_14_n_5 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_14_n_6 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_14_n_7 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_1_n_0 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_1_n_1 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_1_n_2 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_1_n_3 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_1_n_4 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_1_n_5 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_1_n_6 ;
  wire \ip_hcs_calc_temp1_reg[7]_i_1_n_7 ;
  wire \ip_hcs_calc_temp1_reg_n_0_[0] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[10] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[11] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[12] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[13] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[14] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[15] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[16] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[17] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[18] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[19] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[1] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[20] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[21] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[22] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[23] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[2] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[3] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[4] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[5] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[6] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[7] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[8] ;
  wire \ip_hcs_calc_temp1_reg_n_0_[9] ;
  wire ip_hcs_calc_temp2;
  wire \ip_hcs_calc_temp2[11]_i_10_n_0 ;
  wire \ip_hcs_calc_temp2[11]_i_3_n_0 ;
  wire \ip_hcs_calc_temp2[11]_i_4_n_0 ;
  wire \ip_hcs_calc_temp2[11]_i_5_n_0 ;
  wire \ip_hcs_calc_temp2[11]_i_6_n_0 ;
  wire \ip_hcs_calc_temp2[11]_i_7_n_0 ;
  wire \ip_hcs_calc_temp2[11]_i_8_n_0 ;
  wire \ip_hcs_calc_temp2[11]_i_9_n_0 ;
  wire \ip_hcs_calc_temp2[15]_i_10_n_0 ;
  wire \ip_hcs_calc_temp2[15]_i_1_n_0 ;
  wire \ip_hcs_calc_temp2[15]_i_4_n_0 ;
  wire \ip_hcs_calc_temp2[15]_i_5_n_0 ;
  wire \ip_hcs_calc_temp2[15]_i_6_n_0 ;
  wire \ip_hcs_calc_temp2[15]_i_7_n_0 ;
  wire \ip_hcs_calc_temp2[15]_i_8_n_0 ;
  wire \ip_hcs_calc_temp2[15]_i_9_n_0 ;
  wire \ip_hcs_calc_temp2[3]_i_3_n_0 ;
  wire \ip_hcs_calc_temp2[3]_i_4_n_0 ;
  wire \ip_hcs_calc_temp2[3]_i_5_n_0 ;
  wire \ip_hcs_calc_temp2[3]_i_6_n_0 ;
  wire \ip_hcs_calc_temp2[3]_i_7_n_0 ;
  wire \ip_hcs_calc_temp2[3]_i_8_n_0 ;
  wire \ip_hcs_calc_temp2[3]_i_9_n_0 ;
  wire \ip_hcs_calc_temp2[7]_i_10_n_0 ;
  wire \ip_hcs_calc_temp2[7]_i_3_n_0 ;
  wire \ip_hcs_calc_temp2[7]_i_4_n_0 ;
  wire \ip_hcs_calc_temp2[7]_i_5_n_0 ;
  wire \ip_hcs_calc_temp2[7]_i_6_n_0 ;
  wire \ip_hcs_calc_temp2[7]_i_7_n_0 ;
  wire \ip_hcs_calc_temp2[7]_i_8_n_0 ;
  wire \ip_hcs_calc_temp2[7]_i_9_n_0 ;
  wire [15:0]ip_hcs_calc_temp2__0;
  wire \ip_hcs_calc_temp2_reg[11]_i_2_n_0 ;
  wire \ip_hcs_calc_temp2_reg[11]_i_2_n_1 ;
  wire \ip_hcs_calc_temp2_reg[11]_i_2_n_2 ;
  wire \ip_hcs_calc_temp2_reg[11]_i_2_n_3 ;
  wire \ip_hcs_calc_temp2_reg[15]_i_3_n_1 ;
  wire \ip_hcs_calc_temp2_reg[15]_i_3_n_2 ;
  wire \ip_hcs_calc_temp2_reg[15]_i_3_n_3 ;
  wire \ip_hcs_calc_temp2_reg[3]_i_2_n_0 ;
  wire \ip_hcs_calc_temp2_reg[3]_i_2_n_1 ;
  wire \ip_hcs_calc_temp2_reg[3]_i_2_n_2 ;
  wire \ip_hcs_calc_temp2_reg[3]_i_2_n_3 ;
  wire \ip_hcs_calc_temp2_reg[7]_i_2_n_0 ;
  wire \ip_hcs_calc_temp2_reg[7]_i_2_n_1 ;
  wire \ip_hcs_calc_temp2_reg[7]_i_2_n_2 ;
  wire \ip_hcs_calc_temp2_reg[7]_i_2_n_3 ;
  wire ip_hcs_done;
  wire ip_hcs_done_i_1_n_0;
  wire [15:0]ip_header_checksum;
  wire \ip_header_checksum[15]_i_1_n_0 ;
  wire \ip_header_length_reg_n_0_[0] ;
  wire \ip_header_length_reg_n_0_[1] ;
  wire \ip_header_length_reg_n_0_[2] ;
  wire \ip_header_length_reg_n_0_[3] ;
  wire [2:1]ip_header_options1;
  wire [5:3]ip_header_options2;
  wire \ip_header_options[0]_i_1_n_0 ;
  wire \ip_header_options[1]_i_1_n_0 ;
  wire \ip_header_options[2]_i_1_n_0 ;
  wire \ip_header_options[3]_i_1_n_0 ;
  wire \ip_header_options[3]_i_2_n_0 ;
  wire \ip_header_options[4]_i_1_n_0 ;
  wire \ip_header_options[5]_i_1_n_0 ;
  wire \ip_header_options[5]_i_2_n_0 ;
  wire \ip_header_options[6]_i_1_n_0 ;
  wire \ip_header_options[6]_i_2_n_0 ;
  wire \ip_header_options[7]_i_10_n_0 ;
  wire \ip_header_options[7]_i_11_n_0 ;
  wire \ip_header_options[7]_i_12_n_0 ;
  wire \ip_header_options[7]_i_13_n_0 ;
  wire \ip_header_options[7]_i_1_n_0 ;
  wire \ip_header_options[7]_i_2_n_0 ;
  wire \ip_header_options[7]_i_3_n_0 ;
  wire \ip_header_options[7]_i_4_n_0 ;
  wire \ip_header_options[7]_i_5_n_0 ;
  wire \ip_header_options[7]_i_8_n_0 ;
  wire \ip_header_options[7]_i_9_n_0 ;
  wire \ip_header_options_reg[7]_i_6_n_3 ;
  wire \ip_header_options_reg[7]_i_7_n_0 ;
  wire \ip_header_options_reg[7]_i_7_n_1 ;
  wire \ip_header_options_reg[7]_i_7_n_2 ;
  wire \ip_header_options_reg[7]_i_7_n_3 ;
  wire \ip_header_options_reg_n_0_[0] ;
  wire \ip_header_options_reg_n_0_[1] ;
  wire \ip_header_options_reg_n_0_[2] ;
  wire \ip_header_options_reg_n_0_[3] ;
  wire \ip_header_options_reg_n_0_[4] ;
  wire \ip_header_options_reg_n_0_[5] ;
  wire \ip_header_options_reg_n_0_[6] ;
  wire \ip_header_options_reg_n_0_[7] ;
  wire [5:2]ip_options_count_max;
  wire [4:2]ip_options_count_max0;
  wire \ip_options_count_max[3]_i_1_n_0 ;
  wire \ip_options_count_max[5]_i_2_n_0 ;
  wire [15:2]ip_total_length;
  wire [15:0]\not ;
  wire p_0_in;
  wire p_0_in57_in;
  wire p_171_in;
  wire p_1_in65_in;
  wire [47:0]\pc_mac_reg[47]_0 ;
  wire [15:0]\pc_port_reg[15]_0 ;
  wire read_eth_header_done;
  wire read_eth_header_done0;
  wire read_eth_header_done_i_1_n_0;
  wire read_eth_header_done_i_2_n_0;
  wire read_frame_done_i_1_n_0;
  wire read_frame_done_i_2_n_0;
  wire read_frame_done_i_3_n_0;
  wire read_frame_done_reg_n_0;
  wire rst_ram_i_2_n_0;
  wire rst_ram_i_4_n_0;
  wire rst_ram_reg_n_0;
  wire [1:1]s_ram;
  wire send_arp_reply;
  wire send_arp_reply_i_1_n_0;
  wire send_arp_reply_reg_0;
  wire send_ethernet_protocol_i_1_n_0;
  wire sent_arp_response;
  wire [1:0]sip;
  wire \sip[0]_i_1_n_0 ;
  wire \sip[1]_i_1_n_0 ;
  wire [31:0]source_ip;
  wire \source_ip[0]_i_1_n_0 ;
  wire \source_ip[10]_i_1_n_0 ;
  wire \source_ip[11]_i_1_n_0 ;
  wire \source_ip[12]_i_1_n_0 ;
  wire \source_ip[13]_i_1_n_0 ;
  wire \source_ip[14]_i_1_n_0 ;
  wire \source_ip[15]_i_1_n_0 ;
  wire \source_ip[16]_i_1_n_0 ;
  wire \source_ip[17]_i_1_n_0 ;
  wire \source_ip[18]_i_1_n_0 ;
  wire \source_ip[19]_i_1_n_0 ;
  wire \source_ip[1]_i_1_n_0 ;
  wire \source_ip[20]_i_1_n_0 ;
  wire \source_ip[21]_i_1_n_0 ;
  wire \source_ip[22]_i_1_n_0 ;
  wire \source_ip[23]_i_1_n_0 ;
  wire \source_ip[24]_i_1_n_0 ;
  wire \source_ip[25]_i_1_n_0 ;
  wire \source_ip[26]_i_1_n_0 ;
  wire \source_ip[27]_i_1_n_0 ;
  wire \source_ip[28]_i_1_n_0 ;
  wire \source_ip[29]_i_1_n_0 ;
  wire \source_ip[2]_i_1_n_0 ;
  wire \source_ip[30]_i_1_n_0 ;
  wire \source_ip[31]_i_1_n_0 ;
  wire \source_ip[31]_i_2_n_0 ;
  wire \source_ip[3]_i_1_n_0 ;
  wire \source_ip[4]_i_1_n_0 ;
  wire \source_ip[5]_i_1_n_0 ;
  wire \source_ip[6]_i_1_n_0 ;
  wire \source_ip[7]_i_1_n_0 ;
  wire \source_ip[8]_i_1_n_0 ;
  wire \source_ip[9]_i_1_n_0 ;
  wire [47:0]source_mac;
  wire \source_mac[0]_i_1_n_0 ;
  wire \source_mac[10]_i_1_n_0 ;
  wire \source_mac[11]_i_1_n_0 ;
  wire \source_mac[11]_i_2_n_0 ;
  wire \source_mac[12]_i_1_n_0 ;
  wire \source_mac[13]_i_1_n_0 ;
  wire \source_mac[13]_i_2_n_0 ;
  wire \source_mac[14]_i_1_n_0 ;
  wire \source_mac[15]_i_1_n_0 ;
  wire \source_mac[15]_i_2_n_0 ;
  wire \source_mac[15]_i_3_n_0 ;
  wire \source_mac[16]_i_1_n_0 ;
  wire \source_mac[17]_i_1_n_0 ;
  wire \source_mac[17]_i_2_n_0 ;
  wire \source_mac[18]_i_1_n_0 ;
  wire \source_mac[19]_i_1_n_0 ;
  wire \source_mac[19]_i_2_n_0 ;
  wire \source_mac[1]_i_1_n_0 ;
  wire \source_mac[1]_i_2_n_0 ;
  wire \source_mac[20]_i_1_n_0 ;
  wire \source_mac[21]_i_1_n_0 ;
  wire \source_mac[21]_i_2_n_0 ;
  wire \source_mac[22]_i_1_n_0 ;
  wire \source_mac[23]_i_1_n_0 ;
  wire \source_mac[23]_i_2_n_0 ;
  wire \source_mac[23]_i_3_n_0 ;
  wire \source_mac[24]_i_1_n_0 ;
  wire \source_mac[25]_i_1_n_0 ;
  wire \source_mac[25]_i_2_n_0 ;
  wire \source_mac[26]_i_1_n_0 ;
  wire \source_mac[27]_i_1_n_0 ;
  wire \source_mac[27]_i_2_n_0 ;
  wire \source_mac[28]_i_1_n_0 ;
  wire \source_mac[29]_i_1_n_0 ;
  wire \source_mac[29]_i_2_n_0 ;
  wire \source_mac[2]_i_1_n_0 ;
  wire \source_mac[30]_i_1_n_0 ;
  wire \source_mac[30]_i_2_n_0 ;
  wire \source_mac[31]_i_1_n_0 ;
  wire \source_mac[31]_i_2_n_0 ;
  wire \source_mac[31]_i_3_n_0 ;
  wire \source_mac[31]_i_4_n_0 ;
  wire \source_mac[31]_i_5_n_0 ;
  wire \source_mac[32]_i_1_n_0 ;
  wire \source_mac[33]_i_1_n_0 ;
  wire \source_mac[33]_i_2_n_0 ;
  wire \source_mac[33]_i_3_n_0 ;
  wire \source_mac[34]_i_1_n_0 ;
  wire \source_mac[35]_i_1_n_0 ;
  wire \source_mac[35]_i_2_n_0 ;
  wire \source_mac[35]_i_3_n_0 ;
  wire \source_mac[36]_i_1_n_0 ;
  wire \source_mac[37]_i_1_n_0 ;
  wire \source_mac[37]_i_2_n_0 ;
  wire \source_mac[37]_i_3_n_0 ;
  wire \source_mac[38]_i_1_n_0 ;
  wire \source_mac[38]_i_2_n_0 ;
  wire \source_mac[39]_i_1_n_0 ;
  wire \source_mac[39]_i_2_n_0 ;
  wire \source_mac[39]_i_3_n_0 ;
  wire \source_mac[39]_i_4_n_0 ;
  wire \source_mac[3]_i_1_n_0 ;
  wire \source_mac[3]_i_2_n_0 ;
  wire \source_mac[40]_i_1_n_0 ;
  wire \source_mac[41]_i_1_n_0 ;
  wire \source_mac[41]_i_2_n_0 ;
  wire \source_mac[41]_i_3_n_0 ;
  wire \source_mac[42]_i_1_n_0 ;
  wire \source_mac[43]_i_1_n_0 ;
  wire \source_mac[43]_i_2_n_0 ;
  wire \source_mac[43]_i_3_n_0 ;
  wire \source_mac[44]_i_1_n_0 ;
  wire \source_mac[45]_i_1_n_0 ;
  wire \source_mac[45]_i_2_n_0 ;
  wire \source_mac[45]_i_3_n_0 ;
  wire \source_mac[45]_i_4_n_0 ;
  wire \source_mac[46]_i_1_n_0 ;
  wire \source_mac[47]_i_1_n_0 ;
  wire \source_mac[47]_i_2_n_0 ;
  wire \source_mac[47]_i_3_n_0 ;
  wire \source_mac[47]_i_4_n_0 ;
  wire \source_mac[47]_i_5_n_0 ;
  wire \source_mac[4]_i_1_n_0 ;
  wire \source_mac[5]_i_1_n_0 ;
  wire \source_mac[5]_i_2_n_0 ;
  wire \source_mac[6]_i_1_n_0 ;
  wire \source_mac[7]_i_1_n_0 ;
  wire \source_mac[7]_i_2_n_0 ;
  wire \source_mac[7]_i_3_n_0 ;
  wire \source_mac[8]_i_1_n_0 ;
  wire \source_mac[9]_i_1_n_0 ;
  wire \source_mac[9]_i_2_n_0 ;
  wire [15:0]source_port;
  wire \source_port[15]_i_1_n_0 ;
  wire start_crc0;
  wire start_crc024_in;
  wire start_crc1;
  wire start_crc2;
  wire start_crc277_in;
  wire start_crc_i_1_n_0;
  wire start_crc_i_2_n_0;
  wire start_crc_i_4_n_0;
  wire start_crc_i_5_n_0;
  wire start_crc_i_6_n_0;
  wire start_crc_reg_n_0;
  wire state;
  wire \state[0]_i_10_n_0 ;
  wire \state[0]_i_11_n_0 ;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4__0_n_0 ;
  wire \state[0]_i_5_n_0 ;
  wire \state[0]_i_6_n_0 ;
  wire \state[0]_i_7_n_0 ;
  wire \state[0]_i_8_n_0 ;
  wire \state[0]_i_9_n_0 ;
  wire \state[1]_i_10_n_0 ;
  wire \state[1]_i_11_n_0 ;
  wire \state[1]_i_12_n_0 ;
  wire \state[1]_i_13_n_0 ;
  wire \state[1]_i_14_n_0 ;
  wire \state[1]_i_15_n_0 ;
  wire \state[1]_i_16_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[1]_i_5_n_0 ;
  wire \state[1]_i_6_n_0 ;
  wire \state[1]_i_7_n_0 ;
  wire \state[1]_i_9_n_0 ;
  wire \state[1]_rep_i_1__0_n_0 ;
  wire \state[1]_rep_i_1__1_n_0 ;
  wire \state[1]_rep_i_1_n_0 ;
  wire \state[2]_i_10_n_0 ;
  wire \state[2]_i_1__0_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5__0_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[2]_i_9__0_n_0 ;
  wire \state[3]_i_10_n_0 ;
  wire \state[3]_i_13_n_0 ;
  wire \state[3]_i_14_n_0 ;
  wire \state[3]_i_15_n_0 ;
  wire \state[3]_i_16_n_0 ;
  wire \state[3]_i_18_n_0 ;
  wire \state[3]_i_19_n_0 ;
  wire \state[3]_i_20_n_0 ;
  wire \state[3]_i_21_n_0 ;
  wire \state[3]_i_22_n_0 ;
  wire \state[3]_i_23_n_0 ;
  wire \state[3]_i_24_n_0 ;
  wire \state[3]_i_25_n_0 ;
  wire \state[3]_i_26_n_0 ;
  wire \state[3]_i_27_n_0 ;
  wire \state[3]_i_28_n_0 ;
  wire \state[3]_i_29_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state[3]_i_30_n_0 ;
  wire \state[3]_i_31_n_0 ;
  wire \state[3]_i_32_n_0 ;
  wire \state[3]_i_33_n_0 ;
  wire \state[3]_i_34_n_0 ;
  wire \state[3]_i_35_n_0 ;
  wire \state[3]_i_36_n_0 ;
  wire \state[3]_i_37_n_0 ;
  wire \state[3]_i_38_n_0 ;
  wire \state[3]_i_3_n_0 ;
  wire \state[3]_i_4_n_0 ;
  wire \state[3]_i_5_n_0 ;
  wire \state[3]_i_6_n_0 ;
  wire \state[3]_i_7_n_0 ;
  wire \state[3]_i_8_n_0 ;
  wire \state[3]_i_9_n_0 ;
  wire \state_reg[0]_i_2_n_0 ;
  wire \state_reg[1]_i_8_n_1 ;
  wire \state_reg[1]_i_8_n_2 ;
  wire \state_reg[1]_i_8_n_3 ;
  wire \state_reg[1]_rep__0_n_0 ;
  wire \state_reg[1]_rep__1_n_0 ;
  wire \state_reg[1]_rep_n_0 ;
  wire \state_reg[3]_0 ;
  wire \state_reg[3]_i_11_n_3 ;
  wire \state_reg[3]_i_12_n_1 ;
  wire \state_reg[3]_i_12_n_2 ;
  wire \state_reg[3]_i_12_n_3 ;
  wire \state_reg[3]_i_17_n_0 ;
  wire \state_reg[3]_i_17_n_1 ;
  wire \state_reg[3]_i_17_n_2 ;
  wire \state_reg[3]_i_17_n_3 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[3] ;
  wire stop_crc_i_1_n_0;
  wire stop_crc_i_2_n_0;
  wire stop_crc_i_3_n_0;
  wire stop_crc_i_4_n_0;
  wire [7:0]temp_data;
  wire \temp_data[0]_i_1_n_0 ;
  wire \temp_data[1]_i_1_n_0 ;
  wire \temp_data[1]_i_2_n_0 ;
  wire \temp_data[2]_i_1_n_0 ;
  wire \temp_data[3]_i_1_n_0 ;
  wire \temp_data[3]_i_2_n_0 ;
  wire \temp_data[4]_i_1_n_0 ;
  wire \temp_data[4]_i_2_n_0 ;
  wire \temp_data[5]_i_1_n_0 ;
  wire \temp_data[5]_i_2_n_0 ;
  wire \temp_data[5]_i_3_n_0 ;
  wire \temp_data[5]_i_4_n_0 ;
  wire \temp_data[6]_i_1_n_0 ;
  wire \temp_data[6]_i_2_n_0 ;
  wire \temp_data[7]_i_1_n_0 ;
  wire \temp_data[7]_i_2_n_0 ;
  wire \temp_data[7]_i_3_n_0 ;
  wire \udp_data_sum[0]_i_3_n_0 ;
  wire \udp_data_sum[0]_i_4_n_0 ;
  wire \udp_data_sum[0]_i_5_n_0 ;
  wire \udp_data_sum[0]_i_6_n_0 ;
  wire \udp_data_sum[12]_i_2_n_0 ;
  wire \udp_data_sum[12]_i_3_n_0 ;
  wire \udp_data_sum[12]_i_4_n_0 ;
  wire \udp_data_sum[12]_i_5_n_0 ;
  wire \udp_data_sum[4]_i_2_n_0 ;
  wire \udp_data_sum[4]_i_3_n_0 ;
  wire \udp_data_sum[4]_i_4_n_0 ;
  wire \udp_data_sum[4]_i_5_n_0 ;
  wire \udp_data_sum[8]_i_2_n_0 ;
  wire \udp_data_sum[8]_i_3_n_0 ;
  wire \udp_data_sum[8]_i_4_n_0 ;
  wire \udp_data_sum[8]_i_5_n_0 ;
  wire [23:0]udp_data_sum_reg;
  wire \udp_data_sum_reg[0]_i_2_n_0 ;
  wire \udp_data_sum_reg[0]_i_2_n_1 ;
  wire \udp_data_sum_reg[0]_i_2_n_2 ;
  wire \udp_data_sum_reg[0]_i_2_n_3 ;
  wire \udp_data_sum_reg[0]_i_2_n_4 ;
  wire \udp_data_sum_reg[0]_i_2_n_5 ;
  wire \udp_data_sum_reg[0]_i_2_n_6 ;
  wire \udp_data_sum_reg[0]_i_2_n_7 ;
  wire \udp_data_sum_reg[12]_i_1_n_0 ;
  wire \udp_data_sum_reg[12]_i_1_n_1 ;
  wire \udp_data_sum_reg[12]_i_1_n_2 ;
  wire \udp_data_sum_reg[12]_i_1_n_3 ;
  wire \udp_data_sum_reg[12]_i_1_n_4 ;
  wire \udp_data_sum_reg[12]_i_1_n_5 ;
  wire \udp_data_sum_reg[12]_i_1_n_6 ;
  wire \udp_data_sum_reg[12]_i_1_n_7 ;
  wire \udp_data_sum_reg[16]_i_1_n_0 ;
  wire \udp_data_sum_reg[16]_i_1_n_1 ;
  wire \udp_data_sum_reg[16]_i_1_n_2 ;
  wire \udp_data_sum_reg[16]_i_1_n_3 ;
  wire \udp_data_sum_reg[16]_i_1_n_4 ;
  wire \udp_data_sum_reg[16]_i_1_n_5 ;
  wire \udp_data_sum_reg[16]_i_1_n_6 ;
  wire \udp_data_sum_reg[16]_i_1_n_7 ;
  wire \udp_data_sum_reg[20]_i_1_n_1 ;
  wire \udp_data_sum_reg[20]_i_1_n_2 ;
  wire \udp_data_sum_reg[20]_i_1_n_3 ;
  wire \udp_data_sum_reg[20]_i_1_n_4 ;
  wire \udp_data_sum_reg[20]_i_1_n_5 ;
  wire \udp_data_sum_reg[20]_i_1_n_6 ;
  wire \udp_data_sum_reg[20]_i_1_n_7 ;
  wire \udp_data_sum_reg[4]_i_1_n_0 ;
  wire \udp_data_sum_reg[4]_i_1_n_1 ;
  wire \udp_data_sum_reg[4]_i_1_n_2 ;
  wire \udp_data_sum_reg[4]_i_1_n_3 ;
  wire \udp_data_sum_reg[4]_i_1_n_4 ;
  wire \udp_data_sum_reg[4]_i_1_n_5 ;
  wire \udp_data_sum_reg[4]_i_1_n_6 ;
  wire \udp_data_sum_reg[4]_i_1_n_7 ;
  wire \udp_data_sum_reg[8]_i_1_n_0 ;
  wire \udp_data_sum_reg[8]_i_1_n_1 ;
  wire \udp_data_sum_reg[8]_i_1_n_2 ;
  wire \udp_data_sum_reg[8]_i_1_n_3 ;
  wire \udp_data_sum_reg[8]_i_1_n_4 ;
  wire \udp_data_sum_reg[8]_i_1_n_5 ;
  wire \udp_data_sum_reg[8]_i_1_n_6 ;
  wire \udp_data_sum_reg[8]_i_1_n_7 ;
  wire udp_datasum_done14_out;
  wire udp_datasum_done_i_1_n_0;
  wire udp_datasum_done_reg_n_0;
  wire udp_hcs_calc;
  wire \udp_hcs_calc[15]_i_1_n_0 ;
  wire [15:0]udp_hcs_calc__0;
  wire udp_hcs_calc_temp1;
  wire \udp_hcs_calc_temp1[11]_i_2_n_0 ;
  wire \udp_hcs_calc_temp1[11]_i_3_n_0 ;
  wire \udp_hcs_calc_temp1[11]_i_4_n_0 ;
  wire \udp_hcs_calc_temp1[11]_i_5_n_0 ;
  wire \udp_hcs_calc_temp1[15]_i_2_n_0 ;
  wire \udp_hcs_calc_temp1[15]_i_3_n_0 ;
  wire \udp_hcs_calc_temp1[15]_i_4_n_0 ;
  wire \udp_hcs_calc_temp1[15]_i_5_n_0 ;
  wire \udp_hcs_calc_temp1[19]_i_2_n_0 ;
  wire \udp_hcs_calc_temp1[19]_i_3_n_0 ;
  wire \udp_hcs_calc_temp1[19]_i_4_n_0 ;
  wire \udp_hcs_calc_temp1[19]_i_5_n_0 ;
  wire \udp_hcs_calc_temp1[23]_i_1_n_0 ;
  wire \udp_hcs_calc_temp1[23]_i_2_n_0 ;
  wire \udp_hcs_calc_temp1[23]_i_4_n_0 ;
  wire \udp_hcs_calc_temp1[23]_i_5_n_0 ;
  wire \udp_hcs_calc_temp1[23]_i_6_n_0 ;
  wire \udp_hcs_calc_temp1[23]_i_7_n_0 ;
  wire \udp_hcs_calc_temp1[3]_i_2_n_0 ;
  wire \udp_hcs_calc_temp1[3]_i_3_n_0 ;
  wire \udp_hcs_calc_temp1[3]_i_4_n_0 ;
  wire \udp_hcs_calc_temp1[3]_i_5_n_0 ;
  wire \udp_hcs_calc_temp1[7]_i_2_n_0 ;
  wire \udp_hcs_calc_temp1[7]_i_3_n_0 ;
  wire \udp_hcs_calc_temp1[7]_i_4_n_0 ;
  wire \udp_hcs_calc_temp1[7]_i_5_n_0 ;
  wire \udp_hcs_calc_temp1_reg[11]_i_1_n_0 ;
  wire \udp_hcs_calc_temp1_reg[11]_i_1_n_1 ;
  wire \udp_hcs_calc_temp1_reg[11]_i_1_n_2 ;
  wire \udp_hcs_calc_temp1_reg[11]_i_1_n_3 ;
  wire \udp_hcs_calc_temp1_reg[11]_i_1_n_4 ;
  wire \udp_hcs_calc_temp1_reg[11]_i_1_n_5 ;
  wire \udp_hcs_calc_temp1_reg[11]_i_1_n_6 ;
  wire \udp_hcs_calc_temp1_reg[11]_i_1_n_7 ;
  wire \udp_hcs_calc_temp1_reg[15]_i_1_n_0 ;
  wire \udp_hcs_calc_temp1_reg[15]_i_1_n_1 ;
  wire \udp_hcs_calc_temp1_reg[15]_i_1_n_2 ;
  wire \udp_hcs_calc_temp1_reg[15]_i_1_n_3 ;
  wire \udp_hcs_calc_temp1_reg[15]_i_1_n_4 ;
  wire \udp_hcs_calc_temp1_reg[15]_i_1_n_5 ;
  wire \udp_hcs_calc_temp1_reg[15]_i_1_n_6 ;
  wire \udp_hcs_calc_temp1_reg[15]_i_1_n_7 ;
  wire \udp_hcs_calc_temp1_reg[19]_i_1_n_0 ;
  wire \udp_hcs_calc_temp1_reg[19]_i_1_n_1 ;
  wire \udp_hcs_calc_temp1_reg[19]_i_1_n_2 ;
  wire \udp_hcs_calc_temp1_reg[19]_i_1_n_3 ;
  wire \udp_hcs_calc_temp1_reg[19]_i_1_n_4 ;
  wire \udp_hcs_calc_temp1_reg[19]_i_1_n_5 ;
  wire \udp_hcs_calc_temp1_reg[19]_i_1_n_6 ;
  wire \udp_hcs_calc_temp1_reg[19]_i_1_n_7 ;
  wire \udp_hcs_calc_temp1_reg[23]_i_3_n_1 ;
  wire \udp_hcs_calc_temp1_reg[23]_i_3_n_2 ;
  wire \udp_hcs_calc_temp1_reg[23]_i_3_n_3 ;
  wire \udp_hcs_calc_temp1_reg[23]_i_3_n_4 ;
  wire \udp_hcs_calc_temp1_reg[23]_i_3_n_5 ;
  wire \udp_hcs_calc_temp1_reg[23]_i_3_n_6 ;
  wire \udp_hcs_calc_temp1_reg[23]_i_3_n_7 ;
  wire \udp_hcs_calc_temp1_reg[3]_i_1_n_0 ;
  wire \udp_hcs_calc_temp1_reg[3]_i_1_n_1 ;
  wire \udp_hcs_calc_temp1_reg[3]_i_1_n_2 ;
  wire \udp_hcs_calc_temp1_reg[3]_i_1_n_3 ;
  wire \udp_hcs_calc_temp1_reg[3]_i_1_n_4 ;
  wire \udp_hcs_calc_temp1_reg[3]_i_1_n_5 ;
  wire \udp_hcs_calc_temp1_reg[3]_i_1_n_6 ;
  wire \udp_hcs_calc_temp1_reg[3]_i_1_n_7 ;
  wire \udp_hcs_calc_temp1_reg[7]_i_1_n_0 ;
  wire \udp_hcs_calc_temp1_reg[7]_i_1_n_1 ;
  wire \udp_hcs_calc_temp1_reg[7]_i_1_n_2 ;
  wire \udp_hcs_calc_temp1_reg[7]_i_1_n_3 ;
  wire \udp_hcs_calc_temp1_reg[7]_i_1_n_4 ;
  wire \udp_hcs_calc_temp1_reg[7]_i_1_n_5 ;
  wire \udp_hcs_calc_temp1_reg[7]_i_1_n_6 ;
  wire \udp_hcs_calc_temp1_reg[7]_i_1_n_7 ;
  wire \udp_hcs_calc_temp1_reg_n_0_[0] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[10] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[11] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[12] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[13] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[14] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[15] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[16] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[17] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[18] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[19] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[1] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[20] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[21] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[22] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[23] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[2] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[3] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[4] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[5] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[6] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[7] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[8] ;
  wire \udp_hcs_calc_temp1_reg_n_0_[9] ;
  wire udp_hcs_calc_temp2;
  wire \udp_hcs_calc_temp2[0]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[10]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[11]_i_10_n_0 ;
  wire \udp_hcs_calc_temp2[11]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[11]_i_3_n_0 ;
  wire \udp_hcs_calc_temp2[11]_i_4_n_0 ;
  wire \udp_hcs_calc_temp2[11]_i_5_n_0 ;
  wire \udp_hcs_calc_temp2[11]_i_6_n_0 ;
  wire \udp_hcs_calc_temp2[11]_i_7_n_0 ;
  wire \udp_hcs_calc_temp2[11]_i_8_n_0 ;
  wire \udp_hcs_calc_temp2[11]_i_9_n_0 ;
  wire \udp_hcs_calc_temp2[12]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[13]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[14]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[15]_i_10_n_0 ;
  wire \udp_hcs_calc_temp2[15]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[15]_i_2_n_0 ;
  wire \udp_hcs_calc_temp2[15]_i_4_n_0 ;
  wire \udp_hcs_calc_temp2[15]_i_5_n_0 ;
  wire \udp_hcs_calc_temp2[15]_i_6_n_0 ;
  wire \udp_hcs_calc_temp2[15]_i_7_n_0 ;
  wire \udp_hcs_calc_temp2[15]_i_8_n_0 ;
  wire \udp_hcs_calc_temp2[15]_i_9_n_0 ;
  wire \udp_hcs_calc_temp2[1]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[2]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[3]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[3]_i_3_n_0 ;
  wire \udp_hcs_calc_temp2[3]_i_4_n_0 ;
  wire \udp_hcs_calc_temp2[3]_i_5_n_0 ;
  wire \udp_hcs_calc_temp2[3]_i_6_n_0 ;
  wire \udp_hcs_calc_temp2[3]_i_7_n_0 ;
  wire \udp_hcs_calc_temp2[3]_i_8_n_0 ;
  wire \udp_hcs_calc_temp2[3]_i_9_n_0 ;
  wire \udp_hcs_calc_temp2[4]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[5]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[6]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[7]_i_10_n_0 ;
  wire \udp_hcs_calc_temp2[7]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[7]_i_3_n_0 ;
  wire \udp_hcs_calc_temp2[7]_i_4_n_0 ;
  wire \udp_hcs_calc_temp2[7]_i_5_n_0 ;
  wire \udp_hcs_calc_temp2[7]_i_6_n_0 ;
  wire \udp_hcs_calc_temp2[7]_i_7_n_0 ;
  wire \udp_hcs_calc_temp2[7]_i_8_n_0 ;
  wire \udp_hcs_calc_temp2[7]_i_9_n_0 ;
  wire \udp_hcs_calc_temp2[8]_i_1_n_0 ;
  wire \udp_hcs_calc_temp2[9]_i_1_n_0 ;
  wire [15:0]udp_hcs_calc_temp2__0;
  wire \udp_hcs_calc_temp2_reg[11]_i_2_n_0 ;
  wire \udp_hcs_calc_temp2_reg[11]_i_2_n_1 ;
  wire \udp_hcs_calc_temp2_reg[11]_i_2_n_2 ;
  wire \udp_hcs_calc_temp2_reg[11]_i_2_n_3 ;
  wire \udp_hcs_calc_temp2_reg[11]_i_2_n_4 ;
  wire \udp_hcs_calc_temp2_reg[11]_i_2_n_5 ;
  wire \udp_hcs_calc_temp2_reg[11]_i_2_n_6 ;
  wire \udp_hcs_calc_temp2_reg[11]_i_2_n_7 ;
  wire \udp_hcs_calc_temp2_reg[15]_i_3_n_1 ;
  wire \udp_hcs_calc_temp2_reg[15]_i_3_n_2 ;
  wire \udp_hcs_calc_temp2_reg[15]_i_3_n_3 ;
  wire \udp_hcs_calc_temp2_reg[15]_i_3_n_4 ;
  wire \udp_hcs_calc_temp2_reg[15]_i_3_n_5 ;
  wire \udp_hcs_calc_temp2_reg[15]_i_3_n_6 ;
  wire \udp_hcs_calc_temp2_reg[15]_i_3_n_7 ;
  wire \udp_hcs_calc_temp2_reg[3]_i_2_n_0 ;
  wire \udp_hcs_calc_temp2_reg[3]_i_2_n_1 ;
  wire \udp_hcs_calc_temp2_reg[3]_i_2_n_2 ;
  wire \udp_hcs_calc_temp2_reg[3]_i_2_n_3 ;
  wire \udp_hcs_calc_temp2_reg[3]_i_2_n_4 ;
  wire \udp_hcs_calc_temp2_reg[3]_i_2_n_5 ;
  wire \udp_hcs_calc_temp2_reg[3]_i_2_n_6 ;
  wire \udp_hcs_calc_temp2_reg[3]_i_2_n_7 ;
  wire \udp_hcs_calc_temp2_reg[7]_i_2_n_0 ;
  wire \udp_hcs_calc_temp2_reg[7]_i_2_n_1 ;
  wire \udp_hcs_calc_temp2_reg[7]_i_2_n_2 ;
  wire \udp_hcs_calc_temp2_reg[7]_i_2_n_3 ;
  wire \udp_hcs_calc_temp2_reg[7]_i_2_n_4 ;
  wire \udp_hcs_calc_temp2_reg[7]_i_2_n_5 ;
  wire \udp_hcs_calc_temp2_reg[7]_i_2_n_6 ;
  wire \udp_hcs_calc_temp2_reg[7]_i_2_n_7 ;
  wire udp_hcs_done;
  wire udp_hcs_done_i_1_n_0;
  wire [15:0]udp_length;
  wire \udp_length[15]_i_1_n_0 ;
  wire udp_packet_recieved;
  wire udp_presum;
  wire udp_presum0;
  wire \udp_presum[11]_i_10_n_0 ;
  wire \udp_presum[11]_i_11_n_0 ;
  wire \udp_presum[11]_i_12_n_0 ;
  wire \udp_presum[11]_i_16_n_0 ;
  wire \udp_presum[11]_i_17_n_0 ;
  wire \udp_presum[11]_i_18_n_0 ;
  wire \udp_presum[11]_i_19_n_0 ;
  wire \udp_presum[11]_i_20_n_0 ;
  wire \udp_presum[11]_i_21_n_0 ;
  wire \udp_presum[11]_i_22_n_0 ;
  wire \udp_presum[11]_i_23_n_0 ;
  wire \udp_presum[11]_i_24_n_0 ;
  wire \udp_presum[11]_i_25_n_0 ;
  wire \udp_presum[11]_i_26_n_0 ;
  wire \udp_presum[11]_i_27_n_0 ;
  wire \udp_presum[11]_i_28_n_0 ;
  wire \udp_presum[11]_i_29_n_0 ;
  wire \udp_presum[11]_i_2_n_0 ;
  wire \udp_presum[11]_i_30_n_0 ;
  wire \udp_presum[11]_i_31_n_0 ;
  wire \udp_presum[11]_i_32_n_0 ;
  wire \udp_presum[11]_i_33_n_0 ;
  wire \udp_presum[11]_i_34_n_0 ;
  wire \udp_presum[11]_i_35_n_0 ;
  wire \udp_presum[11]_i_36_n_0 ;
  wire \udp_presum[11]_i_37_n_0 ;
  wire \udp_presum[11]_i_38_n_0 ;
  wire \udp_presum[11]_i_39_n_0 ;
  wire \udp_presum[11]_i_3_n_0 ;
  wire \udp_presum[11]_i_40_n_0 ;
  wire \udp_presum[11]_i_41_n_0 ;
  wire \udp_presum[11]_i_42_n_0 ;
  wire \udp_presum[11]_i_43_n_0 ;
  wire \udp_presum[11]_i_44_n_0 ;
  wire \udp_presum[11]_i_45_n_0 ;
  wire \udp_presum[11]_i_4_n_0 ;
  wire \udp_presum[11]_i_5_n_0 ;
  wire \udp_presum[11]_i_6_n_0 ;
  wire \udp_presum[11]_i_7_n_0 ;
  wire \udp_presum[11]_i_8_n_0 ;
  wire \udp_presum[11]_i_9_n_0 ;
  wire \udp_presum[15]_i_10_n_0 ;
  wire \udp_presum[15]_i_11_n_0 ;
  wire \udp_presum[15]_i_12_n_0 ;
  wire \udp_presum[15]_i_16_n_0 ;
  wire \udp_presum[15]_i_17_n_0 ;
  wire \udp_presum[15]_i_18_n_0 ;
  wire \udp_presum[15]_i_19_n_0 ;
  wire \udp_presum[15]_i_20_n_0 ;
  wire \udp_presum[15]_i_21_n_0 ;
  wire \udp_presum[15]_i_22_n_0 ;
  wire \udp_presum[15]_i_23_n_0 ;
  wire \udp_presum[15]_i_24_n_0 ;
  wire \udp_presum[15]_i_25_n_0 ;
  wire \udp_presum[15]_i_26_n_0 ;
  wire \udp_presum[15]_i_27_n_0 ;
  wire \udp_presum[15]_i_28_n_0 ;
  wire \udp_presum[15]_i_29_n_0 ;
  wire \udp_presum[15]_i_2_n_0 ;
  wire \udp_presum[15]_i_30_n_0 ;
  wire \udp_presum[15]_i_31_n_0 ;
  wire \udp_presum[15]_i_32_n_0 ;
  wire \udp_presum[15]_i_33_n_0 ;
  wire \udp_presum[15]_i_34_n_0 ;
  wire \udp_presum[15]_i_35_n_0 ;
  wire \udp_presum[15]_i_36_n_0 ;
  wire \udp_presum[15]_i_37_n_0 ;
  wire \udp_presum[15]_i_38_n_0 ;
  wire \udp_presum[15]_i_39_n_0 ;
  wire \udp_presum[15]_i_3_n_0 ;
  wire \udp_presum[15]_i_40_n_0 ;
  wire \udp_presum[15]_i_41_n_0 ;
  wire \udp_presum[15]_i_42_n_0 ;
  wire \udp_presum[15]_i_4_n_0 ;
  wire \udp_presum[15]_i_5_n_0 ;
  wire \udp_presum[15]_i_6_n_0 ;
  wire \udp_presum[15]_i_7_n_0 ;
  wire \udp_presum[15]_i_8_n_0 ;
  wire \udp_presum[15]_i_9_n_0 ;
  wire \udp_presum[19]_i_15_n_0 ;
  wire \udp_presum[19]_i_16_n_0 ;
  wire \udp_presum[19]_i_17_n_0 ;
  wire \udp_presum[19]_i_18_n_0 ;
  wire \udp_presum[19]_i_19_n_0 ;
  wire \udp_presum[19]_i_20_n_0 ;
  wire \udp_presum[19]_i_21_n_0 ;
  wire \udp_presum[19]_i_22_n_0 ;
  wire \udp_presum[19]_i_23_n_0 ;
  wire \udp_presum[19]_i_24_n_0 ;
  wire \udp_presum[19]_i_25_n_0 ;
  wire \udp_presum[19]_i_26_n_0 ;
  wire \udp_presum[19]_i_27_n_0 ;
  wire \udp_presum[19]_i_28_n_0 ;
  wire \udp_presum[19]_i_29_n_0 ;
  wire \udp_presum[19]_i_2_n_0 ;
  wire \udp_presum[19]_i_30_n_0 ;
  wire \udp_presum[19]_i_31_n_0 ;
  wire \udp_presum[19]_i_32_n_0 ;
  wire \udp_presum[19]_i_33_n_0 ;
  wire \udp_presum[19]_i_34_n_0 ;
  wire \udp_presum[19]_i_35_n_0 ;
  wire \udp_presum[19]_i_36_n_0 ;
  wire \udp_presum[19]_i_37_n_0 ;
  wire \udp_presum[19]_i_38_n_0 ;
  wire \udp_presum[19]_i_39_n_0 ;
  wire \udp_presum[19]_i_3_n_0 ;
  wire \udp_presum[19]_i_40_n_0 ;
  wire \udp_presum[19]_i_4_n_0 ;
  wire \udp_presum[19]_i_5_n_0 ;
  wire \udp_presum[19]_i_6_n_0 ;
  wire \udp_presum[19]_i_7_n_0 ;
  wire \udp_presum[19]_i_8_n_0 ;
  wire \udp_presum[19]_i_9_n_0 ;
  wire \udp_presum[23]_i_6_n_0 ;
  wire \udp_presum[3]_i_10_n_0 ;
  wire \udp_presum[3]_i_11_n_0 ;
  wire \udp_presum[3]_i_12_n_0 ;
  wire \udp_presum[3]_i_2_n_0 ;
  wire \udp_presum[3]_i_3_n_0 ;
  wire \udp_presum[3]_i_4_n_0 ;
  wire \udp_presum[3]_i_5_n_0 ;
  wire \udp_presum[3]_i_6_n_0 ;
  wire \udp_presum[3]_i_7_n_0 ;
  wire \udp_presum[3]_i_8_n_0 ;
  wire \udp_presum[3]_i_9_n_0 ;
  wire \udp_presum[7]_i_10_n_0 ;
  wire \udp_presum[7]_i_14_n_0 ;
  wire \udp_presum[7]_i_15_n_0 ;
  wire \udp_presum[7]_i_16_n_0 ;
  wire \udp_presum[7]_i_17_n_0 ;
  wire \udp_presum[7]_i_18_n_0 ;
  wire \udp_presum[7]_i_19_n_0 ;
  wire \udp_presum[7]_i_20_n_0 ;
  wire \udp_presum[7]_i_21_n_0 ;
  wire \udp_presum[7]_i_22_n_0 ;
  wire \udp_presum[7]_i_23_n_0 ;
  wire \udp_presum[7]_i_24_n_0 ;
  wire \udp_presum[7]_i_25_n_0 ;
  wire \udp_presum[7]_i_26_n_0 ;
  wire \udp_presum[7]_i_27_n_0 ;
  wire \udp_presum[7]_i_28_n_0 ;
  wire \udp_presum[7]_i_29_n_0 ;
  wire \udp_presum[7]_i_2_n_0 ;
  wire \udp_presum[7]_i_30_n_0 ;
  wire \udp_presum[7]_i_31_n_0 ;
  wire \udp_presum[7]_i_32_n_0 ;
  wire \udp_presum[7]_i_33_n_0 ;
  wire \udp_presum[7]_i_34_n_0 ;
  wire \udp_presum[7]_i_35_n_0 ;
  wire \udp_presum[7]_i_36_n_0 ;
  wire \udp_presum[7]_i_37_n_0 ;
  wire \udp_presum[7]_i_38_n_0 ;
  wire \udp_presum[7]_i_39_n_0 ;
  wire \udp_presum[7]_i_3_n_0 ;
  wire \udp_presum[7]_i_40_n_0 ;
  wire \udp_presum[7]_i_41_n_0 ;
  wire \udp_presum[7]_i_42_n_0 ;
  wire \udp_presum[7]_i_4_n_0 ;
  wire \udp_presum[7]_i_5_n_0 ;
  wire \udp_presum[7]_i_6_n_0 ;
  wire \udp_presum[7]_i_7_n_0 ;
  wire \udp_presum[7]_i_8_n_0 ;
  wire \udp_presum[7]_i_9_n_0 ;
  wire udp_presum_done;
  wire udp_presum_done_i_1_n_0;
  wire \udp_presum_reg[11]_i_13_n_0 ;
  wire \udp_presum_reg[11]_i_13_n_1 ;
  wire \udp_presum_reg[11]_i_13_n_2 ;
  wire \udp_presum_reg[11]_i_13_n_3 ;
  wire \udp_presum_reg[11]_i_13_n_4 ;
  wire \udp_presum_reg[11]_i_13_n_5 ;
  wire \udp_presum_reg[11]_i_13_n_6 ;
  wire \udp_presum_reg[11]_i_13_n_7 ;
  wire \udp_presum_reg[11]_i_14_n_0 ;
  wire \udp_presum_reg[11]_i_14_n_1 ;
  wire \udp_presum_reg[11]_i_14_n_2 ;
  wire \udp_presum_reg[11]_i_14_n_3 ;
  wire \udp_presum_reg[11]_i_14_n_4 ;
  wire \udp_presum_reg[11]_i_14_n_5 ;
  wire \udp_presum_reg[11]_i_14_n_6 ;
  wire \udp_presum_reg[11]_i_14_n_7 ;
  wire \udp_presum_reg[11]_i_15_n_0 ;
  wire \udp_presum_reg[11]_i_15_n_1 ;
  wire \udp_presum_reg[11]_i_15_n_2 ;
  wire \udp_presum_reg[11]_i_15_n_3 ;
  wire \udp_presum_reg[11]_i_15_n_4 ;
  wire \udp_presum_reg[11]_i_15_n_5 ;
  wire \udp_presum_reg[11]_i_15_n_6 ;
  wire \udp_presum_reg[11]_i_15_n_7 ;
  wire \udp_presum_reg[11]_i_1_n_0 ;
  wire \udp_presum_reg[11]_i_1_n_1 ;
  wire \udp_presum_reg[11]_i_1_n_2 ;
  wire \udp_presum_reg[11]_i_1_n_3 ;
  wire \udp_presum_reg[11]_i_1_n_4 ;
  wire \udp_presum_reg[11]_i_1_n_5 ;
  wire \udp_presum_reg[11]_i_1_n_6 ;
  wire \udp_presum_reg[11]_i_1_n_7 ;
  wire \udp_presum_reg[15]_i_13_n_0 ;
  wire \udp_presum_reg[15]_i_13_n_1 ;
  wire \udp_presum_reg[15]_i_13_n_2 ;
  wire \udp_presum_reg[15]_i_13_n_3 ;
  wire \udp_presum_reg[15]_i_13_n_4 ;
  wire \udp_presum_reg[15]_i_13_n_5 ;
  wire \udp_presum_reg[15]_i_13_n_6 ;
  wire \udp_presum_reg[15]_i_13_n_7 ;
  wire \udp_presum_reg[15]_i_14_n_0 ;
  wire \udp_presum_reg[15]_i_14_n_1 ;
  wire \udp_presum_reg[15]_i_14_n_2 ;
  wire \udp_presum_reg[15]_i_14_n_3 ;
  wire \udp_presum_reg[15]_i_14_n_4 ;
  wire \udp_presum_reg[15]_i_14_n_5 ;
  wire \udp_presum_reg[15]_i_14_n_6 ;
  wire \udp_presum_reg[15]_i_14_n_7 ;
  wire \udp_presum_reg[15]_i_15_n_0 ;
  wire \udp_presum_reg[15]_i_15_n_1 ;
  wire \udp_presum_reg[15]_i_15_n_2 ;
  wire \udp_presum_reg[15]_i_15_n_3 ;
  wire \udp_presum_reg[15]_i_15_n_4 ;
  wire \udp_presum_reg[15]_i_15_n_5 ;
  wire \udp_presum_reg[15]_i_15_n_6 ;
  wire \udp_presum_reg[15]_i_15_n_7 ;
  wire \udp_presum_reg[15]_i_1_n_0 ;
  wire \udp_presum_reg[15]_i_1_n_1 ;
  wire \udp_presum_reg[15]_i_1_n_2 ;
  wire \udp_presum_reg[15]_i_1_n_3 ;
  wire \udp_presum_reg[15]_i_1_n_4 ;
  wire \udp_presum_reg[15]_i_1_n_5 ;
  wire \udp_presum_reg[15]_i_1_n_6 ;
  wire \udp_presum_reg[15]_i_1_n_7 ;
  wire \udp_presum_reg[19]_i_10_n_2 ;
  wire \udp_presum_reg[19]_i_10_n_7 ;
  wire \udp_presum_reg[19]_i_11_n_2 ;
  wire \udp_presum_reg[19]_i_11_n_7 ;
  wire \udp_presum_reg[19]_i_12_n_0 ;
  wire \udp_presum_reg[19]_i_12_n_1 ;
  wire \udp_presum_reg[19]_i_12_n_2 ;
  wire \udp_presum_reg[19]_i_12_n_3 ;
  wire \udp_presum_reg[19]_i_12_n_4 ;
  wire \udp_presum_reg[19]_i_12_n_5 ;
  wire \udp_presum_reg[19]_i_12_n_6 ;
  wire \udp_presum_reg[19]_i_12_n_7 ;
  wire \udp_presum_reg[19]_i_13_n_0 ;
  wire \udp_presum_reg[19]_i_13_n_1 ;
  wire \udp_presum_reg[19]_i_13_n_2 ;
  wire \udp_presum_reg[19]_i_13_n_3 ;
  wire \udp_presum_reg[19]_i_13_n_4 ;
  wire \udp_presum_reg[19]_i_13_n_5 ;
  wire \udp_presum_reg[19]_i_13_n_6 ;
  wire \udp_presum_reg[19]_i_13_n_7 ;
  wire \udp_presum_reg[19]_i_14_n_0 ;
  wire \udp_presum_reg[19]_i_14_n_1 ;
  wire \udp_presum_reg[19]_i_14_n_2 ;
  wire \udp_presum_reg[19]_i_14_n_3 ;
  wire \udp_presum_reg[19]_i_14_n_4 ;
  wire \udp_presum_reg[19]_i_14_n_5 ;
  wire \udp_presum_reg[19]_i_14_n_6 ;
  wire \udp_presum_reg[19]_i_14_n_7 ;
  wire \udp_presum_reg[19]_i_1_n_0 ;
  wire \udp_presum_reg[19]_i_1_n_1 ;
  wire \udp_presum_reg[19]_i_1_n_2 ;
  wire \udp_presum_reg[19]_i_1_n_3 ;
  wire \udp_presum_reg[19]_i_1_n_4 ;
  wire \udp_presum_reg[19]_i_1_n_5 ;
  wire \udp_presum_reg[19]_i_1_n_6 ;
  wire \udp_presum_reg[19]_i_1_n_7 ;
  wire \udp_presum_reg[23]_i_3_n_1 ;
  wire \udp_presum_reg[23]_i_3_n_2 ;
  wire \udp_presum_reg[23]_i_3_n_3 ;
  wire \udp_presum_reg[23]_i_3_n_4 ;
  wire \udp_presum_reg[23]_i_3_n_5 ;
  wire \udp_presum_reg[23]_i_3_n_6 ;
  wire \udp_presum_reg[23]_i_3_n_7 ;
  wire \udp_presum_reg[23]_i_4_n_1 ;
  wire \udp_presum_reg[23]_i_4_n_2 ;
  wire \udp_presum_reg[23]_i_4_n_3 ;
  wire \udp_presum_reg[23]_i_4_n_4 ;
  wire \udp_presum_reg[23]_i_4_n_5 ;
  wire \udp_presum_reg[23]_i_4_n_6 ;
  wire \udp_presum_reg[23]_i_4_n_7 ;
  wire \udp_presum_reg[23]_i_5_n_0 ;
  wire \udp_presum_reg[23]_i_5_n_1 ;
  wire \udp_presum_reg[23]_i_5_n_2 ;
  wire \udp_presum_reg[23]_i_5_n_3 ;
  wire \udp_presum_reg[23]_i_5_n_4 ;
  wire \udp_presum_reg[23]_i_5_n_5 ;
  wire \udp_presum_reg[23]_i_5_n_6 ;
  wire \udp_presum_reg[23]_i_5_n_7 ;
  wire \udp_presum_reg[3]_i_1_n_0 ;
  wire \udp_presum_reg[3]_i_1_n_1 ;
  wire \udp_presum_reg[3]_i_1_n_2 ;
  wire \udp_presum_reg[3]_i_1_n_3 ;
  wire \udp_presum_reg[3]_i_1_n_4 ;
  wire \udp_presum_reg[3]_i_1_n_5 ;
  wire \udp_presum_reg[3]_i_1_n_6 ;
  wire \udp_presum_reg[3]_i_1_n_7 ;
  wire \udp_presum_reg[7]_i_11_n_0 ;
  wire \udp_presum_reg[7]_i_11_n_1 ;
  wire \udp_presum_reg[7]_i_11_n_2 ;
  wire \udp_presum_reg[7]_i_11_n_3 ;
  wire \udp_presum_reg[7]_i_11_n_4 ;
  wire \udp_presum_reg[7]_i_11_n_5 ;
  wire \udp_presum_reg[7]_i_11_n_6 ;
  wire \udp_presum_reg[7]_i_11_n_7 ;
  wire \udp_presum_reg[7]_i_12_n_0 ;
  wire \udp_presum_reg[7]_i_12_n_1 ;
  wire \udp_presum_reg[7]_i_12_n_2 ;
  wire \udp_presum_reg[7]_i_12_n_3 ;
  wire \udp_presum_reg[7]_i_12_n_4 ;
  wire \udp_presum_reg[7]_i_12_n_5 ;
  wire \udp_presum_reg[7]_i_12_n_6 ;
  wire \udp_presum_reg[7]_i_12_n_7 ;
  wire \udp_presum_reg[7]_i_13_n_0 ;
  wire \udp_presum_reg[7]_i_13_n_1 ;
  wire \udp_presum_reg[7]_i_13_n_2 ;
  wire \udp_presum_reg[7]_i_13_n_3 ;
  wire \udp_presum_reg[7]_i_13_n_4 ;
  wire \udp_presum_reg[7]_i_13_n_5 ;
  wire \udp_presum_reg[7]_i_13_n_6 ;
  wire \udp_presum_reg[7]_i_13_n_7 ;
  wire \udp_presum_reg[7]_i_1_n_0 ;
  wire \udp_presum_reg[7]_i_1_n_1 ;
  wire \udp_presum_reg[7]_i_1_n_2 ;
  wire \udp_presum_reg[7]_i_1_n_3 ;
  wire \udp_presum_reg[7]_i_1_n_4 ;
  wire \udp_presum_reg[7]_i_1_n_5 ;
  wire \udp_presum_reg[7]_i_1_n_6 ;
  wire \udp_presum_reg[7]_i_1_n_7 ;
  wire \udp_presum_reg_n_0_[0] ;
  wire \udp_presum_reg_n_0_[10] ;
  wire \udp_presum_reg_n_0_[11] ;
  wire \udp_presum_reg_n_0_[12] ;
  wire \udp_presum_reg_n_0_[13] ;
  wire \udp_presum_reg_n_0_[14] ;
  wire \udp_presum_reg_n_0_[15] ;
  wire \udp_presum_reg_n_0_[16] ;
  wire \udp_presum_reg_n_0_[17] ;
  wire \udp_presum_reg_n_0_[18] ;
  wire \udp_presum_reg_n_0_[19] ;
  wire \udp_presum_reg_n_0_[1] ;
  wire \udp_presum_reg_n_0_[20] ;
  wire \udp_presum_reg_n_0_[21] ;
  wire \udp_presum_reg_n_0_[22] ;
  wire \udp_presum_reg_n_0_[23] ;
  wire \udp_presum_reg_n_0_[2] ;
  wire \udp_presum_reg_n_0_[3] ;
  wire \udp_presum_reg_n_0_[4] ;
  wire \udp_presum_reg_n_0_[5] ;
  wire \udp_presum_reg_n_0_[6] ;
  wire \udp_presum_reg_n_0_[7] ;
  wire \udp_presum_reg_n_0_[8] ;
  wire \udp_presum_reg_n_0_[9] ;
  wire udp_send_data_valid;
  wire udp_send_data_valid17_out;
  wire udp_send_data_valid_i_19_n_0;
  wire udp_send_data_valid_i_20_n_0;
  wire udp_send_data_valid_i_2_n_0;
  wire udp_send_data_valid_i_3_n_0;
  wire udp_send_data_valid_i_6_n_0;
  wire udp_send_data_valid_i_7_n_0;
  wire udp_send_data_valid_i_8_n_0;
  wire udp_send_data_valid_i_9_n_0;
  wire unknown_request1_i_1_n_0;
  wire unknown_request1_reg_n_0;
  wire unknown_request2;
  wire unknown_request20;
  wire unknown_request2_i_10_n_0;
  wire unknown_request2_i_11_n_0;
  wire unknown_request2_i_12_n_0;
  wire unknown_request2_i_13_n_0;
  wire unknown_request2_i_14_n_0;
  wire unknown_request2_i_15_n_0;
  wire unknown_request2_i_17_n_0;
  wire unknown_request2_i_18_n_0;
  wire unknown_request2_i_19_n_0;
  wire unknown_request2_i_1_n_0;
  wire unknown_request2_i_20_n_0;
  wire unknown_request2_i_21_n_0;
  wire unknown_request2_i_22_n_0;
  wire unknown_request2_i_23_n_0;
  wire unknown_request2_i_24_n_0;
  wire unknown_request2_i_4_n_0;
  wire unknown_request2_i_6_n_0;
  wire unknown_request2_i_7_n_0;
  wire unknown_request2_i_9_n_0;
  wire unknown_request2_reg_i_16_n_0;
  wire unknown_request2_reg_i_16_n_1;
  wire unknown_request2_reg_i_16_n_2;
  wire unknown_request2_reg_i_16_n_3;
  wire unknown_request2_reg_i_2_n_2;
  wire unknown_request2_reg_i_2_n_3;
  wire unknown_request2_reg_i_3_n_2;
  wire unknown_request2_reg_i_3_n_3;
  wire unknown_request2_reg_i_5_n_0;
  wire unknown_request2_reg_i_5_n_1;
  wire unknown_request2_reg_i_5_n_2;
  wire unknown_request2_reg_i_5_n_3;
  wire unknown_request2_reg_i_8_n_0;
  wire unknown_request2_reg_i_8_n_1;
  wire unknown_request2_reg_i_8_n_2;
  wire unknown_request2_reg_i_8_n_3;
  wire unknown_request3_i_1_n_0;
  wire unknown_request3_i_2_n_0;
  wire unknown_request3_i_3_n_0;
  wire unknown_request3_i_4_n_0;
  wire unknown_request3_i_5_n_0;
  wire unknown_request3_reg_n_0;
  wire unknown_request4_i_1_n_0;
  wire unknown_request4_i_2_n_0;
  wire unknown_request4_i_3_n_0;
  wire unknown_request4_i_4_n_0;
  wire unknown_request4_i_5_n_0;
  wire unknown_request4_reg_n_0;
  wire valid_data_byte_read_i_10_n_0;
  wire valid_data_byte_read_i_11_n_0;
  wire valid_data_byte_read_i_12_n_0;
  wire valid_data_byte_read_i_13_n_0;
  wire valid_data_byte_read_i_14_n_0;
  wire valid_data_byte_read_i_15_n_0;
  wire valid_data_byte_read_i_16_n_0;
  wire valid_data_byte_read_i_17_n_0;
  wire valid_data_byte_read_i_18_n_0;
  wire valid_data_byte_read_i_19_n_0;
  wire valid_data_byte_read_i_1_n_0;
  wire valid_data_byte_read_i_20_n_0;
  wire valid_data_byte_read_i_21_n_0;
  wire valid_data_byte_read_i_3_n_0;
  wire valid_data_byte_read_i_4_n_0;
  wire valid_data_byte_read_i_6_n_0;
  wire valid_data_byte_read_i_7_n_0;
  wire valid_data_byte_read_i_8_n_0;
  wire valid_data_byte_read_i_9_n_0;
  wire valid_data_byte_read_reg_i_2_n_3;
  wire valid_data_byte_read_reg_i_5_n_0;
  wire valid_data_byte_read_reg_i_5_n_1;
  wire valid_data_byte_read_reg_i_5_n_2;
  wire valid_data_byte_read_reg_i_5_n_3;
  wire valid_data_byte_read_reg_n_0;
  wire we_ram_i_1_n_0;
  wire we_ram_reg_0;
  wire [1:0]wrt_addr_ram;
  wire wrt_enable_ram;
  wire [4:4]zero_counter;
  wire \zero_counter[0]_i_1_n_0 ;
  wire \zero_counter[1]_i_1_n_0 ;
  wire \zero_counter[2]_i_1_n_0 ;
  wire \zero_counter[3]_i_1_n_0 ;
  wire \zero_counter[4]_i_1_n_0 ;
  wire \zero_counter[4]_i_3__0_n_0 ;
  wire \zero_counter[4]_i_4_n_0 ;
  wire \zero_counter[4]_i_5_n_0 ;
  wire \zero_counter[4]_i_6_n_0 ;
  wire \zero_counter[4]_i_7_n_0 ;
  wire \zero_counter[4]_i_8_n_0 ;
  wire \zero_counter[4]_i_9_n_0 ;
  wire \zero_counter_reg_n_0_[0] ;
  wire \zero_counter_reg_n_0_[1] ;
  wire \zero_counter_reg_n_0_[2] ;
  wire \zero_counter_reg_n_0_[3] ;
  wire \zero_counter_reg_n_0_[4] ;
  wire [3:0]\NLW_byte_count_extra_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_byte_count_reg[1]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_byte_count_reg[1]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_byte_count_reg[1]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_data_counter_max_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_data_counter_max_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_eth_protocol_expected_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_eth_protocol_expected_reg_i_23_O_UNCONNECTED;
  wire [3:0]NLW_eth_protocol_expected_reg_i_30_O_UNCONNECTED;
  wire [3:0]NLW_eth_protocol_expected_reg_i_7_O_UNCONNECTED;
  wire [3:3]\NLW_ip_hcs_calc_extra_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ip_hcs_calc_temp1_reg[19]_i_10_CO_UNCONNECTED ;
  wire [3:1]\NLW_ip_hcs_calc_temp1_reg[19]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_ip_hcs_calc_temp1_reg[19]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_ip_hcs_calc_temp1_reg[19]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_ip_hcs_calc_temp1_reg[19]_i_12_CO_UNCONNECTED ;
  wire [3:1]\NLW_ip_hcs_calc_temp1_reg[19]_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_ip_hcs_calc_temp1_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ip_hcs_calc_temp1_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_ip_hcs_calc_temp2_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_ip_header_options_reg[7]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ip_header_options_reg[7]_i_6_O_UNCONNECTED ;
  wire [0:0]\NLW_ip_header_options_reg[7]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[1]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_state_reg[3]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[3]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_udp_data_sum_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_udp_hcs_calc_temp1_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_udp_hcs_calc_temp2_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_udp_presum_reg[19]_i_10_CO_UNCONNECTED ;
  wire [3:1]\NLW_udp_presum_reg[19]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_udp_presum_reg[19]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_udp_presum_reg[19]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_udp_presum_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_udp_presum_reg[23]_i_4_CO_UNCONNECTED ;
  wire [3:0]NLW_unknown_request2_reg_i_16_O_UNCONNECTED;
  wire [3:2]NLW_unknown_request2_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_unknown_request2_reg_i_2_O_UNCONNECTED;
  wire [3:3]NLW_unknown_request2_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_unknown_request2_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_unknown_request2_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_unknown_request2_reg_i_8_O_UNCONNECTED;
  wire [3:2]NLW_valid_data_byte_read_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_valid_data_byte_read_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_valid_data_byte_read_reg_i_5_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_onehot_sip[2]_i_1 
       (.I0(eth_protocol_expected),
        .I1(arp_request_expected),
        .I2(\byte_read_done_reg_n_0_[9] ),
        .O(ip_hcs_calc_temp1));
  LUT4 #(
    .INIT(16'h0020)) 
    \FSM_onehot_sip[2]_i_2 
       (.I0(eth_protocol_expected),
        .I1(arp_request_expected),
        .I2(\byte_read_done_reg_n_0_[9] ),
        .I3(ip_hcs_done),
        .O(edge_count_header1));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_sip[2]_i_3 
       (.I0(ip_hcs_calc),
        .I1(ip_hcs_calc_temp2),
        .O(\FSM_onehot_sip[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "sip1:001,sip2:010,sip3:100," *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sip_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_header1),
        .D(1'b0),
        .Q(edge_count_header),
        .S(ip_hcs_calc_temp1));
  (* FSM_ENCODED_STATES = "sip1:001,sip2:010,sip3:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sip_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_header1),
        .D(edge_count_header),
        .Q(ip_hcs_calc_temp2),
        .R(ip_hcs_calc_temp1));
  (* FSM_ENCODED_STATES = "sip1:001,sip2:010,sip3:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sip_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_header1),
        .D(\FSM_onehot_sip[2]_i_3_n_0 ),
        .Q(ip_hcs_calc),
        .R(ip_hcs_calc_temp1));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    \FSM_onehot_sudp[0]_i_1 
       (.I0(udp_hcs_calc_temp1),
        .I1(udp_hcs_done),
        .I2(udp_presum_done),
        .I3(udp_datasum_done_reg_n_0),
        .O(\FSM_onehot_sudp[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \FSM_onehot_sudp[1]_i_1 
       (.I0(udp_hcs_calc_temp2),
        .I1(udp_hcs_done),
        .I2(udp_hcs_calc_temp1),
        .I3(udp_presum_done),
        .I4(udp_datasum_done_reg_n_0),
        .O(\FSM_onehot_sudp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hBA000000)) 
    \FSM_onehot_sudp[2]_i_1 
       (.I0(udp_hcs_calc),
        .I1(udp_hcs_done),
        .I2(udp_hcs_calc_temp2),
        .I3(udp_presum_done),
        .I4(udp_datasum_done_reg_n_0),
        .O(\FSM_onehot_sudp[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "sudp1:001,sudp2:010,sudp3:100," *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_sudp_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\FSM_onehot_sudp[0]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp1),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "sudp1:001,sudp2:010,sudp3:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sudp_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\FSM_onehot_sudp[1]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "sudp1:001,sudp2:010,sudp3:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sudp_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\FSM_onehot_sudp[2]_i_1_n_0 ),
        .Q(udp_hcs_calc),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    \FSM_sequential_s_ram[1]_i_1 
       (.I0(valid_data_byte_read_reg_n_0),
        .I1(wrt_enable_ram),
        .I2(s_ram),
        .I3(rst_ram_reg_n_0),
        .I4(read_frame_done_reg_n_0),
        .O(\FSM_sequential_s_ram[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "s_ram2:01,s_ram3:01,s_ram1:00,s_ram4:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_ram_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\FSM_sequential_s_ram[1]_i_1_n_0 ),
        .Q(s_ram),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA00005555AA02)) 
    \addr_count[0]_i_1 
       (.I0(wrt_addr_ram[0]),
        .I1(rst_ram_reg_n_0),
        .I2(read_frame_done_reg_n_0),
        .I3(valid_data_byte_read_reg_n_0),
        .I4(wrt_enable_ram),
        .I5(s_ram),
        .O(\addr_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h6A006A22)) 
    \addr_count[1]_i_1 
       (.I0(wrt_addr_ram[1]),
        .I1(addr_count),
        .I2(wrt_addr_ram[0]),
        .I3(wrt_enable_ram),
        .I4(s_ram),
        .O(\addr_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h0000FF54)) 
    \addr_count[1]_i_2 
       (.I0(valid_data_byte_read_reg_n_0),
        .I1(read_frame_done_reg_n_0),
        .I2(rst_ram_reg_n_0),
        .I3(wrt_enable_ram),
        .I4(s_ram),
        .O(addr_count));
  FDRE #(
    .INIT(1'b0)) 
    \addr_count_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\addr_count[0]_i_1_n_0 ),
        .Q(wrt_addr_ram[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_count_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\addr_count[1]_i_1_n_0 ),
        .Q(wrt_addr_ram[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    arp_request_expected_i_1
       (.I0(read_eth_header_done),
        .I1(arp_request_expected_i_2_n_0),
        .O(arp_request_expected_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    arp_request_expected_i_2
       (.I0(eth_protocol_expected_i_4_n_0),
        .I1(eth_prot_type[11]),
        .I2(eth_prot_type[3]),
        .I3(eth_prot_type[1]),
        .I4(eth_prot_type[2]),
        .I5(eth_protocol_expected_i_2_n_0),
        .O(arp_request_expected_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arp_request_expected_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(arp_request_expected_i_1_n_0),
        .Q(arp_request_expected),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    arp_response_pending_i_1
       (.I0(send_arp_reply),
        .I1(sent_arp_response),
        .I2(arp_response_pending),
        .O(send_arp_reply_reg_0));
  LUT6 #(
    .INIT(64'h0000FFFF08FF0000)) 
    \bit_count[0]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\bit_count[1]_i_2_n_0 ),
        .I3(\bit_count[1]_i_4_n_0 ),
        .I4(\bit_count[1]_i_5_n_0 ),
        .I5(\bit_count_reg[0]_rep_n_0 ),
        .O(\bit_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF08FF0000)) 
    \bit_count[0]_rep_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\bit_count[1]_i_2_n_0 ),
        .I3(\bit_count[1]_i_4_n_0 ),
        .I4(\bit_count[1]_i_5_n_0 ),
        .I5(\bit_count_reg[0]_rep_n_0 ),
        .O(\bit_count[0]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h004FFFFF4F000000)) 
    \bit_count[1]_i_1 
       (.I0(\bit_count[1]_i_2_n_0 ),
        .I1(\bit_count[1]_i_3_n_0 ),
        .I2(\bit_count[1]_i_4_n_0 ),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(\bit_count[1]_i_5_n_0 ),
        .I5(ip_header_options1[2]),
        .O(\bit_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF7FF)) 
    \bit_count[1]_i_10 
       (.I0(start_crc277_in),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(bit_count2),
        .I5(\byte_read_done[6]_i_2_n_0 ),
        .O(\bit_count[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4444044440440044)) 
    \bit_count[1]_i_11 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .I4(start_crc277_in),
        .I5(bit_count2),
        .O(\bit_count[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFFFDFDFDFDF)) 
    \bit_count[1]_i_12 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\bytes03[13]_i_5_n_0 ),
        .I4(\bit_count[1]_i_15_n_0 ),
        .I5(\state[3]_i_8_n_0 ),
        .O(\bit_count[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \bit_count[1]_i_13 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .O(\bit_count[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000022200000000)) 
    \bit_count[1]_i_14 
       (.I0(\byte_read_done[6]_i_2_n_0 ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_read_done[12]_i_5_n_0 ),
        .I5(\byte_count_reg_n_0_[4] ),
        .O(\bit_count[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h555555575557555D)) 
    \bit_count[1]_i_15 
       (.I0(\byte_read_done[3]_i_6_n_0 ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_read_done[12]_i_5_n_0 ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(\bit_count[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8BBB8B8B8BBB8BBB)) 
    \bit_count[1]_i_2 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\bit_count[1]_i_6_n_0 ),
        .I4(\bit_count[1]_i_7_n_0 ),
        .I5(\bit_count[1]_i_8_n_0 ),
        .O(\bit_count[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bit_count[1]_i_3 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .O(\bit_count[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hF700F7F7)) 
    \bit_count[1]_i_4 
       (.I0(\bit_count[1]_i_9_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\bit_count[1]_i_10_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .O(\bit_count[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AAAAAAAAAA)) 
    \bit_count[1]_i_5 
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\bit_count[1]_i_11_n_0 ),
        .I2(\state[3]_i_4_n_0 ),
        .I3(\state[3]_i_10_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\bit_count[1]_i_12_n_0 ),
        .O(\bit_count[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h007F007F00FF007F)) 
    \bit_count[1]_i_6 
       (.I0(\state[2]_i_9__0_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\byte_read_done[3]_i_6_n_0 ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(\bit_count[1]_i_13_n_0 ),
        .I5(\dest_mac[39]_i_4_n_0 ),
        .O(\bit_count[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_count[1]_i_7 
       (.I0(\bytes04[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_2_n_0 ),
        .I2(\byte_read_done[2]_i_2_n_0 ),
        .I3(\bytes05[15]_i_2_n_0 ),
        .I4(\bit_count[1]_i_14_n_0 ),
        .I5(\state[0]_i_11_n_0 ),
        .O(\bit_count[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0101050404040C04)) 
    \bit_count[1]_i_8 
       (.I0(\byte_read_done[6]_i_2_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_read_done[12]_i_5_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(\byte_count_reg_n_0_[3] ),
        .O(\bit_count[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h202000002020FF00)) 
    \bit_count[1]_i_9 
       (.I0(start_crc2),
        .I1(\byte_read_done[6]_i_2_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(start_crc_i_2_n_0),
        .I4(\state_reg_n_0_[2] ),
        .I5(\byte_count[10]_i_17_n_0 ),
        .O(\bit_count[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h004FFFFF4F000000)) 
    \bit_count[1]_rep_i_1 
       (.I0(\bit_count[1]_i_2_n_0 ),
        .I1(\bit_count[1]_i_3_n_0 ),
        .I2(\bit_count[1]_i_4_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count[1]_i_5_n_0 ),
        .I5(ip_header_options1[2]),
        .O(\bit_count[1]_rep_i_1_n_0 ));
  (* ORIG_CELL_NAME = "bit_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bit_count_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bit_count[0]_i_1_n_0 ),
        .Q(ip_header_options1[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "bit_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bit_count_reg[0]_rep 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bit_count[0]_rep_i_1_n_0 ),
        .Q(\bit_count_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "bit_count_reg[1]" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bit_count_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bit_count[1]_i_1_n_0 ),
        .Q(ip_header_options1[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "bit_count_reg[1]" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bit_count_reg[1]_rep 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bit_count[1]_rep_i_1_n_0 ),
        .Q(\bit_count_reg[1]_rep_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000FFEFEFEF00)) 
    \byte_count[0]_i_1 
       (.I0(\byte_count[0]_i_2_n_0 ),
        .I1(\byte_count[0]_i_3_n_0 ),
        .I2(\byte_count[1]_i_3_n_0 ),
        .I3(\byte_count[10]_i_9_n_0 ),
        .I4(\byte_count[1]_i_4_n_0 ),
        .I5(\byte_count_reg_n_0_[0] ),
        .O(\byte_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0404440400004000)) 
    \byte_count[0]_i_2 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .I4(start_crc024_in),
        .I5(start_crc_i_2_n_0),
        .O(\byte_count[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \byte_count[0]_i_3 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_read_done[3]_i_3_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(start_crc1),
        .O(\byte_count[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000FFEFEFEF00)) 
    \byte_count[0]_rep_i_1 
       (.I0(\byte_count[0]_i_2_n_0 ),
        .I1(\byte_count[0]_i_3_n_0 ),
        .I2(\byte_count[1]_i_3_n_0 ),
        .I3(\byte_count[10]_i_9_n_0 ),
        .I4(\byte_count[1]_i_4_n_0 ),
        .I5(\byte_count_reg_n_0_[0] ),
        .O(\byte_count[0]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000FFEFEFEF00)) 
    \byte_count[0]_rep_i_1__0 
       (.I0(\byte_count[0]_i_2_n_0 ),
        .I1(\byte_count[0]_i_3_n_0 ),
        .I2(\byte_count[1]_i_3_n_0 ),
        .I3(\byte_count[10]_i_9_n_0 ),
        .I4(\byte_count[1]_i_4_n_0 ),
        .I5(\byte_count_reg_n_0_[0] ),
        .O(\byte_count[0]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000FFEFEFEF00)) 
    \byte_count[0]_rep_i_1__1 
       (.I0(\byte_count[0]_i_2_n_0 ),
        .I1(\byte_count[0]_i_3_n_0 ),
        .I2(\byte_count[1]_i_3_n_0 ),
        .I3(\byte_count[10]_i_9_n_0 ),
        .I4(\byte_count[1]_i_4_n_0 ),
        .I5(\byte_count_reg_n_0_[0] ),
        .O(\byte_count[0]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88880080)) 
    \byte_count[10]_i_1 
       (.I0(\byte_count[10]_i_4_n_0 ),
        .I1(\byte_count[10]_i_5_n_0 ),
        .I2(\byte_count[10]_i_6_n_0 ),
        .I3(\byte_count[10]_i_7_n_0 ),
        .I4(\byte_count[10]_i_8_n_0 ),
        .I5(\byte_count[10]_i_9_n_0 ),
        .O(\byte_count[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB000A0A0BBBBAAAA)) 
    \byte_count[10]_i_10 
       (.I0(\byte_count[10]_i_20_n_0 ),
        .I1(\state[3]_i_7_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\byte_count[10]_i_18_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state[1]_i_6_n_0 ),
        .O(\byte_count[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_count[10]_i_11 
       (.I0(eth_rstn),
        .I1(\state_reg_n_0_[3] ),
        .O(\byte_count[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \byte_count[10]_i_12__0 
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg[0]_rep__1_n_0 ),
        .I5(\byte_count_reg_n_0_[5] ),
        .O(\byte_count[10]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0220232002202020)) 
    \byte_count[10]_i_13 
       (.I0(\byte_read_done[6]_i_2_n_0 ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(\byte_count[10]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \byte_count[10]_i_14 
       (.I0(\byte_read_done[5]_i_2_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .O(\byte_count[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \byte_count[10]_i_15 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_read_done[12]_i_5_n_0 ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(\byte_read_done[3]_i_6_n_0 ),
        .O(\byte_count[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAEAAAA)) 
    \byte_count[10]_i_16 
       (.I0(\byte_read_done[3]_i_2_n_0 ),
        .I1(\byte_read_done[6]_i_2_n_0 ),
        .I2(\source_mac[47]_i_4_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(\byte_count_reg_n_0_[3] ),
        .O(\byte_count[10]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \byte_count[10]_i_17 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .O(\byte_count[10]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \byte_count[10]_i_18 
       (.I0(start_crc277_in),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .O(\byte_count[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAFAF3F00)) 
    \byte_count[10]_i_19 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(start_crc2),
        .I2(\byte_read_done[6]_i_2_n_0 ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\byte_count[10]_i_21_n_0 ),
        .O(\byte_count[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h55550000DFDD0000)) 
    \byte_count[10]_i_2 
       (.I0(\byte_count[10]_i_10_n_0 ),
        .I1(\byte_count[10]_i_8_n_0 ),
        .I2(\byte_count[10]_i_7_n_0 ),
        .I3(\byte_count[10]_i_6_n_0 ),
        .I4(\byte_count[10]_i_11_n_0 ),
        .I5(\state_reg_n_0_[2] ),
        .O(byte_count0));
  LUT6 #(
    .INIT(64'h77777F777F777F77)) 
    \byte_count[10]_i_20 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .I4(\byte_read_done[6]_i_2_n_0 ),
        .I5(start_crc2),
        .O(\byte_count[10]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \byte_count[10]_i_21 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .O(\byte_count[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \byte_count[10]_i_3 
       (.I0(\byte_count_reg_n_0_[10] ),
        .I1(\byte_count_reg_n_0_[8] ),
        .I2(\byte_count_reg_n_0_[9] ),
        .I3(\byte_count[10]_i_12__0_n_0 ),
        .I4(\byte_count_reg_n_0_[7] ),
        .I5(\byte_count_reg_n_0_[6] ),
        .O(\byte_count[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \byte_count[10]_i_4 
       (.I0(\byte_count[1]_i_3_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_read_done[3]_i_4_n_0 ),
        .I5(\byte_count[1]_i_2_n_0 ),
        .O(\byte_count[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_count[10]_i_5 
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .O(\byte_count[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDDFD)) 
    \byte_count[10]_i_6 
       (.I0(valid_data_byte_read_i_3_n_0),
        .I1(\state[3]_i_7_n_0 ),
        .I2(\byte_count[10]_i_13_n_0 ),
        .I3(\byte_count[10]_i_14_n_0 ),
        .I4(\byte_count[10]_i_15_n_0 ),
        .I5(\byte_count[10]_i_16_n_0 ),
        .O(\byte_count[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000F700FFFFFFFF)) 
    \byte_count[10]_i_7 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_count[10]_i_17_n_0 ),
        .I3(start_crc_i_2_n_0),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg[1]_rep_n_0 ),
        .O(\byte_count[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \byte_count[10]_i_8 
       (.I0(start_crc_i_2_n_0),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg[1]_rep_n_0 ),
        .O(\byte_count[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00808888AAAAAAAA)) 
    \byte_count[10]_i_9 
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\state[1]_i_6_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\byte_count[10]_i_18_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\byte_count[10]_i_19_n_0 ),
        .O(\byte_count[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h454545FF8A8A8A00)) 
    \byte_count[1]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\byte_count[1]_i_2_n_0 ),
        .I2(\byte_count[1]_i_3_n_0 ),
        .I3(\byte_count[10]_i_9_n_0 ),
        .I4(\byte_count[1]_i_4_n_0 ),
        .I5(\byte_count_reg[1]_rep_n_0 ),
        .O(\byte_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6AAA)) 
    \byte_count[1]_i_10 
       (.I0(\byte_count_reg_n_0_[10] ),
        .I1(\byte_count_reg_n_0_[8] ),
        .I2(\byte_count_reg_n_0_[9] ),
        .I3(\byte_count[1]_i_22_n_0 ),
        .I4(\state[0]_i_9_n_0 ),
        .O(\byte_count[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFFFF80)) 
    \byte_count[1]_i_11 
       (.I0(\byte_count_reg_n_0_[6] ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\byte_count[10]_i_12__0_n_0 ),
        .I3(\byte_count_reg_n_0_[9] ),
        .I4(\byte_count_reg_n_0_[8] ),
        .I5(\state[0]_i_9_n_0 ),
        .O(\byte_count[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h40001555)) 
    \byte_count[1]_i_12 
       (.I0(\state[0]_i_9_n_0 ),
        .I1(\byte_count[1]_i_22_n_0 ),
        .I2(\byte_count_reg_n_0_[9] ),
        .I3(\byte_count_reg_n_0_[8] ),
        .I4(\byte_count_reg_n_0_[10] ),
        .O(\byte_count[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h2888888881111111)) 
    \byte_count[1]_i_13 
       (.I0(\byte_count_reg_n_0_[9] ),
        .I1(\byte_count_reg_n_0_[8] ),
        .I2(\byte_count_reg_n_0_[6] ),
        .I3(\byte_count_reg_n_0_[7] ),
        .I4(\byte_count[10]_i_12__0_n_0 ),
        .I5(\state[0]_i_9_n_0 ),
        .O(\byte_count[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h007E)) 
    \byte_count[1]_i_14 
       (.I0(\byte_count_reg_n_0_[7] ),
        .I1(\byte_count_reg_n_0_[6] ),
        .I2(\byte_count[10]_i_12__0_n_0 ),
        .I3(\state[0]_i_9_n_0 ),
        .O(\byte_count[1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h7E6A007E)) 
    \byte_count[1]_i_15 
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_read_done[7]_i_4_n_0 ),
        .I3(\byte_count[1]_i_23_n_0 ),
        .I4(\zero_counter_reg_n_0_[4] ),
        .O(\byte_count[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00007F8078007FF8)) 
    \byte_count[1]_i_16 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg[0]_rep__1_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count[1]_i_24_n_0 ),
        .I5(\byte_count[1]_i_25_n_0 ),
        .O(\byte_count[1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h12D8)) 
    \byte_count[1]_i_17 
       (.I0(\zero_counter_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\zero_counter_reg_n_0_[0] ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .O(\byte_count[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2881)) 
    \byte_count[1]_i_18 
       (.I0(\byte_count_reg_n_0_[7] ),
        .I1(\byte_count_reg_n_0_[6] ),
        .I2(\byte_count[10]_i_12__0_n_0 ),
        .I3(\state[0]_i_9_n_0 ),
        .O(\byte_count[1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h60090990)) 
    \byte_count[1]_i_19 
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(\state[0]_i_9_n_0 ),
        .I2(\state[3]_i_38_n_0 ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_read_done[7]_i_4_n_0 ),
        .O(\byte_count[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBFB0000)) 
    \byte_count[1]_i_2 
       (.I0(\byte_count[1]_i_5_n_0 ),
        .I1(\byte_count_reg[0]_rep__0_n_0 ),
        .I2(\state[2]_i_5__0_n_0 ),
        .I3(start_crc024_in),
        .I4(\byte_count[0]_i_2_n_0 ),
        .I5(\byte_count[0]_i_3_n_0 ),
        .O(\byte_count[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0690900990099009)) 
    \byte_count[1]_i_20 
       (.I0(\byte_count[1]_i_24_n_0 ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count[1]_i_25_n_0 ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\byte_count_reg[0]_rep__1_n_0 ),
        .O(\byte_count[1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \byte_count[1]_i_21 
       (.I0(\zero_counter_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\zero_counter_reg_n_0_[0] ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .O(\byte_count[1]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \byte_count[1]_i_22 
       (.I0(\byte_count[10]_i_12__0_n_0 ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\byte_count_reg_n_0_[6] ),
        .O(\byte_count[1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \byte_count[1]_i_23 
       (.I0(\zero_counter_reg_n_0_[2] ),
        .I1(\zero_counter_reg_n_0_[0] ),
        .I2(\zero_counter_reg_n_0_[1] ),
        .I3(\zero_counter_reg_n_0_[3] ),
        .O(\byte_count[1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \byte_count[1]_i_24 
       (.I0(\zero_counter_reg_n_0_[3] ),
        .I1(\zero_counter_reg_n_0_[2] ),
        .I2(\zero_counter_reg_n_0_[0] ),
        .I3(\zero_counter_reg_n_0_[1] ),
        .O(\byte_count[1]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \byte_count[1]_i_25 
       (.I0(\zero_counter_reg_n_0_[2] ),
        .I1(\zero_counter_reg_n_0_[1] ),
        .I2(\zero_counter_reg_n_0_[0] ),
        .O(\byte_count[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0075FFFFFFFFFFFF)) 
    \byte_count[1]_i_3 
       (.I0(\byte_read_done[3]_i_3_n_0 ),
        .I1(\byte_count[1]_i_7_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg[1]_rep_n_0 ),
        .O(\byte_count[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A8AA)) 
    \byte_count[1]_i_4 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\byte_count[1]_i_8_n_0 ),
        .I2(\state[3]_i_7_n_0 ),
        .I3(valid_data_byte_read_i_3_n_0),
        .I4(\byte_count[10]_i_7_n_0 ),
        .I5(\byte_count[10]_i_8_n_0 ),
        .O(\byte_count[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \byte_count[1]_i_5 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_read_done[12]_i_5_n_0 ),
        .O(\byte_count[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    \byte_count[1]_i_7 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .O(\byte_count[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFEABFAABFAA)) 
    \byte_count[1]_i_8 
       (.I0(\byte_read_done[2]_i_2_n_0 ),
        .I1(\byte_read_done[3]_i_6_n_0 ),
        .I2(\state[2]_i_9__0_n_0 ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(\byte_read_done[5]_i_2_n_0 ),
        .I5(\byte_count[10]_i_13_n_0 ),
        .O(\byte_count[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h454545FF8A8A8A00)) 
    \byte_count[1]_rep_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\byte_count[1]_i_2_n_0 ),
        .I2(\byte_count[1]_i_3_n_0 ),
        .I3(\byte_count[10]_i_9_n_0 ),
        .I4(\byte_count[1]_i_4_n_0 ),
        .I5(\byte_count_reg[1]_rep_n_0 ),
        .O(\byte_count[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \byte_count[2]_i_1 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .O(\byte_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \byte_count[3]_i_1 
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .O(\byte_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \byte_count[4]_i_1 
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\byte_count_reg[0]_rep__1_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .O(\byte_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \byte_count[5]_i_1 
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\byte_count_reg[0]_rep__1_n_0 ),
        .O(\byte_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \byte_count[6]_i_1 
       (.I0(\byte_count_reg_n_0_[6] ),
        .I1(\byte_count_reg_n_0_[5] ),
        .I2(\state[3]_i_6_n_0 ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(\byte_count_reg_n_0_[4] ),
        .O(\byte_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \byte_count[7]_i_1__0 
       (.I0(\byte_count_reg_n_0_[7] ),
        .I1(\byte_count[10]_i_12__0_n_0 ),
        .I2(\byte_count_reg_n_0_[6] ),
        .O(\byte_count[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \byte_count[8]_i_1 
       (.I0(\byte_count[10]_i_12__0_n_0 ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\byte_count_reg_n_0_[6] ),
        .I3(\byte_count_reg_n_0_[8] ),
        .O(\byte_count[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \byte_count[9]_i_1 
       (.I0(\byte_count_reg_n_0_[6] ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\byte_count[10]_i_12__0_n_0 ),
        .I3(\byte_count_reg_n_0_[8] ),
        .I4(\byte_count_reg_n_0_[9] ),
        .O(\byte_count[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \byte_count_extra[0]_i_1 
       (.I0(\byte_count_extra_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\byte_count_extra_reg[5]_i_4_n_0 ),
        .O(\byte_count_extra[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \byte_count_extra[1]_i_1 
       (.I0(\byte_count_extra_reg_n_0_[1] ),
        .I1(\byte_count_extra_reg_n_0_[0] ),
        .I2(\byte_count_extra_reg[5]_i_4_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\byte_count_extra[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h08808080)) 
    \byte_count_extra[2]_i_1 
       (.I0(\byte_count_extra_reg[5]_i_4_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\byte_count_extra_reg_n_0_[2] ),
        .I3(\byte_count_extra_reg_n_0_[1] ),
        .I4(\byte_count_extra_reg_n_0_[0] ),
        .O(\byte_count_extra[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0880808080808080)) 
    \byte_count_extra[3]_i_1 
       (.I0(\byte_count_extra_reg[5]_i_4_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\byte_count_extra_reg_n_0_[3] ),
        .I3(\byte_count_extra_reg_n_0_[0] ),
        .I4(\byte_count_extra_reg_n_0_[1] ),
        .I5(\byte_count_extra_reg_n_0_[2] ),
        .O(\byte_count_extra[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0880808080808080)) 
    \byte_count_extra[4]_i_1 
       (.I0(\byte_count_extra_reg[5]_i_4_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\byte_count_extra_reg_n_0_[4] ),
        .I3(\byte_count_extra_reg_n_0_[2] ),
        .I4(\byte_count_extra[4]_i_2_n_0 ),
        .I5(\byte_count_extra_reg_n_0_[3] ),
        .O(\byte_count_extra[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \byte_count_extra[4]_i_2 
       (.I0(\byte_count_extra_reg_n_0_[1] ),
        .I1(\byte_count_extra_reg_n_0_[0] ),
        .O(\byte_count_extra[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \byte_count_extra[5]_i_1 
       (.I0(eth_rstn),
        .I1(\byte_count_extra[5]_i_3_n_0 ),
        .O(byte_count_extra0));
  LUT4 #(
    .INIT(16'h4147)) 
    \byte_count_extra[5]_i_10 
       (.I0(\byte_count_extra_reg_n_0_[3] ),
        .I1(ip_options_count_max[3]),
        .I2(ip_options_count_max[2]),
        .I3(\byte_count_extra_reg_n_0_[2] ),
        .O(\byte_count_extra[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \byte_count_extra[5]_i_11 
       (.I0(\byte_count_extra_reg_n_0_[0] ),
        .I1(\byte_count_extra_reg_n_0_[1] ),
        .O(\byte_count_extra[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \byte_count_extra[5]_i_12 
       (.I0(ip_options_count_max[5]),
        .I1(ip_options_count_max[4]),
        .I2(ip_options_count_max[3]),
        .I3(ip_options_count_max[2]),
        .O(\byte_count_extra[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    \byte_count_extra[5]_i_13 
       (.I0(ip_options_count_max[5]),
        .I1(\byte_count_extra_reg_n_0_[5] ),
        .I2(ip_options_count_max[4]),
        .I3(ip_options_count_max[3]),
        .I4(ip_options_count_max[2]),
        .I5(\byte_count_extra_reg_n_0_[4] ),
        .O(\byte_count_extra[5]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0690)) 
    \byte_count_extra[5]_i_14 
       (.I0(ip_options_count_max[3]),
        .I1(\byte_count_extra_reg_n_0_[3] ),
        .I2(ip_options_count_max[2]),
        .I3(\byte_count_extra_reg_n_0_[2] ),
        .O(\byte_count_extra[5]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \byte_count_extra[5]_i_15 
       (.I0(\byte_count_extra_reg_n_0_[1] ),
        .I1(\byte_count_extra_reg_n_0_[0] ),
        .O(\byte_count_extra[5]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h08808080)) 
    \byte_count_extra[5]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\byte_count_extra_reg[5]_i_4_n_0 ),
        .I2(\byte_count_extra_reg_n_0_[5] ),
        .I3(\byte_count_extra_reg_n_0_[4] ),
        .I4(\byte_count_extra[5]_i_5_n_0 ),
        .O(\byte_count_extra[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0000FFDFFFDF)) 
    \byte_count_extra[5]_i_3 
       (.I0(\byte_count_extra[5]_i_6_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\byte_read_done[6]_i_2_n_0 ),
        .I3(\state[3]_i_13_n_0 ),
        .I4(\byte_count_extra[5]_i_7_n_0 ),
        .I5(\byte_count_extra[5]_i_8_n_0 ),
        .O(\byte_count_extra[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \byte_count_extra[5]_i_5 
       (.I0(\byte_count_extra_reg_n_0_[2] ),
        .I1(\byte_count_extra_reg_n_0_[1] ),
        .I2(\byte_count_extra_reg_n_0_[0] ),
        .I3(\byte_count_extra_reg_n_0_[3] ),
        .O(\byte_count_extra[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \byte_count_extra[5]_i_6 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\byte_read_done[3]_i_3_n_0 ),
        .I2(\state_reg[1]_rep__1_n_0 ),
        .O(\byte_count_extra[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABFF)) 
    \byte_count_extra[5]_i_7 
       (.I0(\state[3]_i_15_n_0 ),
        .I1(\byte_read_done[3]_i_6_n_0 ),
        .I2(\byte_read_done[6]_i_2_n_0 ),
        .I3(\bytes03[7]_i_3_n_0 ),
        .I4(\source_mac[47]_i_4_n_0 ),
        .I5(\byte_read_done[1]_i_4_n_0 ),
        .O(\byte_count_extra[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \byte_count_extra[5]_i_8 
       (.I0(\state[2]_i_9__0_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(ip_extra_options),
        .I4(\dest_mac[12]_i_4_n_0 ),
        .O(\byte_count_extra[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h55540001DDD54443)) 
    \byte_count_extra[5]_i_9 
       (.I0(\byte_count_extra_reg_n_0_[5] ),
        .I1(ip_options_count_max[4]),
        .I2(ip_options_count_max[3]),
        .I3(ip_options_count_max[2]),
        .I4(ip_options_count_max[5]),
        .I5(\byte_count_extra_reg_n_0_[4] ),
        .O(\byte_count_extra[5]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_extra_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count_extra0),
        .D(\byte_count_extra[0]_i_1_n_0 ),
        .Q(\byte_count_extra_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_extra_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count_extra0),
        .D(\byte_count_extra[1]_i_1_n_0 ),
        .Q(\byte_count_extra_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_extra_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count_extra0),
        .D(\byte_count_extra[2]_i_1_n_0 ),
        .Q(\byte_count_extra_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_extra_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count_extra0),
        .D(\byte_count_extra[3]_i_1_n_0 ),
        .Q(\byte_count_extra_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_extra_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count_extra0),
        .D(\byte_count_extra[4]_i_1_n_0 ),
        .Q(\byte_count_extra_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_extra_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count_extra0),
        .D(\byte_count_extra[5]_i_2_n_0 ),
        .Q(\byte_count_extra_reg_n_0_[5] ),
        .R(1'b0));
  CARRY4 \byte_count_extra_reg[5]_i_4 
       (.CI(1'b0),
        .CO({\byte_count_extra_reg[5]_i_4_n_0 ,\byte_count_extra_reg[5]_i_4_n_1 ,\byte_count_extra_reg[5]_i_4_n_2 ,\byte_count_extra_reg[5]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\byte_count_extra[5]_i_9_n_0 ,\byte_count_extra[5]_i_10_n_0 ,\byte_count_extra[5]_i_11_n_0 }),
        .O(\NLW_byte_count_extra_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({\byte_count_extra[5]_i_12_n_0 ,\byte_count_extra[5]_i_13_n_0 ,\byte_count_extra[5]_i_14_n_0 ,\byte_count_extra[5]_i_15_n_0 }));
  (* ORIG_CELL_NAME = "byte_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_count[0]_i_1_n_0 ),
        .Q(\byte_count_reg_n_0_[0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "byte_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[0]_rep 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_count[0]_rep_i_1_n_0 ),
        .Q(\byte_count_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "byte_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[0]_rep__0 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_count[0]_rep_i_1__0_n_0 ),
        .Q(\byte_count_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "byte_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[0]_rep__1 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_count[0]_rep_i_1__1_n_0 ),
        .Q(\byte_count_reg[0]_rep__1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count0),
        .D(\byte_count[10]_i_3_n_0 ),
        .Q(\byte_count_reg_n_0_[10] ),
        .R(\byte_count[10]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "byte_count_reg[1]" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_count[1]_i_1_n_0 ),
        .Q(\byte_count_reg_n_0_[1] ),
        .R(1'b0));
  CARRY4 \byte_count_reg[1]_i_6 
       (.CI(\byte_count_reg[1]_i_9_n_0 ),
        .CO({\NLW_byte_count_reg[1]_i_6_CO_UNCONNECTED [3:2],start_crc024_in,\byte_count_reg[1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\byte_count[1]_i_10_n_0 ,\byte_count[1]_i_11_n_0 }),
        .O(\NLW_byte_count_reg[1]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\byte_count[1]_i_12_n_0 ,\byte_count[1]_i_13_n_0 }));
  CARRY4 \byte_count_reg[1]_i_9 
       (.CI(1'b0),
        .CO({\byte_count_reg[1]_i_9_n_0 ,\byte_count_reg[1]_i_9_n_1 ,\byte_count_reg[1]_i_9_n_2 ,\byte_count_reg[1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\byte_count[1]_i_14_n_0 ,\byte_count[1]_i_15_n_0 ,\byte_count[1]_i_16_n_0 ,\byte_count[1]_i_17_n_0 }),
        .O(\NLW_byte_count_reg[1]_i_9_O_UNCONNECTED [3:0]),
        .S({\byte_count[1]_i_18_n_0 ,\byte_count[1]_i_19_n_0 ,\byte_count[1]_i_20_n_0 ,\byte_count[1]_i_21_n_0 }));
  (* ORIG_CELL_NAME = "byte_count_reg[1]" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[1]_rep 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_count[1]_rep_i_1_n_0 ),
        .Q(\byte_count_reg[1]_rep_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count0),
        .D(\byte_count[2]_i_1_n_0 ),
        .Q(\byte_count_reg_n_0_[2] ),
        .R(\byte_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count0),
        .D(\byte_count[3]_i_1_n_0 ),
        .Q(\byte_count_reg_n_0_[3] ),
        .R(\byte_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count0),
        .D(\byte_count[4]_i_1_n_0 ),
        .Q(\byte_count_reg_n_0_[4] ),
        .R(\byte_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count0),
        .D(\byte_count[5]_i_1_n_0 ),
        .Q(\byte_count_reg_n_0_[5] ),
        .R(\byte_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count0),
        .D(\byte_count[6]_i_1_n_0 ),
        .Q(\byte_count_reg_n_0_[6] ),
        .R(\byte_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count0),
        .D(\byte_count[7]_i_1__0_n_0 ),
        .Q(\byte_count_reg_n_0_[7] ),
        .R(\byte_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count0),
        .D(\byte_count[8]_i_1_n_0 ),
        .Q(\byte_count_reg_n_0_[8] ),
        .R(\byte_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_count_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(byte_count0),
        .D(\byte_count[9]_i_1_n_0 ),
        .Q(\byte_count_reg_n_0_[9] ),
        .R(\byte_count[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \byte_read_done[0]_i_1 
       (.I0(\byte_read_done[3]_i_3_n_0 ),
        .I1(\byte_read_done[0]_i_2_n_0 ),
        .I2(\state[3]_i_7_n_0 ),
        .I3(\byte_read_done[11]_i_3_n_0 ),
        .I4(\byte_read_done[0]_i_3_n_0 ),
        .I5(\byte_read_done_reg_n_0_[0] ),
        .O(\byte_read_done[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \byte_read_done[0]_i_2 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .O(\byte_read_done[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_read_done[0]_i_3 
       (.I0(eth_rstn),
        .I1(\byte_read_done[0]_i_4_n_0 ),
        .O(\byte_read_done[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA2AAAAAAAAA)) 
    \byte_read_done[0]_i_4 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\bytes03[7]_i_3_n_0 ),
        .I2(\byte_read_done[6]_i_2_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[3]_i_4_n_0 ),
        .I5(\byte_read_done[3]_i_3_n_0 ),
        .O(\byte_read_done[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \byte_read_done[10]_i_1 
       (.I0(\byte_read_done[10]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\byte_read_done[12]_i_3_n_0 ),
        .I4(\byte_read_done[10]_i_3_n_0 ),
        .I5(\byte_read_done_reg_n_0_[10] ),
        .O(\byte_read_done[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \byte_read_done[10]_i_2 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_read_done[12]_i_5_n_0 ),
        .O(\byte_read_done[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_read_done[10]_i_3 
       (.I0(eth_rstn),
        .I1(\byte_read_done[10]_i_4_n_0 ),
        .O(\byte_read_done[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    \byte_read_done[10]_i_4 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\byte_read_done[10]_i_5_n_0 ),
        .I2(\byte_read_done[9]_i_2_n_0 ),
        .I3(\byte_read_done[11]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\bytes10[15]_i_4_n_0 ),
        .O(\byte_read_done[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \byte_read_done[10]_i_5 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_read_done[12]_i_5_n_0 ),
        .I4(\byte_count_reg[0]_rep__1_n_0 ),
        .O(\byte_read_done[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \byte_read_done[11]_i_1 
       (.I0(\byte_read_done[13]_i_3_n_0 ),
        .I1(\byte_read_done[11]_i_2_n_0 ),
        .I2(\byte_read_done[11]_i_3_n_0 ),
        .I3(\byte_read_done[11]_i_4_n_0 ),
        .I4(\byte_read_done[11]_i_5_n_0 ),
        .I5(\byte_read_done_reg_n_0_[11] ),
        .O(\byte_read_done[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \byte_read_done[11]_i_2 
       (.I0(\byte_read_done[6]_i_2_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[4] ),
        .I5(\byte_read_done[12]_i_5_n_0 ),
        .O(\byte_read_done[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \byte_read_done[11]_i_3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg[1]_rep_n_0 ),
        .O(\byte_read_done[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFFFDDD)) 
    \byte_read_done[11]_i_4 
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .O(\byte_read_done[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_read_done[11]_i_5 
       (.I0(eth_rstn),
        .I1(\byte_read_done[11]_i_6_n_0 ),
        .O(\byte_read_done[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \byte_read_done[11]_i_6 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\byte_count_reg[0]_rep_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\byte_read_done[11]_i_2_n_0 ),
        .O(\byte_read_done[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \byte_read_done[12]_i_1 
       (.I0(\byte_read_done[12]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\byte_read_done[12]_i_3_n_0 ),
        .I4(\byte_read_done[12]_i_4_n_0 ),
        .I5(p_1_in65_in),
        .O(\byte_read_done[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \byte_read_done[12]_i_2 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[4] ),
        .O(\byte_read_done[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFDFFFDFF)) 
    \byte_read_done[12]_i_3 
       (.I0(\state_reg[1]_rep__0_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\byte_count[10]_i_16_n_0 ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .I4(\byte_read_done[3]_i_4_n_0 ),
        .I5(\byte_read_done[6]_i_2_n_0 ),
        .O(\byte_read_done[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_read_done[12]_i_4 
       (.I0(eth_rstn),
        .I1(\byte_read_done[12]_i_6_n_0 ),
        .O(\byte_read_done[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \byte_read_done[12]_i_5 
       (.I0(\byte_count_reg_n_0_[8] ),
        .I1(\byte_count_reg_n_0_[9] ),
        .I2(\byte_count_reg_n_0_[10] ),
        .I3(\byte_count_reg_n_0_[6] ),
        .I4(\byte_count_reg_n_0_[7] ),
        .I5(\byte_count_reg_n_0_[5] ),
        .O(\byte_read_done[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \byte_read_done[12]_i_6 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\dest_mac[23]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\byte_read_done[9]_i_2_n_0 ),
        .I5(\bytes12[15]_i_2_n_0 ),
        .O(\byte_read_done[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDFD0020)) 
    \byte_read_done[13]_i_1 
       (.I0(eth_rstn),
        .I1(\byte_read_done[13]_i_2_n_0 ),
        .I2(\byte_read_done[13]_i_3_n_0 ),
        .I3(\byte_read_done[13]_i_4_n_0 ),
        .I4(p_0_in57_in),
        .O(\byte_read_done[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA2AAAAAAAAAAAA)) 
    \byte_read_done[13]_i_2 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\byte_read_done[11]_i_3_n_0 ),
        .I3(\byte_count[1]_i_7_n_0 ),
        .I4(\byte_read_done[6]_i_2_n_0 ),
        .I5(\byte_count_reg[0]_rep_n_0 ),
        .O(\byte_read_done[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h0000F700)) 
    \byte_read_done[13]_i_3 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .I4(\byte_count[10]_i_16_n_0 ),
        .O(\byte_read_done[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \byte_read_done[13]_i_4 
       (.I0(\byte_count[1]_i_7_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\byte_read_done[12]_i_2_n_0 ),
        .I4(\byte_read_done[6]_i_2_n_0 ),
        .I5(\byte_read_done[13]_i_6_n_0 ),
        .O(\byte_read_done[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFAAAAFFC)) 
    \byte_read_done[13]_i_5 
       (.I0(\byte_read_done[3]_i_3_n_0 ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[2] ),
        .O(\byte_read_done[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \byte_read_done[13]_i_6 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .O(\byte_read_done[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \byte_read_done[1]_i_1 
       (.I0(\byte_read_done[1]_i_2_n_0 ),
        .I1(\state[3]_i_7_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\byte_read_done[1]_i_3_n_0 ),
        .I5(\byte_read_done_reg_n_0_[1] ),
        .O(\byte_read_done[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h22222220)) 
    \byte_read_done[1]_i_2 
       (.I0(\byte_read_done[3]_i_3_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .O(\byte_read_done[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h57550000)) 
    \byte_read_done[1]_i_3 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(read_frame_done_i_3_n_0),
        .I3(\byte_read_done[1]_i_4_n_0 ),
        .I4(eth_rstn),
        .O(\byte_read_done[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    \byte_read_done[1]_i_4 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(\byte_read_done[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \byte_read_done[2]_i_1 
       (.I0(\byte_read_done[2]_i_2_n_0 ),
        .I1(\byte_read_done[3]_i_3_n_0 ),
        .I2(\state[3]_i_7_n_0 ),
        .I3(\byte_read_done[11]_i_3_n_0 ),
        .I4(\byte_read_done[2]_i_3_n_0 ),
        .I5(\byte_read_done_reg_n_0_[2] ),
        .O(\byte_read_done[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \byte_read_done[2]_i_2 
       (.I0(\byte_read_done[6]_i_2_n_0 ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(\byte_count_reg_n_0_[3] ),
        .O(\byte_read_done[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_read_done[2]_i_3 
       (.I0(eth_rstn),
        .I1(\byte_read_done[2]_i_4_n_0 ),
        .O(\byte_read_done[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2AAAAAAAAAA)) 
    \byte_read_done[2]_i_4 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\byte_read_done[2]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\bit_count[1]_i_3_n_0 ),
        .I4(\byte_read_done[10]_i_5_n_0 ),
        .I5(\byte_read_done[3]_i_11_n_0 ),
        .O(\byte_read_done[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \byte_read_done[3]_i_1 
       (.I0(\byte_read_done[3]_i_2_n_0 ),
        .I1(\byte_read_done[3]_i_3_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(\byte_read_done[11]_i_3_n_0 ),
        .I4(\byte_read_done[3]_i_5_n_0 ),
        .I5(p_0_in),
        .O(\byte_read_done[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \byte_read_done[3]_i_10 
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\byte_count_reg_n_0_[6] ),
        .I2(\byte_count_reg_n_0_[7] ),
        .I3(\byte_count_reg_n_0_[5] ),
        .O(\byte_read_done[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_read_done[3]_i_11 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .O(\byte_read_done[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \byte_read_done[3]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_6_n_0 ),
        .O(\byte_read_done[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \byte_read_done[3]_i_3 
       (.I0(start_crc_i_2_n_0),
        .I1(unknown_request2),
        .I2(unknown_request3_reg_n_0),
        .I3(unknown_request4_reg_n_0),
        .I4(unknown_request1_reg_n_0),
        .O(\byte_read_done[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \byte_read_done[3]_i_4 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .O(\byte_read_done[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_read_done[3]_i_5 
       (.I0(eth_rstn),
        .I1(\byte_read_done[3]_i_7_n_0 ),
        .O(\byte_read_done[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \byte_read_done[3]_i_6 
       (.I0(\byte_read_done[3]_i_8_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_read_done[3]_i_9_n_0 ),
        .I3(\byte_count_reg_n_0_[10] ),
        .I4(\byte_count_reg_n_0_[9] ),
        .I5(\byte_count_reg_n_0_[8] ),
        .O(\byte_read_done[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAAA)) 
    \byte_read_done[3]_i_7 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\byte_read_done[3]_i_2_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\dest_mac[23]_i_2_n_0 ),
        .I4(\byte_read_done[3]_i_10_n_0 ),
        .I5(\byte_read_done[3]_i_11_n_0 ),
        .O(\byte_read_done[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \byte_read_done[3]_i_8 
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\byte_count_reg_n_0_[6] ),
        .O(\byte_read_done[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \byte_read_done[3]_i_9 
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .O(\byte_read_done[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \byte_read_done[5]_i_1 
       (.I0(\bit_count_reg[1]_rep_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\byte_read_done[5]_i_2_n_0 ),
        .I3(\byte_read_done[12]_i_3_n_0 ),
        .I4(\byte_read_done[5]_i_3_n_0 ),
        .I5(\byte_read_done_reg_n_0_[5] ),
        .O(\byte_read_done[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \byte_read_done[5]_i_2 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_read_done[12]_i_5_n_0 ),
        .O(\byte_read_done[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_read_done[5]_i_3 
       (.I0(eth_rstn),
        .I1(\byte_read_done[5]_i_4_n_0 ),
        .O(\byte_read_done[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \byte_read_done[5]_i_4 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\byte_count_reg[0]_rep_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\byte_read_done[5]_i_2_n_0 ),
        .I5(\byte_read_done[6]_i_6_n_0 ),
        .O(\byte_read_done[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \byte_read_done[6]_i_1 
       (.I0(\byte_count_reg[1]_rep_n_0 ),
        .I1(\byte_read_done[6]_i_2_n_0 ),
        .I2(\byte_read_done[6]_i_3_n_0 ),
        .I3(\byte_read_done[12]_i_3_n_0 ),
        .I4(\byte_read_done[6]_i_4_n_0 ),
        .I5(\byte_read_done_reg_n_0_[6] ),
        .O(\byte_read_done[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \byte_read_done[6]_i_2 
       (.I0(\bit_count_reg[1]_rep_n_0 ),
        .I1(ip_header_options1[1]),
        .O(\byte_read_done[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \byte_read_done[6]_i_3 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .O(\byte_read_done[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_read_done[6]_i_4 
       (.I0(eth_rstn),
        .I1(\byte_read_done[6]_i_5_n_0 ),
        .O(\byte_read_done[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2AAAAAA)) 
    \byte_read_done[6]_i_5 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\byte_read_done[6]_i_6_n_0 ),
        .I2(\byte_read_done[6]_i_3_n_0 ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(\byte_count_reg[0]_rep__1_n_0 ),
        .I5(\byte_count_reg[1]_rep_n_0 ),
        .O(\byte_read_done[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0020002000200000)) 
    \byte_read_done[6]_i_6 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\byte_read_done[11]_i_3_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(\state[3]_i_14_n_0 ),
        .I4(\state[2]_i_9__0_n_0 ),
        .I5(\byte_read_done[6]_i_2_n_0 ),
        .O(\byte_read_done[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDFD0020)) 
    \byte_read_done[7]_i_1 
       (.I0(eth_rstn),
        .I1(\byte_read_done[7]_i_2_n_0 ),
        .I2(\byte_read_done[7]_i_3_n_0 ),
        .I3(\byte_read_done[12]_i_3_n_0 ),
        .I4(p_171_in),
        .O(\byte_read_done[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \byte_read_done[7]_i_2 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(\bit_count[1]_i_3_n_0 ),
        .I4(\byte_read_done[7]_i_4_n_0 ),
        .I5(\byte_read_done[7]_i_3_n_0 ),
        .O(\byte_read_done[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \byte_read_done[7]_i_3 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_read_done[6]_i_2_n_0 ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(\byte_read_done[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \byte_read_done[7]_i_4 
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .O(\byte_read_done[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \byte_read_done[8]_i_1 
       (.I0(\byte_read_done[8]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\byte_read_done[12]_i_3_n_0 ),
        .I4(\byte_read_done[8]_i_3_n_0 ),
        .I5(\byte_read_done_reg_n_0_[8] ),
        .O(\byte_read_done[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \byte_read_done[8]_i_2 
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .O(\byte_read_done[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_read_done[8]_i_3 
       (.I0(eth_rstn),
        .I1(\byte_read_done[8]_i_4_n_0 ),
        .O(\byte_read_done[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \byte_read_done[8]_i_4 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\dest_mac[23]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\byte_read_done[6]_i_3_n_0 ),
        .I5(\bytes08[15]_i_4_n_0 ),
        .O(\byte_read_done[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \byte_read_done[9]_i_1 
       (.I0(\byte_read_done[9]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\byte_read_done[12]_i_3_n_0 ),
        .I4(\byte_read_done[9]_i_3_n_0 ),
        .I5(\byte_read_done_reg_n_0_[9] ),
        .O(\byte_read_done[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \byte_read_done[9]_i_2 
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_read_done[12]_i_5_n_0 ),
        .I4(\byte_count_reg_n_0_[4] ),
        .O(\byte_read_done[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_read_done[9]_i_3 
       (.I0(eth_rstn),
        .I1(\byte_read_done[9]_i_4_n_0 ),
        .O(\byte_read_done[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \byte_read_done[9]_i_4 
       (.I0(\byte_read_done[13]_i_5_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\byte_count_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\bytes09[15]_i_2_n_0 ),
        .O(\byte_read_done[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[0]_i_1_n_0 ),
        .Q(\byte_read_done_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[10]_i_1_n_0 ),
        .Q(\byte_read_done_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[11]_i_1_n_0 ),
        .Q(\byte_read_done_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[12]_i_1_n_0 ),
        .Q(p_1_in65_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[13]_i_1_n_0 ),
        .Q(p_0_in57_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[1]_i_1_n_0 ),
        .Q(\byte_read_done_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[2]_i_1_n_0 ),
        .Q(\byte_read_done_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[3]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[5]_i_1_n_0 ),
        .Q(\byte_read_done_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[6]_i_1_n_0 ),
        .Q(\byte_read_done_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[7]_i_1_n_0 ),
        .Q(p_171_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[8]_i_1_n_0 ),
        .Q(\byte_read_done_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \byte_read_done_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\byte_read_done[9]_i_1_n_0 ),
        .Q(\byte_read_done_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes00[0]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes00[8]_i_2_n_0 ),
        .I3(\bytes00[1]_i_2_n_0 ),
        .I4(\bytes00_reg_n_0_[0] ),
        .O(\bytes00[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes00[10]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes00[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes00[10]_i_2_n_0 ),
        .I5(data_counter_max2[2]),
        .O(\bytes00[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \bytes00[10]_i_2 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(eth_rxd[0]),
        .O(\bytes00[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes00[11]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes00[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes00[11]_i_3_n_0 ),
        .I5(data_counter_max2[3]),
        .O(\bytes00[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \bytes00[11]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bit_count_reg[0]_rep_n_0 ),
        .I5(\bytes00[15]_i_5_n_0 ),
        .O(\bytes00[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \bytes00[11]_i_3 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(eth_rxd[1]),
        .O(\bytes00[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes00[12]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes00[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes00[12]_i_2_n_0 ),
        .I5(\bytes00_reg_n_0_[12] ),
        .O(\bytes00[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \bytes00[12]_i_2 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(eth_rxd[0]),
        .O(\bytes00[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes00[13]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes00[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes00[13]_i_3_n_0 ),
        .I5(\bytes00_reg_n_0_[13] ),
        .O(\bytes00[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \bytes00[13]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(ip_header_options1[2]),
        .I5(\bytes00[15]_i_5_n_0 ),
        .O(\bytes00[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \bytes00[13]_i_3 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(eth_rxd[1]),
        .O(\bytes00[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes00[14]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes00[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes00[14]_i_2_n_0 ),
        .I5(\bytes00_reg_n_0_[14] ),
        .O(\bytes00[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes00[14]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\byte_read_done[0]_i_2_n_0 ),
        .O(\bytes00[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes00[15]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes00[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes00[15]_i_3_n_0 ),
        .I5(\bytes00_reg_n_0_[15] ),
        .O(\bytes00[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA2AAAAAAAAAAAA)) 
    \bytes00[15]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes00[15]_i_5_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(\bit_count_reg[1]_rep_n_0 ),
        .O(\bytes00[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes00[15]_i_3 
       (.I0(eth_rxd[1]),
        .I1(\byte_read_done[0]_i_2_n_0 ),
        .O(\bytes00[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bytes00[15]_i_4 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg[1]_rep_n_0 ),
        .O(\bytes00[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \bytes00[15]_i_5 
       (.I0(\byte_read_done[3]_i_3_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\byte_count_reg[0]_rep__1_n_0 ),
        .O(\bytes00[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes00[1]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes00[9]_i_3_n_0 ),
        .I3(\bytes00[1]_i_2_n_0 ),
        .I4(\bytes00_reg_n_0_[1] ),
        .O(\bytes00[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h55570000)) 
    \bytes00[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes00[7]_i_3_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(eth_rstn),
        .O(\bytes00[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes00[2]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes00[10]_i_2_n_0 ),
        .I3(\bytes00[3]_i_2_n_0 ),
        .I4(\bytes00_reg_n_0_[2] ),
        .O(\bytes00[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes00[3]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes00[11]_i_3_n_0 ),
        .I3(\bytes00[3]_i_2_n_0 ),
        .I4(\bytes00_reg_n_0_[3] ),
        .O(\bytes00[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h55750000)) 
    \bytes00[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes00[7]_i_3_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(eth_rstn),
        .O(\bytes00[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes00[4]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes00[12]_i_2_n_0 ),
        .I3(\bytes00[5]_i_2_n_0 ),
        .I4(\bytes00_reg_n_0_[4] ),
        .O(\bytes00[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes00[5]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes00[13]_i_3_n_0 ),
        .I3(\bytes00[5]_i_2_n_0 ),
        .I4(\bytes00_reg_n_0_[5] ),
        .O(\bytes00[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55750000)) 
    \bytes00[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes00[7]_i_3_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(eth_rstn),
        .O(\bytes00[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes00[6]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes00[14]_i_2_n_0 ),
        .I3(\bytes00[7]_i_2_n_0 ),
        .I4(\bytes00_reg_n_0_[6] ),
        .O(\bytes00[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes00[7]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes00[15]_i_3_n_0 ),
        .I3(\bytes00[7]_i_2_n_0 ),
        .I4(\bytes00_reg_n_0_[7] ),
        .O(\bytes00[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h75550000)) 
    \bytes00[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes00[7]_i_3_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(eth_rstn),
        .O(\bytes00[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \bytes00[7]_i_3 
       (.I0(\bytes00[7]_i_4_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\byte_count_reg[0]_rep__0_n_0 ),
        .O(\bytes00[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bytes00[7]_i_4 
       (.I0(\byte_count_reg[1]_rep_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .O(\bytes00[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes00[8]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes00[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes00[8]_i_2_n_0 ),
        .I5(data_counter_max2[0]),
        .O(\bytes00[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \bytes00[8]_i_2 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(eth_rxd[0]),
        .O(\bytes00[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes00[9]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes00[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes00[9]_i_3_n_0 ),
        .I5(data_counter_max2[1]),
        .O(\bytes00[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \bytes00[9]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(ip_header_options1[2]),
        .I5(\bytes00[15]_i_5_n_0 ),
        .O(\bytes00[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \bytes00[9]_i_3 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(eth_rxd[1]),
        .O(\bytes00[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[0]_i_1_n_0 ),
        .Q(\bytes00_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[10]_i_1_n_0 ),
        .Q(data_counter_max2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[11]_i_1_n_0 ),
        .Q(data_counter_max2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[12]_i_1_n_0 ),
        .Q(\bytes00_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[13]_i_1_n_0 ),
        .Q(\bytes00_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[14]_i_1_n_0 ),
        .Q(\bytes00_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[15]_i_1_n_0 ),
        .Q(\bytes00_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[1]_i_1_n_0 ),
        .Q(\bytes00_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[2]_i_1_n_0 ),
        .Q(\bytes00_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[3]_i_1_n_0 ),
        .Q(\bytes00_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[4]_i_1_n_0 ),
        .Q(\bytes00_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[5]_i_1_n_0 ),
        .Q(\bytes00_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[6]_i_1_n_0 ),
        .Q(\bytes00_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[7]_i_1_n_0 ),
        .Q(\bytes00_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[8]_i_1_n_0 ),
        .Q(data_counter_max2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes00_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes00[9]_i_1_n_0 ),
        .Q(data_counter_max2[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes01[0]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[8]_i_2_n_0 ),
        .I3(\bytes01[1]_i_2_n_0 ),
        .I4(bytes01[0]),
        .O(\bytes01[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes01[10]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[10]_i_2_n_0 ),
        .I3(\bytes01[11]_i_3_n_0 ),
        .I4(bytes01[10]),
        .O(\bytes01[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \bytes01[10]_i_2 
       (.I0(\bytes01[15]_i_4_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(eth_rxd[0]),
        .O(\bytes01[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes01[11]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[11]_i_2_n_0 ),
        .I3(\bytes01[11]_i_3_n_0 ),
        .I4(bytes01[11]),
        .O(\bytes01[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \bytes01[11]_i_2 
       (.I0(\bytes01[15]_i_4_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(eth_rxd[1]),
        .O(\bytes01[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5755555500000000)) 
    \bytes01[11]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes01[15]_i_4_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(\bytes01[15]_i_5_n_0 ),
        .I5(eth_rstn),
        .O(\bytes01[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes01[12]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[12]_i_2_n_0 ),
        .I3(\bytes01[13]_i_3_n_0 ),
        .I4(bytes01[12]),
        .O(\bytes01[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \bytes01[12]_i_2 
       (.I0(\bytes01[15]_i_4_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(eth_rxd[0]),
        .O(\bytes01[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes01[13]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[13]_i_2_n_0 ),
        .I3(\bytes01[13]_i_3_n_0 ),
        .I4(bytes01[13]),
        .O(\bytes01[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \bytes01[13]_i_2 
       (.I0(\bytes01[15]_i_4_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(eth_rxd[1]),
        .O(\bytes01[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5755555500000000)) 
    \bytes01[13]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes01[15]_i_4_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bytes01[15]_i_5_n_0 ),
        .I5(eth_rstn),
        .O(\bytes01[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes01[14]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[14]_i_2_n_0 ),
        .I3(\bytes01[15]_i_3_n_0 ),
        .I4(bytes01[14]),
        .O(\bytes01[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \bytes01[14]_i_2 
       (.I0(\bit_count_reg[0]_rep_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bytes01[15]_i_4_n_0 ),
        .I3(eth_rxd[0]),
        .O(\bytes01[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes01[15]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[15]_i_2_n_0 ),
        .I3(\bytes01[15]_i_3_n_0 ),
        .I4(bytes01[15]),
        .O(\bytes01[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \bytes01[15]_i_2 
       (.I0(\bit_count_reg[0]_rep_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bytes01[15]_i_4_n_0 ),
        .I3(eth_rxd[1]),
        .O(\bytes01[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555D55500000000)) 
    \bytes01[15]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes01[15]_i_5_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bytes01[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes01[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \bytes01[15]_i_4 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[4] ),
        .I5(\byte_count_reg_n_0_[3] ),
        .O(\bytes01[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FE0000)) 
    \bytes01[15]_i_5 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\bytes03[13]_i_4_n_0 ),
        .O(\bytes01[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes01[1]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[9]_i_2_n_0 ),
        .I3(\bytes01[1]_i_2_n_0 ),
        .I4(bytes01[1]),
        .O(\bytes01[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    \bytes01[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes01[7]_i_3_n_0 ),
        .I2(\bytes01[15]_i_4_n_0 ),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(ip_header_options1[2]),
        .I5(eth_rstn),
        .O(\bytes01[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes01[2]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[10]_i_2_n_0 ),
        .I3(\bytes01[3]_i_2_n_0 ),
        .I4(bytes01[2]),
        .O(\bytes01[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes01[3]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[11]_i_2_n_0 ),
        .I3(\bytes01[3]_i_2_n_0 ),
        .I4(bytes01[3]),
        .O(\bytes01[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5557555500000000)) 
    \bytes01[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes01[7]_i_3_n_0 ),
        .I2(\bytes01[15]_i_4_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bit_count_reg[0]_rep_n_0 ),
        .I5(eth_rstn),
        .O(\bytes01[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes01[4]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[12]_i_2_n_0 ),
        .I3(\bytes01[5]_i_2_n_0 ),
        .I4(bytes01[4]),
        .O(\bytes01[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes01[5]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[13]_i_2_n_0 ),
        .I3(\bytes01[5]_i_2_n_0 ),
        .I4(bytes01[5]),
        .O(\bytes01[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5557555500000000)) 
    \bytes01[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes01[7]_i_3_n_0 ),
        .I2(\bytes01[15]_i_4_n_0 ),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(ip_header_options1[2]),
        .I5(eth_rstn),
        .O(\bytes01[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes01[6]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[14]_i_2_n_0 ),
        .I3(\bytes01[7]_i_2_n_0 ),
        .I4(bytes01[6]),
        .O(\bytes01[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes01[7]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[15]_i_2_n_0 ),
        .I3(\bytes01[7]_i_2_n_0 ),
        .I4(bytes01[7]),
        .O(\bytes01[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555755500000000)) 
    \bytes01[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes01[7]_i_3_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bytes01[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes01[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5557FFFFFFFF)) 
    \bytes01[7]_i_3 
       (.I0(\bytes03[7]_i_3_n_0 ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_read_done[3]_i_4_n_0 ),
        .I5(\byte_read_done[3]_i_3_n_0 ),
        .O(\bytes01[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes01[8]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[8]_i_2_n_0 ),
        .I3(\bytes01[9]_i_3_n_0 ),
        .I4(bytes01[8]),
        .O(\bytes01[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \bytes01[8]_i_2 
       (.I0(\bytes01[15]_i_4_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(eth_rxd[0]),
        .O(\bytes01[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes01[9]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes01[9]_i_2_n_0 ),
        .I3(\bytes01[9]_i_3_n_0 ),
        .I4(bytes01[9]),
        .O(\bytes01[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \bytes01[9]_i_2 
       (.I0(\bytes01[15]_i_4_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(eth_rxd[1]),
        .O(\bytes01[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5557555500000000)) 
    \bytes01[9]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes01[15]_i_4_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bytes01[15]_i_5_n_0 ),
        .I5(eth_rstn),
        .O(\bytes01[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[0]_i_1_n_0 ),
        .Q(bytes01[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[10]_i_1_n_0 ),
        .Q(bytes01[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[11]_i_1_n_0 ),
        .Q(bytes01[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[12]_i_1_n_0 ),
        .Q(bytes01[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[13]_i_1_n_0 ),
        .Q(bytes01[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[14]_i_1_n_0 ),
        .Q(bytes01[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[15]_i_1_n_0 ),
        .Q(bytes01[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[1]_i_1_n_0 ),
        .Q(bytes01[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[2]_i_1_n_0 ),
        .Q(bytes01[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[3]_i_1_n_0 ),
        .Q(bytes01[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[4]_i_1_n_0 ),
        .Q(bytes01[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[5]_i_1_n_0 ),
        .Q(bytes01[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[6]_i_1_n_0 ),
        .Q(bytes01[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[7]_i_1_n_0 ),
        .Q(bytes01[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[8]_i_1_n_0 ),
        .Q(bytes01[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes01_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes01[9]_i_1_n_0 ),
        .Q(bytes01[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \bytes02[0]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\dest_mac[12]_i_3_n_0 ),
        .I4(\bytes02[1]_i_2_n_0 ),
        .I5(bytes02[0]),
        .O(\bytes02[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes02[10]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\dest_mac[12]_i_3_n_0 ),
        .I4(\bytes02[11]_i_2_n_0 ),
        .I5(bytes02[10]),
        .O(\bytes02[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes02[11]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bytes02[13]_i_2_n_0 ),
        .I4(\bytes02[11]_i_2_n_0 ),
        .I5(bytes02[11]),
        .O(\bytes02[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h55750000)) 
    \bytes02[11]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes02[15]_i_3_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(eth_rstn),
        .O(\bytes02[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes02[12]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\dest_mac[12]_i_3_n_0 ),
        .I4(\bytes02[13]_i_3_n_0 ),
        .I5(bytes02[12]),
        .O(\bytes02[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes02[13]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes02[13]_i_2_n_0 ),
        .I4(\bytes02[13]_i_3_n_0 ),
        .I5(bytes02[13]),
        .O(\bytes02[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes02[13]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\dest_mac[12]_i_4_n_0 ),
        .O(\bytes02[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h55750000)) 
    \bytes02[13]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes02[15]_i_3_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(eth_rstn),
        .O(\bytes02[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \bytes02[14]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\dest_mac[12]_i_3_n_0 ),
        .I4(\bytes02[15]_i_2_n_0 ),
        .I5(bytes02[14]),
        .O(\bytes02[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \bytes02[15]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[47]_i_2_n_0 ),
        .I3(\dest_mac[15]_i_2_n_0 ),
        .I4(\bytes02[15]_i_2_n_0 ),
        .I5(bytes02[15]),
        .O(\bytes02[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h75550000)) 
    \bytes02[15]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes02[15]_i_3_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(eth_rstn),
        .O(\bytes02[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \bytes02[15]_i_3 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\byte_count_reg[0]_rep_n_0 ),
        .I4(\dest_mac[12]_i_4_n_0 ),
        .I5(\byte_read_done[3]_i_3_n_0 ),
        .O(\bytes02[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \bytes02[1]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes02[13]_i_2_n_0 ),
        .I4(\bytes02[1]_i_2_n_0 ),
        .I5(bytes02[1]),
        .O(\bytes02[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h55570000)) 
    \bytes02[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes02[7]_i_3_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(eth_rstn),
        .O(\bytes02[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes02[2]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\dest_mac[12]_i_3_n_0 ),
        .I4(\bytes02[3]_i_2_n_0 ),
        .I5(bytes02[2]),
        .O(\bytes02[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes02[3]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bytes02[13]_i_2_n_0 ),
        .I4(\bytes02[3]_i_2_n_0 ),
        .I5(bytes02[3]),
        .O(\bytes02[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h55750000)) 
    \bytes02[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes02[7]_i_3_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(eth_rstn),
        .O(\bytes02[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes02[4]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\dest_mac[12]_i_3_n_0 ),
        .I4(\bytes02[5]_i_2_n_0 ),
        .I5(bytes02[4]),
        .O(\bytes02[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes02[5]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes02[13]_i_2_n_0 ),
        .I4(\bytes02[5]_i_2_n_0 ),
        .I5(bytes02[5]),
        .O(\bytes02[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h55750000)) 
    \bytes02[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes02[7]_i_3_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(eth_rstn),
        .O(\bytes02[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \bytes02[6]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\dest_mac[12]_i_3_n_0 ),
        .I4(\bytes02[7]_i_2_n_0 ),
        .I5(bytes02[6]),
        .O(\bytes02[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \bytes02[7]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes02[13]_i_2_n_0 ),
        .I4(\bytes02[7]_i_2_n_0 ),
        .I5(bytes02[7]),
        .O(\bytes02[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h75550000)) 
    \bytes02[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes02[7]_i_3_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(eth_rstn),
        .O(\bytes02[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \bytes02[7]_i_3 
       (.I0(\dest_mac[12]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_3_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .I4(\state_reg[1]_rep_n_0 ),
        .I5(\state_reg_n_0_[2] ),
        .O(\bytes02[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \bytes02[8]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\dest_mac[12]_i_3_n_0 ),
        .I4(\bytes02[9]_i_2_n_0 ),
        .I5(bytes02[8]),
        .O(\bytes02[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \bytes02[9]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes02[13]_i_2_n_0 ),
        .I4(\bytes02[9]_i_2_n_0 ),
        .I5(bytes02[9]),
        .O(\bytes02[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h55570000)) 
    \bytes02[9]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes02[15]_i_3_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(eth_rstn),
        .O(\bytes02[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[0]_i_1_n_0 ),
        .Q(bytes02[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[10]_i_1_n_0 ),
        .Q(bytes02[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[11]_i_1_n_0 ),
        .Q(bytes02[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[12]_i_1_n_0 ),
        .Q(bytes02[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[13]_i_1_n_0 ),
        .Q(bytes02[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[14]_i_1_n_0 ),
        .Q(bytes02[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[15]_i_1_n_0 ),
        .Q(bytes02[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[1]_i_1_n_0 ),
        .Q(bytes02[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[2]_i_1_n_0 ),
        .Q(bytes02[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[3]_i_1_n_0 ),
        .Q(bytes02[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[4]_i_1_n_0 ),
        .Q(bytes02[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[5]_i_1_n_0 ),
        .Q(bytes02[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[6]_i_1_n_0 ),
        .Q(bytes02[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[7]_i_1_n_0 ),
        .Q(bytes02[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[8]_i_1_n_0 ),
        .Q(bytes02[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes02_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes02[9]_i_1_n_0 ),
        .Q(bytes02[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes03[0]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[1]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[8]_i_2_n_0 ),
        .I5(bytes03[0]),
        .O(\bytes03[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes03[10]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[10]_i_2_n_0 ),
        .I5(bytes03[10]),
        .O(\bytes03[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \bytes03[10]_i_2 
       (.I0(\byte_read_done[3]_i_6_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(eth_rxd[0]),
        .O(\bytes03[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes03[11]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[11]_i_3_n_0 ),
        .I5(bytes03[11]),
        .O(\bytes03[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \bytes03[11]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_6_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(\bytes03[13]_i_4_n_0 ),
        .I5(\bytes03[13]_i_5_n_0 ),
        .O(\bytes03[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \bytes03[11]_i_3 
       (.I0(\byte_read_done[3]_i_6_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(eth_rxd[1]),
        .O(\bytes03[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes03[12]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[12]_i_2_n_0 ),
        .I5(bytes03[12]),
        .O(\bytes03[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \bytes03[12]_i_2 
       (.I0(\byte_read_done[3]_i_6_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(eth_rxd[0]),
        .O(\bytes03[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes03[13]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[13]_i_3_n_0 ),
        .I5(bytes03[13]),
        .O(\bytes03[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \bytes03[13]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_6_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bytes03[13]_i_4_n_0 ),
        .I5(\bytes03[13]_i_5_n_0 ),
        .O(\bytes03[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \bytes03[13]_i_3 
       (.I0(\byte_read_done[3]_i_6_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(eth_rxd[1]),
        .O(\bytes03[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \bytes03[13]_i_4 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep_n_0 ),
        .O(\bytes03[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \bytes03[13]_i_5 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .O(\bytes03[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes03[14]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes03[14]_i_2_n_0 ),
        .I3(\bytes03[15]_i_3_n_0 ),
        .I4(bytes03[14]),
        .O(\bytes03[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes03[14]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\byte_read_done[3]_i_2_n_0 ),
        .O(\bytes03[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes03[15]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes03[15]_i_2_n_0 ),
        .I3(\bytes03[15]_i_3_n_0 ),
        .I4(bytes03[15]),
        .O(\bytes03[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes03[15]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\byte_read_done[3]_i_2_n_0 ),
        .O(\bytes03[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \bytes03[15]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes03[15]_i_4_n_0 ),
        .I2(\byte_read_done[3]_i_2_n_0 ),
        .I3(eth_rstn),
        .O(\bytes03[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \bytes03[15]_i_4 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\byte_count_reg[0]_rep_n_0 ),
        .I4(\byte_read_done[3]_i_6_n_0 ),
        .I5(\bytes03[13]_i_5_n_0 ),
        .O(\bytes03[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes03[1]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[1]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[9]_i_3_n_0 ),
        .I5(bytes03[1]),
        .O(\bytes03[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \bytes03[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_6_n_0 ),
        .I2(\bytes03[13]_i_5_n_0 ),
        .I3(\bytes03[7]_i_3_n_0 ),
        .I4(\bit_count_reg[0]_rep_n_0 ),
        .I5(ip_header_options1[2]),
        .O(\bytes03[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes03[2]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[3]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[10]_i_2_n_0 ),
        .I5(bytes03[2]),
        .O(\bytes03[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes03[3]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[3]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[11]_i_3_n_0 ),
        .I5(bytes03[3]),
        .O(\bytes03[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \bytes03[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_6_n_0 ),
        .I2(\bytes03[13]_i_5_n_0 ),
        .I3(\bytes03[7]_i_3_n_0 ),
        .I4(ip_header_options1[2]),
        .I5(\bit_count_reg[0]_rep_n_0 ),
        .O(\bytes03[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes03[4]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[5]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[12]_i_2_n_0 ),
        .I5(bytes03[4]),
        .O(\bytes03[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes03[5]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[5]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[13]_i_3_n_0 ),
        .I5(bytes03[5]),
        .O(\bytes03[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \bytes03[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_6_n_0 ),
        .I2(\bytes03[13]_i_5_n_0 ),
        .I3(\bytes03[7]_i_3_n_0 ),
        .I4(\bit_count_reg[0]_rep_n_0 ),
        .I5(ip_header_options1[2]),
        .O(\bytes03[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes03[6]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[7]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[14]_i_2_n_0 ),
        .I5(bytes03[6]),
        .O(\bytes03[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes03[7]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[7]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[15]_i_2_n_0 ),
        .I5(bytes03[7]),
        .O(\bytes03[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \bytes03[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_6_n_0 ),
        .I2(\bytes03[13]_i_5_n_0 ),
        .I3(\bytes03[7]_i_3_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(\bit_count_reg[1]_rep_n_0 ),
        .O(\bytes03[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \bytes03[7]_i_3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .O(\bytes03[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes03[8]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[8]_i_2_n_0 ),
        .I5(bytes03[8]),
        .O(\bytes03[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \bytes03[8]_i_2 
       (.I0(\byte_read_done[3]_i_6_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(eth_rxd[0]),
        .O(\bytes03[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes03[9]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes03[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes03[9]_i_3_n_0 ),
        .I5(bytes03[9]),
        .O(\bytes03[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \bytes03[9]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_6_n_0 ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bytes03[13]_i_4_n_0 ),
        .I5(\bytes03[13]_i_5_n_0 ),
        .O(\bytes03[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \bytes03[9]_i_3 
       (.I0(\byte_read_done[3]_i_6_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(eth_rxd[1]),
        .O(\bytes03[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[0]_i_1_n_0 ),
        .Q(bytes03[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[10]_i_1_n_0 ),
        .Q(bytes03[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[11]_i_1_n_0 ),
        .Q(bytes03[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[12]_i_1_n_0 ),
        .Q(bytes03[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[13]_i_1_n_0 ),
        .Q(bytes03[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[14]_i_1_n_0 ),
        .Q(bytes03[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[15]_i_1_n_0 ),
        .Q(bytes03[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[1]_i_1_n_0 ),
        .Q(bytes03[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[2]_i_1_n_0 ),
        .Q(bytes03[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[3]_i_1_n_0 ),
        .Q(bytes03[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[4]_i_1_n_0 ),
        .Q(bytes03[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[5]_i_1_n_0 ),
        .Q(bytes03[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[6]_i_1_n_0 ),
        .Q(bytes03[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[7]_i_1_n_0 ),
        .Q(bytes03[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[8]_i_1_n_0 ),
        .Q(bytes03[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes03_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes03[9]_i_1_n_0 ),
        .Q(bytes03[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes04[0]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[1]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[8]_i_2_n_0 ),
        .I5(bytes04[0]),
        .O(\bytes04[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes04[10]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[10]_i_2_n_0 ),
        .I5(bytes04[10]),
        .O(\bytes04[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \bytes04[10]_i_2 
       (.I0(\bit_count_reg[1]_rep_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\state[2]_i_9__0_n_0 ),
        .I3(eth_rxd[0]),
        .O(\bytes04[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes04[11]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[11]_i_3_n_0 ),
        .I5(bytes04[11]),
        .O(\bytes04[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    \bytes04[11]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\state[2]_i_9__0_n_0 ),
        .I4(\dest_mac[39]_i_4_n_0 ),
        .I5(\bytes00[15]_i_5_n_0 ),
        .O(\bytes04[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \bytes04[11]_i_3 
       (.I0(\bit_count_reg[1]_rep_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\state[2]_i_9__0_n_0 ),
        .I3(eth_rxd[1]),
        .O(\bytes04[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes04[12]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[12]_i_2_n_0 ),
        .I5(bytes04[12]),
        .O(\bytes04[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \bytes04[12]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\state[2]_i_9__0_n_0 ),
        .I3(eth_rxd[0]),
        .O(\bytes04[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes04[13]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[13]_i_3_n_0 ),
        .I5(bytes04[13]),
        .O(\bytes04[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    \bytes04[13]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\state[2]_i_9__0_n_0 ),
        .I4(\dest_mac[39]_i_4_n_0 ),
        .I5(\bytes00[15]_i_5_n_0 ),
        .O(\bytes04[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \bytes04[13]_i_3 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\state[2]_i_9__0_n_0 ),
        .I3(eth_rxd[1]),
        .O(\bytes04[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes04[14]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[14]_i_2_n_0 ),
        .I5(bytes04[14]),
        .O(\bytes04[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes04[14]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\bytes04[15]_i_4_n_0 ),
        .O(\bytes04[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes04[15]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[15]_i_3_n_0 ),
        .I5(bytes04[15]),
        .O(\bytes04[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \bytes04[15]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\dest_mac[39]_i_4_n_0 ),
        .I2(\bytes00[15]_i_5_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(\state[2]_i_9__0_n_0 ),
        .O(\bytes04[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes04[15]_i_3 
       (.I0(eth_rxd[1]),
        .I1(\bytes04[15]_i_4_n_0 ),
        .O(\bytes04[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bytes04[15]_i_4 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\state[2]_i_9__0_n_0 ),
        .O(\bytes04[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes04[1]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[1]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[9]_i_3_n_0 ),
        .I5(bytes04[1]),
        .O(\bytes04[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \bytes04[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\dest_mac[39]_i_4_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\bytes03[7]_i_3_n_0 ),
        .I4(\source_mac[33]_i_2_n_0 ),
        .I5(\state[2]_i_9__0_n_0 ),
        .O(\bytes04[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes04[2]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[3]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[10]_i_2_n_0 ),
        .I5(bytes04[2]),
        .O(\bytes04[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes04[3]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[3]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[11]_i_3_n_0 ),
        .I5(bytes04[3]),
        .O(\bytes04[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \bytes04[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\dest_mac[39]_i_4_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\bytes03[7]_i_3_n_0 ),
        .I4(\source_mac[35]_i_2_n_0 ),
        .I5(\state[2]_i_9__0_n_0 ),
        .O(\bytes04[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes04[4]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[5]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[12]_i_2_n_0 ),
        .I5(bytes04[4]),
        .O(\bytes04[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes04[5]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[5]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[13]_i_3_n_0 ),
        .I5(bytes04[5]),
        .O(\bytes04[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \bytes04[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\dest_mac[39]_i_4_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\bytes03[7]_i_3_n_0 ),
        .I4(\source_mac[37]_i_2_n_0 ),
        .I5(\state[2]_i_9__0_n_0 ),
        .O(\bytes04[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes04[6]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes04[14]_i_2_n_0 ),
        .I3(\bytes04[7]_i_2_n_0 ),
        .I4(bytes04[6]),
        .O(\bytes04[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes04[7]_i_1 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes04[15]_i_3_n_0 ),
        .I3(\bytes04[7]_i_2_n_0 ),
        .I4(bytes04[7]),
        .O(\bytes04[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD555555500000000)) 
    \bytes04[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\dest_mac[39]_i_4_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\bytes03[7]_i_3_n_0 ),
        .I4(\bytes04[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes04[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes04[8]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[8]_i_2_n_0 ),
        .I5(bytes04[8]),
        .O(\bytes04[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \bytes04[8]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\state[2]_i_9__0_n_0 ),
        .I3(eth_rxd[0]),
        .O(\bytes04[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes04[9]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes04[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes04[9]_i_3_n_0 ),
        .I5(bytes04[9]),
        .O(\bytes04[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \bytes04[9]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\state[2]_i_9__0_n_0 ),
        .I4(\dest_mac[39]_i_4_n_0 ),
        .I5(\bytes00[15]_i_5_n_0 ),
        .O(\bytes04[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \bytes04[9]_i_3 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\state[2]_i_9__0_n_0 ),
        .I3(eth_rxd[1]),
        .O(\bytes04[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[0]_i_1_n_0 ),
        .Q(bytes04[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[10]_i_1_n_0 ),
        .Q(bytes04[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[11]_i_1_n_0 ),
        .Q(bytes04[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[12]_i_1_n_0 ),
        .Q(bytes04[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[13]_i_1_n_0 ),
        .Q(bytes04[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[14]_i_1_n_0 ),
        .Q(bytes04[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[15]_i_1_n_0 ),
        .Q(bytes04[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[1]_i_1_n_0 ),
        .Q(bytes04[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[2]_i_1_n_0 ),
        .Q(bytes04[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[3]_i_1_n_0 ),
        .Q(bytes04[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[4]_i_1_n_0 ),
        .Q(bytes04[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[5]_i_1_n_0 ),
        .Q(bytes04[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[6]_i_1_n_0 ),
        .Q(bytes04[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[7]_i_1_n_0 ),
        .Q(bytes04[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[8]_i_1_n_0 ),
        .Q(bytes04[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes04_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes04[9]_i_1_n_0 ),
        .Q(bytes04[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes05[0]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes05[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[1]_i_2_n_0 ),
        .I5(bytes05[0]),
        .O(\bytes05[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes05[10]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes05[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[11]_i_3_n_0 ),
        .I5(bytes05[10]),
        .O(\bytes05[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes05[11]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes05[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[11]_i_3_n_0 ),
        .I5(bytes05[11]),
        .O(\bytes05[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \bytes05[11]_i_2 
       (.I0(\byte_read_done[5]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .O(\bytes05[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5D55555500000000)) 
    \bytes05[11]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[5]_i_2_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bytes05[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes05[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes05[12]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes05[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[13]_i_3_n_0 ),
        .I5(bytes05[12]),
        .O(\bytes05[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes05[13]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes05[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[13]_i_3_n_0 ),
        .I5(bytes05[13]),
        .O(\bytes05[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \bytes05[13]_i_2 
       (.I0(\byte_read_done[5]_i_2_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .O(\bytes05[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5D55555500000000)) 
    \bytes05[13]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[5]_i_2_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\bytes05[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes05[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes05[14]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes05[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[15]_i_3_n_0 ),
        .I5(bytes05[14]),
        .O(\bytes05[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes05[15]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes05[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[15]_i_3_n_0 ),
        .I5(bytes05[15]),
        .O(\bytes05[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \bytes05[15]_i_2 
       (.I0(\byte_read_done[5]_i_2_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .O(\bytes05[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD555555500000000)) 
    \bytes05[15]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes05[15]_i_4_n_0 ),
        .I2(\byte_read_done[5]_i_2_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rstn),
        .O(\bytes05[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020202000)) 
    \bytes05[15]_i_4 
       (.I0(\byte_read_done[5]_i_2_n_0 ),
        .I1(\bytes04[15]_i_4_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_read_done[3]_i_4_n_0 ),
        .I5(\bytes03[13]_i_4_n_0 ),
        .O(\bytes05[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes05[1]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes05[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[1]_i_2_n_0 ),
        .I5(bytes05[1]),
        .O(\bytes05[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555557500000000)) 
    \bytes05[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes05[7]_i_3_n_0 ),
        .I2(\byte_read_done[5]_i_2_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rstn),
        .O(\bytes05[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes05[2]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes05[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[3]_i_2_n_0 ),
        .I5(bytes05[2]),
        .O(\bytes05[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes05[3]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes05[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[3]_i_2_n_0 ),
        .I5(bytes05[3]),
        .O(\bytes05[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5575555500000000)) 
    \bytes05[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes05[7]_i_3_n_0 ),
        .I2(\byte_read_done[5]_i_2_n_0 ),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(eth_rstn),
        .O(\bytes05[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes05[4]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes05[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[5]_i_2_n_0 ),
        .I5(bytes05[4]),
        .O(\bytes05[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes05[5]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes05[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[5]_i_2_n_0 ),
        .I5(bytes05[5]),
        .O(\bytes05[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5575555500000000)) 
    \bytes05[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes05[7]_i_3_n_0 ),
        .I2(\byte_read_done[5]_i_2_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rstn),
        .O(\bytes05[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes05[6]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes05[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[7]_i_2_n_0 ),
        .I5(bytes05[6]),
        .O(\bytes05[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes05[7]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes05[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[7]_i_2_n_0 ),
        .I5(bytes05[7]),
        .O(\bytes05[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7555555500000000)) 
    \bytes05[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes05[7]_i_3_n_0 ),
        .I2(\byte_read_done[5]_i_2_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rstn),
        .O(\bytes05[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFFFFFFFFFFF)) 
    \bytes05[7]_i_3 
       (.I0(\bytes03[7]_i_3_n_0 ),
        .I1(\bytes04[15]_i_4_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_read_done[3]_i_4_n_0 ),
        .I5(\byte_read_done[5]_i_2_n_0 ),
        .O(\bytes05[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes05[8]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes05[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[9]_i_3_n_0 ),
        .I5(bytes05[8]),
        .O(\bytes05[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes05[9]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes05[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes05[9]_i_3_n_0 ),
        .I5(bytes05[9]),
        .O(\bytes05[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bytes05[9]_i_2 
       (.I0(\byte_read_done[5]_i_2_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .O(\bytes05[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555D555500000000)) 
    \bytes05[9]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[5]_i_2_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\bytes05[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes05[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[0]_i_1_n_0 ),
        .Q(bytes05[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[10]_i_1_n_0 ),
        .Q(bytes05[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[11]_i_1_n_0 ),
        .Q(bytes05[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[12]_i_1_n_0 ),
        .Q(bytes05[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[13]_i_1_n_0 ),
        .Q(bytes05[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[14]_i_1_n_0 ),
        .Q(bytes05[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[15]_i_1_n_0 ),
        .Q(bytes05[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[1]_i_1_n_0 ),
        .Q(bytes05[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[2]_i_1_n_0 ),
        .Q(bytes05[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[3]_i_1_n_0 ),
        .Q(bytes05[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[4]_i_1_n_0 ),
        .Q(bytes05[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[5]_i_1_n_0 ),
        .Q(bytes05[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[6]_i_1_n_0 ),
        .Q(bytes05[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[7]_i_1_n_0 ),
        .Q(bytes05[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[8]_i_1_n_0 ),
        .Q(bytes05[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes05_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes05[9]_i_1_n_0 ),
        .Q(bytes05[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes06[0]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes06[1]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\eth_prot_type[8]_i_2_n_0 ),
        .I5(bytes06[0]),
        .O(\bytes06[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes06[10]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes06[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\eth_prot_type[10]_i_2_n_0 ),
        .I5(bytes06[10]),
        .O(\bytes06[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes06[11]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes06[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\eth_prot_type[11]_i_2_n_0 ),
        .I5(bytes06[11]),
        .O(\bytes06[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \bytes06[11]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes06[13]_i_3_n_0 ),
        .I2(\source_mac[35]_i_2_n_0 ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .I4(\byte_count_reg[1]_rep_n_0 ),
        .I5(\byte_read_done[6]_i_3_n_0 ),
        .O(\bytes06[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes06[12]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes06[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\eth_prot_type[12]_i_2_n_0 ),
        .I5(bytes06[12]),
        .O(\bytes06[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes06[13]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes06[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\eth_prot_type[13]_i_2_n_0 ),
        .I5(bytes06[13]),
        .O(\bytes06[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \bytes06[13]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes06[13]_i_3_n_0 ),
        .I2(\source_mac[37]_i_2_n_0 ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .I4(\byte_count_reg[1]_rep_n_0 ),
        .I5(\byte_read_done[6]_i_3_n_0 ),
        .O(\bytes06[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \bytes06[13]_i_3 
       (.I0(\state[2]_i_9__0_n_0 ),
        .I1(\bytes06[13]_i_4_n_0 ),
        .I2(\state[3]_i_14_n_0 ),
        .I3(\bytes06[13]_i_5_n_0 ),
        .I4(\byte_read_done[5]_i_2_n_0 ),
        .O(\bytes06[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \bytes06[13]_i_4 
       (.I0(unknown_request1_reg_n_0),
        .I1(unknown_request4_reg_n_0),
        .I2(unknown_request3_reg_n_0),
        .I3(unknown_request2),
        .I4(start_crc_i_2_n_0),
        .I5(\byte_read_done[3]_i_4_n_0 ),
        .O(\bytes06[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \bytes06[13]_i_5 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .O(\bytes06[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes06[14]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\eth_prot_type[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes06[15]_i_2_n_0 ),
        .I5(bytes06[14]),
        .O(\bytes06[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes06[15]_i_1 
       (.I0(\eth_prot_type[15]_i_2_n_0 ),
        .I1(eth_rxd[1]),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes06[15]_i_2_n_0 ),
        .I5(bytes06[15]),
        .O(\bytes06[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bytes06[15]_i_2 
       (.I0(eth_rstn),
        .I1(\bytes06[15]_i_3_n_0 ),
        .O(\bytes06[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \bytes06[15]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes06[13]_i_3_n_0 ),
        .I2(\byte_read_done[6]_i_2_n_0 ),
        .I3(\byte_count_reg[0]_rep__0_n_0 ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\byte_read_done[6]_i_3_n_0 ),
        .O(\bytes06[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes06[1]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes06[1]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\eth_prot_type[9]_i_2_n_0 ),
        .I5(bytes06[1]),
        .O(\bytes06[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \bytes06[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes06[13]_i_3_n_0 ),
        .I2(\byte_count[1]_i_5_n_0 ),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(\byte_count_reg[0]_rep_n_0 ),
        .O(\bytes06[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes06[2]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes06[3]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\eth_prot_type[10]_i_2_n_0 ),
        .I5(bytes06[2]),
        .O(\bytes06[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes06[3]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes06[3]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\eth_prot_type[11]_i_2_n_0 ),
        .I5(bytes06[3]),
        .O(\bytes06[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \bytes06[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes06[13]_i_3_n_0 ),
        .I2(\byte_count[1]_i_5_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(\byte_count_reg[0]_rep_n_0 ),
        .O(\bytes06[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes06[4]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes06[5]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\eth_prot_type[12]_i_2_n_0 ),
        .I5(bytes06[4]),
        .O(\bytes06[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes06[5]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes06[5]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\eth_prot_type[13]_i_2_n_0 ),
        .I5(bytes06[5]),
        .O(\bytes06[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \bytes06[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes06[13]_i_3_n_0 ),
        .I2(\byte_count[1]_i_5_n_0 ),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(\byte_count_reg[0]_rep__0_n_0 ),
        .O(\bytes06[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes06[6]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\eth_prot_type[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes06[7]_i_2_n_0 ),
        .I5(bytes06[6]),
        .O(\bytes06[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes06[7]_i_1 
       (.I0(\eth_prot_type[15]_i_2_n_0 ),
        .I1(eth_rxd[1]),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes06[7]_i_2_n_0 ),
        .I5(bytes06[7]),
        .O(\bytes06[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bytes06[7]_i_2 
       (.I0(eth_rstn),
        .I1(\bytes06[7]_i_3_n_0 ),
        .O(\bytes06[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    \bytes06[7]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes06[13]_i_3_n_0 ),
        .I2(\byte_read_done[6]_i_3_n_0 ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(\byte_count_reg[0]_rep__0_n_0 ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(\bytes06[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes06[8]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes06[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\eth_prot_type[8]_i_2_n_0 ),
        .I5(bytes06[8]),
        .O(\bytes06[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes06[9]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes06[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\eth_prot_type[9]_i_2_n_0 ),
        .I5(bytes06[9]),
        .O(\bytes06[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \bytes06[9]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes06[13]_i_3_n_0 ),
        .I2(\source_mac[33]_i_2_n_0 ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .I4(\byte_count_reg[1]_rep_n_0 ),
        .I5(\byte_read_done[6]_i_3_n_0 ),
        .O(\bytes06[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[0]_i_1_n_0 ),
        .Q(bytes06[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[10]_i_1_n_0 ),
        .Q(bytes06[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[11]_i_1_n_0 ),
        .Q(bytes06[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[12]_i_1_n_0 ),
        .Q(bytes06[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[13]_i_1_n_0 ),
        .Q(bytes06[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[14]_i_1_n_0 ),
        .Q(bytes06[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[15]_i_1_n_0 ),
        .Q(bytes06[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[1]_i_1_n_0 ),
        .Q(bytes06[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[2]_i_1_n_0 ),
        .Q(bytes06[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[3]_i_1_n_0 ),
        .Q(bytes06[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[4]_i_1_n_0 ),
        .Q(bytes06[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[5]_i_1_n_0 ),
        .Q(bytes06[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[6]_i_1_n_0 ),
        .Q(bytes06[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[7]_i_1_n_0 ),
        .Q(bytes06[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[8]_i_1_n_0 ),
        .Q(bytes06[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes06_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes06[9]_i_1_n_0 ),
        .Q(bytes06[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes07[0]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes07[8]_i_2_n_0 ),
        .I3(\bytes07[1]_i_2_n_0 ),
        .I4(bytes07[0]),
        .O(\bytes07[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes07[10]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes07[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes07[10]_i_2_n_0 ),
        .I5(bytes07[10]),
        .O(\bytes07[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes07[10]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\bytes07[11]_i_4_n_0 ),
        .O(\bytes07[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes07[11]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes07[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes07[11]_i_3_n_0 ),
        .I5(bytes07[11]),
        .O(\bytes07[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA2AAAAAAAAAAAA)) 
    \bytes07[11]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[6]_i_3_n_0 ),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(\bytes07[15]_i_4_n_0 ),
        .O(\bytes07[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes07[11]_i_3 
       (.I0(eth_rxd[1]),
        .I1(\bytes07[11]_i_4_n_0 ),
        .O(\bytes07[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \bytes07[11]_i_4 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(\source_mac[35]_i_2_n_0 ),
        .O(\bytes07[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes07[12]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes07[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes07[12]_i_2_n_0 ),
        .I5(bytes07[12]),
        .O(\bytes07[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes07[12]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\bytes07[13]_i_4_n_0 ),
        .O(\bytes07[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes07[13]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes07[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes07[13]_i_3_n_0 ),
        .I5(bytes07[13]),
        .O(\bytes07[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA2AAAAAAAAAAAA)) 
    \bytes07[13]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[6]_i_3_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(\bytes07[15]_i_4_n_0 ),
        .O(\bytes07[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes07[13]_i_3 
       (.I0(eth_rxd[1]),
        .I1(\bytes07[13]_i_4_n_0 ),
        .O(\bytes07[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \bytes07[13]_i_4 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(\source_mac[37]_i_2_n_0 ),
        .O(\bytes07[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes07[14]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes07[14]_i_2_n_0 ),
        .I3(\bytes07[15]_i_3_n_0 ),
        .I4(bytes07[14]),
        .O(\bytes07[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes07[14]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\byte_read_done[7]_i_3_n_0 ),
        .O(\bytes07[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes07[15]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes07[15]_i_2_n_0 ),
        .I3(\bytes07[15]_i_3_n_0 ),
        .I4(bytes07[15]),
        .O(\bytes07[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes07[15]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\byte_read_done[7]_i_3_n_0 ),
        .O(\bytes07[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \bytes07[15]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes07[15]_i_4_n_0 ),
        .I2(\byte_read_done[7]_i_3_n_0 ),
        .I3(eth_rstn),
        .O(\bytes07[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \bytes07[15]_i_4 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\byte_count[10]_i_15_n_0 ),
        .O(\bytes07[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes07[1]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes07[9]_i_3_n_0 ),
        .I3(\bytes07[1]_i_2_n_0 ),
        .I4(bytes07[1]),
        .O(\bytes07[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h55570000)) 
    \bytes07[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes07[5]_i_3_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(eth_rstn),
        .O(\bytes07[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes07[2]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes07[10]_i_2_n_0 ),
        .I3(\bytes07[3]_i_2_n_0 ),
        .I4(bytes07[2]),
        .O(\bytes07[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes07[3]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes07[11]_i_3_n_0 ),
        .I3(\bytes07[3]_i_2_n_0 ),
        .I4(bytes07[3]),
        .O(\bytes07[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h55750000)) 
    \bytes07[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes07[5]_i_3_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(eth_rstn),
        .O(\bytes07[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes07[4]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes07[12]_i_2_n_0 ),
        .I3(\bytes07[5]_i_2_n_0 ),
        .I4(bytes07[4]),
        .O(\bytes07[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes07[5]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes07[13]_i_3_n_0 ),
        .I3(\bytes07[5]_i_2_n_0 ),
        .I4(bytes07[5]),
        .O(\bytes07[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h55750000)) 
    \bytes07[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes07[5]_i_3_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(eth_rstn),
        .O(\bytes07[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \bytes07[5]_i_3 
       (.I0(\byte_count_reg[1]_rep_n_0 ),
        .I1(\byte_read_done[6]_i_3_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\dest_mac[23]_i_2_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\byte_read_done[3]_i_3_n_0 ),
        .O(\bytes07[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes07[6]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes07[7]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes07[14]_i_2_n_0 ),
        .I5(bytes07[6]),
        .O(\bytes07[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes07[7]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes07[7]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes07[15]_i_2_n_0 ),
        .I5(bytes07[7]),
        .O(\bytes07[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAAAAAAAAAAAAA)) 
    \bytes07[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[6]_i_3_n_0 ),
        .I3(\bytes03[7]_i_3_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\byte_read_done[6]_i_2_n_0 ),
        .O(\bytes07[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes07[8]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes07[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes07[8]_i_2_n_0 ),
        .I5(bytes07[8]),
        .O(\bytes07[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes07[8]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\bytes07[9]_i_4_n_0 ),
        .O(\bytes07[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes07[9]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes07[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes07[9]_i_3_n_0 ),
        .I5(bytes07[9]),
        .O(\bytes07[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    \bytes07[9]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[6]_i_3_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(\bytes07[15]_i_4_n_0 ),
        .O(\bytes07[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes07[9]_i_3 
       (.I0(eth_rxd[1]),
        .I1(\bytes07[9]_i_4_n_0 ),
        .O(\bytes07[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \bytes07[9]_i_4 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(\source_mac[33]_i_2_n_0 ),
        .O(\bytes07[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[0]_i_1_n_0 ),
        .Q(bytes07[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[10]_i_1_n_0 ),
        .Q(bytes07[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[11]_i_1_n_0 ),
        .Q(bytes07[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[12]_i_1_n_0 ),
        .Q(bytes07[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[13]_i_1_n_0 ),
        .Q(bytes07[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[14]_i_1_n_0 ),
        .Q(bytes07[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[15]_i_1_n_0 ),
        .Q(bytes07[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[1]_i_1_n_0 ),
        .Q(bytes07[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[2]_i_1_n_0 ),
        .Q(bytes07[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[3]_i_1_n_0 ),
        .Q(bytes07[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[4]_i_1_n_0 ),
        .Q(bytes07[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[5]_i_1_n_0 ),
        .Q(bytes07[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[6]_i_1_n_0 ),
        .Q(bytes07[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[7]_i_1_n_0 ),
        .Q(bytes07[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[8]_i_1_n_0 ),
        .Q(bytes07[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes07_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes07[9]_i_1_n_0 ),
        .Q(bytes07[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes08[0]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes08[1]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes08[8]_i_2_n_0 ),
        .I5(bytes08[0]),
        .O(\bytes08[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes08[10]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes08[10]_i_2_n_0 ),
        .I3(\bytes08[11]_i_3_n_0 ),
        .I4(bytes08[10]),
        .O(\bytes08[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes08[10]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\bytes08[11]_i_4_n_0 ),
        .O(\bytes08[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes08[11]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes08[11]_i_2_n_0 ),
        .I3(\bytes08[11]_i_3_n_0 ),
        .I4(bytes08[11]),
        .O(\bytes08[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes08[11]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\bytes08[11]_i_4_n_0 ),
        .O(\bytes08[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h55750000)) 
    \bytes08[11]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes08[15]_i_5_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(eth_rstn),
        .O(\bytes08[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \bytes08[11]_i_4 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_read_done[12]_i_5_n_0 ),
        .I4(\byte_count_reg_n_0_[4] ),
        .I5(\source_mac[35]_i_2_n_0 ),
        .O(\bytes08[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes08[12]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes08[12]_i_2_n_0 ),
        .I3(\bytes08[13]_i_3_n_0 ),
        .I4(bytes08[12]),
        .O(\bytes08[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes08[12]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\bytes08[13]_i_4_n_0 ),
        .O(\bytes08[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes08[13]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes08[13]_i_2_n_0 ),
        .I3(\bytes08[13]_i_3_n_0 ),
        .I4(bytes08[13]),
        .O(\bytes08[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes08[13]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\bytes08[13]_i_4_n_0 ),
        .O(\bytes08[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h55750000)) 
    \bytes08[13]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes08[15]_i_5_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(eth_rstn),
        .O(\bytes08[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \bytes08[13]_i_4 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_read_done[12]_i_5_n_0 ),
        .I4(\byte_count_reg_n_0_[4] ),
        .I5(\source_mac[37]_i_2_n_0 ),
        .O(\bytes08[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes08[14]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes08[14]_i_2_n_0 ),
        .I3(\bytes08[15]_i_3_n_0 ),
        .I4(bytes08[14]),
        .O(\bytes08[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes08[14]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\bytes08[15]_i_4_n_0 ),
        .O(\bytes08[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes08[15]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes08[15]_i_2_n_0 ),
        .I3(\bytes08[15]_i_3_n_0 ),
        .I4(bytes08[15]),
        .O(\bytes08[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes08[15]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\bytes08[15]_i_4_n_0 ),
        .O(\bytes08[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h75550000)) 
    \bytes08[15]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes08[15]_i_5_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(eth_rstn),
        .O(\bytes08[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \bytes08[15]_i_4 
       (.I0(\byte_read_done[6]_i_2_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_read_done[12]_i_5_n_0 ),
        .I5(\byte_count_reg_n_0_[4] ),
        .O(\bytes08[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \bytes08[15]_i_5 
       (.I0(\byte_read_done[8]_i_2_n_0 ),
        .I1(\byte_read_done[3]_i_3_n_0 ),
        .I2(\byte_read_done[11]_i_3_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\byte_count_reg[0]_rep__0_n_0 ),
        .I5(\byte_read_done[7]_i_3_n_0 ),
        .O(\bytes08[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes08[1]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes08[1]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes08[9]_i_2_n_0 ),
        .I5(bytes08[1]),
        .O(\bytes08[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAAAAA)) 
    \bytes08[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[8]_i_2_n_0 ),
        .I2(\source_mac[33]_i_2_n_0 ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .I4(\bytes03[7]_i_3_n_0 ),
        .I5(\byte_read_done[7]_i_3_n_0 ),
        .O(\bytes08[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes08[2]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes08[3]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes08[10]_i_2_n_0 ),
        .I5(bytes08[2]),
        .O(\bytes08[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes08[3]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes08[3]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes08[11]_i_2_n_0 ),
        .I5(bytes08[3]),
        .O(\bytes08[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAAAAA)) 
    \bytes08[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[8]_i_2_n_0 ),
        .I2(\source_mac[35]_i_2_n_0 ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .I4(\bytes03[7]_i_3_n_0 ),
        .I5(\byte_read_done[7]_i_3_n_0 ),
        .O(\bytes08[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes08[4]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes08[5]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes08[12]_i_2_n_0 ),
        .I5(bytes08[4]),
        .O(\bytes08[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes08[5]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes08[5]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes08[13]_i_2_n_0 ),
        .I5(bytes08[5]),
        .O(\bytes08[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAAAAA)) 
    \bytes08[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[8]_i_2_n_0 ),
        .I2(\source_mac[37]_i_2_n_0 ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .I4(\bytes03[7]_i_3_n_0 ),
        .I5(\byte_read_done[7]_i_3_n_0 ),
        .O(\bytes08[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes08[6]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes08[7]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes08[14]_i_2_n_0 ),
        .I5(bytes08[6]),
        .O(\bytes08[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes08[7]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes08[7]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes08[15]_i_2_n_0 ),
        .I5(bytes08[7]),
        .O(\bytes08[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8AAAAAAAAAAA)) 
    \bytes08[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[8]_i_2_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\bytes03[7]_i_3_n_0 ),
        .I4(\byte_read_done[7]_i_3_n_0 ),
        .I5(\byte_read_done[6]_i_2_n_0 ),
        .O(\bytes08[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes08[8]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes08[8]_i_2_n_0 ),
        .I3(\bytes08[9]_i_3_n_0 ),
        .I4(bytes08[8]),
        .O(\bytes08[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes08[8]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\bytes08[9]_i_4_n_0 ),
        .O(\bytes08[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes08[9]_i_1 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes08[9]_i_2_n_0 ),
        .I3(\bytes08[9]_i_3_n_0 ),
        .I4(bytes08[9]),
        .O(\bytes08[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes08[9]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\bytes08[9]_i_4_n_0 ),
        .O(\bytes08[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h55570000)) 
    \bytes08[9]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes08[15]_i_5_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(eth_rstn),
        .O(\bytes08[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \bytes08[9]_i_4 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_read_done[12]_i_5_n_0 ),
        .I4(\byte_count_reg_n_0_[4] ),
        .I5(\source_mac[33]_i_2_n_0 ),
        .O(\bytes08[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[0]_i_1_n_0 ),
        .Q(bytes08[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[10]_i_1_n_0 ),
        .Q(bytes08[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[11]_i_1_n_0 ),
        .Q(bytes08[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[12]_i_1_n_0 ),
        .Q(bytes08[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[13]_i_1_n_0 ),
        .Q(bytes08[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[14]_i_1_n_0 ),
        .Q(bytes08[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[15]_i_1_n_0 ),
        .Q(bytes08[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[1]_i_1_n_0 ),
        .Q(bytes08[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[2]_i_1_n_0 ),
        .Q(bytes08[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[3]_i_1_n_0 ),
        .Q(bytes08[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[4]_i_1_n_0 ),
        .Q(bytes08[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[5]_i_1_n_0 ),
        .Q(bytes08[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[6]_i_1_n_0 ),
        .Q(bytes08[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[7]_i_1_n_0 ),
        .Q(bytes08[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[8]_i_1_n_0 ),
        .Q(bytes08[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes08_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes08[9]_i_1_n_0 ),
        .Q(bytes08[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes09[0]_i_1 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes09[8]_i_2_n_0 ),
        .I3(\bytes09[1]_i_2_n_0 ),
        .I4(bytes09[0]),
        .O(\bytes09[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes09[10]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes09[10]_i_2_n_0 ),
        .I3(\bytes09[11]_i_3_n_0 ),
        .I4(bytes09[10]),
        .O(\bytes09[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \bytes09[10]_i_2 
       (.I0(\byte_read_done[9]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(eth_rxd[0]),
        .O(\bytes09[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes09[11]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes09[11]_i_2_n_0 ),
        .I3(\bytes09[11]_i_3_n_0 ),
        .I4(bytes09[11]),
        .O(\bytes09[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \bytes09[11]_i_2 
       (.I0(\byte_read_done[9]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(eth_rxd[1]),
        .O(\bytes09[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5755555500000000)) 
    \bytes09[11]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[9]_i_2_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bytes09[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes09[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes09[12]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes09[12]_i_2_n_0 ),
        .I3(\bytes09[13]_i_3_n_0 ),
        .I4(bytes09[12]),
        .O(\bytes09[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \bytes09[12]_i_2 
       (.I0(\byte_read_done[9]_i_2_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(eth_rxd[0]),
        .O(\bytes09[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes09[13]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes09[13]_i_2_n_0 ),
        .I3(\bytes09[13]_i_3_n_0 ),
        .I4(bytes09[13]),
        .O(\bytes09[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \bytes09[13]_i_2 
       (.I0(\byte_read_done[9]_i_2_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(eth_rxd[1]),
        .O(\bytes09[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5755555500000000)) 
    \bytes09[13]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[9]_i_2_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\bytes09[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes09[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes09[14]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes09[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes09[15]_i_3_n_0 ),
        .I5(bytes09[14]),
        .O(\bytes09[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes09[15]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes09[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes09[15]_i_3_n_0 ),
        .I5(bytes09[15]),
        .O(\bytes09[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bytes09[15]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[9]_i_2_n_0 ),
        .O(\bytes09[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555D55500000000)) 
    \bytes09[15]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes09[15]_i_4_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[9]_i_2_n_0 ),
        .I5(eth_rstn),
        .O(\bytes09[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008880)) 
    \bytes09[15]_i_4 
       (.I0(\bytes13[15]_i_5_n_0 ),
        .I1(\byte_read_done[3]_i_3_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .I4(\bytes08[15]_i_4_n_0 ),
        .I5(\byte_read_done[9]_i_2_n_0 ),
        .O(\bytes09[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes09[1]_i_1 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes09[9]_i_2_n_0 ),
        .I3(\bytes09[1]_i_2_n_0 ),
        .I4(bytes09[1]),
        .O(\bytes09[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    \bytes09[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes09[7]_i_3_n_0 ),
        .I2(\byte_read_done[9]_i_2_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rstn),
        .O(\bytes09[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes09[2]_i_1 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes09[10]_i_2_n_0 ),
        .I3(\bytes09[3]_i_2_n_0 ),
        .I4(bytes09[2]),
        .O(\bytes09[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes09[3]_i_1 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes09[11]_i_2_n_0 ),
        .I3(\bytes09[3]_i_2_n_0 ),
        .I4(bytes09[3]),
        .O(\bytes09[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5557555500000000)) 
    \bytes09[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes09[7]_i_3_n_0 ),
        .I2(\byte_read_done[9]_i_2_n_0 ),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(eth_rstn),
        .O(\bytes09[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes09[4]_i_1 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes09[12]_i_2_n_0 ),
        .I3(\bytes09[5]_i_2_n_0 ),
        .I4(bytes09[4]),
        .O(\bytes09[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes09[5]_i_1 
       (.I0(\byte_count_reg_n_0_[0] ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes09[13]_i_2_n_0 ),
        .I3(\bytes09[5]_i_2_n_0 ),
        .I4(bytes09[5]),
        .O(\bytes09[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5557555500000000)) 
    \bytes09[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes09[7]_i_3_n_0 ),
        .I2(\byte_read_done[9]_i_2_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rstn),
        .O(\bytes09[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes09[6]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes09[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes09[7]_i_2_n_0 ),
        .I5(bytes09[6]),
        .O(\bytes09[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes09[7]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes09[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep__1_n_0 ),
        .I4(\bytes09[7]_i_2_n_0 ),
        .I5(bytes09[7]),
        .O(\bytes09[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555755500000000)) 
    \bytes09[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes09[7]_i_3_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[9]_i_2_n_0 ),
        .I5(eth_rstn),
        .O(\bytes09[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBBBF)) 
    \bytes09[7]_i_3 
       (.I0(\bytes13[7]_i_3_n_0 ),
        .I1(\byte_read_done[3]_i_3_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .I4(\bytes08[15]_i_4_n_0 ),
        .I5(\byte_read_done[9]_i_2_n_0 ),
        .O(\bytes09[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes09[8]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes09[8]_i_2_n_0 ),
        .I3(\bytes09[9]_i_3_n_0 ),
        .I4(bytes09[8]),
        .O(\bytes09[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \bytes09[8]_i_2 
       (.I0(\byte_read_done[9]_i_2_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(eth_rxd[0]),
        .O(\bytes09[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes09[9]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__1_n_0 ),
        .I2(\bytes09[9]_i_2_n_0 ),
        .I3(\bytes09[9]_i_3_n_0 ),
        .I4(bytes09[9]),
        .O(\bytes09[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \bytes09[9]_i_2 
       (.I0(\byte_read_done[9]_i_2_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(eth_rxd[1]),
        .O(\bytes09[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5557555500000000)) 
    \bytes09[9]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[9]_i_2_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\bytes09[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes09[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[0]_i_1_n_0 ),
        .Q(bytes09[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[10]_i_1_n_0 ),
        .Q(bytes09[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[11]_i_1_n_0 ),
        .Q(bytes09[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[12]_i_1_n_0 ),
        .Q(bytes09[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[13]_i_1_n_0 ),
        .Q(bytes09[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[14]_i_1_n_0 ),
        .Q(bytes09[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[15]_i_1_n_0 ),
        .Q(bytes09[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[1]_i_1_n_0 ),
        .Q(bytes09[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[2]_i_1_n_0 ),
        .Q(bytes09[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[3]_i_1_n_0 ),
        .Q(bytes09[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[4]_i_1_n_0 ),
        .Q(bytes09[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[5]_i_1_n_0 ),
        .Q(bytes09[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[6]_i_1_n_0 ),
        .Q(bytes09[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[7]_i_1_n_0 ),
        .Q(bytes09[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[8]_i_1_n_0 ),
        .Q(bytes09[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes09_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes09[9]_i_1_n_0 ),
        .Q(bytes09[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes10[0]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes10[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[1]_i_2_n_0 ),
        .I5(bytes10[0]),
        .O(\bytes10[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes10[10]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes10[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[11]_i_3_n_0 ),
        .I5(bytes10[10]),
        .O(\bytes10[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes10[11]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes10[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[11]_i_3_n_0 ),
        .I5(bytes10[11]),
        .O(\bytes10[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bytes10[11]_i_2 
       (.I0(\bit_count_reg[1]_rep_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\byte_read_done[10]_i_2_n_0 ),
        .O(\bytes10[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5575555500000000)) 
    \bytes10[11]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\byte_read_done[10]_i_2_n_0 ),
        .I4(\bytes10[13]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes10[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes10[12]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes10[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[13]_i_3_n_0 ),
        .I5(bytes10[12]),
        .O(\bytes10[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes10[13]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes10[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[13]_i_3_n_0 ),
        .I5(bytes10[13]),
        .O(\bytes10[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bytes10[13]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[10]_i_2_n_0 ),
        .O(\bytes10[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5500000000)) 
    \bytes10[13]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes10[13]_i_4_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[10]_i_2_n_0 ),
        .I5(eth_rstn),
        .O(\bytes10[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bytes10[13]_i_4 
       (.I0(\byte_read_done[10]_i_2_n_0 ),
        .I1(\bytes09[15]_i_2_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\bytes03[13]_i_4_n_0 ),
        .I4(\byte_read_done[3]_i_4_n_0 ),
        .O(\bytes10[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes10[14]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes10[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\bytes10[14]_i_2_n_0 ),
        .I5(bytes10[14]),
        .O(\bytes10[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes10[14]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\bytes10[15]_i_4_n_0 ),
        .O(\bytes10[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD00000200)) 
    \bytes10[15]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes10[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\bytes10[15]_i_3_n_0 ),
        .I5(bytes10[15]),
        .O(\bytes10[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2AAAAAAAAAA)) 
    \bytes10[15]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\bytes03[13]_i_4_n_0 ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .I4(\bytes09[15]_i_2_n_0 ),
        .I5(\bytes10[15]_i_4_n_0 ),
        .O(\bytes10[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bytes10[15]_i_3 
       (.I0(eth_rxd[1]),
        .I1(\bytes10[15]_i_4_n_0 ),
        .O(\bytes10[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \bytes10[15]_i_4 
       (.I0(\byte_read_done[6]_i_2_n_0 ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\byte_count_reg_n_0_[2] ),
        .O(\bytes10[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes10[1]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes10[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[1]_i_2_n_0 ),
        .I5(bytes10[1]),
        .O(\bytes10[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    \bytes10[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes10[5]_i_3_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[10]_i_2_n_0 ),
        .I5(eth_rstn),
        .O(\bytes10[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes10[2]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes10[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[3]_i_2_n_0 ),
        .I5(bytes10[2]),
        .O(\bytes10[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes10[3]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes10[11]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[3]_i_2_n_0 ),
        .I5(bytes10[3]),
        .O(\bytes10[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555575500000000)) 
    \bytes10[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes10[5]_i_3_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\byte_read_done[10]_i_2_n_0 ),
        .I5(eth_rstn),
        .O(\bytes10[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes10[4]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes10[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[5]_i_2_n_0 ),
        .I5(bytes10[4]),
        .O(\bytes10[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes10[5]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes10[13]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[5]_i_2_n_0 ),
        .I5(bytes10[5]),
        .O(\bytes10[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555575500000000)) 
    \bytes10[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes10[5]_i_3_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[10]_i_2_n_0 ),
        .I5(eth_rstn),
        .O(\bytes10[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \bytes10[5]_i_3 
       (.I0(\byte_read_done[10]_i_2_n_0 ),
        .I1(\bytes09[15]_i_2_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\bytes03[7]_i_3_n_0 ),
        .I4(\byte_read_done[3]_i_4_n_0 ),
        .O(\bytes10[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes10[6]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes10[7]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\bytes10[14]_i_2_n_0 ),
        .I5(bytes10[6]),
        .O(\bytes10[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \bytes10[7]_i_1 
       (.I0(eth_rstn),
        .I1(\bytes10[7]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[15]_i_3_n_0 ),
        .I5(bytes10[7]),
        .O(\bytes10[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAAA)) 
    \bytes10[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\bytes03[7]_i_3_n_0 ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .I4(\bytes09[15]_i_2_n_0 ),
        .I5(\bytes10[15]_i_4_n_0 ),
        .O(\bytes10[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes10[8]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes10[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[9]_i_3_n_0 ),
        .I5(bytes10[8]),
        .O(\bytes10[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes10[9]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes10[9]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\bytes10[9]_i_3_n_0 ),
        .I5(bytes10[9]),
        .O(\bytes10[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \bytes10[9]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[10]_i_2_n_0 ),
        .O(\bytes10[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5557555500000000)) 
    \bytes10[9]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\byte_read_done[10]_i_2_n_0 ),
        .I4(\bytes10[13]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes10[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[0]_i_1_n_0 ),
        .Q(bytes10[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[10]_i_1_n_0 ),
        .Q(bytes10[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[11]_i_1_n_0 ),
        .Q(bytes10[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[12]_i_1_n_0 ),
        .Q(bytes10[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[13]_i_1_n_0 ),
        .Q(bytes10[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[14]_i_1_n_0 ),
        .Q(bytes10[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[15]_i_1_n_0 ),
        .Q(bytes10[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[1]_i_1_n_0 ),
        .Q(bytes10[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[2]_i_1_n_0 ),
        .Q(bytes10[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[3]_i_1_n_0 ),
        .Q(bytes10[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[4]_i_1_n_0 ),
        .Q(bytes10[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[5]_i_1_n_0 ),
        .Q(bytes10[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[6]_i_1_n_0 ),
        .Q(bytes10[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[7]_i_1_n_0 ),
        .Q(bytes10[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[8]_i_1_n_0 ),
        .Q(bytes10[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes10_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes10[9]_i_1_n_0 ),
        .Q(bytes10[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \bytes11[0]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes11[14]_i_2_n_0 ),
        .I4(\bytes11[1]_i_2_n_0 ),
        .I5(bytes11[0]),
        .O(\bytes11[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes11[10]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bytes11[14]_i_2_n_0 ),
        .I4(\bytes11[11]_i_2_n_0 ),
        .I5(bytes11[10]),
        .O(\bytes11[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes11[11]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bytes11[15]_i_2_n_0 ),
        .I4(\bytes11[11]_i_2_n_0 ),
        .I5(bytes11[11]),
        .O(\bytes11[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bytes11[11]_i_2 
       (.I0(eth_rstn),
        .I1(\bytes11[11]_i_3_n_0 ),
        .O(\bytes11[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    \bytes11[11]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\source_mac[35]_i_2_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\dest_mac[39]_i_4_n_0 ),
        .I4(\byte_read_done[13]_i_6_n_0 ),
        .I5(\bytes03[13]_i_4_n_0 ),
        .O(\bytes11[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes11[12]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes11[14]_i_2_n_0 ),
        .I4(\bytes11[13]_i_2_n_0 ),
        .I5(bytes11[12]),
        .O(\bytes11[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes11[13]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes11[15]_i_2_n_0 ),
        .I4(\bytes11[13]_i_2_n_0 ),
        .I5(bytes11[13]),
        .O(\bytes11[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bytes11[13]_i_2 
       (.I0(eth_rstn),
        .I1(\bytes11[13]_i_3_n_0 ),
        .O(\bytes11[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    \bytes11[13]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\source_mac[37]_i_2_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\dest_mac[39]_i_4_n_0 ),
        .I4(\byte_read_done[13]_i_6_n_0 ),
        .I5(\bytes03[13]_i_4_n_0 ),
        .O(\bytes11[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \bytes11[14]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes11[14]_i_2_n_0 ),
        .I4(\bytes11[15]_i_3_n_0 ),
        .I5(bytes11[14]),
        .O(\bytes11[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes11[14]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\byte_read_done[13]_i_6_n_0 ),
        .O(\bytes11[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \bytes11[15]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes11[15]_i_2_n_0 ),
        .I4(\bytes11[15]_i_3_n_0 ),
        .I5(bytes11[15]),
        .O(\bytes11[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes11[15]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\byte_read_done[13]_i_6_n_0 ),
        .O(\bytes11[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bytes11[15]_i_3 
       (.I0(eth_rstn),
        .I1(\bytes11[15]_i_4_n_0 ),
        .O(\bytes11[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \bytes11[15]_i_4 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[13]_i_6_n_0 ),
        .I2(\bytes03[13]_i_4_n_0 ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\dest_mac[39]_i_4_n_0 ),
        .O(\bytes11[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \bytes11[1]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes11[15]_i_2_n_0 ),
        .I4(\bytes11[1]_i_2_n_0 ),
        .I5(bytes11[1]),
        .O(\bytes11[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bytes11[1]_i_2 
       (.I0(eth_rstn),
        .I1(\bytes11[1]_i_3_n_0 ),
        .O(\bytes11[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \bytes11[1]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[13]_i_6_n_0 ),
        .I2(\bytes03[7]_i_3_n_0 ),
        .I3(\source_mac[33]_i_2_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\dest_mac[39]_i_4_n_0 ),
        .O(\bytes11[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes11[2]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bytes11[14]_i_2_n_0 ),
        .I4(\bytes11[3]_i_2_n_0 ),
        .I5(bytes11[2]),
        .O(\bytes11[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes11[3]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\bytes11[15]_i_2_n_0 ),
        .I4(\bytes11[3]_i_2_n_0 ),
        .I5(bytes11[3]),
        .O(\bytes11[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bytes11[3]_i_2 
       (.I0(eth_rstn),
        .I1(\bytes11[3]_i_3_n_0 ),
        .O(\bytes11[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \bytes11[3]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[13]_i_6_n_0 ),
        .I2(\bytes03[7]_i_3_n_0 ),
        .I3(\source_mac[35]_i_2_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\dest_mac[39]_i_4_n_0 ),
        .O(\bytes11[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes11[4]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes11[14]_i_2_n_0 ),
        .I4(\bytes11[5]_i_2_n_0 ),
        .I5(bytes11[4]),
        .O(\bytes11[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes11[5]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes11[15]_i_2_n_0 ),
        .I4(\bytes11[5]_i_2_n_0 ),
        .I5(bytes11[5]),
        .O(\bytes11[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bytes11[5]_i_2 
       (.I0(eth_rstn),
        .I1(\bytes11[5]_i_3_n_0 ),
        .O(\bytes11[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \bytes11[5]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[13]_i_6_n_0 ),
        .I2(\bytes03[7]_i_3_n_0 ),
        .I3(\source_mac[37]_i_2_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\dest_mac[39]_i_4_n_0 ),
        .O(\bytes11[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \bytes11[6]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes11[14]_i_2_n_0 ),
        .I4(\bytes11[7]_i_2_n_0 ),
        .I5(bytes11[6]),
        .O(\bytes11[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \bytes11[7]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes11[15]_i_2_n_0 ),
        .I4(\bytes11[7]_i_2_n_0 ),
        .I5(bytes11[7]),
        .O(\bytes11[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bytes11[7]_i_2 
       (.I0(eth_rstn),
        .I1(\bytes11[7]_i_3_n_0 ),
        .O(\bytes11[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \bytes11[7]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[13]_i_6_n_0 ),
        .I2(\bytes03[7]_i_3_n_0 ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\dest_mac[39]_i_4_n_0 ),
        .O(\bytes11[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \bytes11[8]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes11[14]_i_2_n_0 ),
        .I4(\bytes11[9]_i_2_n_0 ),
        .I5(bytes11[8]),
        .O(\bytes11[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \bytes11[9]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\bytes11[15]_i_2_n_0 ),
        .I4(\bytes11[9]_i_2_n_0 ),
        .I5(bytes11[9]),
        .O(\bytes11[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bytes11[9]_i_2 
       (.I0(eth_rstn),
        .I1(\bytes11[9]_i_3_n_0 ),
        .O(\bytes11[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    \bytes11[9]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\source_mac[33]_i_2_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\dest_mac[39]_i_4_n_0 ),
        .I4(\byte_read_done[13]_i_6_n_0 ),
        .I5(\bytes03[13]_i_4_n_0 ),
        .O(\bytes11[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[0]_i_1_n_0 ),
        .Q(bytes11[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[10]_i_1_n_0 ),
        .Q(bytes11[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[11]_i_1_n_0 ),
        .Q(bytes11[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[12]_i_1_n_0 ),
        .Q(bytes11[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[13]_i_1_n_0 ),
        .Q(bytes11[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[14]_i_1_n_0 ),
        .Q(bytes11[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[15]_i_1_n_0 ),
        .Q(bytes11[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[1]_i_1_n_0 ),
        .Q(bytes11[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[2]_i_1_n_0 ),
        .Q(bytes11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[3]_i_1_n_0 ),
        .Q(bytes11[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[4]_i_1_n_0 ),
        .Q(bytes11[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[5]_i_1_n_0 ),
        .Q(bytes11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[6]_i_1_n_0 ),
        .Q(bytes11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[7]_i_1_n_0 ),
        .Q(bytes11[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[8]_i_1_n_0 ),
        .Q(bytes11[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes11_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes11[9]_i_1_n_0 ),
        .Q(bytes11[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes12[0]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes12[8]_i_2_n_0 ),
        .I3(\bytes12[1]_i_2_n_0 ),
        .I4(bytes12[0]),
        .O(\bytes12[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes12[10]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\bytes12[10]_i_2_n_0 ),
        .I3(\bytes12[11]_i_3_n_0 ),
        .I4(bytes12[10]),
        .O(\bytes12[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \bytes12[10]_i_2 
       (.I0(\bit_count_reg[1]_rep_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\byte_read_done[12]_i_2_n_0 ),
        .I3(eth_rxd[0]),
        .O(\bytes12[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes12[11]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\bytes12[11]_i_2_n_0 ),
        .I3(\bytes12[11]_i_3_n_0 ),
        .I4(bytes12[11]),
        .O(\bytes12[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \bytes12[11]_i_2 
       (.I0(\bit_count_reg[1]_rep_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\byte_read_done[12]_i_2_n_0 ),
        .I3(eth_rxd[1]),
        .O(\bytes12[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5575555500000000)) 
    \bytes12[11]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\byte_read_done[12]_i_2_n_0 ),
        .I4(\bytes12[13]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes12[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes12[12]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\bytes12[12]_i_2_n_0 ),
        .I3(\bytes12[13]_i_3_n_0 ),
        .I4(bytes12[12]),
        .O(\bytes12[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \bytes12[12]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[12]_i_2_n_0 ),
        .I3(eth_rxd[0]),
        .O(\bytes12[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes12[13]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\bytes12[13]_i_2_n_0 ),
        .I3(\bytes12[13]_i_3_n_0 ),
        .I4(bytes12[13]),
        .O(\bytes12[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \bytes12[13]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[12]_i_2_n_0 ),
        .I3(eth_rxd[1]),
        .O(\bytes12[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5500000000)) 
    \bytes12[13]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes12[13]_i_4_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[12]_i_2_n_0 ),
        .I5(eth_rstn),
        .O(\bytes12[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \bytes12[13]_i_4 
       (.I0(\byte_read_done[12]_i_2_n_0 ),
        .I1(\state[3]_i_14_n_0 ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(\byte_read_done[11]_i_2_n_0 ),
        .I4(\bytes03[13]_i_4_n_0 ),
        .I5(\byte_read_done[3]_i_4_n_0 ),
        .O(\bytes12[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes12[14]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes12[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\bytes12[15]_i_3_n_0 ),
        .I5(bytes12[14]),
        .O(\bytes12[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \bytes12[15]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes12[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\bytes12[15]_i_3_n_0 ),
        .I5(bytes12[15]),
        .O(\bytes12[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bytes12[15]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[12]_i_2_n_0 ),
        .O(\bytes12[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555755500000000)) 
    \bytes12[15]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes12[15]_i_4_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[12]_i_2_n_0 ),
        .I5(eth_rstn),
        .O(\bytes12[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFDFFFDFF)) 
    \bytes12[15]_i_4 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\bytes03[13]_i_4_n_0 ),
        .I2(\byte_read_done[11]_i_2_n_0 ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .I4(\state[2]_i_7_n_0 ),
        .I5(\byte_count_reg_n_0_[2] ),
        .O(\bytes12[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes12[1]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\bytes12[9]_i_2_n_0 ),
        .I3(\bytes12[1]_i_2_n_0 ),
        .I4(bytes12[1]),
        .O(\bytes12[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    \bytes12[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes12[5]_i_3_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[12]_i_2_n_0 ),
        .I5(eth_rstn),
        .O(\bytes12[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes12[2]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\bytes12[10]_i_2_n_0 ),
        .I3(\bytes12[3]_i_2_n_0 ),
        .I4(bytes12[2]),
        .O(\bytes12[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes12[3]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\bytes12[11]_i_2_n_0 ),
        .I3(\bytes12[3]_i_2_n_0 ),
        .I4(bytes12[3]),
        .O(\bytes12[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555575500000000)) 
    \bytes12[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes12[5]_i_3_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\byte_read_done[12]_i_2_n_0 ),
        .I5(eth_rstn),
        .O(\bytes12[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes12[4]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\bytes12[12]_i_2_n_0 ),
        .I3(\bytes12[5]_i_2_n_0 ),
        .I4(bytes12[4]),
        .O(\bytes12[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \bytes12[5]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\bytes12[13]_i_2_n_0 ),
        .I3(\bytes12[5]_i_2_n_0 ),
        .I4(bytes12[5]),
        .O(\bytes12[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555575500000000)) 
    \bytes12[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes12[5]_i_3_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[12]_i_2_n_0 ),
        .I5(eth_rstn),
        .O(\bytes12[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    \bytes12[5]_i_3 
       (.I0(\byte_read_done[12]_i_2_n_0 ),
        .I1(\bytes03[7]_i_3_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(\state[3]_i_14_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\byte_read_done[11]_i_2_n_0 ),
        .O(\bytes12[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes12[6]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\bytes12[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\bytes12[7]_i_2_n_0 ),
        .I5(bytes12[6]),
        .O(\bytes12[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \bytes12[7]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\bytes12[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\bytes12[7]_i_2_n_0 ),
        .I5(bytes12[7]),
        .O(\bytes12[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555755500000000)) 
    \bytes12[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes12[7]_i_3_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[12]_i_2_n_0 ),
        .I5(eth_rstn),
        .O(\bytes12[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBFFFFFFFFFFFF)) 
    \bytes12[7]_i_3 
       (.I0(\byte_read_done[11]_i_2_n_0 ),
        .I1(\byte_read_done[3]_i_3_n_0 ),
        .I2(\state[2]_i_7_n_0 ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_read_done[3]_i_4_n_0 ),
        .I5(\bytes03[7]_i_3_n_0 ),
        .O(\bytes12[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes12[8]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\bytes12[8]_i_2_n_0 ),
        .I3(\bytes12[9]_i_3_n_0 ),
        .I4(bytes12[8]),
        .O(\bytes12[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \bytes12[8]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[12]_i_2_n_0 ),
        .I3(eth_rxd[0]),
        .O(\bytes12[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \bytes12[9]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\bytes12[9]_i_2_n_0 ),
        .I3(\bytes12[9]_i_3_n_0 ),
        .I4(bytes12[9]),
        .O(\bytes12[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \bytes12[9]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[12]_i_2_n_0 ),
        .I3(eth_rxd[1]),
        .O(\bytes12[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5557555500000000)) 
    \bytes12[9]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\byte_read_done[12]_i_2_n_0 ),
        .I4(\bytes12[13]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes12[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[0]_i_1_n_0 ),
        .Q(bytes12[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[10]_i_1_n_0 ),
        .Q(bytes12[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[11]_i_1_n_0 ),
        .Q(bytes12[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[12]_i_1_n_0 ),
        .Q(bytes12[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[13]_i_1_n_0 ),
        .Q(bytes12[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[14]_i_1_n_0 ),
        .Q(bytes12[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[15]_i_1_n_0 ),
        .Q(bytes12[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[1]_i_1_n_0 ),
        .Q(bytes12[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[2]_i_1_n_0 ),
        .Q(bytes12[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[3]_i_1_n_0 ),
        .Q(bytes12[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[4]_i_1_n_0 ),
        .Q(bytes12[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[5]_i_1_n_0 ),
        .Q(bytes12[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[6]_i_1_n_0 ),
        .Q(bytes12[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[7]_i_1_n_0 ),
        .Q(bytes12[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[8]_i_1_n_0 ),
        .Q(bytes12[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes12_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes12[9]_i_1_n_0 ),
        .Q(bytes12[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \bytes13[0]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[14]_i_2_n_0 ),
        .I4(\bytes13[1]_i_2_n_0 ),
        .I5(bytes13[0]),
        .O(\bytes13[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes13[10]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\bytes13[14]_i_2_n_0 ),
        .I4(\bytes13[11]_i_2_n_0 ),
        .I5(bytes13[10]),
        .O(\bytes13[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes13[11]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\bytes13[15]_i_2_n_0 ),
        .I4(\bytes13[11]_i_2_n_0 ),
        .I5(bytes13[11]),
        .O(\bytes13[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5575555500000000)) 
    \bytes13[11]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[15]_i_4_n_0 ),
        .I4(\bytes13[15]_i_5_n_0 ),
        .I5(eth_rstn),
        .O(\bytes13[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes13[12]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[14]_i_2_n_0 ),
        .I4(\bytes13[13]_i_2_n_0 ),
        .I5(bytes13[12]),
        .O(\bytes13[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes13[13]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[15]_i_2_n_0 ),
        .I4(\bytes13[13]_i_2_n_0 ),
        .I5(bytes13[13]),
        .O(\bytes13[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5575555500000000)) 
    \bytes13[13]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\bytes13[15]_i_4_n_0 ),
        .I4(\bytes13[15]_i_5_n_0 ),
        .I5(eth_rstn),
        .O(\bytes13[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \bytes13[14]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[14]_i_2_n_0 ),
        .I4(\bytes13[15]_i_3_n_0 ),
        .I5(bytes13[14]),
        .O(\bytes13[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes13[14]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\byte_count[1]_i_7_n_0 ),
        .O(\bytes13[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \bytes13[15]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[15]_i_2_n_0 ),
        .I4(\bytes13[15]_i_3_n_0 ),
        .I5(bytes13[15]),
        .O(\bytes13[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \bytes13[15]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\byte_count[1]_i_7_n_0 ),
        .O(\bytes13[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55D5555500000000)) 
    \bytes13[15]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\bytes13[15]_i_4_n_0 ),
        .I4(\bytes13[15]_i_5_n_0 ),
        .I5(eth_rstn),
        .O(\bytes13[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    \bytes13[15]_i_4 
       (.I0(\byte_read_done[3]_i_3_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(\byte_read_done[12]_i_5_n_0 ),
        .O(\bytes13[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \bytes13[15]_i_5 
       (.I0(\bit_count[1]_i_15_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\byte_count_reg[0]_rep_n_0 ),
        .O(\bytes13[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \bytes13[1]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[15]_i_2_n_0 ),
        .I4(\bytes13[1]_i_2_n_0 ),
        .I5(bytes13[1]),
        .O(\bytes13[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    \bytes13[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes13[7]_i_3_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\bytes13[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes13[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes13[2]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\bytes13[14]_i_2_n_0 ),
        .I4(\bytes13[3]_i_2_n_0 ),
        .I5(bytes13[2]),
        .O(\bytes13[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes13[3]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\bytes13[15]_i_2_n_0 ),
        .I4(\bytes13[3]_i_2_n_0 ),
        .I5(bytes13[3]),
        .O(\bytes13[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555575500000000)) 
    \bytes13[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes13[7]_i_3_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bytes13[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes13[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes13[4]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[14]_i_2_n_0 ),
        .I4(\bytes13[5]_i_2_n_0 ),
        .I5(bytes13[4]),
        .O(\bytes13[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \bytes13[5]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[15]_i_2_n_0 ),
        .I4(\bytes13[5]_i_2_n_0 ),
        .I5(bytes13[5]),
        .O(\bytes13[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555575500000000)) 
    \bytes13[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes13[7]_i_3_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\bytes13[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes13[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \bytes13[6]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[14]_i_2_n_0 ),
        .I4(\bytes13[7]_i_2_n_0 ),
        .I5(bytes13[6]),
        .O(\bytes13[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \bytes13[7]_i_1 
       (.I0(\dest_mac[23]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[15]_i_2_n_0 ),
        .I4(\bytes13[7]_i_2_n_0 ),
        .I5(bytes13[7]),
        .O(\bytes13[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555755500000000)) 
    \bytes13[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\bytes13[7]_i_3_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\bytes13[15]_i_4_n_0 ),
        .I5(eth_rstn),
        .O(\bytes13[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \bytes13[7]_i_3 
       (.I0(\bit_count[1]_i_15_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .O(\bytes13[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \bytes13[8]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[14]_i_2_n_0 ),
        .I4(\bytes13[9]_i_2_n_0 ),
        .I5(bytes13[8]),
        .O(\bytes13[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \bytes13[9]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\bytes13[15]_i_2_n_0 ),
        .I4(\bytes13[9]_i_2_n_0 ),
        .I5(bytes13[9]),
        .O(\bytes13[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5557555500000000)) 
    \bytes13[9]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\bytes13[15]_i_4_n_0 ),
        .I4(\bytes13[15]_i_5_n_0 ),
        .I5(eth_rstn),
        .O(\bytes13[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[0]_i_1_n_0 ),
        .Q(bytes13[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[10]_i_1_n_0 ),
        .Q(bytes13[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[11]_i_1_n_0 ),
        .Q(bytes13[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[12]_i_1_n_0 ),
        .Q(bytes13[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[13]_i_1_n_0 ),
        .Q(bytes13[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[14]_i_1_n_0 ),
        .Q(bytes13[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[15]_i_1_n_0 ),
        .Q(bytes13[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[1]_i_1_n_0 ),
        .Q(bytes13[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[2]_i_1_n_0 ),
        .Q(bytes13[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[3]_i_1_n_0 ),
        .Q(bytes13[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[4]_i_1_n_0 ),
        .Q(bytes13[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[5]_i_1_n_0 ),
        .Q(bytes13[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[6]_i_1_n_0 ),
        .Q(bytes13[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[7]_i_1_n_0 ),
        .Q(bytes13[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[8]_i_1_n_0 ),
        .Q(bytes13[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \bytes13_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\bytes13[9]_i_1_n_0 ),
        .Q(bytes13[9]),
        .R(1'b0));
  design_1_ethernet_transceiver2_0_0_crc32_parallel_0 crc_checker
       (.CO(crc_pass0),
        .Q(\state_reg_n_0_[3] ),
        .b_clk100mhz(b_clk100mhz),
        .crc_rx(crc_rx),
        .eth_rxd(eth_rxd),
        .rst_ram_reg(rst_ram_i_2_n_0),
        .rst_ram_reg_0(\state[2]_i_5__0_n_0 ),
        .rst_ram_reg_1(rst_ram_i_4_n_0),
        .rst_ram_reg_2(rst_ram_reg_n_0),
        .\state_reg[3] (crc_checker_n_1),
        .state_reg_0(start_crc_reg_n_0),
        .udp_datasum_done14_out(udp_datasum_done14_out));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFF80008)) 
    crc_pass_i_1
       (.I0(crc_pass0),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(crc_pass_i_2_n_0),
        .I4(crc_pass_reg_n_0),
        .O(crc_pass_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    crc_pass_i_2
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(eth_rstn),
        .O(crc_pass_i_2_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    crc_pass_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(crc_pass_i_1_n_0),
        .Q(crc_pass_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \crc_rx[0]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\crc_rx_reg[30]_0 ),
        .I2(\crc_rx[0]_i_2_n_0 ),
        .I3(\crc_rx_reg[30]_1 ),
        .I4(\crc_rx[1]_i_2_n_0 ),
        .I5(crc_rx[0]),
        .O(\crc_rx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \crc_rx[0]_i_2 
       (.I0(\bit_count_reg[0]_rep_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .I4(\byte_count_reg[1]_rep_n_0 ),
        .O(\crc_rx[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \crc_rx[10]_i_1 
       (.I0(eth_rstn),
        .I1(\crc_rx[11]_i_2_n_0 ),
        .I2(\crc_rx[10]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\crc_rx[10]_i_3_n_0 ),
        .I5(crc_rx[10]),
        .O(\crc_rx[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \crc_rx[10]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rxd[0]),
        .O(\crc_rx[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \crc_rx[10]_i_3 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rxd[1]),
        .O(\crc_rx[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \crc_rx[11]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(eth_rstn),
        .I3(\crc_rx[11]_i_2_n_0 ),
        .I4(crc_rx[11]),
        .O(\crc_rx[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    \crc_rx[11]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_count_reg[0]_rep__1_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .I4(\source_mac[37]_i_2_n_0 ),
        .I5(\crc_rx[23]_i_3_n_0 ),
        .O(\crc_rx[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \crc_rx[12]_i_1 
       (.I0(eth_rstn),
        .I1(\crc_rx[13]_i_2_n_0 ),
        .I2(\crc_rx[12]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\crc_rx[12]_i_3_n_0 ),
        .I5(crc_rx[12]),
        .O(\crc_rx[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \crc_rx[12]_i_2 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(eth_rxd[0]),
        .O(\crc_rx[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \crc_rx[12]_i_3 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(eth_rxd[1]),
        .O(\crc_rx[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \crc_rx[13]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(eth_rstn),
        .I3(\crc_rx[13]_i_2_n_0 ),
        .I4(crc_rx[13]),
        .O(\crc_rx[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    \crc_rx[13]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_count_reg[0]_rep__0_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .I4(\source_mac[35]_i_2_n_0 ),
        .I5(\crc_rx[23]_i_3_n_0 ),
        .O(\crc_rx[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \crc_rx[14]_i_1 
       (.I0(eth_rstn),
        .I1(\crc_rx[15]_i_2_n_0 ),
        .I2(\crc_rx[14]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\crc_rx[14]_i_3_n_0 ),
        .I5(crc_rx[14]),
        .O(\crc_rx[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \crc_rx[14]_i_2 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rxd[0]),
        .O(\crc_rx[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \crc_rx[14]_i_3 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rxd[1]),
        .O(\crc_rx[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \crc_rx[15]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(eth_rstn),
        .I3(\crc_rx[15]_i_2_n_0 ),
        .I4(crc_rx[15]),
        .O(\crc_rx[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    \crc_rx[15]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_count_reg[0]_rep__0_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .I4(\source_mac[33]_i_2_n_0 ),
        .I5(\crc_rx[23]_i_3_n_0 ),
        .O(\crc_rx[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \crc_rx[16]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\crc_rx_reg[30]_0 ),
        .I2(\crc_rx[16]_i_2_n_0 ),
        .I3(\crc_rx_reg[30]_1 ),
        .I4(\crc_rx[17]_i_2_n_0 ),
        .I5(crc_rx[16]),
        .O(\crc_rx[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \crc_rx[16]_i_2 
       (.I0(\bit_count_reg[0]_rep_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .I4(\byte_count_reg[0]_rep__0_n_0 ),
        .O(\crc_rx[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \crc_rx[17]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(\crc_rx[17]_i_2_n_0 ),
        .I3(crc_rx[17]),
        .O(\crc_rx[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h555D555500000000)) 
    \crc_rx[17]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_count_reg[0]_rep__0_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .I4(\crc_rx[17]_i_3_n_0 ),
        .I5(eth_rstn),
        .O(\crc_rx[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \crc_rx[17]_i_3 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[2] ),
        .O(\crc_rx[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \crc_rx[18]_i_1 
       (.I0(eth_rstn),
        .I1(\crc_rx[19]_i_2_n_0 ),
        .I2(\crc_rx[18]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\crc_rx[18]_i_3_n_0 ),
        .I5(crc_rx[18]),
        .O(\crc_rx[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \crc_rx[18]_i_2 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rxd[0]),
        .O(\crc_rx[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \crc_rx[18]_i_3 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rxd[1]),
        .O(\crc_rx[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \crc_rx[19]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(eth_rstn),
        .I3(\crc_rx[19]_i_2_n_0 ),
        .I4(crc_rx[19]),
        .O(\crc_rx[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \crc_rx[19]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\byte_count_reg[0]_rep__0_n_0 ),
        .I4(\source_mac[37]_i_2_n_0 ),
        .I5(\crc_rx[23]_i_3_n_0 ),
        .O(\crc_rx[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \crc_rx[1]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(\crc_rx[1]_i_2_n_0 ),
        .I3(crc_rx[1]),
        .O(\crc_rx[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \crc_rx[1]_i_2 
       (.I0(eth_rstn),
        .I1(\crc_rx[1]_i_3_n_0 ),
        .O(\crc_rx[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \crc_rx[1]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\state[3]_i_6_n_0 ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(\bit_count[1]_i_3_n_0 ),
        .I5(\state_reg_n_0_[2] ),
        .O(\crc_rx[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \crc_rx[20]_i_1 
       (.I0(eth_rstn),
        .I1(\crc_rx[21]_i_2_n_0 ),
        .I2(\crc_rx[20]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\crc_rx[20]_i_3_n_0 ),
        .I5(crc_rx[20]),
        .O(\crc_rx[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \crc_rx[20]_i_2 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(eth_rxd[0]),
        .O(\crc_rx[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \crc_rx[20]_i_3 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(eth_rxd[1]),
        .O(\crc_rx[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \crc_rx[21]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(eth_rstn),
        .I3(\crc_rx[21]_i_2_n_0 ),
        .I4(crc_rx[21]),
        .O(\crc_rx[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \crc_rx[21]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\byte_count_reg[0]_rep__0_n_0 ),
        .I4(\source_mac[35]_i_2_n_0 ),
        .I5(\crc_rx[23]_i_3_n_0 ),
        .O(\crc_rx[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \crc_rx[22]_i_1 
       (.I0(eth_rstn),
        .I1(\crc_rx[23]_i_2_n_0 ),
        .I2(\crc_rx[22]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\crc_rx[22]_i_3_n_0 ),
        .I5(crc_rx[22]),
        .O(\crc_rx[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \crc_rx[22]_i_2 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rxd[0]),
        .O(\crc_rx[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \crc_rx[22]_i_3 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rxd[1]),
        .O(\crc_rx[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \crc_rx[23]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(eth_rstn),
        .I3(\crc_rx[23]_i_2_n_0 ),
        .I4(crc_rx[23]),
        .O(\crc_rx[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \crc_rx[23]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\byte_count_reg[0]_rep__0_n_0 ),
        .I4(\source_mac[33]_i_2_n_0 ),
        .I5(\crc_rx[23]_i_3_n_0 ),
        .O(\crc_rx[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1500000000000000)) 
    \crc_rx[23]_i_3 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(ip_header_options1[1]),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[2] ),
        .O(\crc_rx[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \crc_rx[24]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\crc_rx_reg[30]_0 ),
        .I2(\crc_rx[24]_i_2_n_0 ),
        .I3(\crc_rx_reg[30]_1 ),
        .I4(\crc_rx[25]_i_2_n_0 ),
        .I5(crc_rx[24]),
        .O(\crc_rx[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \crc_rx[24]_i_2 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[0]_rep__0_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(ip_header_options1[2]),
        .O(\crc_rx[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \crc_rx[25]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(\crc_rx[25]_i_2_n_0 ),
        .I3(crc_rx[25]),
        .O(\crc_rx[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \crc_rx[25]_i_2 
       (.I0(eth_rstn),
        .I1(\crc_rx[25]_i_3_n_0 ),
        .O(\crc_rx[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \crc_rx[25]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\byte_read_done[6]_i_2_n_0 ),
        .I3(\bit_count[1]_i_3_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\eth_prot_type[15]_i_5_n_0 ),
        .O(\crc_rx[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \crc_rx[26]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\crc_rx_reg[30]_0 ),
        .I2(\crc_rx[26]_i_2_n_0 ),
        .I3(\crc_rx_reg[30]_1 ),
        .I4(\crc_rx[27]_i_2_n_0 ),
        .I5(crc_rx[26]),
        .O(\crc_rx[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \crc_rx[26]_i_2 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[0]_rep__0_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(ip_header_options1[2]),
        .O(\crc_rx[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \crc_rx[27]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(\crc_rx[27]_i_2_n_0 ),
        .I3(crc_rx[27]),
        .O(\crc_rx[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \crc_rx[27]_i_2 
       (.I0(eth_rstn),
        .I1(\crc_rx[27]_i_3_n_0 ),
        .O(\crc_rx[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \crc_rx[27]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(\source_mac[37]_i_2_n_0 ),
        .I5(\crc_rx[23]_i_3_n_0 ),
        .O(\crc_rx[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \crc_rx[28]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\crc_rx_reg[30]_0 ),
        .I2(\crc_rx[28]_i_2_n_0 ),
        .I3(\crc_rx_reg[30]_1 ),
        .I4(\crc_rx[29]_i_2_n_0 ),
        .I5(crc_rx[28]),
        .O(\crc_rx[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \crc_rx[28]_i_2 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[0]_rep__0_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bit_count_reg[0]_rep_n_0 ),
        .O(\crc_rx[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \crc_rx[29]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(\crc_rx[29]_i_2_n_0 ),
        .I3(crc_rx[29]),
        .O(\crc_rx[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \crc_rx[29]_i_2 
       (.I0(eth_rstn),
        .I1(\crc_rx[29]_i_3_n_0 ),
        .O(\crc_rx[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \crc_rx[29]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(\source_mac[35]_i_2_n_0 ),
        .I5(\crc_rx[23]_i_3_n_0 ),
        .O(\crc_rx[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \crc_rx[2]_i_1 
       (.I0(eth_rstn),
        .I1(\crc_rx[3]_i_2_n_0 ),
        .I2(\crc_rx[2]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\crc_rx[2]_i_3_n_0 ),
        .I5(crc_rx[2]),
        .O(\crc_rx[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \crc_rx[2]_i_2 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rxd[0]),
        .O(\crc_rx[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \crc_rx[2]_i_3 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rxd[1]),
        .O(\crc_rx[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \crc_rx[30]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\crc_rx_reg[30]_0 ),
        .I2(\crc_rx[30]_i_3_n_0 ),
        .I3(\crc_rx_reg[30]_1 ),
        .I4(\crc_rx[31]_i_2_n_0 ),
        .I5(crc_rx[30]),
        .O(\crc_rx[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \crc_rx[30]_i_3 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg[0]_rep__0_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(ip_header_options1[2]),
        .O(\crc_rx[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \crc_rx[31]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(\crc_rx[31]_i_2_n_0 ),
        .I3(crc_rx[31]),
        .O(\crc_rx[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \crc_rx[31]_i_2 
       (.I0(eth_rstn),
        .I1(\crc_rx[31]_i_3_n_0 ),
        .O(\crc_rx[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    \crc_rx[31]_i_3 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\crc_rx[23]_i_3_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(\byte_count_reg[0]_rep__0_n_0 ),
        .I4(\byte_count_reg[1]_rep_n_0 ),
        .I5(\source_mac[33]_i_2_n_0 ),
        .O(\crc_rx[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \crc_rx[3]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(eth_rstn),
        .I3(\crc_rx[3]_i_2_n_0 ),
        .I4(crc_rx[3]),
        .O(\crc_rx[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \crc_rx[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_count_reg[0]_rep__0_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .I4(\source_mac[37]_i_2_n_0 ),
        .I5(\crc_rx[23]_i_3_n_0 ),
        .O(\crc_rx[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \crc_rx[4]_i_1 
       (.I0(eth_rstn),
        .I1(\crc_rx[5]_i_2_n_0 ),
        .I2(\crc_rx[4]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\crc_rx[4]_i_3_n_0 ),
        .I5(crc_rx[4]),
        .O(\crc_rx[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \crc_rx[4]_i_2 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(eth_rxd[0]),
        .O(\crc_rx[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \crc_rx[4]_i_3 
       (.I0(\byte_count_reg[0]_rep__0_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(ip_header_options1[1]),
        .I5(eth_rxd[1]),
        .O(\crc_rx[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \crc_rx[5]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(eth_rstn),
        .I3(\crc_rx[5]_i_2_n_0 ),
        .I4(crc_rx[5]),
        .O(\crc_rx[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \crc_rx[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_count_reg[0]_rep__0_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .I4(\source_mac[35]_i_2_n_0 ),
        .I5(\crc_rx[23]_i_3_n_0 ),
        .O(\crc_rx[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \crc_rx[6]_i_1 
       (.I0(eth_rstn),
        .I1(\crc_rx[7]_i_2_n_0 ),
        .I2(\crc_rx[6]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\crc_rx[6]_i_3_n_0 ),
        .I5(crc_rx[6]),
        .O(\crc_rx[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    \crc_rx[6]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rxd[0]),
        .O(\crc_rx[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \crc_rx[6]_i_3 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(eth_rxd[1]),
        .O(\crc_rx[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \crc_rx[7]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(eth_rstn),
        .I3(\crc_rx[7]_i_2_n_0 ),
        .I4(crc_rx[7]),
        .O(\crc_rx[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \crc_rx[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_count_reg[0]_rep__1_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .I4(\source_mac[33]_i_2_n_0 ),
        .I5(\crc_rx[23]_i_3_n_0 ),
        .O(\crc_rx[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \crc_rx[8]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\crc_rx_reg[30]_0 ),
        .I2(\crc_rx[8]_i_2_n_0 ),
        .I3(\crc_rx_reg[30]_1 ),
        .I4(\crc_rx[9]_i_2_n_0 ),
        .I5(crc_rx[8]),
        .O(\crc_rx[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \crc_rx[8]_i_2 
       (.I0(\bit_count_reg[0]_rep_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(\byte_count_reg[0]_rep__1_n_0 ),
        .O(\crc_rx[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \crc_rx[9]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rxd[0]),
        .I2(\crc_rx[9]_i_2_n_0 ),
        .I3(crc_rx[9]),
        .O(\crc_rx[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5575555500000000)) 
    \crc_rx[9]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_read_done[3]_i_4_n_0 ),
        .I2(\byte_count_reg[1]_rep_n_0 ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .I4(\crc_rx[17]_i_3_n_0 ),
        .I5(eth_rstn),
        .O(\crc_rx[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[0]_i_1_n_0 ),
        .Q(crc_rx[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[10]_i_1_n_0 ),
        .Q(crc_rx[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[11]_i_1_n_0 ),
        .Q(crc_rx[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[12]_i_1_n_0 ),
        .Q(crc_rx[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[13]_i_1_n_0 ),
        .Q(crc_rx[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[14]_i_1_n_0 ),
        .Q(crc_rx[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[15]_i_1_n_0 ),
        .Q(crc_rx[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[16] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[16]_i_1_n_0 ),
        .Q(crc_rx[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[17] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[17]_i_1_n_0 ),
        .Q(crc_rx[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[18] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[18]_i_1_n_0 ),
        .Q(crc_rx[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[19] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[19]_i_1_n_0 ),
        .Q(crc_rx[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[1]_i_1_n_0 ),
        .Q(crc_rx[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[20] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[20]_i_1_n_0 ),
        .Q(crc_rx[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[21] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[21]_i_1_n_0 ),
        .Q(crc_rx[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[22] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[22]_i_1_n_0 ),
        .Q(crc_rx[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[23] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[23]_i_1_n_0 ),
        .Q(crc_rx[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[24] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[24]_i_1_n_0 ),
        .Q(crc_rx[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[25] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[25]_i_1_n_0 ),
        .Q(crc_rx[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[26] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[26]_i_1_n_0 ),
        .Q(crc_rx[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[27] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[27]_i_1_n_0 ),
        .Q(crc_rx[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[28] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[28]_i_1_n_0 ),
        .Q(crc_rx[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[29] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[29]_i_1_n_0 ),
        .Q(crc_rx[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[2]_i_1_n_0 ),
        .Q(crc_rx[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[30] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[30]_i_1_n_0 ),
        .Q(crc_rx[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[31] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[31]_i_1_n_0 ),
        .Q(crc_rx[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[3]_i_1_n_0 ),
        .Q(crc_rx[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[4]_i_1_n_0 ),
        .Q(crc_rx[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[5]_i_1_n_0 ),
        .Q(crc_rx[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[6]_i_1_n_0 ),
        .Q(crc_rx[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[7]_i_1_n_0 ),
        .Q(crc_rx[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[8]_i_1_n_0 ),
        .Q(crc_rx[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \crc_rx_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\crc_rx[9]_i_1_n_0 ),
        .Q(crc_rx[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDF)) 
    \data_counter_max[10]_i_1 
       (.I0(\byte_read_done_reg_n_0_[1] ),
        .I1(arp_request_expected),
        .I2(eth_protocol_expected),
        .O(data_counter_max));
  LUT1 #(
    .INIT(2'h1)) 
    \data_counter_max[10]_i_3 
       (.I0(bytes01[10]),
        .O(\data_counter_max[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data_counter_max[5]_i_2 
       (.I0(bytes01[4]),
        .I1(data_counter_max2[2]),
        .O(\data_counter_max[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data_counter_max[5]_i_3 
       (.I0(bytes01[3]),
        .I1(data_counter_max2[1]),
        .O(\data_counter_max[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data_counter_max[5]_i_4 
       (.I0(bytes01[2]),
        .I1(data_counter_max2[0]),
        .O(\data_counter_max[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \data_counter_max[5]_i_5 
       (.I0(data_counter_max2[2]),
        .I1(bytes01[4]),
        .I2(data_counter_max2[3]),
        .I3(bytes01[5]),
        .O(\data_counter_max[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \data_counter_max[5]_i_6 
       (.I0(data_counter_max2[1]),
        .I1(bytes01[3]),
        .I2(data_counter_max2[2]),
        .I3(bytes01[4]),
        .O(\data_counter_max[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \data_counter_max[5]_i_7 
       (.I0(data_counter_max2[0]),
        .I1(bytes01[2]),
        .I2(data_counter_max2[1]),
        .I3(bytes01[3]),
        .O(\data_counter_max[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_counter_max[5]_i_8 
       (.I0(bytes01[2]),
        .I1(data_counter_max2[0]),
        .O(\data_counter_max[5]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_counter_max[9]_i_2 
       (.I0(bytes01[9]),
        .O(\data_counter_max[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_counter_max[9]_i_3 
       (.I0(bytes01[8]),
        .O(\data_counter_max[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_counter_max[9]_i_4 
       (.I0(bytes01[7]),
        .O(\data_counter_max[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \data_counter_max[9]_i_5 
       (.I0(data_counter_max2[3]),
        .I1(bytes01[5]),
        .I2(bytes01[6]),
        .O(\data_counter_max[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_counter_max_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[0]),
        .Q(\data_counter_max_reg_n_0_[0] ),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \data_counter_max_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max0[10]),
        .Q(\data_counter_max_reg_n_0_[10] ),
        .R(data_counter_max));
  CARRY4 \data_counter_max_reg[10]_i_2 
       (.CI(\data_counter_max_reg[9]_i_1_n_0 ),
        .CO(\NLW_data_counter_max_reg[10]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_data_counter_max_reg[10]_i_2_O_UNCONNECTED [3:1],data_counter_max0[10]}),
        .S({1'b0,1'b0,1'b0,\data_counter_max[10]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \data_counter_max_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[1]),
        .Q(\data_counter_max_reg_n_0_[1] ),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \data_counter_max_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max0[2]),
        .Q(\data_counter_max_reg_n_0_[2] ),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \data_counter_max_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max0[3]),
        .Q(\data_counter_max_reg_n_0_[3] ),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \data_counter_max_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max0[4]),
        .Q(\data_counter_max_reg_n_0_[4] ),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \data_counter_max_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max0[5]),
        .Q(\data_counter_max_reg_n_0_[5] ),
        .R(data_counter_max));
  CARRY4 \data_counter_max_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\data_counter_max_reg[5]_i_1_n_0 ,\data_counter_max_reg[5]_i_1_n_1 ,\data_counter_max_reg[5]_i_1_n_2 ,\data_counter_max_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_counter_max[5]_i_2_n_0 ,\data_counter_max[5]_i_3_n_0 ,\data_counter_max[5]_i_4_n_0 ,1'b0}),
        .O(data_counter_max0[5:2]),
        .S({\data_counter_max[5]_i_5_n_0 ,\data_counter_max[5]_i_6_n_0 ,\data_counter_max[5]_i_7_n_0 ,\data_counter_max[5]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \data_counter_max_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max0[6]),
        .Q(\data_counter_max_reg_n_0_[6] ),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \data_counter_max_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max0[7]),
        .Q(\data_counter_max_reg_n_0_[7] ),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \data_counter_max_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max0[8]),
        .Q(\data_counter_max_reg_n_0_[8] ),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \data_counter_max_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max0[9]),
        .Q(\data_counter_max_reg_n_0_[9] ),
        .R(data_counter_max));
  CARRY4 \data_counter_max_reg[9]_i_1 
       (.CI(\data_counter_max_reg[5]_i_1_n_0 ),
        .CO({\data_counter_max_reg[9]_i_1_n_0 ,\data_counter_max_reg[9]_i_1_n_1 ,\data_counter_max_reg[9]_i_1_n_2 ,\data_counter_max_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(bytes01[9:6]),
        .O(data_counter_max0[9:6]),
        .S({\data_counter_max[9]_i_2_n_0 ,\data_counter_max[9]_i_3_n_0 ,\data_counter_max[9]_i_4_n_0 ,\data_counter_max[9]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_to_ram[0]_i_1 
       (.I0(valid_data_byte_read_reg_n_0),
        .I1(temp_data[0]),
        .O(\data_to_ram[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_to_ram[1]_i_1 
       (.I0(valid_data_byte_read_reg_n_0),
        .I1(temp_data[1]),
        .O(\data_to_ram[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_to_ram[2]_i_1 
       (.I0(valid_data_byte_read_reg_n_0),
        .I1(temp_data[2]),
        .O(\data_to_ram[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_to_ram[3]_i_1 
       (.I0(valid_data_byte_read_reg_n_0),
        .I1(temp_data[3]),
        .O(\data_to_ram[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_to_ram[4]_i_1 
       (.I0(valid_data_byte_read_reg_n_0),
        .I1(temp_data[4]),
        .O(\data_to_ram[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_to_ram[5]_i_1 
       (.I0(valid_data_byte_read_reg_n_0),
        .I1(temp_data[5]),
        .O(\data_to_ram[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_to_ram[6]_i_1 
       (.I0(valid_data_byte_read_reg_n_0),
        .I1(temp_data[6]),
        .O(\data_to_ram[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_to_ram[7]_i_1 
       (.I0(s_ram),
        .I1(wrt_enable_ram),
        .O(data_to_ram0));
  LUT5 #(
    .INIT(32'h03030302)) 
    \data_to_ram[7]_i_2 
       (.I0(valid_data_byte_read_reg_n_0),
        .I1(wrt_enable_ram),
        .I2(s_ram),
        .I3(rst_ram_reg_n_0),
        .I4(read_frame_done_reg_n_0),
        .O(data_to_ram));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_to_ram[7]_i_3 
       (.I0(valid_data_byte_read_reg_n_0),
        .I1(temp_data[7]),
        .O(\data_to_ram[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_ram_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(data_to_ram),
        .D(\data_to_ram[0]_i_1_n_0 ),
        .Q(\data_to_ram_reg[7]_0 [0]),
        .R(data_to_ram0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_ram_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(data_to_ram),
        .D(\data_to_ram[1]_i_1_n_0 ),
        .Q(\data_to_ram_reg[7]_0 [1]),
        .R(data_to_ram0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_ram_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(data_to_ram),
        .D(\data_to_ram[2]_i_1_n_0 ),
        .Q(\data_to_ram_reg[7]_0 [2]),
        .R(data_to_ram0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_ram_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(data_to_ram),
        .D(\data_to_ram[3]_i_1_n_0 ),
        .Q(\data_to_ram_reg[7]_0 [3]),
        .R(data_to_ram0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_ram_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(data_to_ram),
        .D(\data_to_ram[4]_i_1_n_0 ),
        .Q(\data_to_ram_reg[7]_0 [4]),
        .R(data_to_ram0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_ram_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(data_to_ram),
        .D(\data_to_ram[5]_i_1_n_0 ),
        .Q(\data_to_ram_reg[7]_0 [5]),
        .R(data_to_ram0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_ram_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(data_to_ram),
        .D(\data_to_ram[6]_i_1_n_0 ),
        .Q(\data_to_ram_reg[7]_0 [6]),
        .R(data_to_ram0));
  FDRE #(
    .INIT(1'b0)) 
    \data_to_ram_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(data_to_ram),
        .D(\data_to_ram[7]_i_3_n_0 ),
        .Q(\data_to_ram_reg[7]_0 [7]),
        .R(data_to_ram0));
  LUT6 #(
    .INIT(64'h0880FFFF08800000)) 
    \dest_mac[0]_i_1 
       (.I0(\dest_mac[32]_i_2_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\dest_mac[1]_i_2_n_0 ),
        .I5(dest_mac[0]),
        .O(\dest_mac[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \dest_mac[10]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[42]_i_2_n_0 ),
        .I3(\dest_mac[15]_i_2_n_0 ),
        .I4(\dest_mac[11]_i_2_n_0 ),
        .I5(dest_mac[10]),
        .O(\dest_mac[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \dest_mac[11]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[43]_i_2_n_0 ),
        .I3(\dest_mac[15]_i_2_n_0 ),
        .I4(\dest_mac[11]_i_2_n_0 ),
        .I5(dest_mac[11]),
        .O(\dest_mac[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000002)) 
    \dest_mac[11]_i_2 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[43]_i_4_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[15]_i_4_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \dest_mac[12]_i_1 
       (.I0(\dest_mac[12]_i_2_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\dest_mac[12]_i_3_n_0 ),
        .I4(\dest_mac[13]_i_2_n_0 ),
        .I5(dest_mac[12]),
        .O(\dest_mac[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dest_mac[12]_i_2 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_count_reg[0]_rep_n_0 ),
        .O(\dest_mac[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dest_mac[12]_i_3 
       (.I0(eth_rxd[0]),
        .I1(\dest_mac[12]_i_4_n_0 ),
        .O(\dest_mac[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \dest_mac[12]_i_4 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_read_done[12]_i_5_n_0 ),
        .O(\dest_mac[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \dest_mac[13]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[45]_i_2_n_0 ),
        .I3(\dest_mac[15]_i_2_n_0 ),
        .I4(\dest_mac[13]_i_2_n_0 ),
        .I5(dest_mac[13]),
        .O(\dest_mac[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000200)) 
    \dest_mac[13]_i_2 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\byte_count_reg[0]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\dest_mac[45]_i_4_n_0 ),
        .I4(\dest_mac[15]_i_4_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \dest_mac[14]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[46]_i_2_n_0 ),
        .I3(\dest_mac[15]_i_2_n_0 ),
        .I4(\dest_mac[15]_i_3_n_0 ),
        .I5(dest_mac[14]),
        .O(\dest_mac[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \dest_mac[15]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[47]_i_2_n_0 ),
        .I3(\dest_mac[15]_i_2_n_0 ),
        .I4(\dest_mac[15]_i_3_n_0 ),
        .I5(dest_mac[15]),
        .O(\dest_mac[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \dest_mac[15]_i_2 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\state_reg[1]_rep_n_0 ),
        .O(\dest_mac[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000002)) 
    \dest_mac[15]_i_3 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[47]_i_5_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[15]_i_4_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFFD7FF)) 
    \dest_mac[15]_i_4 
       (.I0(\state[2]_i_7_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(start_crc_i_2_n_0),
        .I4(\state_reg_n_0_[0] ),
        .O(\dest_mac[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[16]_i_1 
       (.I0(\dest_mac[40]_i_2_n_0 ),
        .I1(\dest_mac[23]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[17]_i_2_n_0 ),
        .I5(dest_mac[16]),
        .O(\dest_mac[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[17]_i_1 
       (.I0(\dest_mac[41]_i_2_n_0 ),
        .I1(\dest_mac[23]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[17]_i_2_n_0 ),
        .I5(dest_mac[17]),
        .O(\dest_mac[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040004000404444)) 
    \dest_mac[17]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\byte_count[10]_i_11_n_0 ),
        .I2(\dest_mac[41]_i_4_n_0 ),
        .I3(\dest_mac[23]_i_4_n_0 ),
        .I4(\state_reg[1]_rep_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\dest_mac[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[18]_i_1 
       (.I0(\dest_mac[42]_i_2_n_0 ),
        .I1(\dest_mac[23]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[19]_i_2_n_0 ),
        .I5(dest_mac[18]),
        .O(\dest_mac[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[19]_i_1 
       (.I0(\dest_mac[43]_i_2_n_0 ),
        .I1(\dest_mac[23]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[19]_i_2_n_0 ),
        .I5(dest_mac[19]),
        .O(\dest_mac[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400044444)) 
    \dest_mac[19]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\byte_count[10]_i_11_n_0 ),
        .I2(\dest_mac[43]_i_4_n_0 ),
        .I3(\dest_mac[23]_i_4_n_0 ),
        .I4(\state_reg[1]_rep_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\dest_mac[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0880FFFF08800000)) 
    \dest_mac[1]_i_1 
       (.I0(\dest_mac[33]_i_2_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\dest_mac[1]_i_2_n_0 ),
        .I5(dest_mac[1]),
        .O(\dest_mac[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000800)) 
    \dest_mac[1]_i_2 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[41]_i_4_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .I4(\dest_mac[15]_i_4_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[20]_i_1 
       (.I0(\dest_mac[44]_i_2_n_0 ),
        .I1(\dest_mac[23]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[21]_i_2_n_0 ),
        .I5(dest_mac[20]),
        .O(\dest_mac[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[21]_i_1 
       (.I0(\dest_mac[45]_i_2_n_0 ),
        .I1(\dest_mac[23]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[21]_i_2_n_0 ),
        .I5(dest_mac[21]),
        .O(\dest_mac[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040004000404444)) 
    \dest_mac[21]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\byte_count[10]_i_11_n_0 ),
        .I2(\dest_mac[45]_i_4_n_0 ),
        .I3(\dest_mac[23]_i_4_n_0 ),
        .I4(\state_reg[1]_rep_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\dest_mac[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[22]_i_1 
       (.I0(\dest_mac[46]_i_2_n_0 ),
        .I1(\dest_mac[23]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[23]_i_3_n_0 ),
        .I5(dest_mac[22]),
        .O(\dest_mac[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[23]_i_1 
       (.I0(\dest_mac[47]_i_2_n_0 ),
        .I1(\dest_mac[23]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[23]_i_3_n_0 ),
        .I5(dest_mac[23]),
        .O(\dest_mac[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dest_mac[23]_i_2 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_count_reg[0]_rep__1_n_0 ),
        .O(\dest_mac[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400044444)) 
    \dest_mac[23]_i_3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\byte_count[10]_i_11_n_0 ),
        .I2(\dest_mac[47]_i_5_n_0 ),
        .I3(\dest_mac[23]_i_4_n_0 ),
        .I4(\state_reg[1]_rep_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\dest_mac[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \dest_mac[23]_i_4 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\dest_mac[31]_i_5_n_0 ),
        .I4(\source_mac[47]_i_4_n_0 ),
        .I5(\byte_count_reg[0]_rep__1_n_0 ),
        .O(\dest_mac[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[24]_i_1 
       (.I0(\dest_mac[40]_i_2_n_0 ),
        .I1(\dest_mac[31]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(\dest_mac[25]_i_2_n_0 ),
        .I5(dest_mac[24]),
        .O(\dest_mac[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[25]_i_1 
       (.I0(\dest_mac[41]_i_2_n_0 ),
        .I1(\dest_mac[31]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(\dest_mac[25]_i_2_n_0 ),
        .I5(dest_mac[25]),
        .O(\dest_mac[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040004000404444)) 
    \dest_mac[25]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\byte_count[10]_i_11_n_0 ),
        .I2(\dest_mac[41]_i_4_n_0 ),
        .I3(\dest_mac[31]_i_4_n_0 ),
        .I4(\state_reg[1]_rep_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\dest_mac[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[26]_i_1 
       (.I0(\dest_mac[42]_i_2_n_0 ),
        .I1(\dest_mac[31]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(\dest_mac[27]_i_2_n_0 ),
        .I5(dest_mac[26]),
        .O(\dest_mac[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[27]_i_1 
       (.I0(\dest_mac[43]_i_2_n_0 ),
        .I1(\dest_mac[31]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(\dest_mac[27]_i_2_n_0 ),
        .I5(dest_mac[27]),
        .O(\dest_mac[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400044444)) 
    \dest_mac[27]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\byte_count[10]_i_11_n_0 ),
        .I2(\dest_mac[43]_i_4_n_0 ),
        .I3(\dest_mac[31]_i_4_n_0 ),
        .I4(\state_reg[1]_rep_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\dest_mac[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[28]_i_1 
       (.I0(\dest_mac[44]_i_2_n_0 ),
        .I1(\dest_mac[31]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(\dest_mac[29]_i_2_n_0 ),
        .I5(dest_mac[28]),
        .O(\dest_mac[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[29]_i_1 
       (.I0(\dest_mac[45]_i_2_n_0 ),
        .I1(\dest_mac[31]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(\dest_mac[29]_i_2_n_0 ),
        .I5(dest_mac[29]),
        .O(\dest_mac[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040004000404444)) 
    \dest_mac[29]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\byte_count[10]_i_11_n_0 ),
        .I2(\dest_mac[45]_i_4_n_0 ),
        .I3(\dest_mac[31]_i_4_n_0 ),
        .I4(\state_reg[1]_rep_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\dest_mac[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0880FFFF08800000)) 
    \dest_mac[2]_i_1 
       (.I0(\dest_mac[34]_i_2_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\dest_mac[3]_i_2_n_0 ),
        .I5(dest_mac[2]),
        .O(\dest_mac[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[30]_i_1 
       (.I0(\dest_mac[46]_i_2_n_0 ),
        .I1(\dest_mac[31]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(\dest_mac[31]_i_3_n_0 ),
        .I5(dest_mac[30]),
        .O(\dest_mac[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dest_mac[31]_i_1 
       (.I0(\dest_mac[47]_i_2_n_0 ),
        .I1(\dest_mac[31]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .I3(\byte_count_reg[1]_rep_n_0 ),
        .I4(\dest_mac[31]_i_3_n_0 ),
        .I5(dest_mac[31]),
        .O(\dest_mac[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dest_mac[31]_i_2 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[2] ),
        .O(\dest_mac[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400044444)) 
    \dest_mac[31]_i_3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\byte_count[10]_i_11_n_0 ),
        .I2(\dest_mac[47]_i_5_n_0 ),
        .I3(\dest_mac[31]_i_4_n_0 ),
        .I4(\state_reg[1]_rep_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\dest_mac[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \dest_mac[31]_i_4 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\dest_mac[31]_i_5_n_0 ),
        .I5(\source_mac[47]_i_4_n_0 ),
        .O(\dest_mac[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dest_mac[31]_i_5 
       (.I0(start_crc_i_2_n_0),
        .I1(\state_reg_n_0_[0] ),
        .O(\dest_mac[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8200FFFF82000000)) 
    \dest_mac[32]_i_1 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\dest_mac[32]_i_2_n_0 ),
        .I4(\dest_mac[33]_i_3_n_0 ),
        .I5(dest_mac[32]),
        .O(\dest_mac[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \dest_mac[32]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[39]_i_4_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bit_count_reg[0]_rep_n_0 ),
        .I5(eth_rxd[0]),
        .O(\dest_mac[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8200FFFF82000000)) 
    \dest_mac[33]_i_1 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\dest_mac[33]_i_2_n_0 ),
        .I4(\dest_mac[33]_i_3_n_0 ),
        .I5(dest_mac[33]),
        .O(\dest_mac[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \dest_mac[33]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[39]_i_4_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bit_count_reg[0]_rep_n_0 ),
        .I5(eth_rxd[1]),
        .O(\dest_mac[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00800000)) 
    \dest_mac[33]_i_3 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[47]_i_6_n_0 ),
        .I2(\dest_mac[41]_i_4_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg[0]_rep__1_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8200FFFF82000000)) 
    \dest_mac[34]_i_1 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\dest_mac[34]_i_2_n_0 ),
        .I4(\dest_mac[35]_i_3_n_0 ),
        .I5(dest_mac[34]),
        .O(\dest_mac[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \dest_mac[34]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\dest_mac[39]_i_4_n_0 ),
        .I5(eth_rxd[0]),
        .O(\dest_mac[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8200FFFF82000000)) 
    \dest_mac[35]_i_1 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\dest_mac[35]_i_2_n_0 ),
        .I4(\dest_mac[35]_i_3_n_0 ),
        .I5(dest_mac[35]),
        .O(\dest_mac[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \dest_mac[35]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\dest_mac[39]_i_4_n_0 ),
        .I5(eth_rxd[1]),
        .O(\dest_mac[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \dest_mac[35]_i_3 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[47]_i_6_n_0 ),
        .I2(\dest_mac[43]_i_4_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg[0]_rep__1_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8200FFFF82000000)) 
    \dest_mac[36]_i_1 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\dest_mac[36]_i_2_n_0 ),
        .I4(\dest_mac[37]_i_3_n_0 ),
        .I5(dest_mac[36]),
        .O(\dest_mac[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \dest_mac[36]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[39]_i_4_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bit_count_reg[0]_rep_n_0 ),
        .I5(eth_rxd[0]),
        .O(\dest_mac[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8200FFFF82000000)) 
    \dest_mac[37]_i_1 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\dest_mac[37]_i_2_n_0 ),
        .I4(\dest_mac[37]_i_3_n_0 ),
        .I5(dest_mac[37]),
        .O(\dest_mac[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \dest_mac[37]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[39]_i_4_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bit_count_reg[0]_rep_n_0 ),
        .I5(eth_rxd[1]),
        .O(\dest_mac[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00800000)) 
    \dest_mac[37]_i_3 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[47]_i_6_n_0 ),
        .I2(\dest_mac[45]_i_4_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg[0]_rep__1_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8200FFFF82000000)) 
    \dest_mac[38]_i_1 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\dest_mac[38]_i_2_n_0 ),
        .I4(\dest_mac[39]_i_3_n_0 ),
        .I5(dest_mac[38]),
        .O(\dest_mac[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \dest_mac[38]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(\dest_mac[39]_i_4_n_0 ),
        .I5(eth_rxd[0]),
        .O(\dest_mac[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8200FFFF82000000)) 
    \dest_mac[39]_i_1 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\dest_mac[39]_i_2_n_0 ),
        .I4(\dest_mac[39]_i_3_n_0 ),
        .I5(dest_mac[39]),
        .O(\dest_mac[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \dest_mac[39]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(ip_header_options1[2]),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(\dest_mac[39]_i_4_n_0 ),
        .I5(eth_rxd[1]),
        .O(\dest_mac[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \dest_mac[39]_i_3 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[47]_i_6_n_0 ),
        .I2(\dest_mac[47]_i_5_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg[0]_rep__1_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[39]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \dest_mac[39]_i_4 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .O(\dest_mac[39]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0880FFFF08800000)) 
    \dest_mac[3]_i_1 
       (.I0(\dest_mac[35]_i_2_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\dest_mac[3]_i_2_n_0 ),
        .I5(dest_mac[3]),
        .O(\dest_mac[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000200)) 
    \dest_mac[3]_i_2 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[43]_i_4_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .I4(\dest_mac[15]_i_4_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \dest_mac[40]_i_1 
       (.I0(\dest_mac[47]_i_3_n_0 ),
        .I1(\byte_count_reg[0]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\dest_mac[40]_i_2_n_0 ),
        .I4(\dest_mac[41]_i_3_n_0 ),
        .I5(dest_mac[40]),
        .O(\dest_mac[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dest_mac[40]_i_2 
       (.I0(\dest_mac[41]_i_4_n_0 ),
        .I1(eth_rxd[0]),
        .O(\dest_mac[40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \dest_mac[41]_i_1 
       (.I0(\dest_mac[47]_i_3_n_0 ),
        .I1(\byte_count_reg[0]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\dest_mac[41]_i_2_n_0 ),
        .I4(\dest_mac[41]_i_3_n_0 ),
        .I5(dest_mac[41]),
        .O(\dest_mac[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dest_mac[41]_i_2 
       (.I0(\dest_mac[41]_i_4_n_0 ),
        .I1(eth_rxd[1]),
        .O(\dest_mac[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \dest_mac[41]_i_3 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[47]_i_6_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[41]_i_4_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[41]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \dest_mac[41]_i_4 
       (.I0(\bit_count_reg[0]_rep_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\dest_mac[39]_i_4_n_0 ),
        .O(\dest_mac[41]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \dest_mac[42]_i_1 
       (.I0(\dest_mac[47]_i_3_n_0 ),
        .I1(\byte_count_reg[0]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\dest_mac[42]_i_2_n_0 ),
        .I4(\dest_mac[43]_i_3_n_0 ),
        .I5(dest_mac[42]),
        .O(\dest_mac[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dest_mac[42]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\dest_mac[43]_i_4_n_0 ),
        .O(\dest_mac[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \dest_mac[43]_i_1 
       (.I0(\dest_mac[47]_i_3_n_0 ),
        .I1(\byte_count_reg[0]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\dest_mac[43]_i_2_n_0 ),
        .I4(\dest_mac[43]_i_3_n_0 ),
        .I5(dest_mac[43]),
        .O(\dest_mac[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dest_mac[43]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\dest_mac[43]_i_4_n_0 ),
        .O(\dest_mac[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \dest_mac[43]_i_3 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[47]_i_6_n_0 ),
        .I2(\dest_mac[43]_i_4_n_0 ),
        .I3(\byte_count_reg[0]_rep_n_0 ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[43]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dest_mac[43]_i_4 
       (.I0(\dest_mac[39]_i_4_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .O(\dest_mac[43]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \dest_mac[44]_i_1 
       (.I0(\dest_mac[47]_i_3_n_0 ),
        .I1(\dest_mac[44]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[45]_i_3_n_0 ),
        .I5(dest_mac[44]),
        .O(\dest_mac[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dest_mac[44]_i_2 
       (.I0(\dest_mac[45]_i_4_n_0 ),
        .I1(eth_rxd[0]),
        .O(\dest_mac[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \dest_mac[45]_i_1 
       (.I0(\dest_mac[47]_i_3_n_0 ),
        .I1(\byte_count_reg[0]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\dest_mac[45]_i_2_n_0 ),
        .I4(\dest_mac[45]_i_3_n_0 ),
        .I5(dest_mac[45]),
        .O(\dest_mac[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dest_mac[45]_i_2 
       (.I0(\dest_mac[45]_i_4_n_0 ),
        .I1(eth_rxd[1]),
        .O(\dest_mac[45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \dest_mac[45]_i_3 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[47]_i_6_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[45]_i_4_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[45]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dest_mac[45]_i_4 
       (.I0(\bit_count_reg[0]_rep_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\dest_mac[39]_i_4_n_0 ),
        .O(\dest_mac[45]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \dest_mac[46]_i_1 
       (.I0(\dest_mac[47]_i_3_n_0 ),
        .I1(\byte_count_reg[0]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\dest_mac[46]_i_2_n_0 ),
        .I4(\dest_mac[47]_i_4_n_0 ),
        .I5(dest_mac[46]),
        .O(\dest_mac[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dest_mac[46]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\dest_mac[47]_i_5_n_0 ),
        .O(\dest_mac[46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    \dest_mac[47]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[47]_i_2_n_0 ),
        .I3(\dest_mac[47]_i_3_n_0 ),
        .I4(\dest_mac[47]_i_4_n_0 ),
        .I5(dest_mac[47]),
        .O(\dest_mac[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dest_mac[47]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\dest_mac[47]_i_5_n_0 ),
        .O(\dest_mac[47]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \dest_mac[47]_i_3 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\state_reg[1]_rep_n_0 ),
        .O(\dest_mac[47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00020000)) 
    \dest_mac[47]_i_4 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[47]_i_5_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\dest_mac[47]_i_6_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[47]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFFFFFFF)) 
    \dest_mac[47]_i_5 
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_read_done[12]_i_5_n_0 ),
        .I5(\byte_read_done[6]_i_2_n_0 ),
        .O(\dest_mac[47]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \dest_mac[47]_i_6 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(start_crc_i_2_n_0),
        .O(\dest_mac[47]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dest_mac[47]_i_7 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .O(\dest_mac[47]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0880FFFF08800000)) 
    \dest_mac[4]_i_1 
       (.I0(\dest_mac[36]_i_2_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\dest_mac[5]_i_2_n_0 ),
        .I5(dest_mac[4]),
        .O(\dest_mac[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0880FFFF08800000)) 
    \dest_mac[5]_i_1 
       (.I0(\dest_mac[37]_i_2_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\dest_mac[5]_i_2_n_0 ),
        .I5(dest_mac[5]),
        .O(\dest_mac[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000800)) 
    \dest_mac[5]_i_2 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[45]_i_4_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .I4(\dest_mac[15]_i_4_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0880FFFF08800000)) 
    \dest_mac[6]_i_1 
       (.I0(\dest_mac[38]_i_2_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\dest_mac[7]_i_2_n_0 ),
        .I5(dest_mac[6]),
        .O(\dest_mac[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0880FFFF08800000)) 
    \dest_mac[7]_i_1 
       (.I0(\dest_mac[39]_i_2_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\dest_mac[7]_i_2_n_0 ),
        .I5(dest_mac[7]),
        .O(\dest_mac[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000200)) 
    \dest_mac[7]_i_2 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\dest_mac[47]_i_5_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .I4(\dest_mac[15]_i_4_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \dest_mac[8]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[40]_i_2_n_0 ),
        .I3(\dest_mac[15]_i_2_n_0 ),
        .I4(\dest_mac[9]_i_2_n_0 ),
        .I5(dest_mac[8]),
        .O(\dest_mac[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \dest_mac[9]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\dest_mac[41]_i_2_n_0 ),
        .I3(\dest_mac[15]_i_2_n_0 ),
        .I4(\dest_mac[9]_i_2_n_0 ),
        .I5(dest_mac[9]),
        .O(\dest_mac[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000200)) 
    \dest_mac[9]_i_2 
       (.I0(\byte_count[10]_i_5_n_0 ),
        .I1(\byte_count_reg[0]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\dest_mac[41]_i_4_n_0 ),
        .I4(\dest_mac[15]_i_4_n_0 ),
        .I5(\dest_mac[47]_i_7_n_0 ),
        .O(\dest_mac[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[0]_i_1_n_0 ),
        .Q(dest_mac[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[10]_i_1_n_0 ),
        .Q(dest_mac[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[11]_i_1_n_0 ),
        .Q(dest_mac[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[12]_i_1_n_0 ),
        .Q(dest_mac[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[13]_i_1_n_0 ),
        .Q(dest_mac[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[14]_i_1_n_0 ),
        .Q(dest_mac[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[15]_i_1_n_0 ),
        .Q(dest_mac[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[16] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[16]_i_1_n_0 ),
        .Q(dest_mac[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[17] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[17]_i_1_n_0 ),
        .Q(dest_mac[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[18] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[18]_i_1_n_0 ),
        .Q(dest_mac[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[19] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[19]_i_1_n_0 ),
        .Q(dest_mac[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[1]_i_1_n_0 ),
        .Q(dest_mac[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[20] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[20]_i_1_n_0 ),
        .Q(dest_mac[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[21] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[21]_i_1_n_0 ),
        .Q(dest_mac[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[22] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[22]_i_1_n_0 ),
        .Q(dest_mac[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[23] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[23]_i_1_n_0 ),
        .Q(dest_mac[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[24] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[24]_i_1_n_0 ),
        .Q(dest_mac[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[25] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[25]_i_1_n_0 ),
        .Q(dest_mac[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[26] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[26]_i_1_n_0 ),
        .Q(dest_mac[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[27] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[27]_i_1_n_0 ),
        .Q(dest_mac[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[28] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[28]_i_1_n_0 ),
        .Q(dest_mac[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[29] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[29]_i_1_n_0 ),
        .Q(dest_mac[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[2]_i_1_n_0 ),
        .Q(dest_mac[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[30] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[30]_i_1_n_0 ),
        .Q(dest_mac[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[31] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[31]_i_1_n_0 ),
        .Q(dest_mac[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[32] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[32]_i_1_n_0 ),
        .Q(dest_mac[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[33] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[33]_i_1_n_0 ),
        .Q(dest_mac[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[34] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[34]_i_1_n_0 ),
        .Q(dest_mac[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[35] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[35]_i_1_n_0 ),
        .Q(dest_mac[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[36] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[36]_i_1_n_0 ),
        .Q(dest_mac[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[37] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[37]_i_1_n_0 ),
        .Q(dest_mac[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[38] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[38]_i_1_n_0 ),
        .Q(dest_mac[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[39] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[39]_i_1_n_0 ),
        .Q(dest_mac[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[3]_i_1_n_0 ),
        .Q(dest_mac[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[40] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[40]_i_1_n_0 ),
        .Q(dest_mac[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[41] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[41]_i_1_n_0 ),
        .Q(dest_mac[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[42] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[42]_i_1_n_0 ),
        .Q(dest_mac[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[43] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[43]_i_1_n_0 ),
        .Q(dest_mac[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[44] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[44]_i_1_n_0 ),
        .Q(dest_mac[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[45] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[45]_i_1_n_0 ),
        .Q(dest_mac[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[46] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[46]_i_1_n_0 ),
        .Q(dest_mac[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[47] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[47]_i_1_n_0 ),
        .Q(dest_mac[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[4]_i_1_n_0 ),
        .Q(dest_mac[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[5]_i_1_n_0 ),
        .Q(dest_mac[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[6]_i_1_n_0 ),
        .Q(dest_mac[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[7]_i_1_n_0 ),
        .Q(dest_mac[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[8]_i_1_n_0 ),
        .Q(dest_mac[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\dest_mac[9]_i_1_n_0 ),
        .Q(dest_mac[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    edge_count_data_i_1
       (.I0(edge_count_data__0),
        .I1(valid_data_byte_read_reg_n_0),
        .I2(start_crc_reg_n_0),
        .I3(udp_datasum_done14_out),
        .O(edge_count_data_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    edge_count_data_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(edge_count_data_i_1_n_0),
        .Q(edge_count_data__0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF3FFFFFF08000000)) 
    edge_count_header_i_1
       (.I0(ip_extra_options),
        .I1(edge_count_header),
        .I2(ip_hcs_done),
        .I3(\byte_read_done_reg_n_0_[9] ),
        .I4(identification),
        .I5(edge_count_header_reg_n_0),
        .O(edge_count_header_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    edge_count_header_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(edge_count_header_i_1_n_0),
        .Q(edge_count_header_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eth_prot_type[0]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\eth_prot_type[8]_i_2_n_0 ),
        .I3(\eth_prot_type[1]_i_2_n_0 ),
        .I4(eth_prot_type[0]),
        .O(\eth_prot_type[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eth_prot_type[10]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\eth_prot_type[10]_i_2_n_0 ),
        .I3(\eth_prot_type[11]_i_3_n_0 ),
        .I4(eth_prot_type[10]),
        .O(\eth_prot_type[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \eth_prot_type[10]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\eth_prot_type[11]_i_4_n_0 ),
        .O(\eth_prot_type[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eth_prot_type[11]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\eth_prot_type[11]_i_2_n_0 ),
        .I3(\eth_prot_type[11]_i_3_n_0 ),
        .I4(eth_prot_type[11]),
        .O(\eth_prot_type[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \eth_prot_type[11]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\eth_prot_type[11]_i_4_n_0 ),
        .O(\eth_prot_type[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000800AAAAAAAA)) 
    \eth_prot_type[11]_i_3 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\eth_prot_type[15]_i_4_n_0 ),
        .I2(\eth_prot_type[13]_i_5_n_0 ),
        .I3(\bit_count_reg[0]_rep_n_0 ),
        .I4(ip_header_options1[2]),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\eth_prot_type[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \eth_prot_type[11]_i_4 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\source_mac[35]_i_2_n_0 ),
        .O(\eth_prot_type[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eth_prot_type[12]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\eth_prot_type[12]_i_2_n_0 ),
        .I3(\eth_prot_type[13]_i_3_n_0 ),
        .I4(eth_prot_type[12]),
        .O(\eth_prot_type[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \eth_prot_type[12]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\eth_prot_type[13]_i_4_n_0 ),
        .O(\eth_prot_type[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eth_prot_type[13]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\eth_prot_type[13]_i_2_n_0 ),
        .I3(\eth_prot_type[13]_i_3_n_0 ),
        .I4(eth_prot_type[13]),
        .O(\eth_prot_type[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \eth_prot_type[13]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\eth_prot_type[13]_i_4_n_0 ),
        .O(\eth_prot_type[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000800AAAAAAAA)) 
    \eth_prot_type[13]_i_3 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\eth_prot_type[15]_i_4_n_0 ),
        .I2(\eth_prot_type[13]_i_5_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bit_count_reg[0]_rep_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\eth_prot_type[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \eth_prot_type[13]_i_4 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\source_mac[37]_i_2_n_0 ),
        .O(\eth_prot_type[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \eth_prot_type[13]_i_5 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_read_done[12]_i_5_n_0 ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\byte_count_reg[0]_rep__1_n_0 ),
        .O(\eth_prot_type[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \eth_prot_type[14]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\eth_prot_type[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\eth_prot_type[15]_i_3_n_0 ),
        .I5(eth_prot_type[14]),
        .O(\eth_prot_type[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \eth_prot_type[15]_i_1 
       (.I0(\eth_prot_type[15]_i_2_n_0 ),
        .I1(eth_rxd[1]),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\eth_prot_type[15]_i_3_n_0 ),
        .I5(eth_prot_type[15]),
        .O(\eth_prot_type[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \eth_prot_type[15]_i_2 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_read_done[6]_i_2_n_0 ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(\eth_prot_type[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08000000AAAAAAAA)) 
    \eth_prot_type[15]_i_3 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\eth_prot_type[15]_i_4_n_0 ),
        .I2(\byte_read_done[6]_i_3_n_0 ),
        .I3(\eth_prot_type[15]_i_5_n_0 ),
        .I4(\byte_read_done[6]_i_2_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\eth_prot_type[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFEEE0000)) 
    \eth_prot_type[15]_i_4 
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(start_crc_i_2_n_0),
        .O(\eth_prot_type[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \eth_prot_type[15]_i_5 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .O(\eth_prot_type[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eth_prot_type[1]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\eth_prot_type[9]_i_2_n_0 ),
        .I3(\eth_prot_type[1]_i_2_n_0 ),
        .I4(eth_prot_type[1]),
        .O(\eth_prot_type[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00008000AAAAAAAA)) 
    \eth_prot_type[1]_i_2 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\eth_prot_type[15]_i_4_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\source_mac[33]_i_2_n_0 ),
        .I4(\byte_count[1]_i_5_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\eth_prot_type[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eth_prot_type[2]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\eth_prot_type[10]_i_2_n_0 ),
        .I3(\eth_prot_type[3]_i_2_n_0 ),
        .I4(eth_prot_type[2]),
        .O(\eth_prot_type[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eth_prot_type[3]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\eth_prot_type[11]_i_2_n_0 ),
        .I3(\eth_prot_type[3]_i_2_n_0 ),
        .I4(eth_prot_type[3]),
        .O(\eth_prot_type[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00008000AAAAAAAA)) 
    \eth_prot_type[3]_i_2 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\eth_prot_type[15]_i_4_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\source_mac[35]_i_2_n_0 ),
        .I4(\byte_count[1]_i_5_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\eth_prot_type[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eth_prot_type[4]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\eth_prot_type[12]_i_2_n_0 ),
        .I3(\eth_prot_type[5]_i_2_n_0 ),
        .I4(eth_prot_type[4]),
        .O(\eth_prot_type[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eth_prot_type[5]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\eth_prot_type[13]_i_2_n_0 ),
        .I3(\eth_prot_type[5]_i_2_n_0 ),
        .I4(eth_prot_type[5]),
        .O(\eth_prot_type[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00008000AAAAAAAA)) 
    \eth_prot_type[5]_i_2 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\eth_prot_type[15]_i_4_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\source_mac[37]_i_2_n_0 ),
        .I4(\byte_count[1]_i_5_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\eth_prot_type[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \eth_prot_type[6]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\eth_prot_type[15]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\eth_prot_type[7]_i_2_n_0 ),
        .I5(eth_prot_type[6]),
        .O(\eth_prot_type[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \eth_prot_type[7]_i_1 
       (.I0(\eth_prot_type[15]_i_2_n_0 ),
        .I1(eth_rxd[1]),
        .I2(\byte_count_reg[0]_rep_n_0 ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\eth_prot_type[7]_i_2_n_0 ),
        .I5(eth_prot_type[7]),
        .O(\eth_prot_type[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \eth_prot_type[7]_i_2 
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\eth_prot_type[7]_i_3_n_0 ),
        .O(\eth_prot_type[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \eth_prot_type[7]_i_3 
       (.I0(\state_reg[1]_rep__0_n_0 ),
        .I1(read_eth_header_done_i_2_n_0),
        .I2(\eth_prot_type[7]_i_4_n_0 ),
        .I3(start_crc_i_2_n_0),
        .O(\eth_prot_type[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \eth_prot_type[7]_i_4 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\byte_count_reg_n_0_[9] ),
        .I2(\byte_count_reg_n_0_[10] ),
        .I3(\byte_count_reg_n_0_[8] ),
        .I4(\byte_read_done[3]_i_8_n_0 ),
        .I5(\eth_prot_type[7]_i_5_n_0 ),
        .O(\eth_prot_type[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \eth_prot_type[7]_i_5 
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .O(\eth_prot_type[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eth_prot_type[8]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\eth_prot_type[8]_i_2_n_0 ),
        .I3(\eth_prot_type[9]_i_3_n_0 ),
        .I4(eth_prot_type[8]),
        .O(\eth_prot_type[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \eth_prot_type[8]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\eth_prot_type[9]_i_4_n_0 ),
        .O(\eth_prot_type[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eth_prot_type[9]_i_1 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\eth_prot_type[9]_i_2_n_0 ),
        .I3(\eth_prot_type[9]_i_3_n_0 ),
        .I4(eth_prot_type[9]),
        .O(\eth_prot_type[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \eth_prot_type[9]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\eth_prot_type[9]_i_4_n_0 ),
        .O(\eth_prot_type[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \eth_prot_type[9]_i_3 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\eth_prot_type[15]_i_4_n_0 ),
        .I2(\eth_prot_type[13]_i_5_n_0 ),
        .I3(ip_header_options1[2]),
        .I4(\bit_count_reg[0]_rep_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\eth_prot_type[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \eth_prot_type[9]_i_4 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\source_mac[33]_i_2_n_0 ),
        .O(\eth_prot_type[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[0]_i_1_n_0 ),
        .Q(eth_prot_type[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[10]_i_1_n_0 ),
        .Q(eth_prot_type[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[11]_i_1_n_0 ),
        .Q(eth_prot_type[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[12]_i_1_n_0 ),
        .Q(eth_prot_type[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[13]_i_1_n_0 ),
        .Q(eth_prot_type[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[14]_i_1_n_0 ),
        .Q(eth_prot_type[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[15]_i_1_n_0 ),
        .Q(eth_prot_type[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[1]_i_1_n_0 ),
        .Q(eth_prot_type[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[2]_i_1_n_0 ),
        .Q(eth_prot_type[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[3]_i_1_n_0 ),
        .Q(eth_prot_type[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[4]_i_1_n_0 ),
        .Q(eth_prot_type[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[5]_i_1_n_0 ),
        .Q(eth_prot_type[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[6]_i_1_n_0 ),
        .Q(eth_prot_type[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[7]_i_1_n_0 ),
        .Q(eth_prot_type[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[8]_i_1_n_0 ),
        .Q(eth_prot_type[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_prot_type_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\eth_prot_type[9]_i_1_n_0 ),
        .Q(eth_prot_type[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    eth_protocol_expected_i_1
       (.I0(read_eth_header_done),
        .I1(eth_protocol_expected_i_2_n_0),
        .I2(eth_prot_type[2]),
        .I3(eth_prot_type[1]),
        .I4(eth_protocol_expected_i_3_n_0),
        .I5(eth_protocol_expected_i_4_n_0),
        .O(eth_protocol_expected_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    eth_protocol_expected_i_10
       (.I0(dest_mac[25]),
        .I1(dest_mac[26]),
        .I2(dest_mac[29]),
        .I3(dest_mac[28]),
        .I4(dest_mac[8]),
        .I5(dest_mac[6]),
        .O(eth_protocol_expected_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    eth_protocol_expected_i_11
       (.I0(eth_protocol_expected_i_21_n_0),
        .I1(dest_mac[24]),
        .I2(dest_mac[34]),
        .I3(dest_mac[33]),
        .I4(dest_mac[16]),
        .I5(eth_protocol_expected_i_22_n_0),
        .O(eth_protocol_expected_i_11_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    eth_protocol_expected_i_13
       (.I0(dest_mac[46]),
        .I1(dest_mac[47]),
        .I2(dest_mac[45]),
        .O(eth_protocol_expected_i_13_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    eth_protocol_expected_i_14
       (.I0(dest_mac[43]),
        .I1(dest_mac[44]),
        .I2(dest_mac[42]),
        .O(eth_protocol_expected_i_14_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    eth_protocol_expected_i_15
       (.I0(dest_mac[40]),
        .I1(dest_mac[41]),
        .I2(dest_mac[39]),
        .O(eth_protocol_expected_i_15_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    eth_protocol_expected_i_16
       (.I0(dest_mac[38]),
        .I1(dest_mac[36]),
        .I2(dest_mac[37]),
        .O(eth_protocol_expected_i_16_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    eth_protocol_expected_i_17
       (.I0(dest_mac[9]),
        .I1(dest_mac[10]),
        .I2(dest_mac[11]),
        .O(eth_protocol_expected_i_17_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    eth_protocol_expected_i_18
       (.I0(dest_mac[12]),
        .I1(dest_mac[13]),
        .I2(dest_mac[14]),
        .O(eth_protocol_expected_i_18_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    eth_protocol_expected_i_19
       (.I0(dest_mac[42]),
        .I1(dest_mac[44]),
        .I2(dest_mac[46]),
        .I3(dest_mac[4]),
        .O(eth_protocol_expected_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    eth_protocol_expected_i_2
       (.I0(eth_prot_type[9]),
        .I1(eth_prot_type[15]),
        .I2(eth_prot_type[5]),
        .I3(eth_prot_type[14]),
        .I4(eth_protocol_expected_i_5_n_0),
        .I5(eth_protocol_expected_i_6_n_0),
        .O(eth_protocol_expected_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    eth_protocol_expected_i_20
       (.I0(dest_mac[3]),
        .I1(dest_mac[19]),
        .I2(dest_mac[1]),
        .I3(dest_mac[23]),
        .I4(eth_protocol_expected_i_28_n_0),
        .O(eth_protocol_expected_i_20_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    eth_protocol_expected_i_21
       (.I0(dest_mac[37]),
        .I1(dest_mac[40]),
        .I2(dest_mac[32]),
        .I3(dest_mac[39]),
        .O(eth_protocol_expected_i_21_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    eth_protocol_expected_i_22
       (.I0(dest_mac[47]),
        .I1(dest_mac[41]),
        .I2(dest_mac[15]),
        .I3(dest_mac[7]),
        .I4(eth_protocol_expected_i_29_n_0),
        .O(eth_protocol_expected_i_22_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    eth_protocol_expected_i_24
       (.I0(dest_mac[34]),
        .I1(dest_mac[35]),
        .I2(dest_mac[33]),
        .O(eth_protocol_expected_i_24_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    eth_protocol_expected_i_25
       (.I0(dest_mac[31]),
        .I1(dest_mac[32]),
        .I2(dest_mac[30]),
        .O(eth_protocol_expected_i_25_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    eth_protocol_expected_i_26
       (.I0(dest_mac[27]),
        .I1(dest_mac[28]),
        .I2(dest_mac[29]),
        .O(eth_protocol_expected_i_26_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    eth_protocol_expected_i_27
       (.I0(dest_mac[25]),
        .I1(dest_mac[26]),
        .I2(dest_mac[24]),
        .O(eth_protocol_expected_i_27_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    eth_protocol_expected_i_28
       (.I0(dest_mac[17]),
        .I1(dest_mac[38]),
        .I2(dest_mac[43]),
        .I3(dest_mac[35]),
        .O(eth_protocol_expected_i_28_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    eth_protocol_expected_i_29
       (.I0(dest_mac[21]),
        .I1(dest_mac[0]),
        .I2(dest_mac[20]),
        .I3(dest_mac[27]),
        .O(eth_protocol_expected_i_29_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    eth_protocol_expected_i_3
       (.I0(eth_prot_type[3]),
        .I1(eth_prot_type[11]),
        .O(eth_protocol_expected_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    eth_protocol_expected_i_31
       (.I0(dest_mac[22]),
        .I1(dest_mac[23]),
        .I2(dest_mac[21]),
        .O(eth_protocol_expected_i_31_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    eth_protocol_expected_i_32
       (.I0(dest_mac[19]),
        .I1(dest_mac[20]),
        .I2(dest_mac[18]),
        .O(eth_protocol_expected_i_32_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    eth_protocol_expected_i_33
       (.I0(dest_mac[15]),
        .I1(dest_mac[16]),
        .I2(dest_mac[17]),
        .O(eth_protocol_expected_i_33_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    eth_protocol_expected_i_34
       (.I0(dest_mac[12]),
        .I1(dest_mac[13]),
        .I2(dest_mac[14]),
        .O(eth_protocol_expected_i_34_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    eth_protocol_expected_i_35
       (.I0(dest_mac[9]),
        .I1(dest_mac[10]),
        .I2(dest_mac[11]),
        .O(eth_protocol_expected_i_35_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    eth_protocol_expected_i_36
       (.I0(dest_mac[7]),
        .I1(dest_mac[6]),
        .I2(dest_mac[8]),
        .O(eth_protocol_expected_i_36_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    eth_protocol_expected_i_37
       (.I0(ip[3]),
        .I1(dest_mac[3]),
        .I2(dest_mac[4]),
        .I3(ip[4]),
        .I4(dest_mac[5]),
        .O(eth_protocol_expected_i_37_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eth_protocol_expected_i_38
       (.I0(ip[2]),
        .I1(dest_mac[2]),
        .I2(dest_mac[1]),
        .I3(ip[1]),
        .I4(dest_mac[0]),
        .I5(ip[0]),
        .O(eth_protocol_expected_i_38_n_0));
  LUT5 #(
    .INIT(32'h55555455)) 
    eth_protocol_expected_i_4
       (.I0(arp_request_expected2),
        .I1(eth_protocol_expected_i_8_n_0),
        .I2(eth_protocol_expected_i_9_n_0),
        .I3(eth_protocol_expected_i_10_n_0),
        .I4(eth_protocol_expected_i_11_n_0),
        .O(eth_protocol_expected_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    eth_protocol_expected_i_5
       (.I0(eth_prot_type[0]),
        .I1(eth_prot_type[4]),
        .I2(eth_prot_type[13]),
        .I3(eth_prot_type[10]),
        .O(eth_protocol_expected_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    eth_protocol_expected_i_6
       (.I0(eth_prot_type[12]),
        .I1(eth_prot_type[8]),
        .I2(eth_prot_type[7]),
        .I3(eth_prot_type[6]),
        .O(eth_protocol_expected_i_6_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    eth_protocol_expected_i_8
       (.I0(eth_protocol_expected_i_17_n_0),
        .I1(dest_mac[22]),
        .I2(dest_mac[31]),
        .I3(dest_mac[5]),
        .I4(dest_mac[30]),
        .I5(eth_protocol_expected_i_18_n_0),
        .O(eth_protocol_expected_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    eth_protocol_expected_i_9
       (.I0(eth_protocol_expected_i_19_n_0),
        .I1(dest_mac[45]),
        .I2(dest_mac[2]),
        .I3(dest_mac[18]),
        .I4(dest_mac[36]),
        .I5(eth_protocol_expected_i_20_n_0),
        .O(eth_protocol_expected_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    eth_protocol_expected_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(eth_protocol_expected_i_1_n_0),
        .Q(eth_protocol_expected),
        .R(1'b0));
  CARRY4 eth_protocol_expected_reg_i_12
       (.CI(eth_protocol_expected_reg_i_23_n_0),
        .CO({eth_protocol_expected_reg_i_12_n_0,eth_protocol_expected_reg_i_12_n_1,eth_protocol_expected_reg_i_12_n_2,eth_protocol_expected_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eth_protocol_expected_reg_i_12_O_UNCONNECTED[3:0]),
        .S({eth_protocol_expected_i_24_n_0,eth_protocol_expected_i_25_n_0,eth_protocol_expected_i_26_n_0,eth_protocol_expected_i_27_n_0}));
  CARRY4 eth_protocol_expected_reg_i_23
       (.CI(eth_protocol_expected_reg_i_30_n_0),
        .CO({eth_protocol_expected_reg_i_23_n_0,eth_protocol_expected_reg_i_23_n_1,eth_protocol_expected_reg_i_23_n_2,eth_protocol_expected_reg_i_23_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eth_protocol_expected_reg_i_23_O_UNCONNECTED[3:0]),
        .S({eth_protocol_expected_i_31_n_0,eth_protocol_expected_i_32_n_0,eth_protocol_expected_i_33_n_0,eth_protocol_expected_i_34_n_0}));
  CARRY4 eth_protocol_expected_reg_i_30
       (.CI(1'b0),
        .CO({eth_protocol_expected_reg_i_30_n_0,eth_protocol_expected_reg_i_30_n_1,eth_protocol_expected_reg_i_30_n_2,eth_protocol_expected_reg_i_30_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eth_protocol_expected_reg_i_30_O_UNCONNECTED[3:0]),
        .S({eth_protocol_expected_i_35_n_0,eth_protocol_expected_i_36_n_0,eth_protocol_expected_i_37_n_0,eth_protocol_expected_i_38_n_0}));
  CARRY4 eth_protocol_expected_reg_i_7
       (.CI(eth_protocol_expected_reg_i_12_n_0),
        .CO({arp_request_expected2,eth_protocol_expected_reg_i_7_n_1,eth_protocol_expected_reg_i_7_n_2,eth_protocol_expected_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eth_protocol_expected_reg_i_7_O_UNCONNECTED[3:0]),
        .S({eth_protocol_expected_i_13_n_0,eth_protocol_expected_i_14_n_0,eth_protocol_expected_i_15_n_0,eth_protocol_expected_i_16_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    fifo_we_i_1
       (.I0(wrt_enable_ram),
        .I1(fifo_write_enable),
        .I2(wrt_addr_ram[1]),
        .I3(wrt_addr_ram[0]),
        .O(we_ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fifo_write[15]_i_1 
       (.I0(wrt_addr_ram[1]),
        .I1(wrt_enable_ram),
        .I2(wrt_addr_ram[0]),
        .O(E[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \fifo_write[23]_i_1 
       (.I0(wrt_addr_ram[0]),
        .I1(wrt_addr_ram[1]),
        .I2(wrt_enable_ram),
        .O(E[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_write[31]_i_1 
       (.I0(wrt_addr_ram[1]),
        .I1(wrt_enable_ram),
        .I2(wrt_addr_ram[0]),
        .O(E[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_write[7]_i_1 
       (.I0(wrt_enable_ram),
        .I1(wrt_addr_ram[0]),
        .I2(wrt_addr_ram[1]),
        .O(E[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \flags_offset[15]_i_1 
       (.I0(arp_request_expected),
        .I1(eth_protocol_expected),
        .I2(p_0_in),
        .O(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[0]),
        .Q(\flags_offset_reg_n_0_[0] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[10]),
        .Q(\flags_offset_reg_n_0_[10] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[11]),
        .Q(\flags_offset_reg_n_0_[11] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[12]),
        .Q(\flags_offset_reg_n_0_[12] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[13]),
        .Q(\flags_offset_reg_n_0_[13] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[14]),
        .Q(\flags_offset_reg_n_0_[14] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[15]),
        .Q(\flags_offset_reg_n_0_[15] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[1]),
        .Q(\flags_offset_reg_n_0_[1] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[2]),
        .Q(\flags_offset_reg_n_0_[2] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[3]),
        .Q(\flags_offset_reg_n_0_[3] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[4]),
        .Q(\flags_offset_reg_n_0_[4] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[5]),
        .Q(\flags_offset_reg_n_0_[5] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[6]),
        .Q(\flags_offset_reg_n_0_[6] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[7]),
        .Q(\flags_offset_reg_n_0_[7] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[8]),
        .Q(\flags_offset_reg_n_0_[8] ),
        .R(flags_offset));
  FDRE #(
    .INIT(1'b0)) 
    \flags_offset_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes03[9]),
        .Q(\flags_offset_reg_n_0_[9] ),
        .R(flags_offset));
  LUT3 #(
    .INIT(8'h04)) 
    \identification[15]_i_1 
       (.I0(arp_request_expected),
        .I1(eth_protocol_expected),
        .I2(\byte_read_done_reg_n_0_[2] ),
        .O(\identification[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \identification[15]_i_2 
       (.I0(eth_protocol_expected),
        .I1(arp_request_expected),
        .O(identification));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[0]),
        .Q(\identification_reg_n_0_[0] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[10]),
        .Q(\identification_reg_n_0_[10] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[11]),
        .Q(\identification_reg_n_0_[11] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[12]),
        .Q(\identification_reg_n_0_[12] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[13]),
        .Q(\identification_reg_n_0_[13] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[14]),
        .Q(\identification_reg_n_0_[14] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[15]),
        .Q(\identification_reg_n_0_[15] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[1]),
        .Q(\identification_reg_n_0_[1] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[2]),
        .Q(\identification_reg_n_0_[2] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[3]),
        .Q(\identification_reg_n_0_[3] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[4]),
        .Q(\identification_reg_n_0_[4] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[5]),
        .Q(\identification_reg_n_0_[5] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[6]),
        .Q(\identification_reg_n_0_[6] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[7]),
        .Q(\identification_reg_n_0_[7] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[8]),
        .Q(\identification_reg_n_0_[8] ),
        .R(\identification[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \identification_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(identification),
        .D(bytes02[9]),
        .Q(\identification_reg_n_0_[9] ),
        .R(\identification[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000F80000000000)) 
    ip_extra_options_i_1
       (.I0(\ip_header_length_reg_n_0_[1] ),
        .I1(\ip_header_length_reg_n_0_[2] ),
        .I2(\ip_header_length_reg_n_0_[3] ),
        .I3(eth_protocol_expected),
        .I4(arp_request_expected),
        .I5(\byte_read_done_reg_n_0_[0] ),
        .O(ip_extra_options_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ip_extra_options_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(ip_extra_options_i_1_n_0),
        .Q(ip_extra_options),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ip_hcs_calc[15]_i_1 
       (.I0(ip_hcs_calc),
        .I1(ip_hcs_done),
        .O(\ip_hcs_calc[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \ip_hcs_calc_extra[0]_i_1 
       (.I0(\ip_hcs_calc_extra[0]_i_3_n_0 ),
        .I1(\ip_header_options_reg_n_0_[1] ),
        .I2(\ip_header_options_reg_n_0_[4] ),
        .I3(\ip_header_options_reg_n_0_[2] ),
        .I4(\sip[0]_i_1_n_0 ),
        .I5(edge_count_header1),
        .O(ip_hcs_calc_extra));
  LUT4 #(
    .INIT(16'h7800)) 
    \ip_hcs_calc_extra[0]_i_10 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[1] ),
        .I2(ip_hcs_calc_extra_reg[1]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7800)) 
    \ip_hcs_calc_extra[0]_i_11 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[0] ),
        .I2(ip_hcs_calc_extra_reg[0]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \ip_hcs_calc_extra[0]_i_3 
       (.I0(ip_extra_options),
        .I1(\ip_header_options_reg_n_0_[6] ),
        .I2(\ip_header_options_reg_n_0_[3] ),
        .I3(\ip_header_options_reg_n_0_[5] ),
        .I4(\ip_header_options_reg_n_0_[0] ),
        .I5(\ip_header_options_reg_n_0_[7] ),
        .O(\ip_hcs_calc_extra[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ip_hcs_calc_extra[0]_i_4 
       (.I0(\ip_header_options_reg_n_0_[3] ),
        .I1(ip_extra_options),
        .I2(edge_count_header_reg_n_0),
        .O(\ip_hcs_calc_extra[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ip_hcs_calc_extra[0]_i_5 
       (.I0(\ip_header_options_reg_n_0_[2] ),
        .I1(ip_extra_options),
        .I2(edge_count_header_reg_n_0),
        .O(\ip_hcs_calc_extra[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ip_hcs_calc_extra[0]_i_6 
       (.I0(\ip_header_options_reg_n_0_[1] ),
        .I1(ip_extra_options),
        .I2(edge_count_header_reg_n_0),
        .O(\ip_hcs_calc_extra[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ip_hcs_calc_extra[0]_i_7 
       (.I0(\ip_header_options_reg_n_0_[0] ),
        .I1(ip_extra_options),
        .I2(edge_count_header_reg_n_0),
        .O(\ip_hcs_calc_extra[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7800)) 
    \ip_hcs_calc_extra[0]_i_8 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[3] ),
        .I2(ip_hcs_calc_extra_reg[3]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7800)) 
    \ip_hcs_calc_extra[0]_i_9 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[2] ),
        .I2(ip_hcs_calc_extra_reg[2]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ip_hcs_calc_extra[12]_i_2 
       (.I0(\ip_header_options_reg_n_0_[7] ),
        .I1(edge_count_header_reg_n_0),
        .I2(ip_extra_options),
        .O(\ip_hcs_calc_extra[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ip_hcs_calc_extra[12]_i_3 
       (.I0(\ip_header_options_reg_n_0_[6] ),
        .I1(edge_count_header_reg_n_0),
        .I2(ip_extra_options),
        .O(\ip_hcs_calc_extra[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ip_hcs_calc_extra[12]_i_4 
       (.I0(\ip_header_options_reg_n_0_[5] ),
        .I1(edge_count_header_reg_n_0),
        .I2(ip_extra_options),
        .O(\ip_hcs_calc_extra[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ip_hcs_calc_extra[12]_i_5 
       (.I0(\ip_header_options_reg_n_0_[4] ),
        .I1(edge_count_header_reg_n_0),
        .I2(ip_extra_options),
        .O(\ip_hcs_calc_extra[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB400)) 
    \ip_hcs_calc_extra[12]_i_6 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[7] ),
        .I2(ip_hcs_calc_extra_reg[15]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB400)) 
    \ip_hcs_calc_extra[12]_i_7 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[6] ),
        .I2(ip_hcs_calc_extra_reg[14]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB400)) 
    \ip_hcs_calc_extra[12]_i_8 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[5] ),
        .I2(ip_hcs_calc_extra_reg[13]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB400)) 
    \ip_hcs_calc_extra[12]_i_9 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[4] ),
        .I2(ip_hcs_calc_extra_reg[12]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_extra[16]_i_2 
       (.I0(ip_extra_options),
        .I1(ip_hcs_calc_extra_reg[19]),
        .O(\ip_hcs_calc_extra[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_extra[16]_i_3 
       (.I0(ip_extra_options),
        .I1(ip_hcs_calc_extra_reg[18]),
        .O(\ip_hcs_calc_extra[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_extra[16]_i_4 
       (.I0(ip_extra_options),
        .I1(ip_hcs_calc_extra_reg[17]),
        .O(\ip_hcs_calc_extra[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_extra[16]_i_5 
       (.I0(ip_extra_options),
        .I1(ip_hcs_calc_extra_reg[16]),
        .O(\ip_hcs_calc_extra[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_extra[20]_i_2 
       (.I0(ip_extra_options),
        .I1(ip_hcs_calc_extra_reg[23]),
        .O(\ip_hcs_calc_extra[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_extra[20]_i_3 
       (.I0(ip_extra_options),
        .I1(ip_hcs_calc_extra_reg[22]),
        .O(\ip_hcs_calc_extra[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_extra[20]_i_4 
       (.I0(ip_extra_options),
        .I1(ip_hcs_calc_extra_reg[21]),
        .O(\ip_hcs_calc_extra[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_extra[20]_i_5 
       (.I0(ip_extra_options),
        .I1(ip_hcs_calc_extra_reg[20]),
        .O(\ip_hcs_calc_extra[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ip_hcs_calc_extra[4]_i_2 
       (.I0(\ip_header_options_reg_n_0_[7] ),
        .I1(ip_extra_options),
        .I2(edge_count_header_reg_n_0),
        .O(\ip_hcs_calc_extra[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ip_hcs_calc_extra[4]_i_3 
       (.I0(\ip_header_options_reg_n_0_[6] ),
        .I1(ip_extra_options),
        .I2(edge_count_header_reg_n_0),
        .O(\ip_hcs_calc_extra[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ip_hcs_calc_extra[4]_i_4 
       (.I0(\ip_header_options_reg_n_0_[5] ),
        .I1(ip_extra_options),
        .I2(edge_count_header_reg_n_0),
        .O(\ip_hcs_calc_extra[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ip_hcs_calc_extra[4]_i_5 
       (.I0(\ip_header_options_reg_n_0_[4] ),
        .I1(ip_extra_options),
        .I2(edge_count_header_reg_n_0),
        .O(\ip_hcs_calc_extra[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7800)) 
    \ip_hcs_calc_extra[4]_i_6 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[7] ),
        .I2(ip_hcs_calc_extra_reg[7]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7800)) 
    \ip_hcs_calc_extra[4]_i_7 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[6] ),
        .I2(ip_hcs_calc_extra_reg[6]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7800)) 
    \ip_hcs_calc_extra[4]_i_8 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[5] ),
        .I2(ip_hcs_calc_extra_reg[5]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7800)) 
    \ip_hcs_calc_extra[4]_i_9 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[4] ),
        .I2(ip_hcs_calc_extra_reg[4]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ip_hcs_calc_extra[8]_i_2 
       (.I0(\ip_header_options_reg_n_0_[3] ),
        .I1(edge_count_header_reg_n_0),
        .I2(ip_extra_options),
        .O(\ip_hcs_calc_extra[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ip_hcs_calc_extra[8]_i_3 
       (.I0(\ip_header_options_reg_n_0_[2] ),
        .I1(edge_count_header_reg_n_0),
        .I2(ip_extra_options),
        .O(\ip_hcs_calc_extra[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ip_hcs_calc_extra[8]_i_4 
       (.I0(\ip_header_options_reg_n_0_[1] ),
        .I1(edge_count_header_reg_n_0),
        .I2(ip_extra_options),
        .O(\ip_hcs_calc_extra[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ip_hcs_calc_extra[8]_i_5 
       (.I0(\ip_header_options_reg_n_0_[0] ),
        .I1(edge_count_header_reg_n_0),
        .I2(ip_extra_options),
        .O(\ip_hcs_calc_extra[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB400)) 
    \ip_hcs_calc_extra[8]_i_6 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[3] ),
        .I2(ip_hcs_calc_extra_reg[11]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB400)) 
    \ip_hcs_calc_extra[8]_i_7 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[2] ),
        .I2(ip_hcs_calc_extra_reg[10]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB400)) 
    \ip_hcs_calc_extra[8]_i_8 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[1] ),
        .I2(ip_hcs_calc_extra_reg[9]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB400)) 
    \ip_hcs_calc_extra[8]_i_9 
       (.I0(edge_count_header_reg_n_0),
        .I1(\ip_header_options_reg_n_0_[0] ),
        .I2(ip_hcs_calc_extra_reg[8]),
        .I3(ip_extra_options),
        .O(\ip_hcs_calc_extra[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[0]_i_2_n_7 ),
        .Q(ip_hcs_calc_extra_reg[0]),
        .R(1'b0));
  CARRY4 \ip_hcs_calc_extra_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\ip_hcs_calc_extra_reg[0]_i_2_n_0 ,\ip_hcs_calc_extra_reg[0]_i_2_n_1 ,\ip_hcs_calc_extra_reg[0]_i_2_n_2 ,\ip_hcs_calc_extra_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_extra[0]_i_4_n_0 ,\ip_hcs_calc_extra[0]_i_5_n_0 ,\ip_hcs_calc_extra[0]_i_6_n_0 ,\ip_hcs_calc_extra[0]_i_7_n_0 }),
        .O({\ip_hcs_calc_extra_reg[0]_i_2_n_4 ,\ip_hcs_calc_extra_reg[0]_i_2_n_5 ,\ip_hcs_calc_extra_reg[0]_i_2_n_6 ,\ip_hcs_calc_extra_reg[0]_i_2_n_7 }),
        .S({\ip_hcs_calc_extra[0]_i_8_n_0 ,\ip_hcs_calc_extra[0]_i_9_n_0 ,\ip_hcs_calc_extra[0]_i_10_n_0 ,\ip_hcs_calc_extra[0]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[8]_i_1_n_5 ),
        .Q(ip_hcs_calc_extra_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[8]_i_1_n_4 ),
        .Q(ip_hcs_calc_extra_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[12]_i_1_n_7 ),
        .Q(ip_hcs_calc_extra_reg[12]),
        .R(1'b0));
  CARRY4 \ip_hcs_calc_extra_reg[12]_i_1 
       (.CI(\ip_hcs_calc_extra_reg[8]_i_1_n_0 ),
        .CO({\ip_hcs_calc_extra_reg[12]_i_1_n_0 ,\ip_hcs_calc_extra_reg[12]_i_1_n_1 ,\ip_hcs_calc_extra_reg[12]_i_1_n_2 ,\ip_hcs_calc_extra_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_extra[12]_i_2_n_0 ,\ip_hcs_calc_extra[12]_i_3_n_0 ,\ip_hcs_calc_extra[12]_i_4_n_0 ,\ip_hcs_calc_extra[12]_i_5_n_0 }),
        .O({\ip_hcs_calc_extra_reg[12]_i_1_n_4 ,\ip_hcs_calc_extra_reg[12]_i_1_n_5 ,\ip_hcs_calc_extra_reg[12]_i_1_n_6 ,\ip_hcs_calc_extra_reg[12]_i_1_n_7 }),
        .S({\ip_hcs_calc_extra[12]_i_6_n_0 ,\ip_hcs_calc_extra[12]_i_7_n_0 ,\ip_hcs_calc_extra[12]_i_8_n_0 ,\ip_hcs_calc_extra[12]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[12]_i_1_n_6 ),
        .Q(ip_hcs_calc_extra_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[12]_i_1_n_5 ),
        .Q(ip_hcs_calc_extra_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[12]_i_1_n_4 ),
        .Q(ip_hcs_calc_extra_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[16] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[16]_i_1_n_7 ),
        .Q(ip_hcs_calc_extra_reg[16]),
        .R(1'b0));
  CARRY4 \ip_hcs_calc_extra_reg[16]_i_1 
       (.CI(\ip_hcs_calc_extra_reg[12]_i_1_n_0 ),
        .CO({\ip_hcs_calc_extra_reg[16]_i_1_n_0 ,\ip_hcs_calc_extra_reg[16]_i_1_n_1 ,\ip_hcs_calc_extra_reg[16]_i_1_n_2 ,\ip_hcs_calc_extra_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ip_hcs_calc_extra_reg[16]_i_1_n_4 ,\ip_hcs_calc_extra_reg[16]_i_1_n_5 ,\ip_hcs_calc_extra_reg[16]_i_1_n_6 ,\ip_hcs_calc_extra_reg[16]_i_1_n_7 }),
        .S({\ip_hcs_calc_extra[16]_i_2_n_0 ,\ip_hcs_calc_extra[16]_i_3_n_0 ,\ip_hcs_calc_extra[16]_i_4_n_0 ,\ip_hcs_calc_extra[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[17] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[16]_i_1_n_6 ),
        .Q(ip_hcs_calc_extra_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[18] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[16]_i_1_n_5 ),
        .Q(ip_hcs_calc_extra_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[19] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[16]_i_1_n_4 ),
        .Q(ip_hcs_calc_extra_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[0]_i_2_n_6 ),
        .Q(ip_hcs_calc_extra_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[20] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[20]_i_1_n_7 ),
        .Q(ip_hcs_calc_extra_reg[20]),
        .R(1'b0));
  CARRY4 \ip_hcs_calc_extra_reg[20]_i_1 
       (.CI(\ip_hcs_calc_extra_reg[16]_i_1_n_0 ),
        .CO({\NLW_ip_hcs_calc_extra_reg[20]_i_1_CO_UNCONNECTED [3],\ip_hcs_calc_extra_reg[20]_i_1_n_1 ,\ip_hcs_calc_extra_reg[20]_i_1_n_2 ,\ip_hcs_calc_extra_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ip_hcs_calc_extra_reg[20]_i_1_n_4 ,\ip_hcs_calc_extra_reg[20]_i_1_n_5 ,\ip_hcs_calc_extra_reg[20]_i_1_n_6 ,\ip_hcs_calc_extra_reg[20]_i_1_n_7 }),
        .S({\ip_hcs_calc_extra[20]_i_2_n_0 ,\ip_hcs_calc_extra[20]_i_3_n_0 ,\ip_hcs_calc_extra[20]_i_4_n_0 ,\ip_hcs_calc_extra[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[21] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[20]_i_1_n_6 ),
        .Q(ip_hcs_calc_extra_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[22] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[20]_i_1_n_5 ),
        .Q(ip_hcs_calc_extra_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[23] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[20]_i_1_n_4 ),
        .Q(ip_hcs_calc_extra_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[0]_i_2_n_5 ),
        .Q(ip_hcs_calc_extra_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[0]_i_2_n_4 ),
        .Q(ip_hcs_calc_extra_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[4]_i_1_n_7 ),
        .Q(ip_hcs_calc_extra_reg[4]),
        .R(1'b0));
  CARRY4 \ip_hcs_calc_extra_reg[4]_i_1 
       (.CI(\ip_hcs_calc_extra_reg[0]_i_2_n_0 ),
        .CO({\ip_hcs_calc_extra_reg[4]_i_1_n_0 ,\ip_hcs_calc_extra_reg[4]_i_1_n_1 ,\ip_hcs_calc_extra_reg[4]_i_1_n_2 ,\ip_hcs_calc_extra_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_extra[4]_i_2_n_0 ,\ip_hcs_calc_extra[4]_i_3_n_0 ,\ip_hcs_calc_extra[4]_i_4_n_0 ,\ip_hcs_calc_extra[4]_i_5_n_0 }),
        .O({\ip_hcs_calc_extra_reg[4]_i_1_n_4 ,\ip_hcs_calc_extra_reg[4]_i_1_n_5 ,\ip_hcs_calc_extra_reg[4]_i_1_n_6 ,\ip_hcs_calc_extra_reg[4]_i_1_n_7 }),
        .S({\ip_hcs_calc_extra[4]_i_6_n_0 ,\ip_hcs_calc_extra[4]_i_7_n_0 ,\ip_hcs_calc_extra[4]_i_8_n_0 ,\ip_hcs_calc_extra[4]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[4]_i_1_n_6 ),
        .Q(ip_hcs_calc_extra_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[4]_i_1_n_5 ),
        .Q(ip_hcs_calc_extra_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[4]_i_1_n_4 ),
        .Q(ip_hcs_calc_extra_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[8]_i_1_n_7 ),
        .Q(ip_hcs_calc_extra_reg[8]),
        .R(1'b0));
  CARRY4 \ip_hcs_calc_extra_reg[8]_i_1 
       (.CI(\ip_hcs_calc_extra_reg[4]_i_1_n_0 ),
        .CO({\ip_hcs_calc_extra_reg[8]_i_1_n_0 ,\ip_hcs_calc_extra_reg[8]_i_1_n_1 ,\ip_hcs_calc_extra_reg[8]_i_1_n_2 ,\ip_hcs_calc_extra_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_extra[8]_i_2_n_0 ,\ip_hcs_calc_extra[8]_i_3_n_0 ,\ip_hcs_calc_extra[8]_i_4_n_0 ,\ip_hcs_calc_extra[8]_i_5_n_0 }),
        .O({\ip_hcs_calc_extra_reg[8]_i_1_n_4 ,\ip_hcs_calc_extra_reg[8]_i_1_n_5 ,\ip_hcs_calc_extra_reg[8]_i_1_n_6 ,\ip_hcs_calc_extra_reg[8]_i_1_n_7 }),
        .S({\ip_hcs_calc_extra[8]_i_6_n_0 ,\ip_hcs_calc_extra[8]_i_7_n_0 ,\ip_hcs_calc_extra[8]_i_8_n_0 ,\ip_hcs_calc_extra[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_extra_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(ip_hcs_calc_extra),
        .D(\ip_hcs_calc_extra_reg[8]_i_1_n_6 ),
        .Q(ip_hcs_calc_extra_reg[9]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[0]),
        .Q(ip_hcs_calc__0[0]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[10]),
        .Q(ip_hcs_calc__0[10]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[11]),
        .Q(ip_hcs_calc__0[11]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[12]),
        .Q(ip_hcs_calc__0[12]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[13]),
        .Q(ip_hcs_calc__0[13]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[14]),
        .Q(ip_hcs_calc__0[14]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[15]),
        .Q(ip_hcs_calc__0[15]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[1]),
        .Q(ip_hcs_calc__0[1]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[2]),
        .Q(ip_hcs_calc__0[2]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[3]),
        .Q(ip_hcs_calc__0[3]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[4]),
        .Q(ip_hcs_calc__0[4]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[5]),
        .Q(ip_hcs_calc__0[5]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[6]),
        .Q(ip_hcs_calc__0[6]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[7]),
        .Q(ip_hcs_calc__0[7]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[8]),
        .Q(ip_hcs_calc__0[8]),
        .S(ip_hcs_calc_temp1));
  FDSE #(
    .INIT(1'b1)) 
    \ip_hcs_calc_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc[15]_i_1_n_0 ),
        .D(ip_hcs_calc_temp2__0[9]),
        .Q(ip_hcs_calc__0[9]),
        .S(ip_hcs_calc_temp1));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[11]_i_10 
       (.I0(\ip_hcs_calc_temp1_reg[15]_i_15_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[15]_i_14_n_5 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_13_n_5 ),
        .O(\ip_hcs_calc_temp1[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[11]_i_11 
       (.I0(\ip_hcs_calc_temp1_reg[15]_i_15_n_6 ),
        .I1(\ip_hcs_calc_temp1_reg[15]_i_14_n_6 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_13_n_6 ),
        .O(\ip_hcs_calc_temp1[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[11]_i_15 
       (.I0(\ip_hcs_calc_temp1_reg[15]_i_15_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[15]_i_14_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_13_n_7 ),
        .O(\ip_hcs_calc_temp1[11]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[11]_i_17 
       (.I0(\ip_hcs_calc_temp1_reg[11]_i_14_n_4 ),
        .I1(\ip_hcs_calc_temp1_reg[11]_i_13_n_4 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_12_n_4 ),
        .O(\ip_hcs_calc_temp1[11]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[11]_i_18 
       (.I0(\ip_hcs_calc_temp1_reg[15]_i_13_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[15]_i_14_n_5 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_15_n_5 ),
        .O(\ip_hcs_calc_temp1[11]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[11]_i_19 
       (.I0(\ip_hcs_calc_temp1_reg[15]_i_13_n_6 ),
        .I1(\ip_hcs_calc_temp1_reg[15]_i_14_n_6 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_15_n_6 ),
        .O(\ip_hcs_calc_temp1[11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[11]_i_2 
       (.I0(\ip_hcs_calc_temp1_reg[15]_i_13_n_6 ),
        .I1(\ip_hcs_calc_temp1_reg[15]_i_14_n_6 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_15_n_6 ),
        .I3(\ip_hcs_calc_temp1_reg[15]_i_16_n_5 ),
        .I4(\ip_hcs_calc_temp1[11]_i_10_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[11]_i_20 
       (.I0(\ip_hcs_calc_temp1_reg[15]_i_13_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[15]_i_14_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_15_n_7 ),
        .O(\ip_hcs_calc_temp1[11]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[11]_i_21 
       (.I0(\ip_hcs_calc_temp1_reg[11]_i_12_n_4 ),
        .I1(\ip_hcs_calc_temp1_reg[11]_i_13_n_4 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_14_n_4 ),
        .O(\ip_hcs_calc_temp1[11]_i_21_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_22 
       (.I0(\bytes00_reg_n_0_[6] ),
        .I1(\identification_reg_n_0_[6] ),
        .I2(ip_total_length[6]),
        .O(\ip_hcs_calc_temp1[11]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_23 
       (.I0(\bytes00_reg_n_0_[5] ),
        .I1(\identification_reg_n_0_[5] ),
        .I2(ip_total_length[5]),
        .O(\ip_hcs_calc_temp1[11]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_24 
       (.I0(\bytes00_reg_n_0_[4] ),
        .I1(\identification_reg_n_0_[4] ),
        .I2(ip_total_length[4]),
        .O(\ip_hcs_calc_temp1[11]_i_24_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_25 
       (.I0(\bytes00_reg_n_0_[3] ),
        .I1(\identification_reg_n_0_[3] ),
        .I2(ip_total_length[3]),
        .O(\ip_hcs_calc_temp1[11]_i_25_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_26 
       (.I0(\bytes00_reg_n_0_[7] ),
        .I1(\identification_reg_n_0_[7] ),
        .I2(ip_total_length[7]),
        .I3(\ip_hcs_calc_temp1[11]_i_22_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_26_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_27 
       (.I0(\bytes00_reg_n_0_[6] ),
        .I1(\identification_reg_n_0_[6] ),
        .I2(ip_total_length[6]),
        .I3(\ip_hcs_calc_temp1[11]_i_23_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_28 
       (.I0(\bytes00_reg_n_0_[5] ),
        .I1(\identification_reg_n_0_[5] ),
        .I2(ip_total_length[5]),
        .I3(\ip_hcs_calc_temp1[11]_i_24_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_29 
       (.I0(\bytes00_reg_n_0_[4] ),
        .I1(\identification_reg_n_0_[4] ),
        .I2(ip_total_length[4]),
        .I3(\ip_hcs_calc_temp1[11]_i_25_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[11]_i_3 
       (.I0(\ip_hcs_calc_temp1_reg[15]_i_13_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[15]_i_14_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_15_n_7 ),
        .I3(\ip_hcs_calc_temp1_reg[15]_i_16_n_6 ),
        .I4(\ip_hcs_calc_temp1[11]_i_11_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_30 
       (.I0(bytes06[6]),
        .I1(bytes08[6]),
        .I2(bytes07[6]),
        .O(\ip_hcs_calc_temp1[11]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_31 
       (.I0(bytes06[5]),
        .I1(bytes08[5]),
        .I2(bytes07[5]),
        .O(\ip_hcs_calc_temp1[11]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_32 
       (.I0(bytes06[4]),
        .I1(bytes08[4]),
        .I2(bytes07[4]),
        .O(\ip_hcs_calc_temp1[11]_i_32_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_33 
       (.I0(bytes06[3]),
        .I1(bytes08[3]),
        .I2(bytes07[3]),
        .O(\ip_hcs_calc_temp1[11]_i_33_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_34 
       (.I0(bytes06[7]),
        .I1(bytes08[7]),
        .I2(bytes07[7]),
        .I3(\ip_hcs_calc_temp1[11]_i_30_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_34_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_35 
       (.I0(bytes06[6]),
        .I1(bytes08[6]),
        .I2(bytes07[6]),
        .I3(\ip_hcs_calc_temp1[11]_i_31_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_36 
       (.I0(bytes06[5]),
        .I1(bytes08[5]),
        .I2(bytes07[5]),
        .I3(\ip_hcs_calc_temp1[11]_i_32_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_37 
       (.I0(bytes06[4]),
        .I1(bytes08[4]),
        .I2(bytes07[4]),
        .I3(\ip_hcs_calc_temp1[11]_i_33_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_37_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_38 
       (.I0(\flags_offset_reg_n_0_[6] ),
        .I1(ip_header_checksum[6]),
        .I2(bytes04[6]),
        .O(\ip_hcs_calc_temp1[11]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_39 
       (.I0(\flags_offset_reg_n_0_[5] ),
        .I1(ip_header_checksum[5]),
        .I2(bytes04[5]),
        .O(\ip_hcs_calc_temp1[11]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[11]_i_4 
       (.I0(\ip_hcs_calc_temp1_reg[11]_i_12_n_4 ),
        .I1(\ip_hcs_calc_temp1_reg[11]_i_13_n_4 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_14_n_4 ),
        .I3(\ip_hcs_calc_temp1_reg[15]_i_16_n_7 ),
        .I4(\ip_hcs_calc_temp1[11]_i_15_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_40 
       (.I0(\flags_offset_reg_n_0_[4] ),
        .I1(ip_header_checksum[4]),
        .I2(bytes04[4]),
        .O(\ip_hcs_calc_temp1[11]_i_40_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_41 
       (.I0(\flags_offset_reg_n_0_[3] ),
        .I1(ip_header_checksum[3]),
        .I2(bytes04[3]),
        .O(\ip_hcs_calc_temp1[11]_i_41_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_42 
       (.I0(\flags_offset_reg_n_0_[7] ),
        .I1(ip_header_checksum[7]),
        .I2(bytes04[7]),
        .I3(\ip_hcs_calc_temp1[11]_i_38_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_42_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_43 
       (.I0(\flags_offset_reg_n_0_[6] ),
        .I1(ip_header_checksum[6]),
        .I2(bytes04[6]),
        .I3(\ip_hcs_calc_temp1[11]_i_39_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_44 
       (.I0(\flags_offset_reg_n_0_[5] ),
        .I1(ip_header_checksum[5]),
        .I2(bytes04[5]),
        .I3(\ip_hcs_calc_temp1[11]_i_40_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_45 
       (.I0(\flags_offset_reg_n_0_[4] ),
        .I1(ip_header_checksum[4]),
        .I2(bytes04[4]),
        .I3(\ip_hcs_calc_temp1[11]_i_41_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_45_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_46 
       (.I0(bytes09[6]),
        .I1(ip_hcs_calc_extra_reg[6]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[6] ),
        .O(\ip_hcs_calc_temp1[11]_i_46_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_47 
       (.I0(bytes09[5]),
        .I1(ip_hcs_calc_extra_reg[5]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[5] ),
        .O(\ip_hcs_calc_temp1[11]_i_47_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_48 
       (.I0(bytes09[4]),
        .I1(ip_hcs_calc_extra_reg[4]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[4] ),
        .O(\ip_hcs_calc_temp1[11]_i_48_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[11]_i_49 
       (.I0(bytes09[3]),
        .I1(ip_hcs_calc_extra_reg[3]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[3] ),
        .O(\ip_hcs_calc_temp1[11]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[11]_i_5 
       (.I0(\ip_hcs_calc_temp1_reg[11]_i_12_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[11]_i_13_n_5 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_14_n_5 ),
        .I3(\ip_hcs_calc_temp1_reg[11]_i_16_n_4 ),
        .I4(\ip_hcs_calc_temp1[11]_i_17_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_50 
       (.I0(bytes09[7]),
        .I1(ip_hcs_calc_extra_reg[7]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[7] ),
        .I3(\ip_hcs_calc_temp1[11]_i_46_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_50_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_51 
       (.I0(bytes09[6]),
        .I1(ip_hcs_calc_extra_reg[6]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[6] ),
        .I3(\ip_hcs_calc_temp1[11]_i_47_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_51_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_52 
       (.I0(bytes09[5]),
        .I1(ip_hcs_calc_extra_reg[5]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[5] ),
        .I3(\ip_hcs_calc_temp1[11]_i_48_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_52_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[11]_i_53 
       (.I0(bytes09[4]),
        .I1(ip_hcs_calc_extra_reg[4]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[4] ),
        .I3(\ip_hcs_calc_temp1[11]_i_49_n_0 ),
        .O(\ip_hcs_calc_temp1[11]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[11]_i_6 
       (.I0(\ip_hcs_calc_temp1[11]_i_2_n_0 ),
        .I1(\ip_hcs_calc_temp1[11]_i_18_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_15_n_4 ),
        .I3(\ip_hcs_calc_temp1_reg[15]_i_14_n_4 ),
        .I4(\ip_hcs_calc_temp1_reg[15]_i_13_n_4 ),
        .I5(\ip_hcs_calc_temp1_reg[15]_i_16_n_4 ),
        .O(\ip_hcs_calc_temp1[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[11]_i_7 
       (.I0(\ip_hcs_calc_temp1[11]_i_3_n_0 ),
        .I1(\ip_hcs_calc_temp1[11]_i_19_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_15_n_5 ),
        .I3(\ip_hcs_calc_temp1_reg[15]_i_14_n_5 ),
        .I4(\ip_hcs_calc_temp1_reg[15]_i_13_n_5 ),
        .I5(\ip_hcs_calc_temp1_reg[15]_i_16_n_5 ),
        .O(\ip_hcs_calc_temp1[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[11]_i_8 
       (.I0(\ip_hcs_calc_temp1[11]_i_4_n_0 ),
        .I1(\ip_hcs_calc_temp1[11]_i_20_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_15_n_6 ),
        .I3(\ip_hcs_calc_temp1_reg[15]_i_14_n_6 ),
        .I4(\ip_hcs_calc_temp1_reg[15]_i_13_n_6 ),
        .I5(\ip_hcs_calc_temp1_reg[15]_i_16_n_6 ),
        .O(\ip_hcs_calc_temp1[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[11]_i_9 
       (.I0(\ip_hcs_calc_temp1[11]_i_5_n_0 ),
        .I1(\ip_hcs_calc_temp1[11]_i_21_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_15_n_7 ),
        .I3(\ip_hcs_calc_temp1_reg[15]_i_14_n_7 ),
        .I4(\ip_hcs_calc_temp1_reg[15]_i_13_n_7 ),
        .I5(\ip_hcs_calc_temp1_reg[15]_i_16_n_7 ),
        .O(\ip_hcs_calc_temp1[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[15]_i_10 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_16_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_15_n_5 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_14_n_5 ),
        .O(\ip_hcs_calc_temp1[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[15]_i_11 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_16_n_6 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_15_n_6 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_14_n_6 ),
        .O(\ip_hcs_calc_temp1[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[15]_i_12 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_16_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_15_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_14_n_7 ),
        .O(\ip_hcs_calc_temp1[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[15]_i_17 
       (.I0(\ip_hcs_calc_temp1_reg[15]_i_15_n_4 ),
        .I1(\ip_hcs_calc_temp1_reg[15]_i_14_n_4 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_13_n_4 ),
        .O(\ip_hcs_calc_temp1[15]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[15]_i_18 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_14_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_15_n_5 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_16_n_5 ),
        .O(\ip_hcs_calc_temp1[15]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[15]_i_19 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_14_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_15_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_16_n_7 ),
        .O(\ip_hcs_calc_temp1[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ip_hcs_calc_temp1[15]_i_2 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_18_n_5 ),
        .I1(\ip_hcs_calc_temp1[15]_i_10_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_14_n_6 ),
        .I3(\ip_hcs_calc_temp1_reg[19]_i_15_n_6 ),
        .I4(\ip_hcs_calc_temp1_reg[19]_i_16_n_6 ),
        .O(\ip_hcs_calc_temp1[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_20 
       (.I0(data_counter_max2[2]),
        .I1(\identification_reg_n_0_[10] ),
        .I2(ip_total_length[10]),
        .O(\ip_hcs_calc_temp1[15]_i_20_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_21 
       (.I0(data_counter_max2[1]),
        .I1(\identification_reg_n_0_[9] ),
        .I2(ip_total_length[9]),
        .O(\ip_hcs_calc_temp1[15]_i_21_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_22 
       (.I0(data_counter_max2[0]),
        .I1(\identification_reg_n_0_[8] ),
        .I2(ip_total_length[8]),
        .O(\ip_hcs_calc_temp1[15]_i_22_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_23 
       (.I0(\bytes00_reg_n_0_[7] ),
        .I1(\identification_reg_n_0_[7] ),
        .I2(ip_total_length[7]),
        .O(\ip_hcs_calc_temp1[15]_i_23_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_24 
       (.I0(data_counter_max2[3]),
        .I1(\identification_reg_n_0_[11] ),
        .I2(ip_total_length[11]),
        .I3(\ip_hcs_calc_temp1[15]_i_20_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_24_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_25 
       (.I0(data_counter_max2[2]),
        .I1(\identification_reg_n_0_[10] ),
        .I2(ip_total_length[10]),
        .I3(\ip_hcs_calc_temp1[15]_i_21_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_25_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_26 
       (.I0(data_counter_max2[1]),
        .I1(\identification_reg_n_0_[9] ),
        .I2(ip_total_length[9]),
        .I3(\ip_hcs_calc_temp1[15]_i_22_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_26_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_27 
       (.I0(data_counter_max2[0]),
        .I1(\identification_reg_n_0_[8] ),
        .I2(ip_total_length[8]),
        .I3(\ip_hcs_calc_temp1[15]_i_23_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_27_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_28 
       (.I0(bytes06[10]),
        .I1(bytes08[10]),
        .I2(bytes07[10]),
        .O(\ip_hcs_calc_temp1[15]_i_28_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_29 
       (.I0(bytes06[9]),
        .I1(bytes08[9]),
        .I2(bytes07[9]),
        .O(\ip_hcs_calc_temp1[15]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[15]_i_3 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_14_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_15_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_16_n_7 ),
        .I3(\ip_hcs_calc_temp1_reg[19]_i_18_n_6 ),
        .I4(\ip_hcs_calc_temp1[15]_i_11_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_30 
       (.I0(bytes06[8]),
        .I1(bytes08[8]),
        .I2(bytes07[8]),
        .O(\ip_hcs_calc_temp1[15]_i_30_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_31 
       (.I0(bytes06[7]),
        .I1(bytes08[7]),
        .I2(bytes07[7]),
        .O(\ip_hcs_calc_temp1[15]_i_31_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_32 
       (.I0(bytes06[11]),
        .I1(bytes08[11]),
        .I2(bytes07[11]),
        .I3(\ip_hcs_calc_temp1[15]_i_28_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_32_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_33 
       (.I0(bytes06[10]),
        .I1(bytes08[10]),
        .I2(bytes07[10]),
        .I3(\ip_hcs_calc_temp1[15]_i_29_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_33_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_34 
       (.I0(bytes06[9]),
        .I1(bytes08[9]),
        .I2(bytes07[9]),
        .I3(\ip_hcs_calc_temp1[15]_i_30_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_34_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_35 
       (.I0(bytes06[8]),
        .I1(bytes08[8]),
        .I2(bytes07[8]),
        .I3(\ip_hcs_calc_temp1[15]_i_31_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_35_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_36 
       (.I0(\flags_offset_reg_n_0_[10] ),
        .I1(ip_header_checksum[10]),
        .I2(bytes04[10]),
        .O(\ip_hcs_calc_temp1[15]_i_36_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_37 
       (.I0(\flags_offset_reg_n_0_[9] ),
        .I1(ip_header_checksum[9]),
        .I2(bytes04[9]),
        .O(\ip_hcs_calc_temp1[15]_i_37_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_38 
       (.I0(\flags_offset_reg_n_0_[8] ),
        .I1(ip_header_checksum[8]),
        .I2(bytes04[8]),
        .O(\ip_hcs_calc_temp1[15]_i_38_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_39 
       (.I0(\flags_offset_reg_n_0_[7] ),
        .I1(ip_header_checksum[7]),
        .I2(bytes04[7]),
        .O(\ip_hcs_calc_temp1[15]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ip_hcs_calc_temp1[15]_i_4 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_18_n_7 ),
        .I1(\ip_hcs_calc_temp1[15]_i_12_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_13_n_4 ),
        .I3(\ip_hcs_calc_temp1_reg[15]_i_14_n_4 ),
        .I4(\ip_hcs_calc_temp1_reg[15]_i_15_n_4 ),
        .O(\ip_hcs_calc_temp1[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_40 
       (.I0(\flags_offset_reg_n_0_[11] ),
        .I1(ip_header_checksum[11]),
        .I2(bytes04[11]),
        .I3(\ip_hcs_calc_temp1[15]_i_36_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_40_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_41 
       (.I0(\flags_offset_reg_n_0_[10] ),
        .I1(ip_header_checksum[10]),
        .I2(bytes04[10]),
        .I3(\ip_hcs_calc_temp1[15]_i_37_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_41_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_42 
       (.I0(\flags_offset_reg_n_0_[9] ),
        .I1(ip_header_checksum[9]),
        .I2(bytes04[9]),
        .I3(\ip_hcs_calc_temp1[15]_i_38_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_42_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_43 
       (.I0(\flags_offset_reg_n_0_[8] ),
        .I1(ip_header_checksum[8]),
        .I2(bytes04[8]),
        .I3(\ip_hcs_calc_temp1[15]_i_39_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_43_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_44 
       (.I0(bytes09[10]),
        .I1(ip_hcs_calc_extra_reg[10]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[10] ),
        .O(\ip_hcs_calc_temp1[15]_i_44_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_45 
       (.I0(bytes09[9]),
        .I1(ip_hcs_calc_extra_reg[9]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[9] ),
        .O(\ip_hcs_calc_temp1[15]_i_45_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_46 
       (.I0(bytes09[8]),
        .I1(ip_hcs_calc_extra_reg[8]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[8] ),
        .O(\ip_hcs_calc_temp1[15]_i_46_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[15]_i_47 
       (.I0(bytes09[7]),
        .I1(ip_hcs_calc_extra_reg[7]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[7] ),
        .O(\ip_hcs_calc_temp1[15]_i_47_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_48 
       (.I0(bytes09[11]),
        .I1(ip_hcs_calc_extra_reg[11]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[11] ),
        .I3(\ip_hcs_calc_temp1[15]_i_44_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_48_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_49 
       (.I0(bytes09[10]),
        .I1(ip_hcs_calc_extra_reg[10]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[10] ),
        .I3(\ip_hcs_calc_temp1[15]_i_45_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[15]_i_5 
       (.I0(\ip_hcs_calc_temp1_reg[15]_i_13_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[15]_i_14_n_5 ),
        .I2(\ip_hcs_calc_temp1_reg[15]_i_15_n_5 ),
        .I3(\ip_hcs_calc_temp1_reg[15]_i_16_n_4 ),
        .I4(\ip_hcs_calc_temp1[15]_i_17_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_50 
       (.I0(bytes09[9]),
        .I1(ip_hcs_calc_extra_reg[9]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[9] ),
        .I3(\ip_hcs_calc_temp1[15]_i_46_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_50_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[15]_i_51 
       (.I0(bytes09[8]),
        .I1(ip_hcs_calc_extra_reg[8]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[8] ),
        .I3(\ip_hcs_calc_temp1[15]_i_47_n_0 ),
        .O(\ip_hcs_calc_temp1[15]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[15]_i_6 
       (.I0(\ip_hcs_calc_temp1[15]_i_2_n_0 ),
        .I1(\ip_hcs_calc_temp1[15]_i_18_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_16_n_4 ),
        .I3(\ip_hcs_calc_temp1_reg[19]_i_15_n_4 ),
        .I4(\ip_hcs_calc_temp1_reg[19]_i_14_n_4 ),
        .I5(\ip_hcs_calc_temp1_reg[19]_i_18_n_4 ),
        .O(\ip_hcs_calc_temp1[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ip_hcs_calc_temp1[15]_i_7 
       (.I0(\ip_hcs_calc_temp1[15]_i_3_n_0 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_18_n_5 ),
        .I2(\ip_hcs_calc_temp1[15]_i_10_n_0 ),
        .I3(\ip_hcs_calc_temp1_reg[19]_i_14_n_6 ),
        .I4(\ip_hcs_calc_temp1_reg[19]_i_15_n_6 ),
        .I5(\ip_hcs_calc_temp1_reg[19]_i_16_n_6 ),
        .O(\ip_hcs_calc_temp1[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[15]_i_8 
       (.I0(\ip_hcs_calc_temp1[15]_i_4_n_0 ),
        .I1(\ip_hcs_calc_temp1[15]_i_19_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_16_n_6 ),
        .I3(\ip_hcs_calc_temp1_reg[19]_i_15_n_6 ),
        .I4(\ip_hcs_calc_temp1_reg[19]_i_14_n_6 ),
        .I5(\ip_hcs_calc_temp1_reg[19]_i_18_n_6 ),
        .O(\ip_hcs_calc_temp1[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ip_hcs_calc_temp1[15]_i_9 
       (.I0(\ip_hcs_calc_temp1[15]_i_5_n_0 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_18_n_7 ),
        .I2(\ip_hcs_calc_temp1[15]_i_12_n_0 ),
        .I3(\ip_hcs_calc_temp1_reg[15]_i_13_n_4 ),
        .I4(\ip_hcs_calc_temp1_reg[15]_i_14_n_4 ),
        .I5(\ip_hcs_calc_temp1_reg[15]_i_15_n_4 ),
        .O(\ip_hcs_calc_temp1[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[19]_i_13 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_10_n_2 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_11_n_2 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_12_n_2 ),
        .O(\ip_hcs_calc_temp1[19]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[19]_i_17 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_10_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_11_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_12_n_7 ),
        .O(\ip_hcs_calc_temp1[19]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[19]_i_19 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_16_n_4 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_15_n_4 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_14_n_4 ),
        .O(\ip_hcs_calc_temp1[19]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hA880)) 
    \ip_hcs_calc_temp1[19]_i_2 
       (.I0(\ip_hcs_calc_temp1_reg[23]_i_4_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_10_n_2 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_11_n_2 ),
        .I3(\ip_hcs_calc_temp1_reg[19]_i_12_n_2 ),
        .O(\ip_hcs_calc_temp1[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[19]_i_20 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_12_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_11_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_10_n_7 ),
        .O(\ip_hcs_calc_temp1[19]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[19]_i_21 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_14_n_4 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_15_n_4 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_16_n_4 ),
        .O(\ip_hcs_calc_temp1[19]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_22 
       (.I0(\flags_offset_reg_n_0_[15] ),
        .I1(ip_header_checksum[15]),
        .I2(bytes04[15]),
        .O(\ip_hcs_calc_temp1[19]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_23 
       (.I0(bytes06[15]),
        .I1(bytes08[15]),
        .I2(bytes07[15]),
        .O(\ip_hcs_calc_temp1[19]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_24 
       (.I0(\bytes00_reg_n_0_[15] ),
        .I1(\identification_reg_n_0_[15] ),
        .I2(ip_total_length[15]),
        .O(\ip_hcs_calc_temp1[19]_i_24_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_25 
       (.I0(\bytes00_reg_n_0_[14] ),
        .I1(\identification_reg_n_0_[14] ),
        .I2(ip_total_length[14]),
        .O(\ip_hcs_calc_temp1[19]_i_25_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_26 
       (.I0(\bytes00_reg_n_0_[13] ),
        .I1(\identification_reg_n_0_[13] ),
        .I2(ip_total_length[13]),
        .O(\ip_hcs_calc_temp1[19]_i_26_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_27 
       (.I0(\bytes00_reg_n_0_[12] ),
        .I1(\identification_reg_n_0_[12] ),
        .I2(ip_total_length[12]),
        .O(\ip_hcs_calc_temp1[19]_i_27_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_28 
       (.I0(data_counter_max2[3]),
        .I1(\identification_reg_n_0_[11] ),
        .I2(ip_total_length[11]),
        .O(\ip_hcs_calc_temp1[19]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_29 
       (.I0(\ip_hcs_calc_temp1[19]_i_25_n_0 ),
        .I1(\bytes00_reg_n_0_[15] ),
        .I2(\identification_reg_n_0_[15] ),
        .I3(ip_total_length[15]),
        .O(\ip_hcs_calc_temp1[19]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[19]_i_3 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_12_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_11_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_10_n_7 ),
        .I3(\ip_hcs_calc_temp1_reg[23]_i_4_n_6 ),
        .I4(\ip_hcs_calc_temp1[19]_i_13_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_30 
       (.I0(\bytes00_reg_n_0_[14] ),
        .I1(\identification_reg_n_0_[14] ),
        .I2(ip_total_length[14]),
        .I3(\ip_hcs_calc_temp1[19]_i_26_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_30_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_31 
       (.I0(\bytes00_reg_n_0_[13] ),
        .I1(\identification_reg_n_0_[13] ),
        .I2(ip_total_length[13]),
        .I3(\ip_hcs_calc_temp1[19]_i_27_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_31_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_32 
       (.I0(\bytes00_reg_n_0_[12] ),
        .I1(\identification_reg_n_0_[12] ),
        .I2(ip_total_length[12]),
        .I3(\ip_hcs_calc_temp1[19]_i_28_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_32_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_33 
       (.I0(bytes06[14]),
        .I1(bytes08[14]),
        .I2(bytes07[14]),
        .O(\ip_hcs_calc_temp1[19]_i_33_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_34 
       (.I0(bytes06[13]),
        .I1(bytes08[13]),
        .I2(bytes07[13]),
        .O(\ip_hcs_calc_temp1[19]_i_34_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_35 
       (.I0(bytes06[12]),
        .I1(bytes08[12]),
        .I2(bytes07[12]),
        .O(\ip_hcs_calc_temp1[19]_i_35_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_36 
       (.I0(bytes06[11]),
        .I1(bytes08[11]),
        .I2(bytes07[11]),
        .O(\ip_hcs_calc_temp1[19]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_37 
       (.I0(\ip_hcs_calc_temp1[19]_i_33_n_0 ),
        .I1(bytes06[15]),
        .I2(bytes08[15]),
        .I3(bytes07[15]),
        .O(\ip_hcs_calc_temp1[19]_i_37_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_38 
       (.I0(bytes06[14]),
        .I1(bytes08[14]),
        .I2(bytes07[14]),
        .I3(\ip_hcs_calc_temp1[19]_i_34_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_38_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_39 
       (.I0(bytes06[13]),
        .I1(bytes08[13]),
        .I2(bytes07[13]),
        .I3(\ip_hcs_calc_temp1[19]_i_35_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[19]_i_4 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_14_n_4 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_15_n_4 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_16_n_4 ),
        .I3(\ip_hcs_calc_temp1_reg[23]_i_4_n_7 ),
        .I4(\ip_hcs_calc_temp1[19]_i_17_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_40 
       (.I0(bytes06[12]),
        .I1(bytes08[12]),
        .I2(bytes07[12]),
        .I3(\ip_hcs_calc_temp1[19]_i_36_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_40_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_41 
       (.I0(\flags_offset_reg_n_0_[14] ),
        .I1(ip_header_checksum[14]),
        .I2(bytes04[14]),
        .O(\ip_hcs_calc_temp1[19]_i_41_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_42 
       (.I0(\flags_offset_reg_n_0_[13] ),
        .I1(ip_header_checksum[13]),
        .I2(bytes04[13]),
        .O(\ip_hcs_calc_temp1[19]_i_42_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_43 
       (.I0(\flags_offset_reg_n_0_[12] ),
        .I1(ip_header_checksum[12]),
        .I2(bytes04[12]),
        .O(\ip_hcs_calc_temp1[19]_i_43_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_44 
       (.I0(\flags_offset_reg_n_0_[11] ),
        .I1(ip_header_checksum[11]),
        .I2(bytes04[11]),
        .O(\ip_hcs_calc_temp1[19]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_45 
       (.I0(\ip_hcs_calc_temp1[19]_i_41_n_0 ),
        .I1(\flags_offset_reg_n_0_[15] ),
        .I2(ip_header_checksum[15]),
        .I3(bytes04[15]),
        .O(\ip_hcs_calc_temp1[19]_i_45_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_46 
       (.I0(\flags_offset_reg_n_0_[14] ),
        .I1(ip_header_checksum[14]),
        .I2(bytes04[14]),
        .I3(\ip_hcs_calc_temp1[19]_i_42_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_46_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_47 
       (.I0(\flags_offset_reg_n_0_[13] ),
        .I1(ip_header_checksum[13]),
        .I2(bytes04[13]),
        .I3(\ip_hcs_calc_temp1[19]_i_43_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_47_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_48 
       (.I0(\flags_offset_reg_n_0_[12] ),
        .I1(ip_header_checksum[12]),
        .I2(bytes04[12]),
        .I3(\ip_hcs_calc_temp1[19]_i_44_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_48_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_49 
       (.I0(bytes09[14]),
        .I1(ip_hcs_calc_extra_reg[14]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[14] ),
        .O(\ip_hcs_calc_temp1[19]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[19]_i_5 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_14_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_15_n_5 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_16_n_5 ),
        .I3(\ip_hcs_calc_temp1_reg[19]_i_18_n_4 ),
        .I4(\ip_hcs_calc_temp1[19]_i_19_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_50 
       (.I0(bytes09[13]),
        .I1(ip_hcs_calc_extra_reg[13]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[13] ),
        .O(\ip_hcs_calc_temp1[19]_i_50_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_51 
       (.I0(bytes09[12]),
        .I1(ip_hcs_calc_extra_reg[12]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[12] ),
        .O(\ip_hcs_calc_temp1[19]_i_51_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[19]_i_52 
       (.I0(bytes09[11]),
        .I1(ip_hcs_calc_extra_reg[11]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[11] ),
        .O(\ip_hcs_calc_temp1[19]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_53 
       (.I0(\ip_hcs_calc_temp1[19]_i_49_n_0 ),
        .I1(ip_hcs_calc_extra_reg[15]),
        .I2(bytes09[15]),
        .I3(\ip_hcs_calc_temp1_reg_n_0_[15] ),
        .O(\ip_hcs_calc_temp1[19]_i_53_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_54 
       (.I0(bytes09[14]),
        .I1(ip_hcs_calc_extra_reg[14]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[14] ),
        .I3(\ip_hcs_calc_temp1[19]_i_50_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_54_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_55 
       (.I0(bytes09[13]),
        .I1(ip_hcs_calc_extra_reg[13]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[13] ),
        .I3(\ip_hcs_calc_temp1[19]_i_51_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_55_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[19]_i_56 
       (.I0(bytes09[12]),
        .I1(ip_hcs_calc_extra_reg[12]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[12] ),
        .I3(\ip_hcs_calc_temp1[19]_i_52_n_0 ),
        .O(\ip_hcs_calc_temp1[19]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \ip_hcs_calc_temp1[19]_i_6 
       (.I0(\ip_hcs_calc_temp1_reg[19]_i_12_n_2 ),
        .I1(\ip_hcs_calc_temp1_reg[19]_i_11_n_2 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_10_n_2 ),
        .I3(\ip_hcs_calc_temp1_reg[23]_i_4_n_5 ),
        .I4(\ip_hcs_calc_temp1_reg[23]_i_4_n_4 ),
        .O(\ip_hcs_calc_temp1[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB224244D4DDBDBB2)) 
    \ip_hcs_calc_temp1[19]_i_7 
       (.I0(\ip_hcs_calc_temp1_reg[23]_i_4_n_6 ),
        .I1(\ip_hcs_calc_temp1[19]_i_20_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_10_n_2 ),
        .I3(\ip_hcs_calc_temp1_reg[19]_i_11_n_2 ),
        .I4(\ip_hcs_calc_temp1_reg[19]_i_12_n_2 ),
        .I5(\ip_hcs_calc_temp1_reg[23]_i_4_n_5 ),
        .O(\ip_hcs_calc_temp1[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[19]_i_8 
       (.I0(\ip_hcs_calc_temp1[19]_i_4_n_0 ),
        .I1(\ip_hcs_calc_temp1[19]_i_20_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_10_n_2 ),
        .I3(\ip_hcs_calc_temp1_reg[19]_i_11_n_2 ),
        .I4(\ip_hcs_calc_temp1_reg[19]_i_12_n_2 ),
        .I5(\ip_hcs_calc_temp1_reg[23]_i_4_n_6 ),
        .O(\ip_hcs_calc_temp1[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[19]_i_9 
       (.I0(\ip_hcs_calc_temp1[19]_i_5_n_0 ),
        .I1(\ip_hcs_calc_temp1[19]_i_21_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[19]_i_10_n_7 ),
        .I3(\ip_hcs_calc_temp1_reg[19]_i_11_n_7 ),
        .I4(\ip_hcs_calc_temp1_reg[19]_i_12_n_7 ),
        .I5(\ip_hcs_calc_temp1_reg[23]_i_4_n_7 ),
        .O(\ip_hcs_calc_temp1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ip_hcs_calc_temp1[23]_i_1 
       (.I0(edge_count_header),
        .I1(ip_hcs_done),
        .O(\ip_hcs_calc_temp1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp1[23]_i_10 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[20] ),
        .I1(ip_hcs_calc_extra_reg[20]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[21] ),
        .I3(ip_hcs_calc_extra_reg[21]),
        .O(\ip_hcs_calc_temp1[23]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp1[23]_i_11 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[19] ),
        .I1(ip_hcs_calc_extra_reg[19]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[20] ),
        .I3(ip_hcs_calc_extra_reg[20]),
        .O(\ip_hcs_calc_temp1[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_temp1[23]_i_12 
       (.I0(ip_hcs_calc_extra_reg[18]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[18] ),
        .O(\ip_hcs_calc_temp1[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_temp1[23]_i_13 
       (.I0(ip_hcs_calc_extra_reg[17]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[17] ),
        .O(\ip_hcs_calc_temp1[23]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_temp1[23]_i_14 
       (.I0(ip_hcs_calc_extra_reg[16]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[16] ),
        .O(\ip_hcs_calc_temp1[23]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[23]_i_15 
       (.I0(bytes09[15]),
        .I1(ip_hcs_calc_extra_reg[15]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[15] ),
        .O(\ip_hcs_calc_temp1[23]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp1[23]_i_16 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[18] ),
        .I1(ip_hcs_calc_extra_reg[18]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[19] ),
        .I3(ip_hcs_calc_extra_reg[19]),
        .O(\ip_hcs_calc_temp1[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp1[23]_i_17 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[17] ),
        .I1(ip_hcs_calc_extra_reg[17]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[18] ),
        .I3(ip_hcs_calc_extra_reg[18]),
        .O(\ip_hcs_calc_temp1[23]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp1[23]_i_18 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[16] ),
        .I1(ip_hcs_calc_extra_reg[16]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[17] ),
        .I3(ip_hcs_calc_extra_reg[17]),
        .O(\ip_hcs_calc_temp1[23]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \ip_hcs_calc_temp1[23]_i_19 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[15] ),
        .I1(ip_hcs_calc_extra_reg[15]),
        .I2(bytes09[15]),
        .I3(\ip_hcs_calc_temp1_reg_n_0_[16] ),
        .I4(ip_hcs_calc_extra_reg[16]),
        .O(\ip_hcs_calc_temp1[23]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_temp1[23]_i_5 
       (.I0(ip_hcs_calc_extra_reg[21]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[21] ),
        .O(\ip_hcs_calc_temp1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_temp1[23]_i_6 
       (.I0(ip_hcs_calc_extra_reg[20]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[20] ),
        .O(\ip_hcs_calc_temp1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_temp1[23]_i_7 
       (.I0(ip_hcs_calc_extra_reg[19]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[19] ),
        .O(\ip_hcs_calc_temp1[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp1[23]_i_8 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[22] ),
        .I1(ip_hcs_calc_extra_reg[22]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[23] ),
        .I3(ip_hcs_calc_extra_reg[23]),
        .O(\ip_hcs_calc_temp1[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp1[23]_i_9 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[21] ),
        .I1(ip_hcs_calc_extra_reg[21]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[22] ),
        .I3(ip_hcs_calc_extra_reg[22]),
        .O(\ip_hcs_calc_temp1[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[3]_i_10 
       (.I0(\ip_hcs_calc_temp1_reg[7]_i_14_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[7]_i_13_n_5 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_12_n_5 ),
        .O(\ip_hcs_calc_temp1[3]_i_10_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[3]_i_11 
       (.I0(bytes09[2]),
        .I1(ip_hcs_calc_extra_reg[2]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[2] ),
        .O(\ip_hcs_calc_temp1[3]_i_11_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[3]_i_12 
       (.I0(bytes09[1]),
        .I1(ip_hcs_calc_extra_reg[1]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[1] ),
        .O(\ip_hcs_calc_temp1[3]_i_12_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[3]_i_13 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[0] ),
        .I1(ip_hcs_calc_extra_reg[0]),
        .I2(bytes09[0]),
        .O(\ip_hcs_calc_temp1[3]_i_13_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[3]_i_14 
       (.I0(bytes09[3]),
        .I1(ip_hcs_calc_extra_reg[3]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[3] ),
        .I3(\ip_hcs_calc_temp1[3]_i_11_n_0 ),
        .O(\ip_hcs_calc_temp1[3]_i_14_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[3]_i_15 
       (.I0(bytes09[2]),
        .I1(ip_hcs_calc_extra_reg[2]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[2] ),
        .I3(\ip_hcs_calc_temp1[3]_i_12_n_0 ),
        .O(\ip_hcs_calc_temp1[3]_i_15_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[3]_i_16 
       (.I0(bytes09[1]),
        .I1(ip_hcs_calc_extra_reg[1]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[1] ),
        .I3(\ip_hcs_calc_temp1[3]_i_13_n_0 ),
        .O(\ip_hcs_calc_temp1[3]_i_16_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[3]_i_17 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[0] ),
        .I1(ip_hcs_calc_extra_reg[0]),
        .I2(bytes09[0]),
        .O(\ip_hcs_calc_temp1[3]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[3]_i_18 
       (.I0(\ip_hcs_calc_temp1_reg[7]_i_12_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[7]_i_13_n_5 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_14_n_5 ),
        .O(\ip_hcs_calc_temp1[3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ip_hcs_calc_temp1[3]_i_2 
       (.I0(\ip_hcs_calc_temp1_reg[3]_i_5_n_5 ),
        .I1(\ip_hcs_calc_temp1[3]_i_10_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_12_n_6 ),
        .I3(\ip_hcs_calc_temp1_reg[7]_i_13_n_6 ),
        .I4(\ip_hcs_calc_temp1_reg[7]_i_14_n_6 ),
        .O(\ip_hcs_calc_temp1[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \ip_hcs_calc_temp1[3]_i_3 
       (.I0(\ip_hcs_calc_temp1_reg[7]_i_14_n_6 ),
        .I1(\ip_hcs_calc_temp1_reg[7]_i_13_n_6 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_12_n_6 ),
        .I3(\ip_hcs_calc_temp1[3]_i_10_n_0 ),
        .I4(\ip_hcs_calc_temp1_reg[3]_i_5_n_5 ),
        .O(\ip_hcs_calc_temp1[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[3]_i_4 
       (.I0(\ip_hcs_calc_temp1_reg[7]_i_12_n_6 ),
        .I1(\ip_hcs_calc_temp1_reg[7]_i_13_n_6 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_14_n_6 ),
        .I3(\ip_hcs_calc_temp1_reg[3]_i_5_n_6 ),
        .O(\ip_hcs_calc_temp1[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[3]_i_6 
       (.I0(\ip_hcs_calc_temp1[3]_i_2_n_0 ),
        .I1(\ip_hcs_calc_temp1[3]_i_18_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_14_n_4 ),
        .I3(\ip_hcs_calc_temp1_reg[7]_i_13_n_4 ),
        .I4(\ip_hcs_calc_temp1_reg[7]_i_12_n_4 ),
        .I5(\ip_hcs_calc_temp1_reg[3]_i_5_n_4 ),
        .O(\ip_hcs_calc_temp1[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \ip_hcs_calc_temp1[3]_i_7 
       (.I0(\ip_hcs_calc_temp1_reg[3]_i_5_n_5 ),
        .I1(\ip_hcs_calc_temp1[3]_i_10_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_14_n_6 ),
        .I3(\ip_hcs_calc_temp1_reg[7]_i_13_n_6 ),
        .I4(\ip_hcs_calc_temp1_reg[7]_i_12_n_6 ),
        .I5(\ip_hcs_calc_temp1_reg[3]_i_5_n_6 ),
        .O(\ip_hcs_calc_temp1[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \ip_hcs_calc_temp1[3]_i_8 
       (.I0(\ip_hcs_calc_temp1[3]_i_4_n_0 ),
        .I1(\ip_hcs_calc_temp1_reg[7]_i_14_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_12_n_7 ),
        .I3(\ip_hcs_calc_temp1_reg[7]_i_13_n_7 ),
        .O(\ip_hcs_calc_temp1[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[3]_i_9 
       (.I0(\ip_hcs_calc_temp1_reg[7]_i_12_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[7]_i_14_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_13_n_7 ),
        .I3(\ip_hcs_calc_temp1_reg[3]_i_5_n_7 ),
        .O(\ip_hcs_calc_temp1[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[7]_i_10 
       (.I0(\ip_hcs_calc_temp1_reg[11]_i_14_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[11]_i_13_n_5 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_12_n_5 ),
        .O(\ip_hcs_calc_temp1[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[7]_i_11 
       (.I0(\ip_hcs_calc_temp1_reg[11]_i_14_n_6 ),
        .I1(\ip_hcs_calc_temp1_reg[11]_i_13_n_6 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_12_n_6 ),
        .O(\ip_hcs_calc_temp1[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[7]_i_15 
       (.I0(\ip_hcs_calc_temp1_reg[11]_i_14_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[11]_i_13_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_12_n_7 ),
        .O(\ip_hcs_calc_temp1[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[7]_i_16 
       (.I0(\ip_hcs_calc_temp1_reg[7]_i_14_n_4 ),
        .I1(\ip_hcs_calc_temp1_reg[7]_i_13_n_4 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_12_n_4 ),
        .O(\ip_hcs_calc_temp1[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[7]_i_17 
       (.I0(\ip_hcs_calc_temp1_reg[11]_i_12_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[11]_i_13_n_5 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_14_n_5 ),
        .O(\ip_hcs_calc_temp1[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[7]_i_18 
       (.I0(\ip_hcs_calc_temp1_reg[11]_i_12_n_6 ),
        .I1(\ip_hcs_calc_temp1_reg[11]_i_13_n_6 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_14_n_6 ),
        .O(\ip_hcs_calc_temp1[7]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[7]_i_19 
       (.I0(\ip_hcs_calc_temp1_reg[11]_i_12_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[11]_i_13_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_14_n_7 ),
        .O(\ip_hcs_calc_temp1[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[7]_i_2 
       (.I0(\ip_hcs_calc_temp1_reg[11]_i_12_n_6 ),
        .I1(\ip_hcs_calc_temp1_reg[11]_i_13_n_6 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_14_n_6 ),
        .I3(\ip_hcs_calc_temp1_reg[11]_i_16_n_5 ),
        .I4(\ip_hcs_calc_temp1[7]_i_10_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \ip_hcs_calc_temp1[7]_i_20 
       (.I0(\ip_hcs_calc_temp1_reg[7]_i_12_n_4 ),
        .I1(\ip_hcs_calc_temp1_reg[7]_i_13_n_4 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_14_n_4 ),
        .O(\ip_hcs_calc_temp1[7]_i_20_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[7]_i_21 
       (.I0(\bytes00_reg_n_0_[2] ),
        .I1(\identification_reg_n_0_[2] ),
        .I2(ip_total_length[2]),
        .O(\ip_hcs_calc_temp1[7]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[7]_i_22 
       (.I0(\bytes00_reg_n_0_[1] ),
        .I1(\identification_reg_n_0_[1] ),
        .I2(\data_counter_max_reg_n_0_[1] ),
        .O(\ip_hcs_calc_temp1[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[7]_i_23 
       (.I0(\identification_reg_n_0_[0] ),
        .I1(\data_counter_max_reg_n_0_[0] ),
        .I2(\bytes00_reg_n_0_[0] ),
        .O(\ip_hcs_calc_temp1[7]_i_23_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[7]_i_24 
       (.I0(\bytes00_reg_n_0_[3] ),
        .I1(\identification_reg_n_0_[3] ),
        .I2(ip_total_length[3]),
        .I3(\ip_hcs_calc_temp1[7]_i_21_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_24_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[7]_i_25 
       (.I0(\bytes00_reg_n_0_[2] ),
        .I1(\identification_reg_n_0_[2] ),
        .I2(ip_total_length[2]),
        .I3(\ip_hcs_calc_temp1[7]_i_22_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[7]_i_26 
       (.I0(\bytes00_reg_n_0_[1] ),
        .I1(\identification_reg_n_0_[1] ),
        .I2(\data_counter_max_reg_n_0_[1] ),
        .I3(\ip_hcs_calc_temp1[7]_i_23_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[7]_i_27 
       (.I0(\identification_reg_n_0_[0] ),
        .I1(\data_counter_max_reg_n_0_[0] ),
        .I2(\bytes00_reg_n_0_[0] ),
        .O(\ip_hcs_calc_temp1[7]_i_27_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[7]_i_28 
       (.I0(bytes06[2]),
        .I1(bytes08[2]),
        .I2(bytes07[2]),
        .O(\ip_hcs_calc_temp1[7]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[7]_i_29 
       (.I0(bytes06[1]),
        .I1(bytes08[1]),
        .I2(bytes07[1]),
        .O(\ip_hcs_calc_temp1[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[7]_i_3 
       (.I0(\ip_hcs_calc_temp1_reg[11]_i_12_n_7 ),
        .I1(\ip_hcs_calc_temp1_reg[11]_i_13_n_7 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_14_n_7 ),
        .I3(\ip_hcs_calc_temp1_reg[11]_i_16_n_6 ),
        .I4(\ip_hcs_calc_temp1[7]_i_11_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[7]_i_30 
       (.I0(bytes08[0]),
        .I1(bytes06[0]),
        .I2(bytes07[0]),
        .O(\ip_hcs_calc_temp1[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[7]_i_31 
       (.I0(bytes06[3]),
        .I1(bytes08[3]),
        .I2(bytes07[3]),
        .I3(\ip_hcs_calc_temp1[7]_i_28_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_31_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[7]_i_32 
       (.I0(bytes06[2]),
        .I1(bytes08[2]),
        .I2(bytes07[2]),
        .I3(\ip_hcs_calc_temp1[7]_i_29_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[7]_i_33 
       (.I0(bytes06[1]),
        .I1(bytes08[1]),
        .I2(bytes07[1]),
        .I3(\ip_hcs_calc_temp1[7]_i_30_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[7]_i_34 
       (.I0(bytes08[0]),
        .I1(bytes06[0]),
        .I2(bytes07[0]),
        .O(\ip_hcs_calc_temp1[7]_i_34_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[7]_i_35 
       (.I0(\flags_offset_reg_n_0_[2] ),
        .I1(ip_header_checksum[2]),
        .I2(bytes04[2]),
        .O(\ip_hcs_calc_temp1[7]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[7]_i_36 
       (.I0(\flags_offset_reg_n_0_[1] ),
        .I1(ip_header_checksum[1]),
        .I2(bytes04[1]),
        .O(\ip_hcs_calc_temp1[7]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp1[7]_i_37 
       (.I0(ip_header_checksum[0]),
        .I1(\flags_offset_reg_n_0_[0] ),
        .I2(bytes04[0]),
        .O(\ip_hcs_calc_temp1[7]_i_37_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[7]_i_38 
       (.I0(\flags_offset_reg_n_0_[3] ),
        .I1(ip_header_checksum[3]),
        .I2(bytes04[3]),
        .I3(\ip_hcs_calc_temp1[7]_i_35_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_38_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[7]_i_39 
       (.I0(\flags_offset_reg_n_0_[2] ),
        .I1(ip_header_checksum[2]),
        .I2(bytes04[2]),
        .I3(\ip_hcs_calc_temp1[7]_i_36_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[7]_i_4 
       (.I0(\ip_hcs_calc_temp1_reg[7]_i_12_n_4 ),
        .I1(\ip_hcs_calc_temp1_reg[7]_i_13_n_4 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_14_n_4 ),
        .I3(\ip_hcs_calc_temp1_reg[11]_i_16_n_7 ),
        .I4(\ip_hcs_calc_temp1[7]_i_15_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp1[7]_i_40 
       (.I0(\flags_offset_reg_n_0_[1] ),
        .I1(ip_header_checksum[1]),
        .I2(bytes04[1]),
        .I3(\ip_hcs_calc_temp1[7]_i_37_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp1[7]_i_41 
       (.I0(ip_header_checksum[0]),
        .I1(\flags_offset_reg_n_0_[0] ),
        .I2(bytes04[0]),
        .O(\ip_hcs_calc_temp1[7]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \ip_hcs_calc_temp1[7]_i_5 
       (.I0(\ip_hcs_calc_temp1_reg[7]_i_12_n_5 ),
        .I1(\ip_hcs_calc_temp1_reg[7]_i_13_n_5 ),
        .I2(\ip_hcs_calc_temp1_reg[7]_i_14_n_5 ),
        .I3(\ip_hcs_calc_temp1_reg[3]_i_5_n_4 ),
        .I4(\ip_hcs_calc_temp1[7]_i_16_n_0 ),
        .O(\ip_hcs_calc_temp1[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[7]_i_6 
       (.I0(\ip_hcs_calc_temp1[7]_i_2_n_0 ),
        .I1(\ip_hcs_calc_temp1[7]_i_17_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_14_n_4 ),
        .I3(\ip_hcs_calc_temp1_reg[11]_i_13_n_4 ),
        .I4(\ip_hcs_calc_temp1_reg[11]_i_12_n_4 ),
        .I5(\ip_hcs_calc_temp1_reg[11]_i_16_n_4 ),
        .O(\ip_hcs_calc_temp1[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[7]_i_7 
       (.I0(\ip_hcs_calc_temp1[7]_i_3_n_0 ),
        .I1(\ip_hcs_calc_temp1[7]_i_18_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_14_n_5 ),
        .I3(\ip_hcs_calc_temp1_reg[11]_i_13_n_5 ),
        .I4(\ip_hcs_calc_temp1_reg[11]_i_12_n_5 ),
        .I5(\ip_hcs_calc_temp1_reg[11]_i_16_n_5 ),
        .O(\ip_hcs_calc_temp1[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[7]_i_8 
       (.I0(\ip_hcs_calc_temp1[7]_i_4_n_0 ),
        .I1(\ip_hcs_calc_temp1[7]_i_19_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_14_n_6 ),
        .I3(\ip_hcs_calc_temp1_reg[11]_i_13_n_6 ),
        .I4(\ip_hcs_calc_temp1_reg[11]_i_12_n_6 ),
        .I5(\ip_hcs_calc_temp1_reg[11]_i_16_n_6 ),
        .O(\ip_hcs_calc_temp1[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \ip_hcs_calc_temp1[7]_i_9 
       (.I0(\ip_hcs_calc_temp1[7]_i_5_n_0 ),
        .I1(\ip_hcs_calc_temp1[7]_i_20_n_0 ),
        .I2(\ip_hcs_calc_temp1_reg[11]_i_14_n_7 ),
        .I3(\ip_hcs_calc_temp1_reg[11]_i_13_n_7 ),
        .I4(\ip_hcs_calc_temp1_reg[11]_i_12_n_7 ),
        .I5(\ip_hcs_calc_temp1_reg[11]_i_16_n_7 ),
        .O(\ip_hcs_calc_temp1[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[3]_i_1_n_7 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[0] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[11]_i_1_n_5 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[10] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[11]_i_1_n_4 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[11] ),
        .R(ip_hcs_calc_temp1));
  CARRY4 \ip_hcs_calc_temp1_reg[11]_i_1 
       (.CI(\ip_hcs_calc_temp1_reg[7]_i_1_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[11]_i_1_n_0 ,\ip_hcs_calc_temp1_reg[11]_i_1_n_1 ,\ip_hcs_calc_temp1_reg[11]_i_1_n_2 ,\ip_hcs_calc_temp1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[11]_i_2_n_0 ,\ip_hcs_calc_temp1[11]_i_3_n_0 ,\ip_hcs_calc_temp1[11]_i_4_n_0 ,\ip_hcs_calc_temp1[11]_i_5_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[11]_i_1_n_4 ,\ip_hcs_calc_temp1_reg[11]_i_1_n_5 ,\ip_hcs_calc_temp1_reg[11]_i_1_n_6 ,\ip_hcs_calc_temp1_reg[11]_i_1_n_7 }),
        .S({\ip_hcs_calc_temp1[11]_i_6_n_0 ,\ip_hcs_calc_temp1[11]_i_7_n_0 ,\ip_hcs_calc_temp1[11]_i_8_n_0 ,\ip_hcs_calc_temp1[11]_i_9_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[11]_i_12 
       (.CI(\ip_hcs_calc_temp1_reg[7]_i_12_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[11]_i_12_n_0 ,\ip_hcs_calc_temp1_reg[11]_i_12_n_1 ,\ip_hcs_calc_temp1_reg[11]_i_12_n_2 ,\ip_hcs_calc_temp1_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[11]_i_22_n_0 ,\ip_hcs_calc_temp1[11]_i_23_n_0 ,\ip_hcs_calc_temp1[11]_i_24_n_0 ,\ip_hcs_calc_temp1[11]_i_25_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[11]_i_12_n_4 ,\ip_hcs_calc_temp1_reg[11]_i_12_n_5 ,\ip_hcs_calc_temp1_reg[11]_i_12_n_6 ,\ip_hcs_calc_temp1_reg[11]_i_12_n_7 }),
        .S({\ip_hcs_calc_temp1[11]_i_26_n_0 ,\ip_hcs_calc_temp1[11]_i_27_n_0 ,\ip_hcs_calc_temp1[11]_i_28_n_0 ,\ip_hcs_calc_temp1[11]_i_29_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[11]_i_13 
       (.CI(\ip_hcs_calc_temp1_reg[7]_i_13_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[11]_i_13_n_0 ,\ip_hcs_calc_temp1_reg[11]_i_13_n_1 ,\ip_hcs_calc_temp1_reg[11]_i_13_n_2 ,\ip_hcs_calc_temp1_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[11]_i_30_n_0 ,\ip_hcs_calc_temp1[11]_i_31_n_0 ,\ip_hcs_calc_temp1[11]_i_32_n_0 ,\ip_hcs_calc_temp1[11]_i_33_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[11]_i_13_n_4 ,\ip_hcs_calc_temp1_reg[11]_i_13_n_5 ,\ip_hcs_calc_temp1_reg[11]_i_13_n_6 ,\ip_hcs_calc_temp1_reg[11]_i_13_n_7 }),
        .S({\ip_hcs_calc_temp1[11]_i_34_n_0 ,\ip_hcs_calc_temp1[11]_i_35_n_0 ,\ip_hcs_calc_temp1[11]_i_36_n_0 ,\ip_hcs_calc_temp1[11]_i_37_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[11]_i_14 
       (.CI(\ip_hcs_calc_temp1_reg[7]_i_14_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[11]_i_14_n_0 ,\ip_hcs_calc_temp1_reg[11]_i_14_n_1 ,\ip_hcs_calc_temp1_reg[11]_i_14_n_2 ,\ip_hcs_calc_temp1_reg[11]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[11]_i_38_n_0 ,\ip_hcs_calc_temp1[11]_i_39_n_0 ,\ip_hcs_calc_temp1[11]_i_40_n_0 ,\ip_hcs_calc_temp1[11]_i_41_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[11]_i_14_n_4 ,\ip_hcs_calc_temp1_reg[11]_i_14_n_5 ,\ip_hcs_calc_temp1_reg[11]_i_14_n_6 ,\ip_hcs_calc_temp1_reg[11]_i_14_n_7 }),
        .S({\ip_hcs_calc_temp1[11]_i_42_n_0 ,\ip_hcs_calc_temp1[11]_i_43_n_0 ,\ip_hcs_calc_temp1[11]_i_44_n_0 ,\ip_hcs_calc_temp1[11]_i_45_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[11]_i_16 
       (.CI(\ip_hcs_calc_temp1_reg[3]_i_5_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[11]_i_16_n_0 ,\ip_hcs_calc_temp1_reg[11]_i_16_n_1 ,\ip_hcs_calc_temp1_reg[11]_i_16_n_2 ,\ip_hcs_calc_temp1_reg[11]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[11]_i_46_n_0 ,\ip_hcs_calc_temp1[11]_i_47_n_0 ,\ip_hcs_calc_temp1[11]_i_48_n_0 ,\ip_hcs_calc_temp1[11]_i_49_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[11]_i_16_n_4 ,\ip_hcs_calc_temp1_reg[11]_i_16_n_5 ,\ip_hcs_calc_temp1_reg[11]_i_16_n_6 ,\ip_hcs_calc_temp1_reg[11]_i_16_n_7 }),
        .S({\ip_hcs_calc_temp1[11]_i_50_n_0 ,\ip_hcs_calc_temp1[11]_i_51_n_0 ,\ip_hcs_calc_temp1[11]_i_52_n_0 ,\ip_hcs_calc_temp1[11]_i_53_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[15]_i_1_n_7 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[12] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[15]_i_1_n_6 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[13] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[15]_i_1_n_5 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[14] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[15]_i_1_n_4 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[15] ),
        .R(ip_hcs_calc_temp1));
  CARRY4 \ip_hcs_calc_temp1_reg[15]_i_1 
       (.CI(\ip_hcs_calc_temp1_reg[11]_i_1_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[15]_i_1_n_0 ,\ip_hcs_calc_temp1_reg[15]_i_1_n_1 ,\ip_hcs_calc_temp1_reg[15]_i_1_n_2 ,\ip_hcs_calc_temp1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[15]_i_2_n_0 ,\ip_hcs_calc_temp1[15]_i_3_n_0 ,\ip_hcs_calc_temp1[15]_i_4_n_0 ,\ip_hcs_calc_temp1[15]_i_5_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[15]_i_1_n_4 ,\ip_hcs_calc_temp1_reg[15]_i_1_n_5 ,\ip_hcs_calc_temp1_reg[15]_i_1_n_6 ,\ip_hcs_calc_temp1_reg[15]_i_1_n_7 }),
        .S({\ip_hcs_calc_temp1[15]_i_6_n_0 ,\ip_hcs_calc_temp1[15]_i_7_n_0 ,\ip_hcs_calc_temp1[15]_i_8_n_0 ,\ip_hcs_calc_temp1[15]_i_9_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[15]_i_13 
       (.CI(\ip_hcs_calc_temp1_reg[11]_i_12_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[15]_i_13_n_0 ,\ip_hcs_calc_temp1_reg[15]_i_13_n_1 ,\ip_hcs_calc_temp1_reg[15]_i_13_n_2 ,\ip_hcs_calc_temp1_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[15]_i_20_n_0 ,\ip_hcs_calc_temp1[15]_i_21_n_0 ,\ip_hcs_calc_temp1[15]_i_22_n_0 ,\ip_hcs_calc_temp1[15]_i_23_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[15]_i_13_n_4 ,\ip_hcs_calc_temp1_reg[15]_i_13_n_5 ,\ip_hcs_calc_temp1_reg[15]_i_13_n_6 ,\ip_hcs_calc_temp1_reg[15]_i_13_n_7 }),
        .S({\ip_hcs_calc_temp1[15]_i_24_n_0 ,\ip_hcs_calc_temp1[15]_i_25_n_0 ,\ip_hcs_calc_temp1[15]_i_26_n_0 ,\ip_hcs_calc_temp1[15]_i_27_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[15]_i_14 
       (.CI(\ip_hcs_calc_temp1_reg[11]_i_13_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[15]_i_14_n_0 ,\ip_hcs_calc_temp1_reg[15]_i_14_n_1 ,\ip_hcs_calc_temp1_reg[15]_i_14_n_2 ,\ip_hcs_calc_temp1_reg[15]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[15]_i_28_n_0 ,\ip_hcs_calc_temp1[15]_i_29_n_0 ,\ip_hcs_calc_temp1[15]_i_30_n_0 ,\ip_hcs_calc_temp1[15]_i_31_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[15]_i_14_n_4 ,\ip_hcs_calc_temp1_reg[15]_i_14_n_5 ,\ip_hcs_calc_temp1_reg[15]_i_14_n_6 ,\ip_hcs_calc_temp1_reg[15]_i_14_n_7 }),
        .S({\ip_hcs_calc_temp1[15]_i_32_n_0 ,\ip_hcs_calc_temp1[15]_i_33_n_0 ,\ip_hcs_calc_temp1[15]_i_34_n_0 ,\ip_hcs_calc_temp1[15]_i_35_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[15]_i_15 
       (.CI(\ip_hcs_calc_temp1_reg[11]_i_14_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[15]_i_15_n_0 ,\ip_hcs_calc_temp1_reg[15]_i_15_n_1 ,\ip_hcs_calc_temp1_reg[15]_i_15_n_2 ,\ip_hcs_calc_temp1_reg[15]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[15]_i_36_n_0 ,\ip_hcs_calc_temp1[15]_i_37_n_0 ,\ip_hcs_calc_temp1[15]_i_38_n_0 ,\ip_hcs_calc_temp1[15]_i_39_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[15]_i_15_n_4 ,\ip_hcs_calc_temp1_reg[15]_i_15_n_5 ,\ip_hcs_calc_temp1_reg[15]_i_15_n_6 ,\ip_hcs_calc_temp1_reg[15]_i_15_n_7 }),
        .S({\ip_hcs_calc_temp1[15]_i_40_n_0 ,\ip_hcs_calc_temp1[15]_i_41_n_0 ,\ip_hcs_calc_temp1[15]_i_42_n_0 ,\ip_hcs_calc_temp1[15]_i_43_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[15]_i_16 
       (.CI(\ip_hcs_calc_temp1_reg[11]_i_16_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[15]_i_16_n_0 ,\ip_hcs_calc_temp1_reg[15]_i_16_n_1 ,\ip_hcs_calc_temp1_reg[15]_i_16_n_2 ,\ip_hcs_calc_temp1_reg[15]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[15]_i_44_n_0 ,\ip_hcs_calc_temp1[15]_i_45_n_0 ,\ip_hcs_calc_temp1[15]_i_46_n_0 ,\ip_hcs_calc_temp1[15]_i_47_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[15]_i_16_n_4 ,\ip_hcs_calc_temp1_reg[15]_i_16_n_5 ,\ip_hcs_calc_temp1_reg[15]_i_16_n_6 ,\ip_hcs_calc_temp1_reg[15]_i_16_n_7 }),
        .S({\ip_hcs_calc_temp1[15]_i_48_n_0 ,\ip_hcs_calc_temp1[15]_i_49_n_0 ,\ip_hcs_calc_temp1[15]_i_50_n_0 ,\ip_hcs_calc_temp1[15]_i_51_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[16] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[19]_i_1_n_7 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[16] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[17] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[19]_i_1_n_6 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[17] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[18] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[19]_i_1_n_5 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[18] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[19] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[19]_i_1_n_4 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[19] ),
        .R(ip_hcs_calc_temp1));
  CARRY4 \ip_hcs_calc_temp1_reg[19]_i_1 
       (.CI(\ip_hcs_calc_temp1_reg[15]_i_1_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[19]_i_1_n_0 ,\ip_hcs_calc_temp1_reg[19]_i_1_n_1 ,\ip_hcs_calc_temp1_reg[19]_i_1_n_2 ,\ip_hcs_calc_temp1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[19]_i_2_n_0 ,\ip_hcs_calc_temp1[19]_i_3_n_0 ,\ip_hcs_calc_temp1[19]_i_4_n_0 ,\ip_hcs_calc_temp1[19]_i_5_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[19]_i_1_n_4 ,\ip_hcs_calc_temp1_reg[19]_i_1_n_5 ,\ip_hcs_calc_temp1_reg[19]_i_1_n_6 ,\ip_hcs_calc_temp1_reg[19]_i_1_n_7 }),
        .S({\ip_hcs_calc_temp1[19]_i_6_n_0 ,\ip_hcs_calc_temp1[19]_i_7_n_0 ,\ip_hcs_calc_temp1[19]_i_8_n_0 ,\ip_hcs_calc_temp1[19]_i_9_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[19]_i_10 
       (.CI(\ip_hcs_calc_temp1_reg[19]_i_16_n_0 ),
        .CO({\NLW_ip_hcs_calc_temp1_reg[19]_i_10_CO_UNCONNECTED [3:2],\ip_hcs_calc_temp1_reg[19]_i_10_n_2 ,\NLW_ip_hcs_calc_temp1_reg[19]_i_10_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ip_hcs_calc_temp1_reg[19]_i_10_O_UNCONNECTED [3:1],\ip_hcs_calc_temp1_reg[19]_i_10_n_7 }),
        .S({1'b0,1'b0,1'b1,\ip_hcs_calc_temp1[19]_i_22_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[19]_i_11 
       (.CI(\ip_hcs_calc_temp1_reg[19]_i_15_n_0 ),
        .CO({\NLW_ip_hcs_calc_temp1_reg[19]_i_11_CO_UNCONNECTED [3:2],\ip_hcs_calc_temp1_reg[19]_i_11_n_2 ,\NLW_ip_hcs_calc_temp1_reg[19]_i_11_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ip_hcs_calc_temp1_reg[19]_i_11_O_UNCONNECTED [3:1],\ip_hcs_calc_temp1_reg[19]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b1,\ip_hcs_calc_temp1[19]_i_23_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[19]_i_12 
       (.CI(\ip_hcs_calc_temp1_reg[19]_i_14_n_0 ),
        .CO({\NLW_ip_hcs_calc_temp1_reg[19]_i_12_CO_UNCONNECTED [3:2],\ip_hcs_calc_temp1_reg[19]_i_12_n_2 ,\NLW_ip_hcs_calc_temp1_reg[19]_i_12_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ip_hcs_calc_temp1_reg[19]_i_12_O_UNCONNECTED [3:1],\ip_hcs_calc_temp1_reg[19]_i_12_n_7 }),
        .S({1'b0,1'b0,1'b1,\ip_hcs_calc_temp1[19]_i_24_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[19]_i_14 
       (.CI(\ip_hcs_calc_temp1_reg[15]_i_13_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[19]_i_14_n_0 ,\ip_hcs_calc_temp1_reg[19]_i_14_n_1 ,\ip_hcs_calc_temp1_reg[19]_i_14_n_2 ,\ip_hcs_calc_temp1_reg[19]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[19]_i_25_n_0 ,\ip_hcs_calc_temp1[19]_i_26_n_0 ,\ip_hcs_calc_temp1[19]_i_27_n_0 ,\ip_hcs_calc_temp1[19]_i_28_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[19]_i_14_n_4 ,\ip_hcs_calc_temp1_reg[19]_i_14_n_5 ,\ip_hcs_calc_temp1_reg[19]_i_14_n_6 ,\ip_hcs_calc_temp1_reg[19]_i_14_n_7 }),
        .S({\ip_hcs_calc_temp1[19]_i_29_n_0 ,\ip_hcs_calc_temp1[19]_i_30_n_0 ,\ip_hcs_calc_temp1[19]_i_31_n_0 ,\ip_hcs_calc_temp1[19]_i_32_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[19]_i_15 
       (.CI(\ip_hcs_calc_temp1_reg[15]_i_14_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[19]_i_15_n_0 ,\ip_hcs_calc_temp1_reg[19]_i_15_n_1 ,\ip_hcs_calc_temp1_reg[19]_i_15_n_2 ,\ip_hcs_calc_temp1_reg[19]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[19]_i_33_n_0 ,\ip_hcs_calc_temp1[19]_i_34_n_0 ,\ip_hcs_calc_temp1[19]_i_35_n_0 ,\ip_hcs_calc_temp1[19]_i_36_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[19]_i_15_n_4 ,\ip_hcs_calc_temp1_reg[19]_i_15_n_5 ,\ip_hcs_calc_temp1_reg[19]_i_15_n_6 ,\ip_hcs_calc_temp1_reg[19]_i_15_n_7 }),
        .S({\ip_hcs_calc_temp1[19]_i_37_n_0 ,\ip_hcs_calc_temp1[19]_i_38_n_0 ,\ip_hcs_calc_temp1[19]_i_39_n_0 ,\ip_hcs_calc_temp1[19]_i_40_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[19]_i_16 
       (.CI(\ip_hcs_calc_temp1_reg[15]_i_15_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[19]_i_16_n_0 ,\ip_hcs_calc_temp1_reg[19]_i_16_n_1 ,\ip_hcs_calc_temp1_reg[19]_i_16_n_2 ,\ip_hcs_calc_temp1_reg[19]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[19]_i_41_n_0 ,\ip_hcs_calc_temp1[19]_i_42_n_0 ,\ip_hcs_calc_temp1[19]_i_43_n_0 ,\ip_hcs_calc_temp1[19]_i_44_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[19]_i_16_n_4 ,\ip_hcs_calc_temp1_reg[19]_i_16_n_5 ,\ip_hcs_calc_temp1_reg[19]_i_16_n_6 ,\ip_hcs_calc_temp1_reg[19]_i_16_n_7 }),
        .S({\ip_hcs_calc_temp1[19]_i_45_n_0 ,\ip_hcs_calc_temp1[19]_i_46_n_0 ,\ip_hcs_calc_temp1[19]_i_47_n_0 ,\ip_hcs_calc_temp1[19]_i_48_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[19]_i_18 
       (.CI(\ip_hcs_calc_temp1_reg[15]_i_16_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[19]_i_18_n_0 ,\ip_hcs_calc_temp1_reg[19]_i_18_n_1 ,\ip_hcs_calc_temp1_reg[19]_i_18_n_2 ,\ip_hcs_calc_temp1_reg[19]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[19]_i_49_n_0 ,\ip_hcs_calc_temp1[19]_i_50_n_0 ,\ip_hcs_calc_temp1[19]_i_51_n_0 ,\ip_hcs_calc_temp1[19]_i_52_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[19]_i_18_n_4 ,\ip_hcs_calc_temp1_reg[19]_i_18_n_5 ,\ip_hcs_calc_temp1_reg[19]_i_18_n_6 ,\ip_hcs_calc_temp1_reg[19]_i_18_n_7 }),
        .S({\ip_hcs_calc_temp1[19]_i_53_n_0 ,\ip_hcs_calc_temp1[19]_i_54_n_0 ,\ip_hcs_calc_temp1[19]_i_55_n_0 ,\ip_hcs_calc_temp1[19]_i_56_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[3]_i_1_n_6 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[1] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[20] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[23]_i_2_n_7 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[20] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[21] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[23]_i_2_n_6 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[21] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[22] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[23]_i_2_n_5 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[22] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[23] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[23]_i_2_n_4 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[23] ),
        .R(ip_hcs_calc_temp1));
  CARRY4 \ip_hcs_calc_temp1_reg[23]_i_2 
       (.CI(\ip_hcs_calc_temp1_reg[19]_i_1_n_0 ),
        .CO({\NLW_ip_hcs_calc_temp1_reg[23]_i_2_CO_UNCONNECTED [3],\ip_hcs_calc_temp1_reg[23]_i_2_n_1 ,\ip_hcs_calc_temp1_reg[23]_i_2_n_2 ,\ip_hcs_calc_temp1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ip_hcs_calc_temp1_reg[23]_i_2_n_4 ,\ip_hcs_calc_temp1_reg[23]_i_2_n_5 ,\ip_hcs_calc_temp1_reg[23]_i_2_n_6 ,\ip_hcs_calc_temp1_reg[23]_i_2_n_7 }),
        .S({\ip_hcs_calc_temp1_reg[23]_i_3_n_4 ,\ip_hcs_calc_temp1_reg[23]_i_3_n_5 ,\ip_hcs_calc_temp1_reg[23]_i_3_n_6 ,\ip_hcs_calc_temp1_reg[23]_i_3_n_7 }));
  CARRY4 \ip_hcs_calc_temp1_reg[23]_i_3 
       (.CI(\ip_hcs_calc_temp1_reg[23]_i_4_n_0 ),
        .CO({\NLW_ip_hcs_calc_temp1_reg[23]_i_3_CO_UNCONNECTED [3],\ip_hcs_calc_temp1_reg[23]_i_3_n_1 ,\ip_hcs_calc_temp1_reg[23]_i_3_n_2 ,\ip_hcs_calc_temp1_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ip_hcs_calc_temp1[23]_i_5_n_0 ,\ip_hcs_calc_temp1[23]_i_6_n_0 ,\ip_hcs_calc_temp1[23]_i_7_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[23]_i_3_n_4 ,\ip_hcs_calc_temp1_reg[23]_i_3_n_5 ,\ip_hcs_calc_temp1_reg[23]_i_3_n_6 ,\ip_hcs_calc_temp1_reg[23]_i_3_n_7 }),
        .S({\ip_hcs_calc_temp1[23]_i_8_n_0 ,\ip_hcs_calc_temp1[23]_i_9_n_0 ,\ip_hcs_calc_temp1[23]_i_10_n_0 ,\ip_hcs_calc_temp1[23]_i_11_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[23]_i_4 
       (.CI(\ip_hcs_calc_temp1_reg[19]_i_18_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[23]_i_4_n_0 ,\ip_hcs_calc_temp1_reg[23]_i_4_n_1 ,\ip_hcs_calc_temp1_reg[23]_i_4_n_2 ,\ip_hcs_calc_temp1_reg[23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[23]_i_12_n_0 ,\ip_hcs_calc_temp1[23]_i_13_n_0 ,\ip_hcs_calc_temp1[23]_i_14_n_0 ,\ip_hcs_calc_temp1[23]_i_15_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[23]_i_4_n_4 ,\ip_hcs_calc_temp1_reg[23]_i_4_n_5 ,\ip_hcs_calc_temp1_reg[23]_i_4_n_6 ,\ip_hcs_calc_temp1_reg[23]_i_4_n_7 }),
        .S({\ip_hcs_calc_temp1[23]_i_16_n_0 ,\ip_hcs_calc_temp1[23]_i_17_n_0 ,\ip_hcs_calc_temp1[23]_i_18_n_0 ,\ip_hcs_calc_temp1[23]_i_19_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[3]_i_1_n_5 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[2] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[3]_i_1_n_4 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[3] ),
        .R(ip_hcs_calc_temp1));
  CARRY4 \ip_hcs_calc_temp1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ip_hcs_calc_temp1_reg[3]_i_1_n_0 ,\ip_hcs_calc_temp1_reg[3]_i_1_n_1 ,\ip_hcs_calc_temp1_reg[3]_i_1_n_2 ,\ip_hcs_calc_temp1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[3]_i_2_n_0 ,\ip_hcs_calc_temp1[3]_i_3_n_0 ,\ip_hcs_calc_temp1[3]_i_4_n_0 ,\ip_hcs_calc_temp1_reg[3]_i_5_n_7 }),
        .O({\ip_hcs_calc_temp1_reg[3]_i_1_n_4 ,\ip_hcs_calc_temp1_reg[3]_i_1_n_5 ,\ip_hcs_calc_temp1_reg[3]_i_1_n_6 ,\ip_hcs_calc_temp1_reg[3]_i_1_n_7 }),
        .S({\ip_hcs_calc_temp1[3]_i_6_n_0 ,\ip_hcs_calc_temp1[3]_i_7_n_0 ,\ip_hcs_calc_temp1[3]_i_8_n_0 ,\ip_hcs_calc_temp1[3]_i_9_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\ip_hcs_calc_temp1_reg[3]_i_5_n_0 ,\ip_hcs_calc_temp1_reg[3]_i_5_n_1 ,\ip_hcs_calc_temp1_reg[3]_i_5_n_2 ,\ip_hcs_calc_temp1_reg[3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[3]_i_11_n_0 ,\ip_hcs_calc_temp1[3]_i_12_n_0 ,\ip_hcs_calc_temp1[3]_i_13_n_0 ,1'b0}),
        .O({\ip_hcs_calc_temp1_reg[3]_i_5_n_4 ,\ip_hcs_calc_temp1_reg[3]_i_5_n_5 ,\ip_hcs_calc_temp1_reg[3]_i_5_n_6 ,\ip_hcs_calc_temp1_reg[3]_i_5_n_7 }),
        .S({\ip_hcs_calc_temp1[3]_i_14_n_0 ,\ip_hcs_calc_temp1[3]_i_15_n_0 ,\ip_hcs_calc_temp1[3]_i_16_n_0 ,\ip_hcs_calc_temp1[3]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[7]_i_1_n_7 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[4] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[7]_i_1_n_6 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[5] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[7]_i_1_n_5 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[6] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[7]_i_1_n_4 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[7] ),
        .R(ip_hcs_calc_temp1));
  CARRY4 \ip_hcs_calc_temp1_reg[7]_i_1 
       (.CI(\ip_hcs_calc_temp1_reg[3]_i_1_n_0 ),
        .CO({\ip_hcs_calc_temp1_reg[7]_i_1_n_0 ,\ip_hcs_calc_temp1_reg[7]_i_1_n_1 ,\ip_hcs_calc_temp1_reg[7]_i_1_n_2 ,\ip_hcs_calc_temp1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[7]_i_2_n_0 ,\ip_hcs_calc_temp1[7]_i_3_n_0 ,\ip_hcs_calc_temp1[7]_i_4_n_0 ,\ip_hcs_calc_temp1[7]_i_5_n_0 }),
        .O({\ip_hcs_calc_temp1_reg[7]_i_1_n_4 ,\ip_hcs_calc_temp1_reg[7]_i_1_n_5 ,\ip_hcs_calc_temp1_reg[7]_i_1_n_6 ,\ip_hcs_calc_temp1_reg[7]_i_1_n_7 }),
        .S({\ip_hcs_calc_temp1[7]_i_6_n_0 ,\ip_hcs_calc_temp1[7]_i_7_n_0 ,\ip_hcs_calc_temp1[7]_i_8_n_0 ,\ip_hcs_calc_temp1[7]_i_9_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\ip_hcs_calc_temp1_reg[7]_i_12_n_0 ,\ip_hcs_calc_temp1_reg[7]_i_12_n_1 ,\ip_hcs_calc_temp1_reg[7]_i_12_n_2 ,\ip_hcs_calc_temp1_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[7]_i_21_n_0 ,\ip_hcs_calc_temp1[7]_i_22_n_0 ,\ip_hcs_calc_temp1[7]_i_23_n_0 ,1'b0}),
        .O({\ip_hcs_calc_temp1_reg[7]_i_12_n_4 ,\ip_hcs_calc_temp1_reg[7]_i_12_n_5 ,\ip_hcs_calc_temp1_reg[7]_i_12_n_6 ,\ip_hcs_calc_temp1_reg[7]_i_12_n_7 }),
        .S({\ip_hcs_calc_temp1[7]_i_24_n_0 ,\ip_hcs_calc_temp1[7]_i_25_n_0 ,\ip_hcs_calc_temp1[7]_i_26_n_0 ,\ip_hcs_calc_temp1[7]_i_27_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\ip_hcs_calc_temp1_reg[7]_i_13_n_0 ,\ip_hcs_calc_temp1_reg[7]_i_13_n_1 ,\ip_hcs_calc_temp1_reg[7]_i_13_n_2 ,\ip_hcs_calc_temp1_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[7]_i_28_n_0 ,\ip_hcs_calc_temp1[7]_i_29_n_0 ,\ip_hcs_calc_temp1[7]_i_30_n_0 ,1'b0}),
        .O({\ip_hcs_calc_temp1_reg[7]_i_13_n_4 ,\ip_hcs_calc_temp1_reg[7]_i_13_n_5 ,\ip_hcs_calc_temp1_reg[7]_i_13_n_6 ,\ip_hcs_calc_temp1_reg[7]_i_13_n_7 }),
        .S({\ip_hcs_calc_temp1[7]_i_31_n_0 ,\ip_hcs_calc_temp1[7]_i_32_n_0 ,\ip_hcs_calc_temp1[7]_i_33_n_0 ,\ip_hcs_calc_temp1[7]_i_34_n_0 }));
  CARRY4 \ip_hcs_calc_temp1_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\ip_hcs_calc_temp1_reg[7]_i_14_n_0 ,\ip_hcs_calc_temp1_reg[7]_i_14_n_1 ,\ip_hcs_calc_temp1_reg[7]_i_14_n_2 ,\ip_hcs_calc_temp1_reg[7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp1[7]_i_35_n_0 ,\ip_hcs_calc_temp1[7]_i_36_n_0 ,\ip_hcs_calc_temp1[7]_i_37_n_0 ,1'b0}),
        .O({\ip_hcs_calc_temp1_reg[7]_i_14_n_4 ,\ip_hcs_calc_temp1_reg[7]_i_14_n_5 ,\ip_hcs_calc_temp1_reg[7]_i_14_n_6 ,\ip_hcs_calc_temp1_reg[7]_i_14_n_7 }),
        .S({\ip_hcs_calc_temp1[7]_i_38_n_0 ,\ip_hcs_calc_temp1[7]_i_39_n_0 ,\ip_hcs_calc_temp1[7]_i_40_n_0 ,\ip_hcs_calc_temp1[7]_i_41_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[11]_i_1_n_7 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[8] ),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp1_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp1[23]_i_1_n_0 ),
        .D(\ip_hcs_calc_temp1_reg[11]_i_1_n_6 ),
        .Q(\ip_hcs_calc_temp1_reg_n_0_[9] ),
        .R(ip_hcs_calc_temp1));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[0]_i_1 
       (.I0(L[0]),
        .O(\not [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[10]_i_1 
       (.I0(L[10]),
        .O(\not [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[11]_i_1 
       (.I0(L[11]),
        .O(\not [11]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \ip_hcs_calc_temp2[11]_i_10 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[23] ),
        .I1(ip_hcs_calc_temp2__0[7]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[7] ),
        .I3(ip_hcs_calc_temp2__0[8]),
        .I4(\ip_hcs_calc_temp1_reg_n_0_[8] ),
        .O(\ip_hcs_calc_temp2[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_temp2[11]_i_3 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[10] ),
        .I1(ip_hcs_calc_temp2__0[10]),
        .O(\ip_hcs_calc_temp2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_temp2[11]_i_4 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[9] ),
        .I1(ip_hcs_calc_temp2__0[9]),
        .O(\ip_hcs_calc_temp2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_temp2[11]_i_5 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[8] ),
        .I1(ip_hcs_calc_temp2__0[8]),
        .O(\ip_hcs_calc_temp2[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp2[11]_i_6 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[7] ),
        .I1(ip_hcs_calc_temp2__0[7]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[23] ),
        .O(\ip_hcs_calc_temp2[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp2[11]_i_7 
       (.I0(ip_hcs_calc_temp2__0[10]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[10] ),
        .I2(ip_hcs_calc_temp2__0[11]),
        .I3(\ip_hcs_calc_temp1_reg_n_0_[11] ),
        .O(\ip_hcs_calc_temp2[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp2[11]_i_8 
       (.I0(ip_hcs_calc_temp2__0[9]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[9] ),
        .I2(ip_hcs_calc_temp2__0[10]),
        .I3(\ip_hcs_calc_temp1_reg_n_0_[10] ),
        .O(\ip_hcs_calc_temp2[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp2[11]_i_9 
       (.I0(ip_hcs_calc_temp2__0[8]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[8] ),
        .I2(ip_hcs_calc_temp2__0[9]),
        .I3(\ip_hcs_calc_temp1_reg_n_0_[9] ),
        .O(\ip_hcs_calc_temp2[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[12]_i_1 
       (.I0(L[12]),
        .O(\not [12]));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[13]_i_1 
       (.I0(L[13]),
        .O(\not [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[14]_i_1 
       (.I0(L[14]),
        .O(\not [14]));
  LUT2 #(
    .INIT(4'h2)) 
    \ip_hcs_calc_temp2[15]_i_1 
       (.I0(ip_hcs_calc_temp2),
        .I1(ip_hcs_done),
        .O(\ip_hcs_calc_temp2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp2[15]_i_10 
       (.I0(ip_hcs_calc_temp2__0[11]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[11] ),
        .I2(ip_hcs_calc_temp2__0[12]),
        .I3(\ip_hcs_calc_temp1_reg_n_0_[12] ),
        .O(\ip_hcs_calc_temp2[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[15]_i_2 
       (.I0(L[15]),
        .O(\not [15]));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_temp2[15]_i_4 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[13] ),
        .I1(ip_hcs_calc_temp2__0[13]),
        .O(\ip_hcs_calc_temp2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_temp2[15]_i_5 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[12] ),
        .I1(ip_hcs_calc_temp2__0[12]),
        .O(\ip_hcs_calc_temp2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_hcs_calc_temp2[15]_i_6 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[11] ),
        .I1(ip_hcs_calc_temp2__0[11]),
        .O(\ip_hcs_calc_temp2[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp2[15]_i_7 
       (.I0(ip_hcs_calc_temp2__0[14]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[14] ),
        .I2(ip_hcs_calc_temp2__0[15]),
        .I3(\ip_hcs_calc_temp1_reg_n_0_[15] ),
        .O(\ip_hcs_calc_temp2[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp2[15]_i_8 
       (.I0(ip_hcs_calc_temp2__0[13]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[13] ),
        .I2(ip_hcs_calc_temp2__0[14]),
        .I3(\ip_hcs_calc_temp1_reg_n_0_[14] ),
        .O(\ip_hcs_calc_temp2[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ip_hcs_calc_temp2[15]_i_9 
       (.I0(ip_hcs_calc_temp2__0[12]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[12] ),
        .I2(ip_hcs_calc_temp2__0[13]),
        .I3(\ip_hcs_calc_temp1_reg_n_0_[13] ),
        .O(\ip_hcs_calc_temp2[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[1]_i_1 
       (.I0(L[1]),
        .O(\not [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[2]_i_1 
       (.I0(L[2]),
        .O(\not [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[3]_i_1 
       (.I0(L[3]),
        .O(\not [3]));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp2[3]_i_3 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[2] ),
        .I1(ip_hcs_calc_temp2__0[2]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[18] ),
        .O(\ip_hcs_calc_temp2[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp2[3]_i_4 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[1] ),
        .I1(ip_hcs_calc_temp2__0[1]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[17] ),
        .O(\ip_hcs_calc_temp2[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp2[3]_i_5 
       (.I0(ip_hcs_calc_temp2__0[0]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[0] ),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[16] ),
        .O(\ip_hcs_calc_temp2[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp2[3]_i_6 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[3] ),
        .I1(ip_hcs_calc_temp2__0[3]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[19] ),
        .I3(\ip_hcs_calc_temp2[3]_i_3_n_0 ),
        .O(\ip_hcs_calc_temp2[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp2[3]_i_7 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[2] ),
        .I1(ip_hcs_calc_temp2__0[2]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[18] ),
        .I3(\ip_hcs_calc_temp2[3]_i_4_n_0 ),
        .O(\ip_hcs_calc_temp2[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp2[3]_i_8 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[1] ),
        .I1(ip_hcs_calc_temp2__0[1]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[17] ),
        .I3(\ip_hcs_calc_temp2[3]_i_5_n_0 ),
        .O(\ip_hcs_calc_temp2[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ip_hcs_calc_temp2[3]_i_9 
       (.I0(ip_hcs_calc_temp2__0[0]),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[0] ),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[16] ),
        .O(\ip_hcs_calc_temp2[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[4]_i_1 
       (.I0(L[4]),
        .O(\not [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[5]_i_1 
       (.I0(L[5]),
        .O(\not [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[6]_i_1 
       (.I0(L[6]),
        .O(\not [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[7]_i_1 
       (.I0(L[7]),
        .O(\not [7]));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp2[7]_i_10 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[4] ),
        .I1(ip_hcs_calc_temp2__0[4]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[20] ),
        .I3(\ip_hcs_calc_temp2[7]_i_6_n_0 ),
        .O(\ip_hcs_calc_temp2[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp2[7]_i_3 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[6] ),
        .I1(ip_hcs_calc_temp2__0[6]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[22] ),
        .O(\ip_hcs_calc_temp2[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp2[7]_i_4 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[5] ),
        .I1(ip_hcs_calc_temp2__0[5]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[21] ),
        .O(\ip_hcs_calc_temp2[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp2[7]_i_5 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[4] ),
        .I1(ip_hcs_calc_temp2__0[4]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[20] ),
        .O(\ip_hcs_calc_temp2[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ip_hcs_calc_temp2[7]_i_6 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[3] ),
        .I1(ip_hcs_calc_temp2__0[3]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[19] ),
        .O(\ip_hcs_calc_temp2[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp2[7]_i_7 
       (.I0(\ip_hcs_calc_temp2[7]_i_3_n_0 ),
        .I1(\ip_hcs_calc_temp1_reg_n_0_[7] ),
        .I2(ip_hcs_calc_temp2__0[7]),
        .I3(\ip_hcs_calc_temp1_reg_n_0_[23] ),
        .O(\ip_hcs_calc_temp2[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp2[7]_i_8 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[6] ),
        .I1(ip_hcs_calc_temp2__0[6]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[22] ),
        .I3(\ip_hcs_calc_temp2[7]_i_4_n_0 ),
        .O(\ip_hcs_calc_temp2[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ip_hcs_calc_temp2[7]_i_9 
       (.I0(\ip_hcs_calc_temp1_reg_n_0_[5] ),
        .I1(ip_hcs_calc_temp2__0[5]),
        .I2(\ip_hcs_calc_temp1_reg_n_0_[21] ),
        .I3(\ip_hcs_calc_temp2[7]_i_5_n_0 ),
        .O(\ip_hcs_calc_temp2[7]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[8]_i_1 
       (.I0(L[8]),
        .O(\not [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_hcs_calc_temp2[9]_i_1 
       (.I0(L[9]),
        .O(\not [9]));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [0]),
        .Q(ip_hcs_calc_temp2__0[0]),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [10]),
        .Q(ip_hcs_calc_temp2__0[10]),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [11]),
        .Q(ip_hcs_calc_temp2__0[11]),
        .R(ip_hcs_calc_temp1));
  CARRY4 \ip_hcs_calc_temp2_reg[11]_i_2 
       (.CI(\ip_hcs_calc_temp2_reg[7]_i_2_n_0 ),
        .CO({\ip_hcs_calc_temp2_reg[11]_i_2_n_0 ,\ip_hcs_calc_temp2_reg[11]_i_2_n_1 ,\ip_hcs_calc_temp2_reg[11]_i_2_n_2 ,\ip_hcs_calc_temp2_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp2[11]_i_3_n_0 ,\ip_hcs_calc_temp2[11]_i_4_n_0 ,\ip_hcs_calc_temp2[11]_i_5_n_0 ,\ip_hcs_calc_temp2[11]_i_6_n_0 }),
        .O(L[11:8]),
        .S({\ip_hcs_calc_temp2[11]_i_7_n_0 ,\ip_hcs_calc_temp2[11]_i_8_n_0 ,\ip_hcs_calc_temp2[11]_i_9_n_0 ,\ip_hcs_calc_temp2[11]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [12]),
        .Q(ip_hcs_calc_temp2__0[12]),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [13]),
        .Q(ip_hcs_calc_temp2__0[13]),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [14]),
        .Q(ip_hcs_calc_temp2__0[14]),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [15]),
        .Q(ip_hcs_calc_temp2__0[15]),
        .R(ip_hcs_calc_temp1));
  CARRY4 \ip_hcs_calc_temp2_reg[15]_i_3 
       (.CI(\ip_hcs_calc_temp2_reg[11]_i_2_n_0 ),
        .CO({\NLW_ip_hcs_calc_temp2_reg[15]_i_3_CO_UNCONNECTED [3],\ip_hcs_calc_temp2_reg[15]_i_3_n_1 ,\ip_hcs_calc_temp2_reg[15]_i_3_n_2 ,\ip_hcs_calc_temp2_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ip_hcs_calc_temp2[15]_i_4_n_0 ,\ip_hcs_calc_temp2[15]_i_5_n_0 ,\ip_hcs_calc_temp2[15]_i_6_n_0 }),
        .O(L[15:12]),
        .S({\ip_hcs_calc_temp2[15]_i_7_n_0 ,\ip_hcs_calc_temp2[15]_i_8_n_0 ,\ip_hcs_calc_temp2[15]_i_9_n_0 ,\ip_hcs_calc_temp2[15]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [1]),
        .Q(ip_hcs_calc_temp2__0[1]),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [2]),
        .Q(ip_hcs_calc_temp2__0[2]),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [3]),
        .Q(ip_hcs_calc_temp2__0[3]),
        .R(ip_hcs_calc_temp1));
  CARRY4 \ip_hcs_calc_temp2_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\ip_hcs_calc_temp2_reg[3]_i_2_n_0 ,\ip_hcs_calc_temp2_reg[3]_i_2_n_1 ,\ip_hcs_calc_temp2_reg[3]_i_2_n_2 ,\ip_hcs_calc_temp2_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp2[3]_i_3_n_0 ,\ip_hcs_calc_temp2[3]_i_4_n_0 ,\ip_hcs_calc_temp2[3]_i_5_n_0 ,1'b0}),
        .O(L[3:0]),
        .S({\ip_hcs_calc_temp2[3]_i_6_n_0 ,\ip_hcs_calc_temp2[3]_i_7_n_0 ,\ip_hcs_calc_temp2[3]_i_8_n_0 ,\ip_hcs_calc_temp2[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [4]),
        .Q(ip_hcs_calc_temp2__0[4]),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [5]),
        .Q(ip_hcs_calc_temp2__0[5]),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [6]),
        .Q(ip_hcs_calc_temp2__0[6]),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [7]),
        .Q(ip_hcs_calc_temp2__0[7]),
        .R(ip_hcs_calc_temp1));
  CARRY4 \ip_hcs_calc_temp2_reg[7]_i_2 
       (.CI(\ip_hcs_calc_temp2_reg[3]_i_2_n_0 ),
        .CO({\ip_hcs_calc_temp2_reg[7]_i_2_n_0 ,\ip_hcs_calc_temp2_reg[7]_i_2_n_1 ,\ip_hcs_calc_temp2_reg[7]_i_2_n_2 ,\ip_hcs_calc_temp2_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ip_hcs_calc_temp2[7]_i_3_n_0 ,\ip_hcs_calc_temp2[7]_i_4_n_0 ,\ip_hcs_calc_temp2[7]_i_5_n_0 ,\ip_hcs_calc_temp2[7]_i_6_n_0 }),
        .O(L[7:4]),
        .S({\ip_hcs_calc_temp2[7]_i_7_n_0 ,\ip_hcs_calc_temp2[7]_i_8_n_0 ,\ip_hcs_calc_temp2[7]_i_9_n_0 ,\ip_hcs_calc_temp2[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [8]),
        .Q(ip_hcs_calc_temp2__0[8]),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \ip_hcs_calc_temp2_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\ip_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\not [9]),
        .Q(ip_hcs_calc_temp2__0[9]),
        .R(ip_hcs_calc_temp1));
  LUT5 #(
    .INIT(32'h00E00000)) 
    ip_hcs_done_i_1
       (.I0(ip_hcs_calc),
        .I1(ip_hcs_done),
        .I2(\byte_read_done_reg_n_0_[9] ),
        .I3(arp_request_expected),
        .I4(eth_protocol_expected),
        .O(ip_hcs_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ip_hcs_done_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(ip_hcs_done_i_1_n_0),
        .Q(ip_hcs_done),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDF)) 
    \ip_header_checksum[15]_i_1 
       (.I0(\byte_read_done_reg_n_0_[5] ),
        .I1(arp_request_expected),
        .I2(eth_protocol_expected),
        .O(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[0]),
        .Q(ip_header_checksum[0]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[10]),
        .Q(ip_header_checksum[10]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[11]),
        .Q(ip_header_checksum[11]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[12]),
        .Q(ip_header_checksum[12]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[13]),
        .Q(ip_header_checksum[13]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[14]),
        .Q(ip_header_checksum[14]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[15]),
        .Q(ip_header_checksum[15]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[1]),
        .Q(ip_header_checksum[1]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[2]),
        .Q(ip_header_checksum[2]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[3]),
        .Q(ip_header_checksum[3]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[4]),
        .Q(ip_header_checksum[4]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[5]),
        .Q(ip_header_checksum[5]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[6]),
        .Q(ip_header_checksum[6]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[7]),
        .Q(ip_header_checksum[7]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[8]),
        .Q(ip_header_checksum[8]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_checksum_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes05[9]),
        .Q(ip_header_checksum[9]),
        .R(\ip_header_checksum[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \ip_header_length[3]_i_1 
       (.I0(\byte_read_done_reg_n_0_[0] ),
        .I1(arp_request_expected),
        .I2(eth_protocol_expected),
        .O(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_length_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max2[0]),
        .Q(\ip_header_length_reg_n_0_[0] ),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_length_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max2[1]),
        .Q(\ip_header_length_reg_n_0_[1] ),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_length_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max2[2]),
        .Q(\ip_header_length_reg_n_0_[2] ),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \ip_header_length_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(data_counter_max2[3]),
        .Q(\ip_header_length_reg_n_0_[3] ),
        .R(RSTA));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \ip_header_options[0]_i_1 
       (.I0(\bit_count_reg[0]_rep_n_0 ),
        .I1(\ip_header_options[7]_i_3_n_0 ),
        .I2(\ip_header_options[6]_i_2_n_0 ),
        .I3(\ip_header_options[5]_i_2_n_0 ),
        .I4(\ip_header_options[3]_i_2_n_0 ),
        .I5(\ip_header_options_reg_n_0_[0] ),
        .O(\ip_header_options[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \ip_header_options[1]_i_1 
       (.I0(\bit_count_reg[0]_rep_n_0 ),
        .I1(\ip_header_options[7]_i_3_n_0 ),
        .I2(\ip_header_options[7]_i_2_n_0 ),
        .I3(\ip_header_options[5]_i_2_n_0 ),
        .I4(\ip_header_options[3]_i_2_n_0 ),
        .I5(\ip_header_options_reg_n_0_[1] ),
        .O(\ip_header_options[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
    \ip_header_options[2]_i_1 
       (.I0(\ip_header_options[6]_i_2_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(\ip_header_options[7]_i_3_n_0 ),
        .I3(\ip_header_options[7]_i_5_n_0 ),
        .I4(\ip_header_options[3]_i_2_n_0 ),
        .I5(\ip_header_options_reg_n_0_[2] ),
        .O(\ip_header_options[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
    \ip_header_options[3]_i_1 
       (.I0(\ip_header_options[7]_i_2_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(\ip_header_options[7]_i_3_n_0 ),
        .I3(\ip_header_options[7]_i_5_n_0 ),
        .I4(\ip_header_options[3]_i_2_n_0 ),
        .I5(\ip_header_options_reg_n_0_[3] ),
        .O(\ip_header_options[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ip_header_options[3]_i_2 
       (.I0(\byte_count_extra_reg_n_0_[0] ),
        .I1(\byte_count_extra_reg_n_0_[1] ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .O(\ip_header_options[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \ip_header_options[4]_i_1 
       (.I0(\bit_count_reg[0]_rep_n_0 ),
        .I1(\ip_header_options[7]_i_3_n_0 ),
        .I2(\ip_header_options[6]_i_2_n_0 ),
        .I3(\ip_header_options[7]_i_4_n_0 ),
        .I4(\ip_header_options[5]_i_2_n_0 ),
        .I5(\ip_header_options_reg_n_0_[4] ),
        .O(\ip_header_options[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \ip_header_options[5]_i_1 
       (.I0(\bit_count_reg[0]_rep_n_0 ),
        .I1(\ip_header_options[7]_i_3_n_0 ),
        .I2(\ip_header_options[7]_i_2_n_0 ),
        .I3(\ip_header_options[7]_i_4_n_0 ),
        .I4(\ip_header_options[5]_i_2_n_0 ),
        .I5(\ip_header_options_reg_n_0_[5] ),
        .O(\ip_header_options[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \ip_header_options[5]_i_2 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\state[2]_i_5__0_n_0 ),
        .I3(\ip_header_options_reg[7]_i_6_n_3 ),
        .I4(\ip_header_options[7]_i_8_n_0 ),
        .I5(\bit_count_reg[0]_rep_n_0 ),
        .O(\ip_header_options[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
    \ip_header_options[6]_i_1 
       (.I0(\ip_header_options[6]_i_2_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(\ip_header_options[7]_i_3_n_0 ),
        .I3(\ip_header_options[7]_i_4_n_0 ),
        .I4(\ip_header_options[7]_i_5_n_0 ),
        .I5(\ip_header_options_reg_n_0_[6] ),
        .O(\ip_header_options[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ip_header_options[6]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\ip_header_options_reg[7]_i_6_n_3 ),
        .O(\ip_header_options[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
    \ip_header_options[7]_i_1 
       (.I0(\ip_header_options[7]_i_2_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(\ip_header_options[7]_i_3_n_0 ),
        .I3(\ip_header_options[7]_i_4_n_0 ),
        .I4(\ip_header_options[7]_i_5_n_0 ),
        .I5(\ip_header_options_reg_n_0_[7] ),
        .O(\ip_header_options[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ip_header_options[7]_i_10 
       (.I0(ip_options_count_max[4]),
        .I1(\byte_count_extra_reg_n_0_[4] ),
        .O(\ip_header_options[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ip_header_options[7]_i_11 
       (.I0(ip_options_count_max[3]),
        .I1(\byte_count_extra_reg_n_0_[3] ),
        .O(\ip_header_options[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ip_header_options[7]_i_12 
       (.I0(ip_options_count_max[2]),
        .I1(\byte_count_extra_reg_n_0_[2] ),
        .O(\ip_header_options[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ip_header_options[7]_i_13 
       (.I0(ip_header_options2[5]),
        .I1(eth_rstn),
        .O(\ip_header_options[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ip_header_options[7]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\ip_header_options_reg[7]_i_6_n_3 ),
        .O(\ip_header_options[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \ip_header_options[7]_i_3 
       (.I0(ip_header_options2[5]),
        .I1(\byte_count_extra_reg_n_0_[2] ),
        .I2(ip_options_count_max[2]),
        .I3(ip_header_options2[3]),
        .I4(ip_header_options2[4]),
        .O(\ip_header_options[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ip_header_options[7]_i_4 
       (.I0(\byte_count_extra_reg_n_0_[0] ),
        .I1(\byte_count_extra_reg_n_0_[1] ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .O(\ip_header_options[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \ip_header_options[7]_i_5 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg[1]_rep__0_n_0 ),
        .I2(\state[2]_i_5__0_n_0 ),
        .I3(\ip_header_options_reg[7]_i_6_n_3 ),
        .I4(\bit_count_reg[0]_rep_n_0 ),
        .I5(\ip_header_options[7]_i_8_n_0 ),
        .O(\ip_header_options[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF9FFFF)) 
    \ip_header_options[7]_i_8 
       (.I0(\byte_count_extra_reg_n_0_[2] ),
        .I1(ip_options_count_max[2]),
        .I2(ip_header_options2[3]),
        .I3(ip_header_options2[4]),
        .I4(bit_count2),
        .I5(\ip_header_options[7]_i_13_n_0 ),
        .O(\ip_header_options[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ip_header_options[7]_i_9 
       (.I0(ip_options_count_max[5]),
        .I1(\byte_count_extra_reg_n_0_[5] ),
        .O(\ip_header_options[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_options_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\ip_header_options[0]_i_1_n_0 ),
        .Q(\ip_header_options_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_options_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\ip_header_options[1]_i_1_n_0 ),
        .Q(\ip_header_options_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_options_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\ip_header_options[2]_i_1_n_0 ),
        .Q(\ip_header_options_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_options_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\ip_header_options[3]_i_1_n_0 ),
        .Q(\ip_header_options_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_options_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\ip_header_options[4]_i_1_n_0 ),
        .Q(\ip_header_options_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_options_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\ip_header_options[5]_i_1_n_0 ),
        .Q(\ip_header_options_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_options_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\ip_header_options[6]_i_1_n_0 ),
        .Q(\ip_header_options_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_options_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\ip_header_options[7]_i_1_n_0 ),
        .Q(\ip_header_options_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \ip_header_options_reg[7]_i_6 
       (.CI(\ip_header_options_reg[7]_i_7_n_0 ),
        .CO({\NLW_ip_header_options_reg[7]_i_6_CO_UNCONNECTED [3:1],\ip_header_options_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ip_header_options_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \ip_header_options_reg[7]_i_7 
       (.CI(1'b0),
        .CO({\ip_header_options_reg[7]_i_7_n_0 ,\ip_header_options_reg[7]_i_7_n_1 ,\ip_header_options_reg[7]_i_7_n_2 ,\ip_header_options_reg[7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(ip_options_count_max),
        .O({ip_header_options2,\NLW_ip_header_options_reg[7]_i_7_O_UNCONNECTED [0]}),
        .S({\ip_header_options[7]_i_9_n_0 ,\ip_header_options[7]_i_10_n_0 ,\ip_header_options[7]_i_11_n_0 ,\ip_header_options[7]_i_12_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ip_options_count_max[2]_i_1 
       (.I0(\ip_header_length_reg_n_0_[0] ),
        .O(ip_options_count_max0[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ip_options_count_max[3]_i_1 
       (.I0(\ip_header_length_reg_n_0_[1] ),
        .I1(\ip_header_length_reg_n_0_[0] ),
        .O(\ip_options_count_max[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \ip_options_count_max[4]_i_1 
       (.I0(\ip_header_length_reg_n_0_[2] ),
        .I1(\ip_header_length_reg_n_0_[1] ),
        .I2(\ip_header_length_reg_n_0_[0] ),
        .O(ip_options_count_max0[4]));
  LUT6 #(
    .INIT(64'hDFDFDFFFDFFFDFFF)) 
    \ip_options_count_max[5]_i_1 
       (.I0(\byte_read_done_reg_n_0_[0] ),
        .I1(arp_request_expected),
        .I2(eth_protocol_expected),
        .I3(\ip_header_length_reg_n_0_[3] ),
        .I4(\ip_header_length_reg_n_0_[2] ),
        .I5(\ip_header_length_reg_n_0_[1] ),
        .O(RSTP));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hA955)) 
    \ip_options_count_max[5]_i_2 
       (.I0(\ip_header_length_reg_n_0_[3] ),
        .I1(\ip_header_length_reg_n_0_[1] ),
        .I2(\ip_header_length_reg_n_0_[0] ),
        .I3(\ip_header_length_reg_n_0_[2] ),
        .O(\ip_options_count_max[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_options_count_max_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(ip_options_count_max0[2]),
        .Q(ip_options_count_max[2]),
        .R(RSTP));
  FDRE #(
    .INIT(1'b0)) 
    \ip_options_count_max_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\ip_options_count_max[3]_i_1_n_0 ),
        .Q(ip_options_count_max[3]),
        .R(RSTP));
  FDRE #(
    .INIT(1'b0)) 
    \ip_options_count_max_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(ip_options_count_max0[4]),
        .Q(ip_options_count_max[4]),
        .R(RSTP));
  FDRE #(
    .INIT(1'b0)) 
    \ip_options_count_max_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\ip_options_count_max[5]_i_2_n_0 ),
        .Q(ip_options_count_max[5]),
        .R(RSTP));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[10]),
        .Q(ip_total_length[10]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[11]),
        .Q(ip_total_length[11]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[12]),
        .Q(ip_total_length[12]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[13]),
        .Q(ip_total_length[13]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[14]),
        .Q(ip_total_length[14]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[15]),
        .Q(ip_total_length[15]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[2]),
        .Q(ip_total_length[2]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[3]),
        .Q(ip_total_length[3]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[4]),
        .Q(ip_total_length[4]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[5]),
        .Q(ip_total_length[5]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[6]),
        .Q(ip_total_length[6]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[7]),
        .Q(ip_total_length[7]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[8]),
        .Q(ip_total_length[8]),
        .R(data_counter_max));
  FDRE #(
    .INIT(1'b0)) 
    \ip_total_length_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes01[9]),
        .Q(ip_total_length[9]),
        .R(data_counter_max));
  FDRE \pc_ip_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \pc_ip_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \pc_ip_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \pc_ip_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \pc_ip_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \pc_ip_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \pc_ip_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \pc_ip_reg[16] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \pc_ip_reg[17] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \pc_ip_reg[18] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \pc_ip_reg[19] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \pc_ip_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \pc_ip_reg[20] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \pc_ip_reg[21] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \pc_ip_reg[22] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \pc_ip_reg[23] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \pc_ip_reg[24] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \pc_ip_reg[25] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \pc_ip_reg[26] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \pc_ip_reg[27] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \pc_ip_reg[28] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \pc_ip_reg[29] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \pc_ip_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \pc_ip_reg[30] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \pc_ip_reg[31] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \pc_ip_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \pc_ip_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \pc_ip_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \pc_ip_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \pc_ip_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \pc_ip_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \pc_ip_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_ip[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \pc_mac_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[0]),
        .Q(\pc_mac_reg[47]_0 [0]),
        .R(1'b0));
  FDRE \pc_mac_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[10]),
        .Q(\pc_mac_reg[47]_0 [10]),
        .R(1'b0));
  FDRE \pc_mac_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[11]),
        .Q(\pc_mac_reg[47]_0 [11]),
        .R(1'b0));
  FDRE \pc_mac_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[12]),
        .Q(\pc_mac_reg[47]_0 [12]),
        .R(1'b0));
  FDRE \pc_mac_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[13]),
        .Q(\pc_mac_reg[47]_0 [13]),
        .R(1'b0));
  FDRE \pc_mac_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[14]),
        .Q(\pc_mac_reg[47]_0 [14]),
        .R(1'b0));
  FDRE \pc_mac_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[15]),
        .Q(\pc_mac_reg[47]_0 [15]),
        .R(1'b0));
  FDRE \pc_mac_reg[16] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[16]),
        .Q(\pc_mac_reg[47]_0 [16]),
        .R(1'b0));
  FDRE \pc_mac_reg[17] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[17]),
        .Q(\pc_mac_reg[47]_0 [17]),
        .R(1'b0));
  FDRE \pc_mac_reg[18] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[18]),
        .Q(\pc_mac_reg[47]_0 [18]),
        .R(1'b0));
  FDRE \pc_mac_reg[19] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[19]),
        .Q(\pc_mac_reg[47]_0 [19]),
        .R(1'b0));
  FDRE \pc_mac_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[1]),
        .Q(\pc_mac_reg[47]_0 [1]),
        .R(1'b0));
  FDRE \pc_mac_reg[20] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[20]),
        .Q(\pc_mac_reg[47]_0 [20]),
        .R(1'b0));
  FDRE \pc_mac_reg[21] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[21]),
        .Q(\pc_mac_reg[47]_0 [21]),
        .R(1'b0));
  FDRE \pc_mac_reg[22] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[22]),
        .Q(\pc_mac_reg[47]_0 [22]),
        .R(1'b0));
  FDRE \pc_mac_reg[23] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[23]),
        .Q(\pc_mac_reg[47]_0 [23]),
        .R(1'b0));
  FDRE \pc_mac_reg[24] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[24]),
        .Q(\pc_mac_reg[47]_0 [24]),
        .R(1'b0));
  FDRE \pc_mac_reg[25] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[25]),
        .Q(\pc_mac_reg[47]_0 [25]),
        .R(1'b0));
  FDRE \pc_mac_reg[26] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[26]),
        .Q(\pc_mac_reg[47]_0 [26]),
        .R(1'b0));
  FDRE \pc_mac_reg[27] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[27]),
        .Q(\pc_mac_reg[47]_0 [27]),
        .R(1'b0));
  FDRE \pc_mac_reg[28] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[28]),
        .Q(\pc_mac_reg[47]_0 [28]),
        .R(1'b0));
  FDRE \pc_mac_reg[29] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[29]),
        .Q(\pc_mac_reg[47]_0 [29]),
        .R(1'b0));
  FDRE \pc_mac_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[2]),
        .Q(\pc_mac_reg[47]_0 [2]),
        .R(1'b0));
  FDRE \pc_mac_reg[30] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[30]),
        .Q(\pc_mac_reg[47]_0 [30]),
        .R(1'b0));
  FDRE \pc_mac_reg[31] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[31]),
        .Q(\pc_mac_reg[47]_0 [31]),
        .R(1'b0));
  FDRE \pc_mac_reg[32] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[32]),
        .Q(\pc_mac_reg[47]_0 [32]),
        .R(1'b0));
  FDRE \pc_mac_reg[33] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[33]),
        .Q(\pc_mac_reg[47]_0 [33]),
        .R(1'b0));
  FDRE \pc_mac_reg[34] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[34]),
        .Q(\pc_mac_reg[47]_0 [34]),
        .R(1'b0));
  FDRE \pc_mac_reg[35] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[35]),
        .Q(\pc_mac_reg[47]_0 [35]),
        .R(1'b0));
  FDRE \pc_mac_reg[36] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[36]),
        .Q(\pc_mac_reg[47]_0 [36]),
        .R(1'b0));
  FDRE \pc_mac_reg[37] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[37]),
        .Q(\pc_mac_reg[47]_0 [37]),
        .R(1'b0));
  FDRE \pc_mac_reg[38] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[38]),
        .Q(\pc_mac_reg[47]_0 [38]),
        .R(1'b0));
  FDRE \pc_mac_reg[39] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[39]),
        .Q(\pc_mac_reg[47]_0 [39]),
        .R(1'b0));
  FDRE \pc_mac_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[3]),
        .Q(\pc_mac_reg[47]_0 [3]),
        .R(1'b0));
  FDRE \pc_mac_reg[40] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[40]),
        .Q(\pc_mac_reg[47]_0 [40]),
        .R(1'b0));
  FDRE \pc_mac_reg[41] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[41]),
        .Q(\pc_mac_reg[47]_0 [41]),
        .R(1'b0));
  FDRE \pc_mac_reg[42] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[42]),
        .Q(\pc_mac_reg[47]_0 [42]),
        .R(1'b0));
  FDRE \pc_mac_reg[43] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[43]),
        .Q(\pc_mac_reg[47]_0 [43]),
        .R(1'b0));
  FDRE \pc_mac_reg[44] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[44]),
        .Q(\pc_mac_reg[47]_0 [44]),
        .R(1'b0));
  FDRE \pc_mac_reg[45] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[45]),
        .Q(\pc_mac_reg[47]_0 [45]),
        .R(1'b0));
  FDRE \pc_mac_reg[46] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[46]),
        .Q(\pc_mac_reg[47]_0 [46]),
        .R(1'b0));
  FDRE \pc_mac_reg[47] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[47]),
        .Q(\pc_mac_reg[47]_0 [47]),
        .R(1'b0));
  FDRE \pc_mac_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[4]),
        .Q(\pc_mac_reg[47]_0 [4]),
        .R(1'b0));
  FDRE \pc_mac_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[5]),
        .Q(\pc_mac_reg[47]_0 [5]),
        .R(1'b0));
  FDRE \pc_mac_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[6]),
        .Q(\pc_mac_reg[47]_0 [6]),
        .R(1'b0));
  FDRE \pc_mac_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[7]),
        .Q(\pc_mac_reg[47]_0 [7]),
        .R(1'b0));
  FDRE \pc_mac_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[8]),
        .Q(\pc_mac_reg[47]_0 [8]),
        .R(1'b0));
  FDRE \pc_mac_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(crc_pass_reg_n_0),
        .D(source_mac[9]),
        .Q(\pc_mac_reg[47]_0 [9]),
        .R(1'b0));
  FDRE \pc_port_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[0]),
        .Q(\pc_port_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \pc_port_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[10]),
        .Q(\pc_port_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \pc_port_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[11]),
        .Q(\pc_port_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \pc_port_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[12]),
        .Q(\pc_port_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \pc_port_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[13]),
        .Q(\pc_port_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \pc_port_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[14]),
        .Q(\pc_port_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \pc_port_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[15]),
        .Q(\pc_port_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \pc_port_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[1]),
        .Q(\pc_port_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \pc_port_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[2]),
        .Q(\pc_port_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \pc_port_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[3]),
        .Q(\pc_port_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \pc_port_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[4]),
        .Q(\pc_port_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \pc_port_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[5]),
        .Q(\pc_port_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \pc_port_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[6]),
        .Q(\pc_port_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \pc_port_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[7]),
        .Q(\pc_port_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \pc_port_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[8]),
        .Q(\pc_port_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \pc_port_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(send_ethernet_protocol_i_1_n_0),
        .D(source_port[9]),
        .Q(\pc_port_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F20)) 
    read_eth_header_done_i_1
       (.I0(\state_reg[1]_rep__0_n_0 ),
        .I1(read_eth_header_done_i_2_n_0),
        .I2(read_eth_header_done0),
        .I3(read_eth_header_done),
        .O(read_eth_header_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    read_eth_header_done_i_2
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_read_done[12]_i_5_n_0 ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\byte_read_done[6]_i_2_n_0 ),
        .O(read_eth_header_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    read_eth_header_done_i_3
       (.I0(\eth_prot_type[7]_i_3_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(eth_rstn),
        .O(read_eth_header_done0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    read_eth_header_done_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(read_eth_header_done_i_1_n_0),
        .Q(read_eth_header_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBA3333888A0000)) 
    read_frame_done_i_1
       (.I0(\state_reg_n_0_[2] ),
        .I1(read_frame_done_i_2_n_0),
        .I2(valid_data_byte_read_i_4_n_0),
        .I3(read_frame_done_i_3_n_0),
        .I4(\state[3]_i_7_n_0 ),
        .I5(read_frame_done_reg_n_0),
        .O(read_frame_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h1)) 
    read_frame_done_i_2
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(crc_pass_i_2_n_0),
        .O(read_frame_done_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    read_frame_done_i_3
       (.I0(\state[2]_i_7_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(read_frame_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    read_frame_done_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(read_frame_done_i_1_n_0),
        .Q(read_frame_done_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4074)) 
    rst_ram_i_2
       (.I0(\byte_read_done[3]_i_3_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(start_crc_i_2_n_0),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[3] ),
        .O(rst_ram_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    rst_ram_i_4
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(eth_rstn),
        .O(rst_ram_i_4_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    rst_ram_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(crc_checker_n_1),
        .Q(rst_ram_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    send_arp_reply_i_1
       (.I0(arp_request_expected),
        .I1(crc_pass_reg_n_0),
        .O(send_arp_reply_i_1_n_0));
  FDRE send_arp_reply_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(send_arp_reply_i_1_n_0),
        .Q(send_arp_reply),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    send_ethernet_protocol_i_1
       (.I0(crc_pass_reg_n_0),
        .I1(arp_request_expected),
        .I2(eth_protocol_expected),
        .O(send_ethernet_protocol_i_1_n_0));
  FDRE send_ethernet_protocol_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(send_ethernet_protocol_i_1_n_0),
        .Q(udp_packet_recieved),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sip[0]_i_1 
       (.I0(sip[1]),
        .I1(sip[0]),
        .O(\sip[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sip[1]_i_1 
       (.I0(sip[0]),
        .I1(sip[1]),
        .O(\sip[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sip_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_header1),
        .D(\sip[0]_i_1_n_0 ),
        .Q(sip[0]),
        .R(ip_hcs_calc_temp1));
  FDRE #(
    .INIT(1'b0)) 
    \sip_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_header1),
        .D(\sip[1]_i_1_n_0 ),
        .Q(sip[1]),
        .R(ip_hcs_calc_temp1));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[0]_i_1 
       (.I0(bytes07[0]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[0]),
        .O(\source_ip[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[10]_i_1 
       (.I0(bytes07[10]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[10]),
        .O(\source_ip[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[11]_i_1 
       (.I0(bytes07[11]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[11]),
        .O(\source_ip[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[12]_i_1 
       (.I0(bytes07[12]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[12]),
        .O(\source_ip[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[13]_i_1 
       (.I0(bytes07[13]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[13]),
        .O(\source_ip[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[14]_i_1 
       (.I0(bytes07[14]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[14]),
        .O(\source_ip[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[15]_i_1 
       (.I0(bytes07[15]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[15]),
        .O(\source_ip[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[16]_i_1 
       (.I0(bytes06[0]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[0]),
        .O(\source_ip[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[17]_i_1 
       (.I0(bytes06[1]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[1]),
        .O(\source_ip[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[18]_i_1 
       (.I0(bytes06[2]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[2]),
        .O(\source_ip[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[19]_i_1 
       (.I0(bytes06[3]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[3]),
        .O(\source_ip[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[1]_i_1 
       (.I0(bytes07[1]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[1]),
        .O(\source_ip[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[20]_i_1 
       (.I0(bytes06[4]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[4]),
        .O(\source_ip[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[21]_i_1 
       (.I0(bytes06[5]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[5]),
        .O(\source_ip[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[22]_i_1 
       (.I0(bytes06[6]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[6]),
        .O(\source_ip[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[23]_i_1 
       (.I0(bytes06[7]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[7]),
        .O(\source_ip[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[24]_i_1 
       (.I0(bytes06[8]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[8]),
        .O(\source_ip[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[25]_i_1 
       (.I0(bytes06[9]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[9]),
        .O(\source_ip[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[26]_i_1 
       (.I0(bytes06[10]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[10]),
        .O(\source_ip[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[27]_i_1 
       (.I0(bytes06[11]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[11]),
        .O(\source_ip[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[28]_i_1 
       (.I0(bytes06[12]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[12]),
        .O(\source_ip[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[29]_i_1 
       (.I0(bytes06[13]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[13]),
        .O(\source_ip[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[2]_i_1 
       (.I0(bytes07[2]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[2]),
        .O(\source_ip[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[30]_i_1 
       (.I0(bytes06[14]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[14]),
        .O(\source_ip[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF75FF7FF)) 
    \source_ip[31]_i_1 
       (.I0(p_171_in),
        .I1(\byte_read_done_reg_n_0_[6] ),
        .I2(arp_request_expected),
        .I3(eth_protocol_expected),
        .I4(\byte_read_done_reg_n_0_[8] ),
        .O(\source_ip[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[31]_i_2 
       (.I0(bytes06[15]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes07[15]),
        .O(\source_ip[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[3]_i_1 
       (.I0(bytes07[3]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[3]),
        .O(\source_ip[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[4]_i_1 
       (.I0(bytes07[4]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[4]),
        .O(\source_ip[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[5]_i_1 
       (.I0(bytes07[5]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[5]),
        .O(\source_ip[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[6]_i_1 
       (.I0(bytes07[6]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[6]),
        .O(\source_ip[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[7]_i_1 
       (.I0(bytes07[7]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[7]),
        .O(\source_ip[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[8]_i_1 
       (.I0(bytes07[8]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[8]),
        .O(\source_ip[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \source_ip[9]_i_1 
       (.I0(bytes07[9]),
        .I1(eth_protocol_expected),
        .I2(arp_request_expected),
        .I3(bytes08[9]),
        .O(\source_ip[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[0]_i_1_n_0 ),
        .Q(source_ip[0]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[10]_i_1_n_0 ),
        .Q(source_ip[10]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[11]_i_1_n_0 ),
        .Q(source_ip[11]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[12]_i_1_n_0 ),
        .Q(source_ip[12]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[13]_i_1_n_0 ),
        .Q(source_ip[13]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[14]_i_1_n_0 ),
        .Q(source_ip[14]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[15]_i_1_n_0 ),
        .Q(source_ip[15]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[16] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[16]_i_1_n_0 ),
        .Q(source_ip[16]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[17] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[17]_i_1_n_0 ),
        .Q(source_ip[17]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[18] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[18]_i_1_n_0 ),
        .Q(source_ip[18]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[19] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[19]_i_1_n_0 ),
        .Q(source_ip[19]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[1]_i_1_n_0 ),
        .Q(source_ip[1]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[20] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[20]_i_1_n_0 ),
        .Q(source_ip[20]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[21] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[21]_i_1_n_0 ),
        .Q(source_ip[21]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[22] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[22]_i_1_n_0 ),
        .Q(source_ip[22]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[23] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[23]_i_1_n_0 ),
        .Q(source_ip[23]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[24] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[24]_i_1_n_0 ),
        .Q(source_ip[24]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[25] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[25]_i_1_n_0 ),
        .Q(source_ip[25]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[26] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[26]_i_1_n_0 ),
        .Q(source_ip[26]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[27] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[27]_i_1_n_0 ),
        .Q(source_ip[27]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[28] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[28]_i_1_n_0 ),
        .Q(source_ip[28]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[29] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[29]_i_1_n_0 ),
        .Q(source_ip[29]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[2]_i_1_n_0 ),
        .Q(source_ip[2]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[30] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[30]_i_1_n_0 ),
        .Q(source_ip[30]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[31] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[31]_i_2_n_0 ),
        .Q(source_ip[31]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[3]_i_1_n_0 ),
        .Q(source_ip[3]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[4]_i_1_n_0 ),
        .Q(source_ip[4]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[5]_i_1_n_0 ),
        .Q(source_ip[5]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[6]_i_1_n_0 ),
        .Q(source_ip[6]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[7]_i_1_n_0 ),
        .Q(source_ip[7]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[8]_i_1_n_0 ),
        .Q(source_ip[8]),
        .R(\source_ip[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_ip_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_ip[9]_i_1_n_0 ),
        .Q(source_ip[9]),
        .R(\source_ip[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[0]_i_1 
       (.I0(\source_mac[7]_i_2_n_0 ),
        .I1(\source_mac[38]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\source_mac[33]_i_2_n_0 ),
        .I4(\source_mac[1]_i_2_n_0 ),
        .I5(source_mac[0]),
        .O(\source_mac[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \source_mac[10]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\source_mac[43]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[11]_i_2_n_0 ),
        .I5(source_mac[10]),
        .O(\source_mac[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \source_mac[11]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\source_mac[43]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[11]_i_2_n_0 ),
        .I5(source_mac[11]),
        .O(\source_mac[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020002020202)) 
    \source_mac[11]_i_2 
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\source_mac[43]_i_2_n_0 ),
        .I4(\source_mac[15]_i_3_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\source_mac[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \source_mac[12]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\source_mac[45]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[13]_i_2_n_0 ),
        .I5(source_mac[12]),
        .O(\source_mac[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \source_mac[13]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\source_mac[45]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[13]_i_2_n_0 ),
        .I5(source_mac[13]),
        .O(\source_mac[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020002020202)) 
    \source_mac[13]_i_2 
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\source_mac[45]_i_2_n_0 ),
        .I4(\source_mac[15]_i_3_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\source_mac[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \source_mac[14]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\source_mac[47]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[15]_i_2_n_0 ),
        .I5(source_mac[14]),
        .O(\source_mac[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \source_mac[15]_i_1 
       (.I0(\source_mac[47]_i_2_n_0 ),
        .I1(eth_rxd[1]),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[15]_i_2_n_0 ),
        .I5(source_mac[15]),
        .O(\source_mac[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020002020202)) 
    \source_mac[15]_i_2 
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\source_mac[47]_i_2_n_0 ),
        .I4(\source_mac[15]_i_3_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\source_mac[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \source_mac[15]_i_3 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(start_crc_i_2_n_0),
        .I3(\byte_read_done[12]_i_5_n_0 ),
        .I4(\byte_count_reg_n_0_[4] ),
        .O(\source_mac[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \source_mac[16]_i_1 
       (.I0(\source_mac[38]_i_2_n_0 ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\source_mac[33]_i_2_n_0 ),
        .I3(\source_mac[23]_i_2_n_0 ),
        .I4(\source_mac[17]_i_2_n_0 ),
        .I5(source_mac[16]),
        .O(\source_mac[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \source_mac[17]_i_1 
       (.I0(\source_mac[39]_i_2_n_0 ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\source_mac[33]_i_2_n_0 ),
        .I3(\source_mac[23]_i_2_n_0 ),
        .I4(\source_mac[17]_i_2_n_0 ),
        .I5(source_mac[17]),
        .O(\source_mac[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000800AAAAAAAA)) 
    \source_mac[17]_i_2 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\source_mac[33]_i_2_n_0 ),
        .I2(\source_mac[45]_i_4_n_0 ),
        .I3(\byte_count_reg_n_0_[0] ),
        .I4(\source_mac[31]_i_5_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\source_mac[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \source_mac[18]_i_1 
       (.I0(\source_mac[38]_i_2_n_0 ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\source_mac[35]_i_2_n_0 ),
        .I3(\source_mac[23]_i_2_n_0 ),
        .I4(\source_mac[19]_i_2_n_0 ),
        .I5(source_mac[18]),
        .O(\source_mac[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \source_mac[19]_i_1 
       (.I0(\source_mac[39]_i_2_n_0 ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\source_mac[35]_i_2_n_0 ),
        .I3(\source_mac[23]_i_2_n_0 ),
        .I4(\source_mac[19]_i_2_n_0 ),
        .I5(source_mac[19]),
        .O(\source_mac[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000800AAAAAAAA)) 
    \source_mac[19]_i_2 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\source_mac[35]_i_2_n_0 ),
        .I2(\source_mac[45]_i_4_n_0 ),
        .I3(\byte_count_reg_n_0_[0] ),
        .I4(\source_mac[31]_i_5_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\source_mac[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[1]_i_1 
       (.I0(\source_mac[7]_i_2_n_0 ),
        .I1(\source_mac[39]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\source_mac[33]_i_2_n_0 ),
        .I4(\source_mac[1]_i_2_n_0 ),
        .I5(source_mac[1]),
        .O(\source_mac[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \source_mac[1]_i_2 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\source_mac[45]_i_4_n_0 ),
        .I2(\source_mac[33]_i_2_n_0 ),
        .I3(\state[3]_i_6_n_0 ),
        .I4(\source_mac[15]_i_3_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\source_mac[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \source_mac[20]_i_1 
       (.I0(\source_mac[38]_i_2_n_0 ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\source_mac[37]_i_2_n_0 ),
        .I3(\source_mac[23]_i_2_n_0 ),
        .I4(\source_mac[21]_i_2_n_0 ),
        .I5(source_mac[20]),
        .O(\source_mac[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \source_mac[21]_i_1 
       (.I0(\source_mac[39]_i_2_n_0 ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\source_mac[37]_i_2_n_0 ),
        .I3(\source_mac[23]_i_2_n_0 ),
        .I4(\source_mac[21]_i_2_n_0 ),
        .I5(source_mac[21]),
        .O(\source_mac[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000800AAAAAAAA)) 
    \source_mac[21]_i_2 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\source_mac[37]_i_2_n_0 ),
        .I2(\source_mac[45]_i_4_n_0 ),
        .I3(\byte_count_reg_n_0_[0] ),
        .I4(\source_mac[31]_i_5_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\source_mac[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \source_mac[22]_i_1 
       (.I0(\source_mac[38]_i_2_n_0 ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\byte_read_done[6]_i_2_n_0 ),
        .I3(\source_mac[23]_i_2_n_0 ),
        .I4(\source_mac[23]_i_3_n_0 ),
        .I5(source_mac[22]),
        .O(\source_mac[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \source_mac[23]_i_1 
       (.I0(\byte_count_reg_n_0_[0] ),
        .I1(\byte_read_done[6]_i_2_n_0 ),
        .I2(\source_mac[39]_i_2_n_0 ),
        .I3(\source_mac[23]_i_2_n_0 ),
        .I4(\source_mac[23]_i_3_n_0 ),
        .I5(source_mac[23]),
        .O(\source_mac[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \source_mac[23]_i_2 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\source_mac[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000800AAAAAAAA)) 
    \source_mac[23]_i_3 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\byte_read_done[6]_i_2_n_0 ),
        .I2(\source_mac[45]_i_4_n_0 ),
        .I3(\byte_count_reg_n_0_[0] ),
        .I4(\source_mac[31]_i_5_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\source_mac[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F737300404040)) 
    \source_mac[24]_i_1 
       (.I0(\source_mac[30]_i_2_n_0 ),
        .I1(\source_mac[31]_i_3_n_0 ),
        .I2(\source_mac[25]_i_2_n_0 ),
        .I3(\source_mac[31]_i_5_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(source_mac[24]),
        .O(\source_mac[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F737300404040)) 
    \source_mac[25]_i_1 
       (.I0(\source_mac[31]_i_2_n_0 ),
        .I1(\source_mac[31]_i_3_n_0 ),
        .I2(\source_mac[25]_i_2_n_0 ),
        .I3(\source_mac[31]_i_5_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(source_mac[25]),
        .O(\source_mac[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400040000)) 
    \source_mac[25]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\source_mac[33]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_read_done[12]_i_5_n_0 ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(\byte_count_reg_n_0_[2] ),
        .O(\source_mac[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F737300404040)) 
    \source_mac[26]_i_1 
       (.I0(\source_mac[30]_i_2_n_0 ),
        .I1(\source_mac[31]_i_3_n_0 ),
        .I2(\source_mac[27]_i_2_n_0 ),
        .I3(\source_mac[31]_i_5_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(source_mac[26]),
        .O(\source_mac[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F737300404040)) 
    \source_mac[27]_i_1 
       (.I0(\source_mac[31]_i_2_n_0 ),
        .I1(\source_mac[31]_i_3_n_0 ),
        .I2(\source_mac[27]_i_2_n_0 ),
        .I3(\source_mac[31]_i_5_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(source_mac[27]),
        .O(\source_mac[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400040000)) 
    \source_mac[27]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\source_mac[35]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_read_done[12]_i_5_n_0 ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(\byte_count_reg_n_0_[2] ),
        .O(\source_mac[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F737300404040)) 
    \source_mac[28]_i_1 
       (.I0(\source_mac[30]_i_2_n_0 ),
        .I1(\source_mac[31]_i_3_n_0 ),
        .I2(\source_mac[29]_i_2_n_0 ),
        .I3(\source_mac[31]_i_5_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(source_mac[28]),
        .O(\source_mac[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F737300404040)) 
    \source_mac[29]_i_1 
       (.I0(\source_mac[31]_i_2_n_0 ),
        .I1(\source_mac[31]_i_3_n_0 ),
        .I2(\source_mac[29]_i_2_n_0 ),
        .I3(\source_mac[31]_i_5_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(source_mac[29]),
        .O(\source_mac[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400040000)) 
    \source_mac[29]_i_2 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\source_mac[37]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_read_done[12]_i_5_n_0 ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(\byte_count_reg_n_0_[2] ),
        .O(\source_mac[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[2]_i_1 
       (.I0(\source_mac[7]_i_2_n_0 ),
        .I1(\source_mac[38]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\source_mac[35]_i_2_n_0 ),
        .I4(\source_mac[3]_i_2_n_0 ),
        .I5(source_mac[2]),
        .O(\source_mac[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F737300404040)) 
    \source_mac[30]_i_1 
       (.I0(\source_mac[30]_i_2_n_0 ),
        .I1(\source_mac[31]_i_3_n_0 ),
        .I2(\source_mac[31]_i_4_n_0 ),
        .I3(\source_mac[31]_i_5_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(source_mac[30]),
        .O(\source_mac[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \source_mac[30]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\source_mac[23]_i_2_n_0 ),
        .O(\source_mac[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F737300404040)) 
    \source_mac[31]_i_1 
       (.I0(\source_mac[31]_i_2_n_0 ),
        .I1(\source_mac[31]_i_3_n_0 ),
        .I2(\source_mac[31]_i_4_n_0 ),
        .I3(\source_mac[31]_i_5_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(source_mac[31]),
        .O(\source_mac[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \source_mac[31]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\source_mac[23]_i_2_n_0 ),
        .O(\source_mac[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \source_mac[31]_i_3 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\byte_count[10]_i_11_n_0 ),
        .O(\source_mac[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400040000)) 
    \source_mac[31]_i_4 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_read_done[6]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_read_done[12]_i_5_n_0 ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(\byte_count_reg_n_0_[2] ),
        .O(\source_mac[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \source_mac[31]_i_5 
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .I2(start_crc_i_2_n_0),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(\source_mac[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[32]_i_1 
       (.I0(\source_mac[39]_i_3_n_0 ),
        .I1(\source_mac[38]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\source_mac[33]_i_2_n_0 ),
        .I4(\source_mac[33]_i_3_n_0 ),
        .I5(source_mac[32]),
        .O(\source_mac[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[33]_i_1 
       (.I0(\source_mac[39]_i_3_n_0 ),
        .I1(\source_mac[39]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\source_mac[33]_i_2_n_0 ),
        .I4(\source_mac[33]_i_3_n_0 ),
        .I5(source_mac[33]),
        .O(\source_mac[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \source_mac[33]_i_2 
       (.I0(\bit_count_reg[1]_rep_n_0 ),
        .I1(ip_header_options1[1]),
        .O(\source_mac[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08000000AAAAAAAA)) 
    \source_mac[33]_i_3 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\source_mac[47]_i_5_n_0 ),
        .I2(\source_mac[45]_i_4_n_0 ),
        .I3(\source_mac[33]_i_2_n_0 ),
        .I4(\state[3]_i_6_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\source_mac[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[34]_i_1 
       (.I0(\source_mac[39]_i_3_n_0 ),
        .I1(\source_mac[38]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\source_mac[35]_i_2_n_0 ),
        .I4(\source_mac[35]_i_3_n_0 ),
        .I5(source_mac[34]),
        .O(\source_mac[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[35]_i_1 
       (.I0(\source_mac[39]_i_3_n_0 ),
        .I1(\source_mac[39]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\source_mac[35]_i_2_n_0 ),
        .I4(\source_mac[35]_i_3_n_0 ),
        .I5(source_mac[35]),
        .O(\source_mac[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \source_mac[35]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .O(\source_mac[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08000000AAAAAAAA)) 
    \source_mac[35]_i_3 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\source_mac[47]_i_5_n_0 ),
        .I2(\source_mac[45]_i_4_n_0 ),
        .I3(\source_mac[35]_i_2_n_0 ),
        .I4(\state[3]_i_6_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\source_mac[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[36]_i_1 
       (.I0(\source_mac[39]_i_3_n_0 ),
        .I1(\source_mac[38]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\source_mac[37]_i_2_n_0 ),
        .I4(\source_mac[37]_i_3_n_0 ),
        .I5(source_mac[36]),
        .O(\source_mac[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[37]_i_1 
       (.I0(\source_mac[39]_i_3_n_0 ),
        .I1(\source_mac[39]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\source_mac[37]_i_2_n_0 ),
        .I4(\source_mac[37]_i_3_n_0 ),
        .I5(source_mac[37]),
        .O(\source_mac[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \source_mac[37]_i_2 
       (.I0(\bit_count_reg[1]_rep_n_0 ),
        .I1(ip_header_options1[1]),
        .O(\source_mac[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08000000AAAAAAAA)) 
    \source_mac[37]_i_3 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\source_mac[47]_i_5_n_0 ),
        .I2(\source_mac[45]_i_4_n_0 ),
        .I3(\source_mac[37]_i_2_n_0 ),
        .I4(\state[3]_i_6_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\source_mac[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[38]_i_1 
       (.I0(\source_mac[39]_i_3_n_0 ),
        .I1(\source_mac[38]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(\source_mac[39]_i_4_n_0 ),
        .I5(source_mac[38]),
        .O(\source_mac[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \source_mac[38]_i_2 
       (.I0(eth_rxd[0]),
        .I1(\source_mac[45]_i_4_n_0 ),
        .O(\source_mac[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \source_mac[39]_i_1 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_read_done[6]_i_2_n_0 ),
        .I2(\source_mac[39]_i_2_n_0 ),
        .I3(\source_mac[39]_i_3_n_0 ),
        .I4(\source_mac[39]_i_4_n_0 ),
        .I5(source_mac[39]),
        .O(\source_mac[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \source_mac[39]_i_2 
       (.I0(eth_rxd[1]),
        .I1(\source_mac[45]_i_4_n_0 ),
        .O(\source_mac[39]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \source_mac[39]_i_3 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .O(\source_mac[39]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h08000000AAAAAAAA)) 
    \source_mac[39]_i_4 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\source_mac[47]_i_5_n_0 ),
        .I2(\source_mac[45]_i_4_n_0 ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(\state[3]_i_6_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\source_mac[39]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[3]_i_1 
       (.I0(\source_mac[7]_i_2_n_0 ),
        .I1(\source_mac[39]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\source_mac[35]_i_2_n_0 ),
        .I4(\source_mac[3]_i_2_n_0 ),
        .I5(source_mac[3]),
        .O(\source_mac[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \source_mac[3]_i_2 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\source_mac[45]_i_4_n_0 ),
        .I2(\source_mac[35]_i_2_n_0 ),
        .I3(\state[3]_i_6_n_0 ),
        .I4(\source_mac[15]_i_3_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\source_mac[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \source_mac[40]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\source_mac[41]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[41]_i_3_n_0 ),
        .I5(source_mac[40]),
        .O(\source_mac[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \source_mac[41]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\source_mac[41]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[41]_i_3_n_0 ),
        .I5(source_mac[41]),
        .O(\source_mac[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \source_mac[41]_i_2 
       (.I0(\source_mac[45]_i_4_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .I4(\byte_count_reg_n_0_[1] ),
        .O(\source_mac[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200000002020202)) 
    \source_mac[41]_i_3 
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\source_mac[47]_i_5_n_0 ),
        .I4(\source_mac[41]_i_2_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\source_mac[41]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \source_mac[42]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\source_mac[43]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[43]_i_3_n_0 ),
        .I5(source_mac[42]),
        .O(\source_mac[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \source_mac[43]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\source_mac[43]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[43]_i_3_n_0 ),
        .I5(source_mac[43]),
        .O(\source_mac[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \source_mac[43]_i_2 
       (.I0(\source_mac[45]_i_4_n_0 ),
        .I1(ip_header_options1[2]),
        .I2(\bit_count_reg[0]_rep_n_0 ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .I4(\byte_count_reg_n_0_[1] ),
        .O(\source_mac[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200000002020202)) 
    \source_mac[43]_i_3 
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\source_mac[47]_i_5_n_0 ),
        .I4(\source_mac[43]_i_2_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\source_mac[43]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \source_mac[44]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\source_mac[45]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[45]_i_3_n_0 ),
        .I5(source_mac[44]),
        .O(\source_mac[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \source_mac[45]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\source_mac[45]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[45]_i_3_n_0 ),
        .I5(source_mac[45]),
        .O(\source_mac[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \source_mac[45]_i_2 
       (.I0(\source_mac[45]_i_4_n_0 ),
        .I1(\bit_count_reg[0]_rep_n_0 ),
        .I2(ip_header_options1[2]),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .I4(\byte_count_reg_n_0_[1] ),
        .O(\source_mac[45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200000002020202)) 
    \source_mac[45]_i_3 
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\source_mac[47]_i_5_n_0 ),
        .I4(\source_mac[45]_i_2_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\source_mac[45]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFEEF)) 
    \source_mac[45]_i_4 
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .O(\source_mac[45]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \source_mac[46]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\source_mac[47]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[47]_i_3_n_0 ),
        .I5(source_mac[46]),
        .O(\source_mac[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \source_mac[47]_i_1 
       (.I0(\source_mac[47]_i_2_n_0 ),
        .I1(eth_rxd[1]),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[47]_i_3_n_0 ),
        .I5(source_mac[47]),
        .O(\source_mac[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000060000000000)) 
    \source_mac[47]_i_2 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\source_mac[47]_i_4_n_0 ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(\byte_count_reg[0]_rep__1_n_0 ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(\source_mac[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200000002020202)) 
    \source_mac[47]_i_3 
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\source_mac[47]_i_2_n_0 ),
        .I4(\source_mac[47]_i_5_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\source_mac[47]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \source_mac[47]_i_4 
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .O(\source_mac[47]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \source_mac[47]_i_5 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(start_crc_i_2_n_0),
        .I4(\byte_read_done[12]_i_5_n_0 ),
        .I5(\byte_count_reg_n_0_[4] ),
        .O(\source_mac[47]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[4]_i_1 
       (.I0(\source_mac[7]_i_2_n_0 ),
        .I1(\source_mac[38]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\source_mac[37]_i_2_n_0 ),
        .I4(\source_mac[5]_i_2_n_0 ),
        .I5(source_mac[4]),
        .O(\source_mac[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[5]_i_1 
       (.I0(\source_mac[7]_i_2_n_0 ),
        .I1(\source_mac[39]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\source_mac[37]_i_2_n_0 ),
        .I4(\source_mac[5]_i_2_n_0 ),
        .I5(source_mac[5]),
        .O(\source_mac[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \source_mac[5]_i_2 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\source_mac[45]_i_4_n_0 ),
        .I2(\source_mac[37]_i_2_n_0 ),
        .I3(\state[3]_i_6_n_0 ),
        .I4(\source_mac[15]_i_3_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\source_mac[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \source_mac[6]_i_1 
       (.I0(\source_mac[7]_i_2_n_0 ),
        .I1(\source_mac[38]_i_2_n_0 ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(\source_mac[7]_i_3_n_0 ),
        .I5(source_mac[6]),
        .O(\source_mac[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \source_mac[7]_i_1 
       (.I0(\source_mac[7]_i_2_n_0 ),
        .I1(\byte_count_reg[0]_rep__1_n_0 ),
        .I2(\byte_read_done[6]_i_2_n_0 ),
        .I3(\source_mac[39]_i_2_n_0 ),
        .I4(\source_mac[7]_i_3_n_0 ),
        .I5(source_mac[7]),
        .O(\source_mac[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \source_mac[7]_i_2 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .O(\source_mac[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \source_mac[7]_i_3 
       (.I0(\source_mac[31]_i_3_n_0 ),
        .I1(\source_mac[45]_i_4_n_0 ),
        .I2(\byte_read_done[6]_i_2_n_0 ),
        .I3(\state[3]_i_6_n_0 ),
        .I4(\source_mac[15]_i_3_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\source_mac[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \source_mac[8]_i_1 
       (.I0(eth_rxd[0]),
        .I1(\source_mac[41]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[9]_i_2_n_0 ),
        .I5(source_mac[8]),
        .O(\source_mac[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \source_mac[9]_i_1 
       (.I0(eth_rxd[1]),
        .I1(\source_mac[41]_i_2_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep__0_n_0 ),
        .I4(\source_mac[9]_i_2_n_0 ),
        .I5(source_mac[9]),
        .O(\source_mac[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020002020202)) 
    \source_mac[9]_i_2 
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\source_mac[41]_i_2_n_0 ),
        .I4(\source_mac[15]_i_3_n_0 ),
        .I5(\state_reg[1]_rep__0_n_0 ),
        .O(\source_mac[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[0]_i_1_n_0 ),
        .Q(source_mac[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[10]_i_1_n_0 ),
        .Q(source_mac[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[11]_i_1_n_0 ),
        .Q(source_mac[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[12]_i_1_n_0 ),
        .Q(source_mac[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[13]_i_1_n_0 ),
        .Q(source_mac[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[14]_i_1_n_0 ),
        .Q(source_mac[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[15]_i_1_n_0 ),
        .Q(source_mac[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[16] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[16]_i_1_n_0 ),
        .Q(source_mac[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[17] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[17]_i_1_n_0 ),
        .Q(source_mac[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[18] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[18]_i_1_n_0 ),
        .Q(source_mac[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[19] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[19]_i_1_n_0 ),
        .Q(source_mac[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[1]_i_1_n_0 ),
        .Q(source_mac[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[20] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[20]_i_1_n_0 ),
        .Q(source_mac[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[21] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[21]_i_1_n_0 ),
        .Q(source_mac[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[22] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[22]_i_1_n_0 ),
        .Q(source_mac[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[23] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[23]_i_1_n_0 ),
        .Q(source_mac[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[24] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[24]_i_1_n_0 ),
        .Q(source_mac[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[25] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[25]_i_1_n_0 ),
        .Q(source_mac[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[26] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[26]_i_1_n_0 ),
        .Q(source_mac[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[27] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[27]_i_1_n_0 ),
        .Q(source_mac[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[28] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[28]_i_1_n_0 ),
        .Q(source_mac[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[29] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[29]_i_1_n_0 ),
        .Q(source_mac[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[2]_i_1_n_0 ),
        .Q(source_mac[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[30] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[30]_i_1_n_0 ),
        .Q(source_mac[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[31] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[31]_i_1_n_0 ),
        .Q(source_mac[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[32] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[32]_i_1_n_0 ),
        .Q(source_mac[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[33] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[33]_i_1_n_0 ),
        .Q(source_mac[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[34] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[34]_i_1_n_0 ),
        .Q(source_mac[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[35] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[35]_i_1_n_0 ),
        .Q(source_mac[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[36] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[36]_i_1_n_0 ),
        .Q(source_mac[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[37] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[37]_i_1_n_0 ),
        .Q(source_mac[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[38] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[38]_i_1_n_0 ),
        .Q(source_mac[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[39] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[39]_i_1_n_0 ),
        .Q(source_mac[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[3]_i_1_n_0 ),
        .Q(source_mac[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[40] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[40]_i_1_n_0 ),
        .Q(source_mac[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[41] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[41]_i_1_n_0 ),
        .Q(source_mac[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[42] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[42]_i_1_n_0 ),
        .Q(source_mac[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[43] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[43]_i_1_n_0 ),
        .Q(source_mac[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[44] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[44]_i_1_n_0 ),
        .Q(source_mac[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[45] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[45]_i_1_n_0 ),
        .Q(source_mac[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[46] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[46]_i_1_n_0 ),
        .Q(source_mac[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[47] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[47]_i_1_n_0 ),
        .Q(source_mac[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[4]_i_1_n_0 ),
        .Q(source_mac[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[5]_i_1_n_0 ),
        .Q(source_mac[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[6]_i_1_n_0 ),
        .Q(source_mac[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[7]_i_1_n_0 ),
        .Q(source_mac[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[8]_i_1_n_0 ),
        .Q(source_mac[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \source_mac_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\source_mac[9]_i_1_n_0 ),
        .Q(source_mac[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDF)) 
    \source_port[15]_i_1 
       (.I0(\byte_read_done_reg_n_0_[10] ),
        .I1(arp_request_expected),
        .I2(eth_protocol_expected),
        .O(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[0]),
        .Q(source_port[0]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[10]),
        .Q(source_port[10]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[11]),
        .Q(source_port[11]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[12]),
        .Q(source_port[12]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[13]),
        .Q(source_port[13]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[14]),
        .Q(source_port[14]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[15]),
        .Q(source_port[15]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[1]),
        .Q(source_port[1]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[2]),
        .Q(source_port[2]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[3]),
        .Q(source_port[3]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[4]),
        .Q(source_port[4]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[5]),
        .Q(source_port[5]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[6]),
        .Q(source_port[6]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[7]),
        .Q(source_port[7]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[8]),
        .Q(source_port[8]),
        .R(\source_port[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \source_port_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes10[9]),
        .Q(source_port[9]),
        .R(\source_port[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
    start_crc_i_1
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(start_crc_i_2_n_0),
        .I4(start_crc0),
        .I5(start_crc_reg_n_0),
        .O(start_crc_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    start_crc_i_2
       (.I0(eth_crsdv),
        .I1(eth_rxerr),
        .O(start_crc_i_2_n_0));
  LUT6 #(
    .INIT(64'h00002A0000AA2AAA)) 
    start_crc_i_3
       (.I0(\byte_count[10]_i_11_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(start_crc_i_4_n_0),
        .I5(start_crc_i_5_n_0),
        .O(start_crc0));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    start_crc_i_4
       (.I0(start_crc2),
        .I1(\byte_read_done[6]_i_2_n_0 ),
        .I2(start_crc024_in),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(start_crc_i_6_n_0),
        .O(start_crc_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h55400440)) 
    start_crc_i_5
       (.I0(stop_crc_i_4_n_0),
        .I1(start_crc_i_2_n_0),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .O(start_crc_i_5_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    start_crc_i_6
       (.I0(\state[0]_i_9_n_0 ),
        .I1(start_crc1),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(start_crc277_in),
        .I5(\byte_read_done[6]_i_2_n_0 ),
        .O(start_crc_i_6_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    start_crc_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(start_crc_i_1_n_0),
        .Q(start_crc_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \state[0]_i_10 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\byte_count_reg[0]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(ip_header_options1[1]),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(\byte_read_done[3]_i_4_n_0 ),
        .O(\state[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \state[0]_i_11 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[4] ),
        .I5(\byte_read_done[12]_i_5_n_0 ),
        .O(\state[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4040454055555555)) 
    \state[0]_i_1__1 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg[0]_i_2_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state[0]_i_3_n_0 ),
        .I4(\state[0]_i_4__0_n_0 ),
        .I5(\state[0]_i_5_n_0 ),
        .O(\state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[0]_i_3 
       (.I0(eth_rxd[0]),
        .I1(\state_reg[1]_rep_n_0 ),
        .O(\state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state[0]_i_4__0 
       (.I0(eth_rxd[1]),
        .I1(start_crc_i_2_n_0),
        .O(\state[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDFDDDFDFDFDDDF)) 
    \state[0]_i_5 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state[0]_i_8_n_0 ),
        .I3(\state[1]_i_9_n_0 ),
        .I4(\state[1]_i_10_n_0 ),
        .I5(\state[2]_i_6_n_0 ),
        .O(\state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFFFEFAAAAAAAA)) 
    \state[0]_i_6 
       (.I0(\state[1]_i_7_n_0 ),
        .I1(\state[0]_i_9_n_0 ),
        .I2(start_crc1),
        .I3(start_crc277_in),
        .I4(\byte_read_done[6]_i_2_n_0 ),
        .I5(valid_data_byte_read_i_3_n_0),
        .O(\state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBAAAAAAABAAABAAA)) 
    \state[0]_i_7 
       (.I0(\state[0]_i_10_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\byte_read_done[3]_i_3_n_0 ),
        .I3(start_crc024_in),
        .I4(\byte_read_done[6]_i_2_n_0 ),
        .I5(start_crc2),
        .O(\state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \state[0]_i_8 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg[0]_rep__0_n_0 ),
        .I2(\state[0]_i_11_n_0 ),
        .I3(\dest_mac[39]_i_4_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\eth_prot_type[15]_i_4_n_0 ),
        .O(\state[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \state[0]_i_9 
       (.I0(\zero_counter_reg_n_0_[3] ),
        .I1(\zero_counter_reg_n_0_[1] ),
        .I2(\zero_counter_reg_n_0_[0] ),
        .I3(\zero_counter_reg_n_0_[2] ),
        .I4(\zero_counter_reg_n_0_[4] ),
        .O(\state[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_10 
       (.I0(\data_counter_max_reg_n_0_[4] ),
        .I1(\data_counter_max_reg_n_0_[1] ),
        .I2(\data_counter_max_reg_n_0_[2] ),
        .I3(\data_counter_max_reg_n_0_[3] ),
        .I4(\data_counter_max_reg_n_0_[0] ),
        .I5(\zero_counter[4]_i_5_n_0 ),
        .O(\state[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0005890089000089)) 
    \state[1]_i_11 
       (.I0(\byte_count_reg_n_0_[10] ),
        .I1(\data_counter_max_reg_n_0_[10] ),
        .I2(\state[1]_i_10_n_0 ),
        .I3(\data_counter_max_reg_n_0_[9] ),
        .I4(valid_data_byte_read_i_18_n_0),
        .I5(\byte_count_reg_n_0_[9] ),
        .O(\state[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hD22D0000)) 
    \state[1]_i_12 
       (.I0(valid_data_byte_read_i_19_n_0),
        .I1(\data_counter_max_reg_n_0_[7] ),
        .I2(\data_counter_max_reg_n_0_[8] ),
        .I3(\byte_count_reg_n_0_[8] ),
        .I4(\state[1]_i_15_n_0 ),
        .O(\state[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8888888222222228)) 
    \state[1]_i_13 
       (.I0(\state[1]_i_16_n_0 ),
        .I1(\data_counter_max_reg_n_0_[3] ),
        .I2(\data_counter_max_reg_n_0_[2] ),
        .I3(\data_counter_max_reg_n_0_[0] ),
        .I4(\data_counter_max_reg_n_0_[1] ),
        .I5(\byte_count_reg_n_0_[3] ),
        .O(\state[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0900009000600900)) 
    \state[1]_i_14 
       (.I0(\data_counter_max_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg[0]_rep__1_n_0 ),
        .I3(\data_counter_max_reg_n_0_[0] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\data_counter_max_reg_n_0_[1] ),
        .O(\state[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9090069009099009)) 
    \state[1]_i_15 
       (.I0(\data_counter_max_reg_n_0_[7] ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\data_counter_max_reg_n_0_[6] ),
        .I3(valid_data_byte_read_i_20_n_0),
        .I4(\data_counter_max_reg_n_0_[5] ),
        .I5(\byte_count_reg_n_0_[6] ),
        .O(\state[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h09609009)) 
    \state[1]_i_16 
       (.I0(\data_counter_max_reg_n_0_[5] ),
        .I1(\byte_count_reg_n_0_[5] ),
        .I2(valid_data_byte_read_i_21_n_0),
        .I3(\data_counter_max_reg_n_0_[4] ),
        .I4(\byte_count_reg_n_0_[4] ),
        .O(\state[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5555445455555555)) 
    \state[1]_i_1__1 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state[1]_i_2_n_0 ),
        .I3(\state[1]_i_3_n_0 ),
        .I4(\state[1]_i_4_n_0 ),
        .I5(\state[1]_i_5_n_0 ),
        .O(\state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \state[1]_i_2 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(start_crc_i_2_n_0),
        .O(\state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_3 
       (.I0(eth_rxd[0]),
        .I1(eth_rxd[1]),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A888A888888888)) 
    \state[1]_i_4 
       (.I0(\state[1]_i_6_n_0 ),
        .I1(\state[1]_i_7_n_0 ),
        .I2(start_crc1),
        .I3(start_crc277_in),
        .I4(\byte_read_done[6]_i_2_n_0 ),
        .I5(valid_data_byte_read_i_3_n_0),
        .O(\state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFBBBFAAAABBBF)) 
    \state[1]_i_5 
       (.I0(\byte_read_done[11]_i_3_n_0 ),
        .I1(\state[1]_i_9_n_0 ),
        .I2(\state[2]_i_6_n_0 ),
        .I3(\state[1]_i_10_n_0 ),
        .I4(start_crc_i_2_n_0),
        .I5(\state_reg_n_0_[0] ),
        .O(\state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_6 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg[1]_rep_n_0 ),
        .O(\state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0202000200020002)) 
    \state[1]_i_7 
       (.I0(\byte_read_done[3]_i_3_n_0 ),
        .I1(\byte_count_extra_reg[5]_i_4_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(bit_count2),
        .I4(ip_header_options1[1]),
        .I5(\bit_count_reg[1]_rep_n_0 ),
        .O(\state[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h80888888)) 
    \state[1]_i_9 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\byte_read_done[3]_i_3_n_0 ),
        .I2(\dest_mac[12]_i_4_n_0 ),
        .I3(ip_extra_options),
        .I4(\bytes04[15]_i_4_n_0 ),
        .O(\state[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5555445455555555)) 
    \state[1]_rep_i_1 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state[1]_i_2_n_0 ),
        .I3(\state[1]_i_3_n_0 ),
        .I4(\state[1]_i_4_n_0 ),
        .I5(\state[1]_i_5_n_0 ),
        .O(\state[1]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555445455555555)) 
    \state[1]_rep_i_1__0 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state[1]_i_2_n_0 ),
        .I3(\state[1]_i_3_n_0 ),
        .I4(\state[1]_i_4_n_0 ),
        .I5(\state[1]_i_5_n_0 ),
        .O(\state[1]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555445455555555)) 
    \state[1]_rep_i_1__1 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state[1]_i_2_n_0 ),
        .I3(\state[1]_i_3_n_0 ),
        .I4(\state[1]_i_4_n_0 ),
        .I5(\state[1]_i_5_n_0 ),
        .O(\state[1]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h030306000800040C)) 
    \state[2]_i_10 
       (.I0(\byte_read_done[6]_i_2_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_read_done[12]_i_5_n_0 ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(\byte_count_reg_n_0_[3] ),
        .O(\state[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5454545455545454)) 
    \state[2]_i_1__0 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state[2]_i_2_n_0 ),
        .I2(\state[2]_i_3_n_0 ),
        .I3(\state[2]_i_4_n_0 ),
        .I4(\state[2]_i_5__0_n_0 ),
        .I5(\state_reg[1]_rep_n_0 ),
        .O(\state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0101010103000000)) 
    \state[2]_i_2 
       (.I0(\state[2]_i_6_n_0 ),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\state[2]_i_8_n_0 ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(ip_extra_options),
        .I5(\state[2]_i_9__0_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0888888800808080)) 
    \state[2]_i_3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state[3]_i_6_n_0 ),
        .I4(\state[3]_i_7_n_0 ),
        .I5(\byte_read_done[3]_i_3_n_0 ),
        .O(\state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hFFFFFF70)) 
    \state[2]_i_4 
       (.I0(\bit_count_reg[1]_rep_n_0 ),
        .I1(ip_header_options1[1]),
        .I2(bit_count2),
        .I3(\state_reg_n_0_[0] ),
        .I4(\byte_count_extra_reg[5]_i_4_n_0 ),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \state[2]_i_5__0 
       (.I0(unknown_request1_reg_n_0),
        .I1(unknown_request4_reg_n_0),
        .I2(unknown_request3_reg_n_0),
        .I3(unknown_request2),
        .I4(start_crc_i_2_n_0),
        .I5(\state_reg_n_0_[2] ),
        .O(\state[2]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \state[2]_i_6 
       (.I0(\state[2]_i_10_n_0 ),
        .I1(\byte_count[1]_i_7_n_0 ),
        .I2(\byte_count_reg[0]_rep__0_n_0 ),
        .O(\state[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \state[2]_i_7 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .O(\state[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \state[2]_i_8 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\byte_read_done[3]_i_3_n_0 ),
        .O(\state[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \state[2]_i_9__0 
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_read_done[12]_i_5_n_0 ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .O(\state[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFDFDFCFFFDFD)) 
    \state[3]_i_1 
       (.I0(\state[3]_i_3_n_0 ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state[3]_i_4_n_0 ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state[3]_i_5_n_0 ),
        .O(state));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFA80)) 
    \state[3]_i_10 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\byte_count[10]_i_17_n_0 ),
        .I2(start_crc_i_2_n_0),
        .I3(\state_reg_n_0_[0] ),
        .O(\state[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF7FFFFFFFFF)) 
    \state[3]_i_13 
       (.I0(\state[3]_i_27_n_0 ),
        .I1(\state[3]_i_28_n_0 ),
        .I2(\byte_count_extra[4]_i_2_n_0 ),
        .I3(\state[3]_i_29_n_0 ),
        .I4(\byte_count_extra_reg[5]_i_4_n_0 ),
        .I5(bit_count2),
        .O(\state[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \state[3]_i_14 
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_read_done[12]_i_5_n_0 ),
        .I3(\byte_count_reg_n_0_[2] ),
        .O(\state[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h337F)) 
    \state[3]_i_15 
       (.I0(\byte_read_done[6]_i_2_n_0 ),
        .I1(\byte_read_done[3]_i_3_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_read_done[3]_i_4_n_0 ),
        .O(\state[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[3]_i_16 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_read_done[12]_i_5_n_0 ),
        .O(\state[3]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \state[3]_i_18 
       (.I0(\state[0]_i_9_n_0 ),
        .I1(\byte_count_reg_n_0_[9] ),
        .I2(\byte_count_reg_n_0_[8] ),
        .O(\state[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \state[3]_i_19 
       (.I0(\byte_count_reg_n_0_[10] ),
        .I1(\zero_counter_reg_n_0_[4] ),
        .I2(\zero_counter_reg_n_0_[2] ),
        .I3(\zero_counter_reg_n_0_[0] ),
        .I4(\zero_counter_reg_n_0_[1] ),
        .I5(\zero_counter_reg_n_0_[3] ),
        .O(\state[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \state[3]_i_2 
       (.I0(\state[3]_i_6_n_0 ),
        .I1(\state[3]_i_7_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg[1]_rep_n_0 ),
        .I5(\state_reg_n_0_[3] ),
        .O(\state[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \state[3]_i_20 
       (.I0(\state[0]_i_9_n_0 ),
        .I1(\byte_count_reg_n_0_[8] ),
        .I2(\byte_count_reg_n_0_[9] ),
        .O(\state[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h4147)) 
    \state[3]_i_21 
       (.I0(\byte_count_extra_reg_n_0_[3] ),
        .I1(ip_options_count_max[3]),
        .I2(ip_options_count_max[2]),
        .I3(\byte_count_extra_reg_n_0_[2] ),
        .O(\state[3]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_22 
       (.I0(\byte_count_extra_reg_n_0_[0] ),
        .I1(\byte_count_extra_reg_n_0_[1] ),
        .O(\state[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_23 
       (.I0(ip_options_count_max[5]),
        .I1(ip_options_count_max[4]),
        .I2(ip_options_count_max[3]),
        .I3(ip_options_count_max[2]),
        .O(\state[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    \state[3]_i_24 
       (.I0(ip_options_count_max[5]),
        .I1(\byte_count_extra_reg_n_0_[5] ),
        .I2(ip_options_count_max[4]),
        .I3(ip_options_count_max[3]),
        .I4(ip_options_count_max[2]),
        .I5(\byte_count_extra_reg_n_0_[4] ),
        .O(\state[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h0690)) 
    \state[3]_i_25 
       (.I0(ip_options_count_max[3]),
        .I1(\byte_count_extra_reg_n_0_[3] ),
        .I2(ip_options_count_max[2]),
        .I3(\byte_count_extra_reg_n_0_[2] ),
        .O(\state[3]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \state[3]_i_26 
       (.I0(\byte_count_extra_reg_n_0_[1] ),
        .I1(\byte_count_extra_reg_n_0_[0] ),
        .O(\state[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    \state[3]_i_27 
       (.I0(ip_options_count_max[5]),
        .I1(\byte_count_extra_reg_n_0_[5] ),
        .I2(ip_options_count_max[4]),
        .I3(ip_options_count_max[3]),
        .I4(ip_options_count_max[2]),
        .I5(\byte_count_extra_reg_n_0_[4] ),
        .O(\state[3]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h0690)) 
    \state[3]_i_28 
       (.I0(ip_options_count_max[3]),
        .I1(\byte_count_extra_reg_n_0_[3] ),
        .I2(ip_options_count_max[2]),
        .I3(\byte_count_extra_reg_n_0_[2] ),
        .O(\state[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \state[3]_i_29 
       (.I0(ip_options_count_max[2]),
        .I1(ip_options_count_max[3]),
        .I2(ip_options_count_max[4]),
        .I3(ip_options_count_max[5]),
        .O(\state[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000077F70000)) 
    \state[3]_i_3 
       (.I0(\state_reg[1]_rep_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state[3]_i_8_n_0 ),
        .I3(\state[3]_i_9_n_0 ),
        .I4(\state[3]_i_10_n_0 ),
        .I5(\state[0]_i_3_n_0 ),
        .O(\state[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \state[3]_i_30 
       (.I0(\state[0]_i_9_n_0 ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\byte_count_reg_n_0_[6] ),
        .O(\state[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h1F01)) 
    \state[3]_i_31 
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\state[3]_i_38_n_0 ),
        .I2(\byte_count_reg_n_0_[5] ),
        .I3(\state[0]_i_9_n_0 ),
        .O(\state[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h55540001FD555403)) 
    \state[3]_i_32 
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\zero_counter_reg_n_0_[1] ),
        .I2(\zero_counter_reg_n_0_[0] ),
        .I3(\zero_counter_reg_n_0_[2] ),
        .I4(\zero_counter_reg_n_0_[3] ),
        .I5(\byte_count_reg_n_0_[2] ),
        .O(\state[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h0D13)) 
    \state[3]_i_33 
       (.I0(\byte_count_reg[0]_rep_n_0 ),
        .I1(\zero_counter_reg_n_0_[0] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\zero_counter_reg_n_0_[1] ),
        .O(\state[3]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \state[3]_i_34 
       (.I0(\state[0]_i_9_n_0 ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\byte_count_reg_n_0_[6] ),
        .O(\state[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \state[3]_i_35 
       (.I0(\state[0]_i_9_n_0 ),
        .I1(\byte_count_reg_n_0_[5] ),
        .I2(\state[3]_i_38_n_0 ),
        .I3(\byte_count_reg_n_0_[4] ),
        .O(\state[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    \state[3]_i_36 
       (.I0(\zero_counter_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\zero_counter_reg_n_0_[2] ),
        .I3(\zero_counter_reg_n_0_[1] ),
        .I4(\zero_counter_reg_n_0_[0] ),
        .I5(\byte_count_reg_n_0_[2] ),
        .O(\state[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h0690)) 
    \state[3]_i_37 
       (.I0(\zero_counter_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\zero_counter_reg_n_0_[0] ),
        .I3(\byte_count_reg[0]_rep_n_0 ),
        .O(\state[3]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \state[3]_i_38 
       (.I0(\zero_counter_reg_n_0_[2] ),
        .I1(\zero_counter_reg_n_0_[0] ),
        .I2(\zero_counter_reg_n_0_[1] ),
        .I3(\zero_counter_reg_n_0_[3] ),
        .I4(\zero_counter_reg_n_0_[4] ),
        .O(\state[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h40404040C000C0C0)) 
    \state[3]_i_4 
       (.I0(\byte_read_done[3]_i_4_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(start_crc2),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4C404C4C40404040)) 
    \state[3]_i_5 
       (.I0(start_crc277_in),
        .I1(\byte_read_done[3]_i_3_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\byte_read_done[6]_i_2_n_0 ),
        .I4(bit_count2),
        .I5(\state[3]_i_13_n_0 ),
        .O(\state[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[3]_i_6 
       (.I0(\byte_count_reg[0]_rep__1_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .O(\state[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[3]_i_7 
       (.I0(ip_header_options1[1]),
        .I1(\bit_count_reg[1]_rep_n_0 ),
        .I2(\byte_read_done[3]_i_4_n_0 ),
        .O(\state[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hEBABEBBB)) 
    \state[3]_i_8 
       (.I0(\byte_read_done[12]_i_5_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .O(\state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEFEFEFFFF)) 
    \state[3]_i_9 
       (.I0(\byte_read_done[1]_i_4_n_0 ),
        .I1(\state[3]_i_14_n_0 ),
        .I2(\state[3]_i_15_n_0 ),
        .I3(\state[3]_i_16_n_0 ),
        .I4(\state[2]_i_9__0_n_0 ),
        .I5(\byte_read_done[6]_i_2_n_0 ),
        .O(\state[3]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \state_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(state),
        .CLR(\state_reg[3]_0 ),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[0] ));
  MUXF7 \state_reg[0]_i_2 
       (.I0(\state[0]_i_6_n_0 ),
        .I1(\state[0]_i_7_n_0 ),
        .O(\state_reg[0]_i_2_n_0 ),
        .S(\state_reg[1]_rep_n_0 ));
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \state_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(state),
        .CLR(\state_reg[3]_0 ),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[1] ));
  CARRY4 \state_reg[1]_i_8 
       (.CI(1'b0),
        .CO({start_crc1,\state_reg[1]_i_8_n_1 ,\state_reg[1]_i_8_n_2 ,\state_reg[1]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state_reg[1]_i_8_O_UNCONNECTED [3:0]),
        .S({\state[1]_i_11_n_0 ,\state[1]_i_12_n_0 ,\state[1]_i_13_n_0 ,\state[1]_i_14_n_0 }));
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \state_reg[1]_rep 
       (.C(\addr_count_reg[1]_0 ),
        .CE(state),
        .CLR(\state_reg[3]_0 ),
        .D(\state[1]_rep_i_1_n_0 ),
        .Q(\state_reg[1]_rep_n_0 ));
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \state_reg[1]_rep__0 
       (.C(\addr_count_reg[1]_0 ),
        .CE(state),
        .CLR(\state_reg[3]_0 ),
        .D(\state[1]_rep_i_1__0_n_0 ),
        .Q(\state_reg[1]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \state_reg[1]_rep__1 
       (.C(\addr_count_reg[1]_0 ),
        .CE(state),
        .CLR(\state_reg[3]_0 ),
        .D(\state[1]_rep_i_1__1_n_0 ),
        .Q(\state_reg[1]_rep__1_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \state_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(state),
        .CLR(\state_reg[3]_0 ),
        .D(\state[2]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \state_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(state),
        .CLR(\state_reg[3]_0 ),
        .D(\state[3]_i_2_n_0 ),
        .Q(\state_reg_n_0_[3] ));
  CARRY4 \state_reg[3]_i_11 
       (.CI(\state_reg[3]_i_17_n_0 ),
        .CO({\NLW_state_reg[3]_i_11_CO_UNCONNECTED [3:2],start_crc2,\state_reg[3]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\state[3]_i_18_n_0 }),
        .O(\NLW_state_reg[3]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\state[3]_i_19_n_0 ,\state[3]_i_20_n_0 }));
  CARRY4 \state_reg[3]_i_12 
       (.CI(1'b0),
        .CO({bit_count2,\state_reg[3]_i_12_n_1 ,\state_reg[3]_i_12_n_2 ,\state_reg[3]_i_12_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,\byte_count_extra[5]_i_9_n_0 ,\state[3]_i_21_n_0 ,\state[3]_i_22_n_0 }),
        .O(\NLW_state_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\state[3]_i_23_n_0 ,\state[3]_i_24_n_0 ,\state[3]_i_25_n_0 ,\state[3]_i_26_n_0 }));
  CARRY4 \state_reg[3]_i_17 
       (.CI(1'b0),
        .CO({\state_reg[3]_i_17_n_0 ,\state_reg[3]_i_17_n_1 ,\state_reg[3]_i_17_n_2 ,\state_reg[3]_i_17_n_3 }),
        .CYINIT(1'b1),
        .DI({\state[3]_i_30_n_0 ,\state[3]_i_31_n_0 ,\state[3]_i_32_n_0 ,\state[3]_i_33_n_0 }),
        .O(\NLW_state_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\state[3]_i_34_n_0 ,\state[3]_i_35_n_0 ,\state[3]_i_36_n_0 ,\state[3]_i_37_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    stop_crc_i_1
       (.I0(stop_crc_i_2_n_0),
        .I1(stop_crc_i_3_n_0),
        .I2(\byte_count[10]_i_11_n_0 ),
        .I3(udp_datasum_done14_out),
        .O(stop_crc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h54475777)) 
    stop_crc_i_2
       (.I0(\byte_read_done[3]_i_3_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(start_crc_i_2_n_0),
        .O(stop_crc_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000FFFAABFFBBF)) 
    stop_crc_i_3
       (.I0(stop_crc_i_4_n_0),
        .I1(start_crc_i_2_n_0),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(\state_reg_n_0_[2] ),
        .O(stop_crc_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    stop_crc_i_4
       (.I0(\state[0]_i_3_n_0 ),
        .I1(eth_rxd[1]),
        .O(stop_crc_i_4_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    stop_crc_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(stop_crc_i_1_n_0),
        .Q(udp_datasum_done14_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \temp_data[0]_i_1 
       (.I0(eth_rstn),
        .I1(\temp_data[1]_i_2_n_0 ),
        .I2(\temp_data[4]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(temp_data[0]),
        .O(\temp_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \temp_data[1]_i_1 
       (.I0(eth_rstn),
        .I1(\temp_data[1]_i_2_n_0 ),
        .I2(\temp_data[5]_i_3_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(temp_data[1]),
        .O(\temp_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \temp_data[1]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(start_crc277_in),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\temp_data[5]_i_4_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(ip_header_options1[1]),
        .O(\temp_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \temp_data[2]_i_1 
       (.I0(eth_rstn),
        .I1(\temp_data[3]_i_2_n_0 ),
        .I2(\temp_data[6]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(temp_data[2]),
        .O(\temp_data[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDDD00002000)) 
    \temp_data[3]_i_1 
       (.I0(eth_rstn),
        .I1(\temp_data[3]_i_2_n_0 ),
        .I2(\temp_data[7]_i_3_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\bit_count_reg[1]_rep_n_0 ),
        .I5(temp_data[3]),
        .O(\temp_data[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \temp_data[3]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\source_mac[35]_i_2_n_0 ),
        .I4(start_crc277_in),
        .I5(valid_data_byte_read_i_3_n_0),
        .O(\temp_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDD20000000)) 
    \temp_data[4]_i_1 
       (.I0(eth_rstn),
        .I1(\temp_data[5]_i_2_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\temp_data[4]_i_2_n_0 ),
        .I5(temp_data[4]),
        .O(\temp_data[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_data[4]_i_2 
       (.I0(eth_rxd[0]),
        .I1(ip_header_options1[1]),
        .O(\temp_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDD20000000)) 
    \temp_data[5]_i_1 
       (.I0(eth_rstn),
        .I1(\temp_data[5]_i_2_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\temp_data[5]_i_3_n_0 ),
        .I5(temp_data[5]),
        .O(\temp_data[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA2AAAAA)) 
    \temp_data[5]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(start_crc277_in),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\temp_data[5]_i_4_n_0 ),
        .I4(\byte_read_done[3]_i_3_n_0 ),
        .I5(ip_header_options1[1]),
        .O(\temp_data[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_data[5]_i_3 
       (.I0(eth_rxd[1]),
        .I1(ip_header_options1[1]),
        .O(\temp_data[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \temp_data[5]_i_4 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg[1]_rep_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .O(\temp_data[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDD20000000)) 
    \temp_data[6]_i_1 
       (.I0(eth_rstn),
        .I1(\temp_data[7]_i_2_n_0 ),
        .I2(\bit_count_reg[1]_rep_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\temp_data[6]_i_2_n_0 ),
        .I5(temp_data[6]),
        .O(\temp_data[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_data[6]_i_2 
       (.I0(ip_header_options1[1]),
        .I1(eth_rxd[0]),
        .O(\temp_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDD20000000)) 
    \temp_data[7]_i_1 
       (.I0(eth_rstn),
        .I1(\temp_data[7]_i_2_n_0 ),
        .I2(\temp_data[7]_i_3_n_0 ),
        .I3(\bit_count_reg[1]_rep_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(temp_data[7]),
        .O(\temp_data[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    \temp_data[7]_i_2 
       (.I0(\bytes00[15]_i_4_n_0 ),
        .I1(\byte_count[10]_i_18_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\byte_read_done[3]_i_3_n_0 ),
        .O(\temp_data[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_data[7]_i_3 
       (.I0(ip_header_options1[1]),
        .I1(eth_rxd[1]),
        .O(\temp_data[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\temp_data[0]_i_1_n_0 ),
        .Q(temp_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\temp_data[1]_i_1_n_0 ),
        .Q(temp_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\temp_data[2]_i_1_n_0 ),
        .Q(temp_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\temp_data[3]_i_1_n_0 ),
        .Q(temp_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\temp_data[4]_i_1_n_0 ),
        .Q(temp_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\temp_data[5]_i_1_n_0 ),
        .Q(temp_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\temp_data[6]_i_1_n_0 ),
        .Q(temp_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\temp_data[7]_i_1_n_0 ),
        .Q(temp_data[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_data_sum[0]_i_1 
       (.I0(valid_data_byte_read_reg_n_0),
        .I1(start_crc_reg_n_0),
        .O(edge_count_data0));
  LUT3 #(
    .INIT(8'h78)) 
    \udp_data_sum[0]_i_3 
       (.I0(temp_data[3]),
        .I1(edge_count_data__0),
        .I2(udp_data_sum_reg[3]),
        .O(\udp_data_sum[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \udp_data_sum[0]_i_4 
       (.I0(temp_data[2]),
        .I1(edge_count_data__0),
        .I2(udp_data_sum_reg[2]),
        .O(\udp_data_sum[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \udp_data_sum[0]_i_5 
       (.I0(temp_data[1]),
        .I1(edge_count_data__0),
        .I2(udp_data_sum_reg[1]),
        .O(\udp_data_sum[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \udp_data_sum[0]_i_6 
       (.I0(edge_count_data__0),
        .I1(temp_data[0]),
        .I2(udp_data_sum_reg[0]),
        .O(\udp_data_sum[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \udp_data_sum[12]_i_2 
       (.I0(edge_count_data__0),
        .I1(temp_data[7]),
        .I2(udp_data_sum_reg[15]),
        .O(\udp_data_sum[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \udp_data_sum[12]_i_3 
       (.I0(edge_count_data__0),
        .I1(temp_data[6]),
        .I2(udp_data_sum_reg[14]),
        .O(\udp_data_sum[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \udp_data_sum[12]_i_4 
       (.I0(edge_count_data__0),
        .I1(temp_data[5]),
        .I2(udp_data_sum_reg[13]),
        .O(\udp_data_sum[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \udp_data_sum[12]_i_5 
       (.I0(edge_count_data__0),
        .I1(temp_data[4]),
        .I2(udp_data_sum_reg[12]),
        .O(\udp_data_sum[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \udp_data_sum[4]_i_2 
       (.I0(temp_data[7]),
        .I1(edge_count_data__0),
        .I2(udp_data_sum_reg[7]),
        .O(\udp_data_sum[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \udp_data_sum[4]_i_3 
       (.I0(temp_data[6]),
        .I1(edge_count_data__0),
        .I2(udp_data_sum_reg[6]),
        .O(\udp_data_sum[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \udp_data_sum[4]_i_4 
       (.I0(temp_data[5]),
        .I1(edge_count_data__0),
        .I2(udp_data_sum_reg[5]),
        .O(\udp_data_sum[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \udp_data_sum[4]_i_5 
       (.I0(temp_data[4]),
        .I1(edge_count_data__0),
        .I2(udp_data_sum_reg[4]),
        .O(\udp_data_sum[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \udp_data_sum[8]_i_2 
       (.I0(edge_count_data__0),
        .I1(temp_data[3]),
        .I2(udp_data_sum_reg[11]),
        .O(\udp_data_sum[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \udp_data_sum[8]_i_3 
       (.I0(edge_count_data__0),
        .I1(temp_data[2]),
        .I2(udp_data_sum_reg[10]),
        .O(\udp_data_sum[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \udp_data_sum[8]_i_4 
       (.I0(edge_count_data__0),
        .I1(temp_data[1]),
        .I2(udp_data_sum_reg[9]),
        .O(\udp_data_sum[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \udp_data_sum[8]_i_5 
       (.I0(edge_count_data__0),
        .I1(temp_data[0]),
        .I2(udp_data_sum_reg[8]),
        .O(\udp_data_sum[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[0]_i_2_n_7 ),
        .Q(udp_data_sum_reg[0]),
        .R(udp_datasum_done14_out));
  CARRY4 \udp_data_sum_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\udp_data_sum_reg[0]_i_2_n_0 ,\udp_data_sum_reg[0]_i_2_n_1 ,\udp_data_sum_reg[0]_i_2_n_2 ,\udp_data_sum_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(udp_data_sum_reg[3:0]),
        .O({\udp_data_sum_reg[0]_i_2_n_4 ,\udp_data_sum_reg[0]_i_2_n_5 ,\udp_data_sum_reg[0]_i_2_n_6 ,\udp_data_sum_reg[0]_i_2_n_7 }),
        .S({\udp_data_sum[0]_i_3_n_0 ,\udp_data_sum[0]_i_4_n_0 ,\udp_data_sum[0]_i_5_n_0 ,\udp_data_sum[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[8]_i_1_n_5 ),
        .Q(udp_data_sum_reg[10]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[8]_i_1_n_4 ),
        .Q(udp_data_sum_reg[11]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[12]_i_1_n_7 ),
        .Q(udp_data_sum_reg[12]),
        .R(udp_datasum_done14_out));
  CARRY4 \udp_data_sum_reg[12]_i_1 
       (.CI(\udp_data_sum_reg[8]_i_1_n_0 ),
        .CO({\udp_data_sum_reg[12]_i_1_n_0 ,\udp_data_sum_reg[12]_i_1_n_1 ,\udp_data_sum_reg[12]_i_1_n_2 ,\udp_data_sum_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(udp_data_sum_reg[15:12]),
        .O({\udp_data_sum_reg[12]_i_1_n_4 ,\udp_data_sum_reg[12]_i_1_n_5 ,\udp_data_sum_reg[12]_i_1_n_6 ,\udp_data_sum_reg[12]_i_1_n_7 }),
        .S({\udp_data_sum[12]_i_2_n_0 ,\udp_data_sum[12]_i_3_n_0 ,\udp_data_sum[12]_i_4_n_0 ,\udp_data_sum[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[12]_i_1_n_6 ),
        .Q(udp_data_sum_reg[13]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[12]_i_1_n_5 ),
        .Q(udp_data_sum_reg[14]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[12]_i_1_n_4 ),
        .Q(udp_data_sum_reg[15]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[16] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[16]_i_1_n_7 ),
        .Q(udp_data_sum_reg[16]),
        .R(udp_datasum_done14_out));
  CARRY4 \udp_data_sum_reg[16]_i_1 
       (.CI(\udp_data_sum_reg[12]_i_1_n_0 ),
        .CO({\udp_data_sum_reg[16]_i_1_n_0 ,\udp_data_sum_reg[16]_i_1_n_1 ,\udp_data_sum_reg[16]_i_1_n_2 ,\udp_data_sum_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\udp_data_sum_reg[16]_i_1_n_4 ,\udp_data_sum_reg[16]_i_1_n_5 ,\udp_data_sum_reg[16]_i_1_n_6 ,\udp_data_sum_reg[16]_i_1_n_7 }),
        .S(udp_data_sum_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[17] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[16]_i_1_n_6 ),
        .Q(udp_data_sum_reg[17]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[18] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[16]_i_1_n_5 ),
        .Q(udp_data_sum_reg[18]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[19] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[16]_i_1_n_4 ),
        .Q(udp_data_sum_reg[19]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[0]_i_2_n_6 ),
        .Q(udp_data_sum_reg[1]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[20] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[20]_i_1_n_7 ),
        .Q(udp_data_sum_reg[20]),
        .R(udp_datasum_done14_out));
  CARRY4 \udp_data_sum_reg[20]_i_1 
       (.CI(\udp_data_sum_reg[16]_i_1_n_0 ),
        .CO({\NLW_udp_data_sum_reg[20]_i_1_CO_UNCONNECTED [3],\udp_data_sum_reg[20]_i_1_n_1 ,\udp_data_sum_reg[20]_i_1_n_2 ,\udp_data_sum_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\udp_data_sum_reg[20]_i_1_n_4 ,\udp_data_sum_reg[20]_i_1_n_5 ,\udp_data_sum_reg[20]_i_1_n_6 ,\udp_data_sum_reg[20]_i_1_n_7 }),
        .S(udp_data_sum_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[21] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[20]_i_1_n_6 ),
        .Q(udp_data_sum_reg[21]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[22] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[20]_i_1_n_5 ),
        .Q(udp_data_sum_reg[22]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[23] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[20]_i_1_n_4 ),
        .Q(udp_data_sum_reg[23]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[0]_i_2_n_5 ),
        .Q(udp_data_sum_reg[2]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[0]_i_2_n_4 ),
        .Q(udp_data_sum_reg[3]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[4]_i_1_n_7 ),
        .Q(udp_data_sum_reg[4]),
        .R(udp_datasum_done14_out));
  CARRY4 \udp_data_sum_reg[4]_i_1 
       (.CI(\udp_data_sum_reg[0]_i_2_n_0 ),
        .CO({\udp_data_sum_reg[4]_i_1_n_0 ,\udp_data_sum_reg[4]_i_1_n_1 ,\udp_data_sum_reg[4]_i_1_n_2 ,\udp_data_sum_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(udp_data_sum_reg[7:4]),
        .O({\udp_data_sum_reg[4]_i_1_n_4 ,\udp_data_sum_reg[4]_i_1_n_5 ,\udp_data_sum_reg[4]_i_1_n_6 ,\udp_data_sum_reg[4]_i_1_n_7 }),
        .S({\udp_data_sum[4]_i_2_n_0 ,\udp_data_sum[4]_i_3_n_0 ,\udp_data_sum[4]_i_4_n_0 ,\udp_data_sum[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[4]_i_1_n_6 ),
        .Q(udp_data_sum_reg[5]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[4]_i_1_n_5 ),
        .Q(udp_data_sum_reg[6]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[4]_i_1_n_4 ),
        .Q(udp_data_sum_reg[7]),
        .R(udp_datasum_done14_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[8]_i_1_n_7 ),
        .Q(udp_data_sum_reg[8]),
        .R(udp_datasum_done14_out));
  CARRY4 \udp_data_sum_reg[8]_i_1 
       (.CI(\udp_data_sum_reg[4]_i_1_n_0 ),
        .CO({\udp_data_sum_reg[8]_i_1_n_0 ,\udp_data_sum_reg[8]_i_1_n_1 ,\udp_data_sum_reg[8]_i_1_n_2 ,\udp_data_sum_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(udp_data_sum_reg[11:8]),
        .O({\udp_data_sum_reg[8]_i_1_n_4 ,\udp_data_sum_reg[8]_i_1_n_5 ,\udp_data_sum_reg[8]_i_1_n_6 ,\udp_data_sum_reg[8]_i_1_n_7 }),
        .S({\udp_data_sum[8]_i_2_n_0 ,\udp_data_sum[8]_i_3_n_0 ,\udp_data_sum[8]_i_4_n_0 ,\udp_data_sum[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_data_sum_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(edge_count_data0),
        .D(\udp_data_sum_reg[8]_i_1_n_6 ),
        .Q(udp_data_sum_reg[9]),
        .R(udp_datasum_done14_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h23)) 
    udp_datasum_done_i_1
       (.I0(udp_datasum_done_reg_n_0),
        .I1(udp_datasum_done14_out),
        .I2(start_crc_reg_n_0),
        .O(udp_datasum_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    udp_datasum_done_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(udp_datasum_done_i_1_n_0),
        .Q(udp_datasum_done_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \udp_hcs_calc[15]_i_1 
       (.I0(udp_hcs_calc),
        .I1(udp_hcs_done),
        .O(\udp_hcs_calc[15]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[0]),
        .Q(udp_hcs_calc__0[0]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[10]),
        .Q(udp_hcs_calc__0[10]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[11]),
        .Q(udp_hcs_calc__0[11]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[12]),
        .Q(udp_hcs_calc__0[12]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[13]),
        .Q(udp_hcs_calc__0[13]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[14]),
        .Q(udp_hcs_calc__0[14]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[15]),
        .Q(udp_hcs_calc__0[15]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[1]),
        .Q(udp_hcs_calc__0[1]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[2]),
        .Q(udp_hcs_calc__0[2]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[3]),
        .Q(udp_hcs_calc__0[3]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[4]),
        .Q(udp_hcs_calc__0[4]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[5]),
        .Q(udp_hcs_calc__0[5]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[6]),
        .Q(udp_hcs_calc__0[6]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[7]),
        .Q(udp_hcs_calc__0[7]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[8]),
        .Q(udp_hcs_calc__0[8]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \udp_hcs_calc_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc[15]_i_1_n_0 ),
        .D(udp_hcs_calc_temp2__0[9]),
        .Q(udp_hcs_calc__0[9]),
        .S(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[11]_i_2 
       (.I0(\udp_presum_reg_n_0_[11] ),
        .I1(udp_data_sum_reg[11]),
        .O(\udp_hcs_calc_temp1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[11]_i_3 
       (.I0(\udp_presum_reg_n_0_[10] ),
        .I1(udp_data_sum_reg[10]),
        .O(\udp_hcs_calc_temp1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[11]_i_4 
       (.I0(\udp_presum_reg_n_0_[9] ),
        .I1(udp_data_sum_reg[9]),
        .O(\udp_hcs_calc_temp1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[11]_i_5 
       (.I0(\udp_presum_reg_n_0_[8] ),
        .I1(udp_data_sum_reg[8]),
        .O(\udp_hcs_calc_temp1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[15]_i_2 
       (.I0(\udp_presum_reg_n_0_[15] ),
        .I1(udp_data_sum_reg[15]),
        .O(\udp_hcs_calc_temp1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[15]_i_3 
       (.I0(\udp_presum_reg_n_0_[14] ),
        .I1(udp_data_sum_reg[14]),
        .O(\udp_hcs_calc_temp1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[15]_i_4 
       (.I0(\udp_presum_reg_n_0_[13] ),
        .I1(udp_data_sum_reg[13]),
        .O(\udp_hcs_calc_temp1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[15]_i_5 
       (.I0(\udp_presum_reg_n_0_[12] ),
        .I1(udp_data_sum_reg[12]),
        .O(\udp_hcs_calc_temp1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[19]_i_2 
       (.I0(\udp_presum_reg_n_0_[19] ),
        .I1(udp_data_sum_reg[19]),
        .O(\udp_hcs_calc_temp1[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[19]_i_3 
       (.I0(\udp_presum_reg_n_0_[18] ),
        .I1(udp_data_sum_reg[18]),
        .O(\udp_hcs_calc_temp1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[19]_i_4 
       (.I0(\udp_presum_reg_n_0_[17] ),
        .I1(udp_data_sum_reg[17]),
        .O(\udp_hcs_calc_temp1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[19]_i_5 
       (.I0(\udp_presum_reg_n_0_[16] ),
        .I1(udp_data_sum_reg[16]),
        .O(\udp_hcs_calc_temp1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \udp_hcs_calc_temp1[23]_i_1 
       (.I0(udp_datasum_done_reg_n_0),
        .I1(udp_presum_done),
        .O(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \udp_hcs_calc_temp1[23]_i_2 
       (.I0(udp_hcs_calc_temp1),
        .I1(udp_hcs_done),
        .O(\udp_hcs_calc_temp1[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[23]_i_4 
       (.I0(udp_data_sum_reg[23]),
        .I1(\udp_presum_reg_n_0_[23] ),
        .O(\udp_hcs_calc_temp1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[23]_i_5 
       (.I0(\udp_presum_reg_n_0_[22] ),
        .I1(udp_data_sum_reg[22]),
        .O(\udp_hcs_calc_temp1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[23]_i_6 
       (.I0(\udp_presum_reg_n_0_[21] ),
        .I1(udp_data_sum_reg[21]),
        .O(\udp_hcs_calc_temp1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[23]_i_7 
       (.I0(\udp_presum_reg_n_0_[20] ),
        .I1(udp_data_sum_reg[20]),
        .O(\udp_hcs_calc_temp1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[3]_i_2 
       (.I0(\udp_presum_reg_n_0_[3] ),
        .I1(udp_data_sum_reg[3]),
        .O(\udp_hcs_calc_temp1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[3]_i_3 
       (.I0(\udp_presum_reg_n_0_[2] ),
        .I1(udp_data_sum_reg[2]),
        .O(\udp_hcs_calc_temp1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[3]_i_4 
       (.I0(\udp_presum_reg_n_0_[1] ),
        .I1(udp_data_sum_reg[1]),
        .O(\udp_hcs_calc_temp1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[3]_i_5 
       (.I0(\udp_presum_reg_n_0_[0] ),
        .I1(udp_data_sum_reg[0]),
        .O(\udp_hcs_calc_temp1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[7]_i_2 
       (.I0(\udp_presum_reg_n_0_[7] ),
        .I1(udp_data_sum_reg[7]),
        .O(\udp_hcs_calc_temp1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[7]_i_3 
       (.I0(\udp_presum_reg_n_0_[6] ),
        .I1(udp_data_sum_reg[6]),
        .O(\udp_hcs_calc_temp1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[7]_i_4 
       (.I0(\udp_presum_reg_n_0_[5] ),
        .I1(udp_data_sum_reg[5]),
        .O(\udp_hcs_calc_temp1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_hcs_calc_temp1[7]_i_5 
       (.I0(\udp_presum_reg_n_0_[4] ),
        .I1(udp_data_sum_reg[4]),
        .O(\udp_hcs_calc_temp1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[3]_i_1_n_7 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[0] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[11]_i_1_n_5 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[10] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[11]_i_1_n_4 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[11] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  CARRY4 \udp_hcs_calc_temp1_reg[11]_i_1 
       (.CI(\udp_hcs_calc_temp1_reg[7]_i_1_n_0 ),
        .CO({\udp_hcs_calc_temp1_reg[11]_i_1_n_0 ,\udp_hcs_calc_temp1_reg[11]_i_1_n_1 ,\udp_hcs_calc_temp1_reg[11]_i_1_n_2 ,\udp_hcs_calc_temp1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum_reg_n_0_[11] ,\udp_presum_reg_n_0_[10] ,\udp_presum_reg_n_0_[9] ,\udp_presum_reg_n_0_[8] }),
        .O({\udp_hcs_calc_temp1_reg[11]_i_1_n_4 ,\udp_hcs_calc_temp1_reg[11]_i_1_n_5 ,\udp_hcs_calc_temp1_reg[11]_i_1_n_6 ,\udp_hcs_calc_temp1_reg[11]_i_1_n_7 }),
        .S({\udp_hcs_calc_temp1[11]_i_2_n_0 ,\udp_hcs_calc_temp1[11]_i_3_n_0 ,\udp_hcs_calc_temp1[11]_i_4_n_0 ,\udp_hcs_calc_temp1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[15]_i_1_n_7 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[12] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[15]_i_1_n_6 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[13] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[15]_i_1_n_5 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[14] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[15]_i_1_n_4 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[15] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  CARRY4 \udp_hcs_calc_temp1_reg[15]_i_1 
       (.CI(\udp_hcs_calc_temp1_reg[11]_i_1_n_0 ),
        .CO({\udp_hcs_calc_temp1_reg[15]_i_1_n_0 ,\udp_hcs_calc_temp1_reg[15]_i_1_n_1 ,\udp_hcs_calc_temp1_reg[15]_i_1_n_2 ,\udp_hcs_calc_temp1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum_reg_n_0_[15] ,\udp_presum_reg_n_0_[14] ,\udp_presum_reg_n_0_[13] ,\udp_presum_reg_n_0_[12] }),
        .O({\udp_hcs_calc_temp1_reg[15]_i_1_n_4 ,\udp_hcs_calc_temp1_reg[15]_i_1_n_5 ,\udp_hcs_calc_temp1_reg[15]_i_1_n_6 ,\udp_hcs_calc_temp1_reg[15]_i_1_n_7 }),
        .S({\udp_hcs_calc_temp1[15]_i_2_n_0 ,\udp_hcs_calc_temp1[15]_i_3_n_0 ,\udp_hcs_calc_temp1[15]_i_4_n_0 ,\udp_hcs_calc_temp1[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[16] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[19]_i_1_n_7 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[16] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[17] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[19]_i_1_n_6 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[17] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[18] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[19]_i_1_n_5 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[18] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[19] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[19]_i_1_n_4 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[19] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  CARRY4 \udp_hcs_calc_temp1_reg[19]_i_1 
       (.CI(\udp_hcs_calc_temp1_reg[15]_i_1_n_0 ),
        .CO({\udp_hcs_calc_temp1_reg[19]_i_1_n_0 ,\udp_hcs_calc_temp1_reg[19]_i_1_n_1 ,\udp_hcs_calc_temp1_reg[19]_i_1_n_2 ,\udp_hcs_calc_temp1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum_reg_n_0_[19] ,\udp_presum_reg_n_0_[18] ,\udp_presum_reg_n_0_[17] ,\udp_presum_reg_n_0_[16] }),
        .O({\udp_hcs_calc_temp1_reg[19]_i_1_n_4 ,\udp_hcs_calc_temp1_reg[19]_i_1_n_5 ,\udp_hcs_calc_temp1_reg[19]_i_1_n_6 ,\udp_hcs_calc_temp1_reg[19]_i_1_n_7 }),
        .S({\udp_hcs_calc_temp1[19]_i_2_n_0 ,\udp_hcs_calc_temp1[19]_i_3_n_0 ,\udp_hcs_calc_temp1[19]_i_4_n_0 ,\udp_hcs_calc_temp1[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[3]_i_1_n_6 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[1] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[20] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[23]_i_3_n_7 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[20] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[21] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[23]_i_3_n_6 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[21] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[22] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[23]_i_3_n_5 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[22] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[23] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[23]_i_3_n_4 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[23] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  CARRY4 \udp_hcs_calc_temp1_reg[23]_i_3 
       (.CI(\udp_hcs_calc_temp1_reg[19]_i_1_n_0 ),
        .CO({\NLW_udp_hcs_calc_temp1_reg[23]_i_3_CO_UNCONNECTED [3],\udp_hcs_calc_temp1_reg[23]_i_3_n_1 ,\udp_hcs_calc_temp1_reg[23]_i_3_n_2 ,\udp_hcs_calc_temp1_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\udp_presum_reg_n_0_[22] ,\udp_presum_reg_n_0_[21] ,\udp_presum_reg_n_0_[20] }),
        .O({\udp_hcs_calc_temp1_reg[23]_i_3_n_4 ,\udp_hcs_calc_temp1_reg[23]_i_3_n_5 ,\udp_hcs_calc_temp1_reg[23]_i_3_n_6 ,\udp_hcs_calc_temp1_reg[23]_i_3_n_7 }),
        .S({\udp_hcs_calc_temp1[23]_i_4_n_0 ,\udp_hcs_calc_temp1[23]_i_5_n_0 ,\udp_hcs_calc_temp1[23]_i_6_n_0 ,\udp_hcs_calc_temp1[23]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[3]_i_1_n_5 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[2] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[3]_i_1_n_4 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[3] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  CARRY4 \udp_hcs_calc_temp1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\udp_hcs_calc_temp1_reg[3]_i_1_n_0 ,\udp_hcs_calc_temp1_reg[3]_i_1_n_1 ,\udp_hcs_calc_temp1_reg[3]_i_1_n_2 ,\udp_hcs_calc_temp1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum_reg_n_0_[3] ,\udp_presum_reg_n_0_[2] ,\udp_presum_reg_n_0_[1] ,\udp_presum_reg_n_0_[0] }),
        .O({\udp_hcs_calc_temp1_reg[3]_i_1_n_4 ,\udp_hcs_calc_temp1_reg[3]_i_1_n_5 ,\udp_hcs_calc_temp1_reg[3]_i_1_n_6 ,\udp_hcs_calc_temp1_reg[3]_i_1_n_7 }),
        .S({\udp_hcs_calc_temp1[3]_i_2_n_0 ,\udp_hcs_calc_temp1[3]_i_3_n_0 ,\udp_hcs_calc_temp1[3]_i_4_n_0 ,\udp_hcs_calc_temp1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[7]_i_1_n_7 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[4] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[7]_i_1_n_6 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[5] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[7]_i_1_n_5 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[6] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[7]_i_1_n_4 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[7] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  CARRY4 \udp_hcs_calc_temp1_reg[7]_i_1 
       (.CI(\udp_hcs_calc_temp1_reg[3]_i_1_n_0 ),
        .CO({\udp_hcs_calc_temp1_reg[7]_i_1_n_0 ,\udp_hcs_calc_temp1_reg[7]_i_1_n_1 ,\udp_hcs_calc_temp1_reg[7]_i_1_n_2 ,\udp_hcs_calc_temp1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum_reg_n_0_[7] ,\udp_presum_reg_n_0_[6] ,\udp_presum_reg_n_0_[5] ,\udp_presum_reg_n_0_[4] }),
        .O({\udp_hcs_calc_temp1_reg[7]_i_1_n_4 ,\udp_hcs_calc_temp1_reg[7]_i_1_n_5 ,\udp_hcs_calc_temp1_reg[7]_i_1_n_6 ,\udp_hcs_calc_temp1_reg[7]_i_1_n_7 }),
        .S({\udp_hcs_calc_temp1[7]_i_2_n_0 ,\udp_hcs_calc_temp1[7]_i_3_n_0 ,\udp_hcs_calc_temp1[7]_i_4_n_0 ,\udp_hcs_calc_temp1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[11]_i_1_n_7 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[8] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp1_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp1[23]_i_2_n_0 ),
        .D(\udp_hcs_calc_temp1_reg[11]_i_1_n_6 ),
        .Q(\udp_hcs_calc_temp1_reg_n_0_[9] ),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[0]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[3]_i_2_n_7 ),
        .O(\udp_hcs_calc_temp2[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[10]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[11]_i_2_n_5 ),
        .O(\udp_hcs_calc_temp2[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[11]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[11]_i_2_n_4 ),
        .O(\udp_hcs_calc_temp2[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \udp_hcs_calc_temp2[11]_i_10 
       (.I0(udp_hcs_calc_temp2__0[7]),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[23] ),
        .I2(\udp_hcs_calc_temp1_reg_n_0_[7] ),
        .I3(\udp_hcs_calc_temp1_reg_n_0_[8] ),
        .I4(udp_hcs_calc_temp2__0[8]),
        .O(\udp_hcs_calc_temp2[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_hcs_calc_temp2[11]_i_3 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[10] ),
        .I1(udp_hcs_calc_temp2__0[10]),
        .O(\udp_hcs_calc_temp2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_hcs_calc_temp2[11]_i_4 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[9] ),
        .I1(udp_hcs_calc_temp2__0[9]),
        .O(\udp_hcs_calc_temp2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_hcs_calc_temp2[11]_i_5 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[8] ),
        .I1(udp_hcs_calc_temp2__0[8]),
        .O(\udp_hcs_calc_temp2[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_hcs_calc_temp2[11]_i_6 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[7] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[23] ),
        .I2(udp_hcs_calc_temp2__0[7]),
        .O(\udp_hcs_calc_temp2[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_hcs_calc_temp2[11]_i_7 
       (.I0(udp_hcs_calc_temp2__0[10]),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[10] ),
        .I2(\udp_hcs_calc_temp1_reg_n_0_[11] ),
        .I3(udp_hcs_calc_temp2__0[11]),
        .O(\udp_hcs_calc_temp2[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_hcs_calc_temp2[11]_i_8 
       (.I0(udp_hcs_calc_temp2__0[9]),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[9] ),
        .I2(\udp_hcs_calc_temp1_reg_n_0_[10] ),
        .I3(udp_hcs_calc_temp2__0[10]),
        .O(\udp_hcs_calc_temp2[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_hcs_calc_temp2[11]_i_9 
       (.I0(udp_hcs_calc_temp2__0[8]),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[8] ),
        .I2(\udp_hcs_calc_temp1_reg_n_0_[9] ),
        .I3(udp_hcs_calc_temp2__0[9]),
        .O(\udp_hcs_calc_temp2[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[12]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[15]_i_3_n_7 ),
        .O(\udp_hcs_calc_temp2[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[13]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[15]_i_3_n_6 ),
        .O(\udp_hcs_calc_temp2[13]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[14]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[15]_i_3_n_5 ),
        .O(\udp_hcs_calc_temp2[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \udp_hcs_calc_temp2[15]_i_1 
       (.I0(udp_hcs_calc_temp2),
        .I1(udp_hcs_done),
        .O(\udp_hcs_calc_temp2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_hcs_calc_temp2[15]_i_10 
       (.I0(udp_hcs_calc_temp2__0[11]),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[11] ),
        .I2(\udp_hcs_calc_temp1_reg_n_0_[12] ),
        .I3(udp_hcs_calc_temp2__0[12]),
        .O(\udp_hcs_calc_temp2[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[15]_i_2 
       (.I0(\udp_hcs_calc_temp2_reg[15]_i_3_n_4 ),
        .O(\udp_hcs_calc_temp2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_hcs_calc_temp2[15]_i_4 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[13] ),
        .I1(udp_hcs_calc_temp2__0[13]),
        .O(\udp_hcs_calc_temp2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_hcs_calc_temp2[15]_i_5 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[12] ),
        .I1(udp_hcs_calc_temp2__0[12]),
        .O(\udp_hcs_calc_temp2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_hcs_calc_temp2[15]_i_6 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[11] ),
        .I1(udp_hcs_calc_temp2__0[11]),
        .O(\udp_hcs_calc_temp2[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_hcs_calc_temp2[15]_i_7 
       (.I0(udp_hcs_calc_temp2__0[14]),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[14] ),
        .I2(\udp_hcs_calc_temp1_reg_n_0_[15] ),
        .I3(udp_hcs_calc_temp2__0[15]),
        .O(\udp_hcs_calc_temp2[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_hcs_calc_temp2[15]_i_8 
       (.I0(udp_hcs_calc_temp2__0[13]),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[13] ),
        .I2(\udp_hcs_calc_temp1_reg_n_0_[14] ),
        .I3(udp_hcs_calc_temp2__0[14]),
        .O(\udp_hcs_calc_temp2[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_hcs_calc_temp2[15]_i_9 
       (.I0(udp_hcs_calc_temp2__0[12]),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[12] ),
        .I2(\udp_hcs_calc_temp1_reg_n_0_[13] ),
        .I3(udp_hcs_calc_temp2__0[13]),
        .O(\udp_hcs_calc_temp2[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[1]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[3]_i_2_n_6 ),
        .O(\udp_hcs_calc_temp2[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[2]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[3]_i_2_n_5 ),
        .O(\udp_hcs_calc_temp2[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[3]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[3]_i_2_n_4 ),
        .O(\udp_hcs_calc_temp2[3]_i_1_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_hcs_calc_temp2[3]_i_3 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[2] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[18] ),
        .I2(udp_hcs_calc_temp2__0[2]),
        .O(\udp_hcs_calc_temp2[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_hcs_calc_temp2[3]_i_4 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[1] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[17] ),
        .I2(udp_hcs_calc_temp2__0[1]),
        .O(\udp_hcs_calc_temp2[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_hcs_calc_temp2[3]_i_5 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[0] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[16] ),
        .I2(udp_hcs_calc_temp2__0[0]),
        .O(\udp_hcs_calc_temp2[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_hcs_calc_temp2[3]_i_6 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[3] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[19] ),
        .I2(udp_hcs_calc_temp2__0[3]),
        .I3(\udp_hcs_calc_temp2[3]_i_3_n_0 ),
        .O(\udp_hcs_calc_temp2[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_hcs_calc_temp2[3]_i_7 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[2] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[18] ),
        .I2(udp_hcs_calc_temp2__0[2]),
        .I3(\udp_hcs_calc_temp2[3]_i_4_n_0 ),
        .O(\udp_hcs_calc_temp2[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_hcs_calc_temp2[3]_i_8 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[1] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[17] ),
        .I2(udp_hcs_calc_temp2__0[1]),
        .I3(\udp_hcs_calc_temp2[3]_i_5_n_0 ),
        .O(\udp_hcs_calc_temp2[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \udp_hcs_calc_temp2[3]_i_9 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[0] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[16] ),
        .I2(udp_hcs_calc_temp2__0[0]),
        .O(\udp_hcs_calc_temp2[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[4]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[7]_i_2_n_7 ),
        .O(\udp_hcs_calc_temp2[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[5]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[7]_i_2_n_6 ),
        .O(\udp_hcs_calc_temp2[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[6]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[7]_i_2_n_5 ),
        .O(\udp_hcs_calc_temp2[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[7]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[7]_i_2_n_4 ),
        .O(\udp_hcs_calc_temp2[7]_i_1_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_hcs_calc_temp2[7]_i_10 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[4] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[20] ),
        .I2(udp_hcs_calc_temp2__0[4]),
        .I3(\udp_hcs_calc_temp2[7]_i_6_n_0 ),
        .O(\udp_hcs_calc_temp2[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_hcs_calc_temp2[7]_i_3 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[6] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[22] ),
        .I2(udp_hcs_calc_temp2__0[6]),
        .O(\udp_hcs_calc_temp2[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_hcs_calc_temp2[7]_i_4 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[5] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[21] ),
        .I2(udp_hcs_calc_temp2__0[5]),
        .O(\udp_hcs_calc_temp2[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_hcs_calc_temp2[7]_i_5 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[4] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[20] ),
        .I2(udp_hcs_calc_temp2__0[4]),
        .O(\udp_hcs_calc_temp2[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_hcs_calc_temp2[7]_i_6 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[3] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[19] ),
        .I2(udp_hcs_calc_temp2__0[3]),
        .O(\udp_hcs_calc_temp2[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_hcs_calc_temp2[7]_i_7 
       (.I0(\udp_hcs_calc_temp2[7]_i_3_n_0 ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[23] ),
        .I2(\udp_hcs_calc_temp1_reg_n_0_[7] ),
        .I3(udp_hcs_calc_temp2__0[7]),
        .O(\udp_hcs_calc_temp2[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_hcs_calc_temp2[7]_i_8 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[6] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[22] ),
        .I2(udp_hcs_calc_temp2__0[6]),
        .I3(\udp_hcs_calc_temp2[7]_i_4_n_0 ),
        .O(\udp_hcs_calc_temp2[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_hcs_calc_temp2[7]_i_9 
       (.I0(\udp_hcs_calc_temp1_reg_n_0_[5] ),
        .I1(\udp_hcs_calc_temp1_reg_n_0_[21] ),
        .I2(udp_hcs_calc_temp2__0[5]),
        .I3(\udp_hcs_calc_temp2[7]_i_5_n_0 ),
        .O(\udp_hcs_calc_temp2[7]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[8]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[11]_i_2_n_7 ),
        .O(\udp_hcs_calc_temp2[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_hcs_calc_temp2[9]_i_1 
       (.I0(\udp_hcs_calc_temp2_reg[11]_i_2_n_6 ),
        .O(\udp_hcs_calc_temp2[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[0]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[0]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[10]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[10]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[11]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[11]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  CARRY4 \udp_hcs_calc_temp2_reg[11]_i_2 
       (.CI(\udp_hcs_calc_temp2_reg[7]_i_2_n_0 ),
        .CO({\udp_hcs_calc_temp2_reg[11]_i_2_n_0 ,\udp_hcs_calc_temp2_reg[11]_i_2_n_1 ,\udp_hcs_calc_temp2_reg[11]_i_2_n_2 ,\udp_hcs_calc_temp2_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_hcs_calc_temp2[11]_i_3_n_0 ,\udp_hcs_calc_temp2[11]_i_4_n_0 ,\udp_hcs_calc_temp2[11]_i_5_n_0 ,\udp_hcs_calc_temp2[11]_i_6_n_0 }),
        .O({\udp_hcs_calc_temp2_reg[11]_i_2_n_4 ,\udp_hcs_calc_temp2_reg[11]_i_2_n_5 ,\udp_hcs_calc_temp2_reg[11]_i_2_n_6 ,\udp_hcs_calc_temp2_reg[11]_i_2_n_7 }),
        .S({\udp_hcs_calc_temp2[11]_i_7_n_0 ,\udp_hcs_calc_temp2[11]_i_8_n_0 ,\udp_hcs_calc_temp2[11]_i_9_n_0 ,\udp_hcs_calc_temp2[11]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[12]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[12]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[13]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[13]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[14]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[14]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[15]_i_2_n_0 ),
        .Q(udp_hcs_calc_temp2__0[15]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  CARRY4 \udp_hcs_calc_temp2_reg[15]_i_3 
       (.CI(\udp_hcs_calc_temp2_reg[11]_i_2_n_0 ),
        .CO({\NLW_udp_hcs_calc_temp2_reg[15]_i_3_CO_UNCONNECTED [3],\udp_hcs_calc_temp2_reg[15]_i_3_n_1 ,\udp_hcs_calc_temp2_reg[15]_i_3_n_2 ,\udp_hcs_calc_temp2_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\udp_hcs_calc_temp2[15]_i_4_n_0 ,\udp_hcs_calc_temp2[15]_i_5_n_0 ,\udp_hcs_calc_temp2[15]_i_6_n_0 }),
        .O({\udp_hcs_calc_temp2_reg[15]_i_3_n_4 ,\udp_hcs_calc_temp2_reg[15]_i_3_n_5 ,\udp_hcs_calc_temp2_reg[15]_i_3_n_6 ,\udp_hcs_calc_temp2_reg[15]_i_3_n_7 }),
        .S({\udp_hcs_calc_temp2[15]_i_7_n_0 ,\udp_hcs_calc_temp2[15]_i_8_n_0 ,\udp_hcs_calc_temp2[15]_i_9_n_0 ,\udp_hcs_calc_temp2[15]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[1]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[1]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[2]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[2]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[3]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[3]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  CARRY4 \udp_hcs_calc_temp2_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\udp_hcs_calc_temp2_reg[3]_i_2_n_0 ,\udp_hcs_calc_temp2_reg[3]_i_2_n_1 ,\udp_hcs_calc_temp2_reg[3]_i_2_n_2 ,\udp_hcs_calc_temp2_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_hcs_calc_temp2[3]_i_3_n_0 ,\udp_hcs_calc_temp2[3]_i_4_n_0 ,\udp_hcs_calc_temp2[3]_i_5_n_0 ,1'b0}),
        .O({\udp_hcs_calc_temp2_reg[3]_i_2_n_4 ,\udp_hcs_calc_temp2_reg[3]_i_2_n_5 ,\udp_hcs_calc_temp2_reg[3]_i_2_n_6 ,\udp_hcs_calc_temp2_reg[3]_i_2_n_7 }),
        .S({\udp_hcs_calc_temp2[3]_i_6_n_0 ,\udp_hcs_calc_temp2[3]_i_7_n_0 ,\udp_hcs_calc_temp2[3]_i_8_n_0 ,\udp_hcs_calc_temp2[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[4]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[4]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[5]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[5]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[6]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[6]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[7]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[7]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  CARRY4 \udp_hcs_calc_temp2_reg[7]_i_2 
       (.CI(\udp_hcs_calc_temp2_reg[3]_i_2_n_0 ),
        .CO({\udp_hcs_calc_temp2_reg[7]_i_2_n_0 ,\udp_hcs_calc_temp2_reg[7]_i_2_n_1 ,\udp_hcs_calc_temp2_reg[7]_i_2_n_2 ,\udp_hcs_calc_temp2_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_hcs_calc_temp2[7]_i_3_n_0 ,\udp_hcs_calc_temp2[7]_i_4_n_0 ,\udp_hcs_calc_temp2[7]_i_5_n_0 ,\udp_hcs_calc_temp2[7]_i_6_n_0 }),
        .O({\udp_hcs_calc_temp2_reg[7]_i_2_n_4 ,\udp_hcs_calc_temp2_reg[7]_i_2_n_5 ,\udp_hcs_calc_temp2_reg[7]_i_2_n_6 ,\udp_hcs_calc_temp2_reg[7]_i_2_n_7 }),
        .S({\udp_hcs_calc_temp2[7]_i_7_n_0 ,\udp_hcs_calc_temp2[7]_i_8_n_0 ,\udp_hcs_calc_temp2[7]_i_9_n_0 ,\udp_hcs_calc_temp2[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[8]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[8]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_hcs_calc_temp2_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(\udp_hcs_calc_temp2[15]_i_1_n_0 ),
        .D(\udp_hcs_calc_temp2[9]_i_1_n_0 ),
        .Q(udp_hcs_calc_temp2__0[9]),
        .R(\udp_hcs_calc_temp1[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    udp_hcs_done_i_1
       (.I0(udp_hcs_calc),
        .I1(udp_hcs_done),
        .I2(udp_presum_done),
        .I3(udp_datasum_done_reg_n_0),
        .O(udp_hcs_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    udp_hcs_done_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(udp_hcs_done_i_1_n_0),
        .Q(udp_hcs_done),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDF)) 
    \udp_length[15]_i_1 
       (.I0(p_1_in65_in),
        .I1(arp_request_expected),
        .I2(eth_protocol_expected),
        .O(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[0]),
        .Q(udp_length[0]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[10]),
        .Q(udp_length[10]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[11]),
        .Q(udp_length[11]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[12]),
        .Q(udp_length[12]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[13]),
        .Q(udp_length[13]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[14]),
        .Q(udp_length[14]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[15]),
        .Q(udp_length[15]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[1]),
        .Q(udp_length[1]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[2]),
        .Q(udp_length[2]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[3]),
        .Q(udp_length[3]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[4]),
        .Q(udp_length[4]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[5]),
        .Q(udp_length[5]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[6]),
        .Q(udp_length[6]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[7]),
        .Q(udp_length[7]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[8]),
        .Q(udp_length[8]),
        .R(\udp_length[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(bytes12[9]),
        .Q(udp_length[9]),
        .R(\udp_length[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[11]_i_10 
       (.I0(\udp_presum_reg[15]_i_13_n_6 ),
        .I1(\udp_presum_reg[15]_i_14_n_6 ),
        .I2(\udp_presum_reg[15]_i_15_n_6 ),
        .O(\udp_presum[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \udp_presum[11]_i_11 
       (.I0(\udp_presum_reg[15]_i_13_n_6 ),
        .I1(\udp_presum_reg[15]_i_14_n_6 ),
        .I2(\udp_presum_reg[15]_i_15_n_6 ),
        .I3(\udp_presum[15]_i_19_n_0 ),
        .I4(source_ip[26]),
        .O(\udp_presum[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[11]_i_12 
       (.I0(\udp_presum_reg[15]_i_13_n_7 ),
        .I1(\udp_presum_reg[15]_i_14_n_7 ),
        .I2(\udp_presum_reg[15]_i_15_n_7 ),
        .O(\udp_presum[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \udp_presum[11]_i_16 
       (.I0(\udp_presum_reg[15]_i_13_n_7 ),
        .I1(\udp_presum_reg[15]_i_14_n_7 ),
        .I2(\udp_presum_reg[15]_i_15_n_7 ),
        .I3(\udp_presum[11]_i_10_n_0 ),
        .I4(source_ip[25]),
        .O(\udp_presum[11]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[11]_i_17 
       (.I0(\udp_presum_reg[11]_i_13_n_4 ),
        .I1(\udp_presum_reg[11]_i_14_n_4 ),
        .I2(\udp_presum_reg[11]_i_15_n_4 ),
        .O(\udp_presum[11]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \udp_presum[11]_i_18 
       (.I0(\udp_presum_reg[11]_i_13_n_4 ),
        .I1(\udp_presum_reg[11]_i_14_n_4 ),
        .I2(\udp_presum_reg[11]_i_15_n_4 ),
        .I3(\udp_presum[11]_i_12_n_0 ),
        .I4(source_ip[24]),
        .O(\udp_presum[11]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[11]_i_19 
       (.I0(\udp_presum_reg[11]_i_13_n_5 ),
        .I1(\udp_presum_reg[11]_i_14_n_5 ),
        .I2(\udp_presum_reg[11]_i_15_n_5 ),
        .O(\udp_presum[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE8E888)) 
    \udp_presum[11]_i_2 
       (.I0(\udp_presum[11]_i_10_n_0 ),
        .I1(source_ip[25]),
        .I2(\udp_presum_reg[15]_i_13_n_7 ),
        .I3(\udp_presum_reg[15]_i_14_n_7 ),
        .I4(\udp_presum_reg[15]_i_15_n_7 ),
        .I5(\udp_presum[11]_i_11_n_0 ),
        .O(\udp_presum[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \udp_presum[11]_i_20 
       (.I0(\udp_presum_reg[11]_i_13_n_5 ),
        .I1(\udp_presum_reg[11]_i_14_n_5 ),
        .I2(\udp_presum_reg[11]_i_15_n_5 ),
        .I3(\udp_presum[11]_i_17_n_0 ),
        .I4(source_ip[23]),
        .O(\udp_presum[11]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h001717FF)) 
    \udp_presum[11]_i_21 
       (.I0(\udp_presum_reg[15]_i_15_n_6 ),
        .I1(\udp_presum_reg[15]_i_14_n_6 ),
        .I2(\udp_presum_reg[15]_i_13_n_6 ),
        .I3(source_ip[26]),
        .I4(\udp_presum[15]_i_19_n_0 ),
        .O(\udp_presum[11]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h001717FF)) 
    \udp_presum[11]_i_22 
       (.I0(\udp_presum_reg[15]_i_15_n_7 ),
        .I1(\udp_presum_reg[15]_i_14_n_7 ),
        .I2(\udp_presum_reg[15]_i_13_n_7 ),
        .I3(source_ip[25]),
        .I4(\udp_presum[11]_i_10_n_0 ),
        .O(\udp_presum[11]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h001717FF)) 
    \udp_presum[11]_i_23 
       (.I0(\udp_presum_reg[11]_i_15_n_4 ),
        .I1(\udp_presum_reg[11]_i_14_n_4 ),
        .I2(\udp_presum_reg[11]_i_13_n_4 ),
        .I3(source_ip[24]),
        .I4(\udp_presum[11]_i_12_n_0 ),
        .O(\udp_presum[11]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h001717FF)) 
    \udp_presum[11]_i_24 
       (.I0(\udp_presum_reg[11]_i_15_n_5 ),
        .I1(\udp_presum_reg[11]_i_14_n_5 ),
        .I2(\udp_presum_reg[11]_i_13_n_5 ),
        .I3(source_ip[23]),
        .I4(\udp_presum[11]_i_17_n_0 ),
        .O(\udp_presum[11]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \udp_presum[11]_i_25 
       (.I0(udp_length[6]),
        .I1(source_port[6]),
        .O(\udp_presum[11]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[11]_i_26 
       (.I0(udp_length[5]),
        .I1(source_port[5]),
        .O(\udp_presum[11]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \udp_presum[11]_i_27 
       (.I0(udp_length[4]),
        .I1(source_port[4]),
        .O(\udp_presum[11]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[11]_i_28 
       (.I0(udp_length[3]),
        .I1(source_port[3]),
        .O(\udp_presum[11]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \udp_presum[11]_i_29 
       (.I0(source_port[6]),
        .I1(udp_length[6]),
        .I2(source_port[7]),
        .I3(udp_length[7]),
        .O(\udp_presum[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE8E888)) 
    \udp_presum[11]_i_3 
       (.I0(\udp_presum[11]_i_12_n_0 ),
        .I1(source_ip[24]),
        .I2(\udp_presum_reg[11]_i_13_n_4 ),
        .I3(\udp_presum_reg[11]_i_14_n_4 ),
        .I4(\udp_presum_reg[11]_i_15_n_4 ),
        .I5(\udp_presum[11]_i_16_n_0 ),
        .O(\udp_presum[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \udp_presum[11]_i_30 
       (.I0(source_port[5]),
        .I1(udp_length[5]),
        .I2(source_port[6]),
        .I3(udp_length[6]),
        .O(\udp_presum[11]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \udp_presum[11]_i_31 
       (.I0(source_port[4]),
        .I1(udp_length[4]),
        .I2(source_port[5]),
        .I3(udp_length[5]),
        .O(\udp_presum[11]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \udp_presum[11]_i_32 
       (.I0(source_port[3]),
        .I1(udp_length[3]),
        .I2(source_port[4]),
        .I3(udp_length[4]),
        .O(\udp_presum[11]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[11]_i_33 
       (.I0(bytes13[6]),
        .I1(\udp_presum_reg_n_0_[6] ),
        .I2(udp_length[6]),
        .O(\udp_presum[11]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[11]_i_34 
       (.I0(udp_length[5]),
        .I1(bytes13[5]),
        .I2(\udp_presum_reg_n_0_[5] ),
        .O(\udp_presum[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[11]_i_35 
       (.I0(bytes13[4]),
        .I1(\udp_presum_reg_n_0_[4] ),
        .I2(udp_length[4]),
        .O(\udp_presum[11]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[11]_i_36 
       (.I0(udp_length[3]),
        .I1(bytes13[3]),
        .I2(\udp_presum_reg_n_0_[3] ),
        .O(\udp_presum[11]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[11]_i_37 
       (.I0(bytes13[7]),
        .I1(\udp_presum_reg_n_0_[7] ),
        .I2(udp_length[7]),
        .I3(\udp_presum[11]_i_33_n_0 ),
        .O(\udp_presum[11]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[11]_i_38 
       (.I0(bytes13[6]),
        .I1(\udp_presum_reg_n_0_[6] ),
        .I2(udp_length[6]),
        .I3(\udp_presum[11]_i_34_n_0 ),
        .O(\udp_presum[11]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[11]_i_39 
       (.I0(udp_length[5]),
        .I1(bytes13[5]),
        .I2(\udp_presum_reg_n_0_[5] ),
        .I3(\udp_presum[11]_i_35_n_0 ),
        .O(\udp_presum[11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE8E888)) 
    \udp_presum[11]_i_4 
       (.I0(\udp_presum[11]_i_17_n_0 ),
        .I1(source_ip[23]),
        .I2(\udp_presum_reg[11]_i_13_n_5 ),
        .I3(\udp_presum_reg[11]_i_14_n_5 ),
        .I4(\udp_presum_reg[11]_i_15_n_5 ),
        .I5(\udp_presum[11]_i_18_n_0 ),
        .O(\udp_presum[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[11]_i_40 
       (.I0(bytes13[4]),
        .I1(\udp_presum_reg_n_0_[4] ),
        .I2(udp_length[4]),
        .I3(\udp_presum[11]_i_36_n_0 ),
        .O(\udp_presum[11]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \udp_presum[11]_i_41 
       (.I0(ip[3]),
        .I1(source_ip[3]),
        .O(\udp_presum[11]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_presum[11]_i_42 
       (.I0(source_ip[7]),
        .O(\udp_presum[11]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_presum[11]_i_43 
       (.I0(source_ip[6]),
        .O(\udp_presum[11]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \udp_presum[11]_i_44 
       (.I0(source_ip[4]),
        .I1(ip[4]),
        .I2(source_ip[5]),
        .O(\udp_presum[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \udp_presum[11]_i_45 
       (.I0(source_ip[3]),
        .I1(ip[3]),
        .I2(source_ip[4]),
        .I3(ip[4]),
        .O(\udp_presum[11]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE8E888)) 
    \udp_presum[11]_i_5 
       (.I0(\udp_presum[11]_i_19_n_0 ),
        .I1(source_ip[22]),
        .I2(\udp_presum_reg[11]_i_13_n_6 ),
        .I3(\udp_presum_reg[11]_i_14_n_6 ),
        .I4(\udp_presum_reg[11]_i_15_n_6 ),
        .I5(\udp_presum[11]_i_20_n_0 ),
        .O(\udp_presum[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[11]_i_6 
       (.I0(\udp_presum[11]_i_2_n_0 ),
        .I1(\udp_presum[15]_i_20_n_0 ),
        .I2(\udp_presum[11]_i_21_n_0 ),
        .O(\udp_presum[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[11]_i_7 
       (.I0(\udp_presum[11]_i_3_n_0 ),
        .I1(\udp_presum[11]_i_11_n_0 ),
        .I2(\udp_presum[11]_i_22_n_0 ),
        .O(\udp_presum[11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[11]_i_8 
       (.I0(\udp_presum[11]_i_4_n_0 ),
        .I1(\udp_presum[11]_i_16_n_0 ),
        .I2(\udp_presum[11]_i_23_n_0 ),
        .O(\udp_presum[11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[11]_i_9 
       (.I0(\udp_presum[11]_i_5_n_0 ),
        .I1(\udp_presum[11]_i_18_n_0 ),
        .I2(\udp_presum[11]_i_24_n_0 ),
        .O(\udp_presum[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[15]_i_10 
       (.I0(\udp_presum_reg[19]_i_12_n_6 ),
        .I1(\udp_presum_reg[19]_i_13_n_6 ),
        .I2(\udp_presum_reg[19]_i_14_n_6 ),
        .O(\udp_presum[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \udp_presum[15]_i_11 
       (.I0(\udp_presum_reg[19]_i_12_n_6 ),
        .I1(\udp_presum_reg[19]_i_13_n_6 ),
        .I2(\udp_presum_reg[19]_i_14_n_6 ),
        .I3(\udp_presum[19]_i_17_n_0 ),
        .I4(source_ip[30]),
        .O(\udp_presum[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[15]_i_12 
       (.I0(\udp_presum_reg[19]_i_12_n_7 ),
        .I1(\udp_presum_reg[19]_i_13_n_7 ),
        .I2(\udp_presum_reg[19]_i_14_n_7 ),
        .O(\udp_presum[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \udp_presum[15]_i_16 
       (.I0(\udp_presum_reg[19]_i_12_n_7 ),
        .I1(\udp_presum_reg[19]_i_13_n_7 ),
        .I2(\udp_presum_reg[19]_i_14_n_7 ),
        .I3(\udp_presum[15]_i_10_n_0 ),
        .I4(source_ip[29]),
        .O(\udp_presum[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[15]_i_17 
       (.I0(\udp_presum_reg[15]_i_13_n_4 ),
        .I1(\udp_presum_reg[15]_i_14_n_4 ),
        .I2(\udp_presum_reg[15]_i_15_n_4 ),
        .O(\udp_presum[15]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \udp_presum[15]_i_18 
       (.I0(\udp_presum_reg[15]_i_13_n_4 ),
        .I1(\udp_presum_reg[15]_i_14_n_4 ),
        .I2(\udp_presum_reg[15]_i_15_n_4 ),
        .I3(\udp_presum[15]_i_12_n_0 ),
        .I4(source_ip[28]),
        .O(\udp_presum[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[15]_i_19 
       (.I0(\udp_presum_reg[15]_i_13_n_5 ),
        .I1(\udp_presum_reg[15]_i_14_n_5 ),
        .I2(\udp_presum_reg[15]_i_15_n_5 ),
        .O(\udp_presum[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE8E888)) 
    \udp_presum[15]_i_2 
       (.I0(\udp_presum[15]_i_10_n_0 ),
        .I1(source_ip[29]),
        .I2(\udp_presum_reg[19]_i_12_n_7 ),
        .I3(\udp_presum_reg[19]_i_13_n_7 ),
        .I4(\udp_presum_reg[19]_i_14_n_7 ),
        .I5(\udp_presum[15]_i_11_n_0 ),
        .O(\udp_presum[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \udp_presum[15]_i_20 
       (.I0(\udp_presum_reg[15]_i_13_n_5 ),
        .I1(\udp_presum_reg[15]_i_14_n_5 ),
        .I2(\udp_presum_reg[15]_i_15_n_5 ),
        .I3(\udp_presum[15]_i_17_n_0 ),
        .I4(source_ip[27]),
        .O(\udp_presum[15]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h001717FF)) 
    \udp_presum[15]_i_21 
       (.I0(\udp_presum_reg[19]_i_14_n_6 ),
        .I1(\udp_presum_reg[19]_i_13_n_6 ),
        .I2(\udp_presum_reg[19]_i_12_n_6 ),
        .I3(source_ip[30]),
        .I4(\udp_presum[19]_i_17_n_0 ),
        .O(\udp_presum[15]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h001717FF)) 
    \udp_presum[15]_i_22 
       (.I0(\udp_presum_reg[19]_i_14_n_7 ),
        .I1(\udp_presum_reg[19]_i_13_n_7 ),
        .I2(\udp_presum_reg[19]_i_12_n_7 ),
        .I3(source_ip[29]),
        .I4(\udp_presum[15]_i_10_n_0 ),
        .O(\udp_presum[15]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h001717FF)) 
    \udp_presum[15]_i_23 
       (.I0(\udp_presum_reg[15]_i_15_n_4 ),
        .I1(\udp_presum_reg[15]_i_14_n_4 ),
        .I2(\udp_presum_reg[15]_i_13_n_4 ),
        .I3(source_ip[28]),
        .I4(\udp_presum[15]_i_12_n_0 ),
        .O(\udp_presum[15]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h001717FF)) 
    \udp_presum[15]_i_24 
       (.I0(\udp_presum_reg[15]_i_15_n_5 ),
        .I1(\udp_presum_reg[15]_i_14_n_5 ),
        .I2(\udp_presum_reg[15]_i_13_n_5 ),
        .I3(source_ip[27]),
        .I4(\udp_presum[15]_i_17_n_0 ),
        .O(\udp_presum[15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \udp_presum[15]_i_25 
       (.I0(udp_length[10]),
        .I1(source_port[10]),
        .O(\udp_presum[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[15]_i_26 
       (.I0(udp_length[9]),
        .I1(source_port[9]),
        .O(\udp_presum[15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[15]_i_27 
       (.I0(udp_length[8]),
        .I1(source_port[8]),
        .O(\udp_presum[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \udp_presum[15]_i_28 
       (.I0(udp_length[7]),
        .I1(source_port[7]),
        .O(\udp_presum[15]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \udp_presum[15]_i_29 
       (.I0(source_port[10]),
        .I1(udp_length[10]),
        .I2(source_port[11]),
        .I3(udp_length[11]),
        .O(\udp_presum[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE8E888)) 
    \udp_presum[15]_i_3 
       (.I0(\udp_presum[15]_i_12_n_0 ),
        .I1(source_ip[28]),
        .I2(\udp_presum_reg[15]_i_13_n_4 ),
        .I3(\udp_presum_reg[15]_i_14_n_4 ),
        .I4(\udp_presum_reg[15]_i_15_n_4 ),
        .I5(\udp_presum[15]_i_16_n_0 ),
        .O(\udp_presum[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \udp_presum[15]_i_30 
       (.I0(source_port[9]),
        .I1(udp_length[9]),
        .I2(source_port[10]),
        .I3(udp_length[10]),
        .O(\udp_presum[15]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_presum[15]_i_31 
       (.I0(source_port[8]),
        .I1(udp_length[8]),
        .I2(source_port[9]),
        .I3(udp_length[9]),
        .O(\udp_presum[15]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \udp_presum[15]_i_32 
       (.I0(source_port[7]),
        .I1(udp_length[7]),
        .I2(source_port[8]),
        .I3(udp_length[8]),
        .O(\udp_presum[15]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[15]_i_33 
       (.I0(bytes13[10]),
        .I1(\udp_presum_reg_n_0_[10] ),
        .I2(udp_length[10]),
        .O(\udp_presum[15]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[15]_i_34 
       (.I0(udp_length[9]),
        .I1(bytes13[9]),
        .I2(\udp_presum_reg_n_0_[9] ),
        .O(\udp_presum[15]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[15]_i_35 
       (.I0(udp_length[8]),
        .I1(bytes13[8]),
        .I2(\udp_presum_reg_n_0_[8] ),
        .O(\udp_presum[15]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[15]_i_36 
       (.I0(bytes13[7]),
        .I1(\udp_presum_reg_n_0_[7] ),
        .I2(udp_length[7]),
        .O(\udp_presum[15]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[15]_i_37 
       (.I0(udp_length[11]),
        .I1(bytes13[11]),
        .I2(\udp_presum_reg_n_0_[11] ),
        .I3(\udp_presum[15]_i_33_n_0 ),
        .O(\udp_presum[15]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[15]_i_38 
       (.I0(bytes13[10]),
        .I1(\udp_presum_reg_n_0_[10] ),
        .I2(udp_length[10]),
        .I3(\udp_presum[15]_i_34_n_0 ),
        .O(\udp_presum[15]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[15]_i_39 
       (.I0(udp_length[9]),
        .I1(bytes13[9]),
        .I2(\udp_presum_reg_n_0_[9] ),
        .I3(\udp_presum[15]_i_35_n_0 ),
        .O(\udp_presum[15]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE8E888)) 
    \udp_presum[15]_i_4 
       (.I0(\udp_presum[15]_i_17_n_0 ),
        .I1(source_ip[27]),
        .I2(\udp_presum_reg[15]_i_13_n_5 ),
        .I3(\udp_presum_reg[15]_i_14_n_5 ),
        .I4(\udp_presum_reg[15]_i_15_n_5 ),
        .I5(\udp_presum[15]_i_18_n_0 ),
        .O(\udp_presum[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[15]_i_40 
       (.I0(udp_length[8]),
        .I1(bytes13[8]),
        .I2(\udp_presum_reg_n_0_[8] ),
        .I3(\udp_presum[15]_i_36_n_0 ),
        .O(\udp_presum[15]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_presum[15]_i_41 
       (.I0(source_ip[8]),
        .I1(source_ip[9]),
        .O(\udp_presum[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \udp_presum[15]_i_42 
       (.I0(source_ip[7]),
        .I1(source_ip[8]),
        .O(\udp_presum[15]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE8E888)) 
    \udp_presum[15]_i_5 
       (.I0(\udp_presum[15]_i_19_n_0 ),
        .I1(source_ip[26]),
        .I2(\udp_presum_reg[15]_i_13_n_6 ),
        .I3(\udp_presum_reg[15]_i_14_n_6 ),
        .I4(\udp_presum_reg[15]_i_15_n_6 ),
        .I5(\udp_presum[15]_i_20_n_0 ),
        .O(\udp_presum[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[15]_i_6 
       (.I0(\udp_presum[15]_i_2_n_0 ),
        .I1(\udp_presum[19]_i_18_n_0 ),
        .I2(\udp_presum[15]_i_21_n_0 ),
        .O(\udp_presum[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[15]_i_7 
       (.I0(\udp_presum[15]_i_3_n_0 ),
        .I1(\udp_presum[15]_i_11_n_0 ),
        .I2(\udp_presum[15]_i_22_n_0 ),
        .O(\udp_presum[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[15]_i_8 
       (.I0(\udp_presum[15]_i_4_n_0 ),
        .I1(\udp_presum[15]_i_16_n_0 ),
        .I2(\udp_presum[15]_i_23_n_0 ),
        .O(\udp_presum[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[15]_i_9 
       (.I0(\udp_presum[15]_i_5_n_0 ),
        .I1(\udp_presum[15]_i_18_n_0 ),
        .I2(\udp_presum[15]_i_24_n_0 ),
        .O(\udp_presum[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[19]_i_15 
       (.I0(\udp_presum_reg[19]_i_10_n_7 ),
        .I1(\udp_presum_reg[23]_i_5_n_7 ),
        .I2(\udp_presum_reg[19]_i_11_n_7 ),
        .O(\udp_presum[19]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \udp_presum[19]_i_16 
       (.I0(\udp_presum_reg[19]_i_14_n_5 ),
        .I1(\udp_presum_reg[19]_i_13_n_5 ),
        .I2(\udp_presum_reg[19]_i_12_n_5 ),
        .O(\udp_presum[19]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[19]_i_17 
       (.I0(\udp_presum_reg[19]_i_12_n_5 ),
        .I1(\udp_presum_reg[19]_i_13_n_5 ),
        .I2(\udp_presum_reg[19]_i_14_n_5 ),
        .O(\udp_presum[19]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \udp_presum[19]_i_18 
       (.I0(\udp_presum_reg[19]_i_12_n_5 ),
        .I1(\udp_presum_reg[19]_i_13_n_5 ),
        .I2(\udp_presum_reg[19]_i_14_n_5 ),
        .I3(\udp_presum[19]_i_40_n_0 ),
        .I4(source_ip[31]),
        .O(\udp_presum[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \udp_presum[19]_i_19 
       (.I0(\udp_presum_reg[19]_i_10_n_2 ),
        .I1(\udp_presum_reg[19]_i_11_n_2 ),
        .I2(\udp_presum_reg[23]_i_5_n_6 ),
        .O(\udp_presum[19]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hA880)) 
    \udp_presum[19]_i_2 
       (.I0(\udp_presum_reg[23]_i_5_n_5 ),
        .I1(\udp_presum_reg[19]_i_10_n_2 ),
        .I2(\udp_presum_reg[23]_i_5_n_6 ),
        .I3(\udp_presum_reg[19]_i_11_n_2 ),
        .O(\udp_presum[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \udp_presum[19]_i_20 
       (.I0(\udp_presum_reg[19]_i_14_n_5 ),
        .I1(\udp_presum_reg[19]_i_13_n_5 ),
        .I2(\udp_presum_reg[19]_i_12_n_5 ),
        .I3(\udp_presum[19]_i_40_n_0 ),
        .I4(source_ip[31]),
        .O(\udp_presum[19]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[19]_i_21 
       (.I0(udp_length[15]),
        .I1(source_port[15]),
        .O(\udp_presum[19]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[19]_i_22 
       (.I0(udp_length[14]),
        .I1(source_port[14]),
        .O(\udp_presum[19]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[19]_i_23 
       (.I0(udp_length[13]),
        .I1(source_port[13]),
        .O(\udp_presum[19]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[19]_i_24 
       (.I0(udp_length[12]),
        .I1(source_port[12]),
        .O(\udp_presum[19]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[19]_i_25 
       (.I0(udp_length[11]),
        .I1(source_port[11]),
        .O(\udp_presum[19]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_presum[19]_i_26 
       (.I0(source_port[14]),
        .I1(udp_length[14]),
        .I2(source_port[15]),
        .I3(udp_length[15]),
        .O(\udp_presum[19]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_presum[19]_i_27 
       (.I0(source_port[13]),
        .I1(udp_length[13]),
        .I2(source_port[14]),
        .I3(udp_length[14]),
        .O(\udp_presum[19]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_presum[19]_i_28 
       (.I0(source_port[12]),
        .I1(udp_length[12]),
        .I2(source_port[13]),
        .I3(udp_length[13]),
        .O(\udp_presum[19]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_presum[19]_i_29 
       (.I0(source_port[11]),
        .I1(udp_length[11]),
        .I2(source_port[12]),
        .I3(udp_length[12]),
        .O(\udp_presum[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hE80000E800E8E800)) 
    \udp_presum[19]_i_3 
       (.I0(\udp_presum_reg[19]_i_10_n_7 ),
        .I1(\udp_presum_reg[23]_i_5_n_7 ),
        .I2(\udp_presum_reg[19]_i_11_n_7 ),
        .I3(\udp_presum_reg[23]_i_5_n_6 ),
        .I4(\udp_presum_reg[19]_i_11_n_2 ),
        .I5(\udp_presum_reg[19]_i_10_n_2 ),
        .O(\udp_presum[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[19]_i_30 
       (.I0(udp_length[14]),
        .I1(bytes13[14]),
        .I2(\udp_presum_reg_n_0_[14] ),
        .O(\udp_presum[19]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[19]_i_31 
       (.I0(udp_length[13]),
        .I1(bytes13[13]),
        .I2(\udp_presum_reg_n_0_[13] ),
        .O(\udp_presum[19]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[19]_i_32 
       (.I0(udp_length[12]),
        .I1(bytes13[12]),
        .I2(\udp_presum_reg_n_0_[12] ),
        .O(\udp_presum[19]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[19]_i_33 
       (.I0(udp_length[11]),
        .I1(bytes13[11]),
        .I2(\udp_presum_reg_n_0_[11] ),
        .O(\udp_presum[19]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[19]_i_34 
       (.I0(\udp_presum[19]_i_30_n_0 ),
        .I1(bytes13[15]),
        .I2(udp_length[15]),
        .I3(\udp_presum_reg_n_0_[15] ),
        .O(\udp_presum[19]_i_34_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[19]_i_35 
       (.I0(udp_length[14]),
        .I1(bytes13[14]),
        .I2(\udp_presum_reg_n_0_[14] ),
        .I3(\udp_presum[19]_i_31_n_0 ),
        .O(\udp_presum[19]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[19]_i_36 
       (.I0(udp_length[13]),
        .I1(bytes13[13]),
        .I2(\udp_presum_reg_n_0_[13] ),
        .I3(\udp_presum[19]_i_32_n_0 ),
        .O(\udp_presum[19]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[19]_i_37 
       (.I0(udp_length[12]),
        .I1(bytes13[12]),
        .I2(\udp_presum_reg_n_0_[12] ),
        .I3(\udp_presum[19]_i_33_n_0 ),
        .O(\udp_presum[19]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \udp_presum[19]_i_38 
       (.I0(source_ip[14]),
        .I1(source_ip[15]),
        .O(\udp_presum[19]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_presum[19]_i_39 
       (.I0(source_ip[14]),
        .O(\udp_presum[19]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFE80FFE8E800FE80)) 
    \udp_presum[19]_i_4 
       (.I0(\udp_presum_reg[19]_i_12_n_4 ),
        .I1(\udp_presum_reg[19]_i_13_n_4 ),
        .I2(\udp_presum_reg[19]_i_14_n_4 ),
        .I3(\udp_presum[19]_i_15_n_0 ),
        .I4(\udp_presum[19]_i_16_n_0 ),
        .I5(source_ip[31]),
        .O(\udp_presum[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[19]_i_40 
       (.I0(\udp_presum_reg[19]_i_12_n_4 ),
        .I1(\udp_presum_reg[19]_i_13_n_4 ),
        .I2(\udp_presum_reg[19]_i_14_n_4 ),
        .O(\udp_presum[19]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE8E888)) 
    \udp_presum[19]_i_5 
       (.I0(\udp_presum[19]_i_17_n_0 ),
        .I1(source_ip[30]),
        .I2(\udp_presum_reg[19]_i_12_n_6 ),
        .I3(\udp_presum_reg[19]_i_13_n_6 ),
        .I4(\udp_presum_reg[19]_i_14_n_6 ),
        .I5(\udp_presum[19]_i_18_n_0 ),
        .O(\udp_presum[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \udp_presum[19]_i_6 
       (.I0(\udp_presum_reg[19]_i_11_n_2 ),
        .I1(\udp_presum_reg[23]_i_5_n_6 ),
        .I2(\udp_presum_reg[19]_i_10_n_2 ),
        .I3(\udp_presum_reg[23]_i_5_n_5 ),
        .I4(\udp_presum_reg[23]_i_5_n_4 ),
        .O(\udp_presum[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA995566A)) 
    \udp_presum[19]_i_7 
       (.I0(\udp_presum[19]_i_3_n_0 ),
        .I1(\udp_presum_reg[19]_i_10_n_2 ),
        .I2(\udp_presum_reg[23]_i_5_n_6 ),
        .I3(\udp_presum_reg[19]_i_11_n_2 ),
        .I4(\udp_presum_reg[23]_i_5_n_5 ),
        .O(\udp_presum[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h66696999)) 
    \udp_presum[19]_i_8 
       (.I0(\udp_presum[19]_i_4_n_0 ),
        .I1(\udp_presum[19]_i_19_n_0 ),
        .I2(\udp_presum_reg[19]_i_11_n_7 ),
        .I3(\udp_presum_reg[23]_i_5_n_7 ),
        .I4(\udp_presum_reg[19]_i_10_n_7 ),
        .O(\udp_presum[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    \udp_presum[19]_i_9 
       (.I0(\udp_presum[19]_i_5_n_0 ),
        .I1(\udp_presum[19]_i_15_n_0 ),
        .I2(\udp_presum_reg[19]_i_14_n_4 ),
        .I3(\udp_presum_reg[19]_i_13_n_4 ),
        .I4(\udp_presum_reg[19]_i_12_n_4 ),
        .I5(\udp_presum[19]_i_20_n_0 ),
        .O(\udp_presum[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \udp_presum[23]_i_1 
       (.I0(p_0_in57_in),
        .I1(arp_request_expected),
        .I2(eth_protocol_expected),
        .O(udp_presum));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_presum[23]_i_2 
       (.I0(udp_presum_done),
        .O(udp_presum0));
  LUT4 #(
    .INIT(16'h17E8)) 
    \udp_presum[23]_i_6 
       (.I0(\udp_presum_reg_n_0_[15] ),
        .I1(bytes13[15]),
        .I2(udp_length[15]),
        .I3(\udp_presum_reg_n_0_[16] ),
        .O(\udp_presum[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[3]_i_10 
       (.I0(\udp_presum_reg[7]_i_13_n_5 ),
        .I1(\udp_presum_reg[7]_i_12_n_5 ),
        .I2(\udp_presum_reg[7]_i_11_n_5 ),
        .O(\udp_presum[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \udp_presum[3]_i_11 
       (.I0(\udp_presum_reg[7]_i_11_n_5 ),
        .I1(\udp_presum_reg[7]_i_12_n_5 ),
        .I2(\udp_presum_reg[7]_i_13_n_5 ),
        .O(\udp_presum[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[3]_i_12 
       (.I0(\udp_presum_reg[7]_i_12_n_7 ),
        .I1(source_ip[16]),
        .O(\udp_presum[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \udp_presum[3]_i_2 
       (.I0(\udp_presum_reg[7]_i_11_n_6 ),
        .I1(\udp_presum_reg[7]_i_12_n_6 ),
        .I2(\udp_presum_reg[7]_i_13_n_6 ),
        .I3(\udp_presum[3]_i_10_n_0 ),
        .I4(source_ip[18]),
        .O(\udp_presum[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEA8080EA80EAEA80)) 
    \udp_presum[3]_i_3 
       (.I0(source_ip[17]),
        .I1(source_ip[16]),
        .I2(\udp_presum_reg[7]_i_12_n_7 ),
        .I3(\udp_presum_reg[7]_i_13_n_6 ),
        .I4(\udp_presum_reg[7]_i_12_n_6 ),
        .I5(\udp_presum_reg[7]_i_11_n_6 ),
        .O(\udp_presum[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \udp_presum[3]_i_4 
       (.I0(\udp_presum_reg[7]_i_11_n_7 ),
        .I1(\udp_presum_reg[7]_i_13_n_7 ),
        .O(\udp_presum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \udp_presum[3]_i_5 
       (.I0(\udp_presum_reg[7]_i_13_n_7 ),
        .I1(\udp_presum_reg[7]_i_11_n_7 ),
        .O(\udp_presum[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \udp_presum[3]_i_6 
       (.I0(\udp_presum[3]_i_2_n_0 ),
        .I1(\udp_presum[3]_i_11_n_0 ),
        .I2(\udp_presum_reg[7]_i_13_n_4 ),
        .I3(\udp_presum_reg[7]_i_12_n_4 ),
        .I4(\udp_presum_reg[7]_i_11_n_4 ),
        .I5(source_ip[19]),
        .O(\udp_presum[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \udp_presum[3]_i_7 
       (.I0(\udp_presum[3]_i_3_n_0 ),
        .I1(source_ip[18]),
        .I2(\udp_presum[3]_i_10_n_0 ),
        .I3(\udp_presum_reg[7]_i_11_n_6 ),
        .I4(\udp_presum_reg[7]_i_12_n_6 ),
        .I5(\udp_presum_reg[7]_i_13_n_6 ),
        .O(\udp_presum[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \udp_presum[3]_i_8 
       (.I0(source_ip[17]),
        .I1(\udp_presum[3]_i_12_n_0 ),
        .I2(\udp_presum_reg[7]_i_13_n_6 ),
        .I3(\udp_presum_reg[7]_i_12_n_6 ),
        .I4(\udp_presum_reg[7]_i_11_n_6 ),
        .I5(\udp_presum[3]_i_4_n_0 ),
        .O(\udp_presum[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \udp_presum[3]_i_9 
       (.I0(\udp_presum_reg[7]_i_11_n_7 ),
        .I1(\udp_presum_reg[7]_i_13_n_7 ),
        .I2(source_ip[16]),
        .I3(\udp_presum_reg[7]_i_12_n_7 ),
        .O(\udp_presum[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE00E0E0E0EE0E0E0)) 
    \udp_presum[7]_i_10 
       (.I0(\udp_presum_reg[11]_i_13_n_7 ),
        .I1(\udp_presum_reg[11]_i_15_n_7 ),
        .I2(source_ip[21]),
        .I3(source_ip[20]),
        .I4(\udp_presum_reg[11]_i_14_n_7 ),
        .I5(\udp_presum[7]_i_18_n_0 ),
        .O(\udp_presum[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_presum[7]_i_14 
       (.I0(\udp_presum_reg[11]_i_15_n_7 ),
        .I1(\udp_presum_reg[11]_i_13_n_7 ),
        .O(\udp_presum[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[7]_i_15 
       (.I0(\udp_presum_reg[7]_i_13_n_4 ),
        .I1(\udp_presum_reg[7]_i_12_n_4 ),
        .I2(\udp_presum_reg[7]_i_11_n_4 ),
        .O(\udp_presum[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h001717FF)) 
    \udp_presum[7]_i_16 
       (.I0(\udp_presum_reg[11]_i_15_n_6 ),
        .I1(\udp_presum_reg[11]_i_14_n_6 ),
        .I2(\udp_presum_reg[11]_i_13_n_6 ),
        .I3(source_ip[22]),
        .I4(\udp_presum[11]_i_19_n_0 ),
        .O(\udp_presum[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \udp_presum[7]_i_17 
       (.I0(\udp_presum_reg[11]_i_13_n_6 ),
        .I1(\udp_presum_reg[11]_i_14_n_6 ),
        .I2(\udp_presum_reg[11]_i_15_n_6 ),
        .I3(\udp_presum[11]_i_19_n_0 ),
        .I4(source_ip[22]),
        .O(\udp_presum[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[7]_i_18 
       (.I0(\udp_presum_reg[11]_i_13_n_6 ),
        .I1(\udp_presum_reg[11]_i_14_n_6 ),
        .I2(\udp_presum_reg[11]_i_15_n_6 ),
        .O(\udp_presum[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[7]_i_19 
       (.I0(\udp_presum_reg[11]_i_14_n_7 ),
        .I1(source_ip[20]),
        .O(\udp_presum[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8282822882282828)) 
    \udp_presum[7]_i_2 
       (.I0(\udp_presum[7]_i_10_n_0 ),
        .I1(source_ip[22]),
        .I2(\udp_presum[11]_i_19_n_0 ),
        .I3(\udp_presum_reg[11]_i_15_n_6 ),
        .I4(\udp_presum_reg[11]_i_14_n_6 ),
        .I5(\udp_presum_reg[11]_i_13_n_6 ),
        .O(\udp_presum[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996969696696969)) 
    \udp_presum[7]_i_20 
       (.I0(\udp_presum_reg[11]_i_15_n_6 ),
        .I1(\udp_presum_reg[11]_i_14_n_6 ),
        .I2(\udp_presum_reg[11]_i_13_n_6 ),
        .I3(\udp_presum_reg[11]_i_14_n_7 ),
        .I4(source_ip[20]),
        .I5(source_ip[21]),
        .O(\udp_presum[7]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \udp_presum[7]_i_21 
       (.I0(\udp_presum_reg[7]_i_11_n_4 ),
        .I1(\udp_presum_reg[7]_i_12_n_4 ),
        .I2(\udp_presum_reg[7]_i_13_n_4 ),
        .O(\udp_presum[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[7]_i_22 
       (.I0(ip[2]),
        .I1(source_ip[2]),
        .O(\udp_presum[7]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[7]_i_23 
       (.I0(ip[1]),
        .I1(source_ip[1]),
        .O(\udp_presum[7]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[7]_i_24 
       (.I0(ip[0]),
        .I1(source_ip[0]),
        .O(\udp_presum[7]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \udp_presum[7]_i_25 
       (.I0(source_ip[2]),
        .I1(ip[2]),
        .I2(source_ip[3]),
        .I3(ip[3]),
        .O(\udp_presum[7]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_presum[7]_i_26 
       (.I0(source_ip[1]),
        .I1(ip[1]),
        .I2(source_ip[2]),
        .I3(ip[2]),
        .O(\udp_presum[7]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_presum[7]_i_27 
       (.I0(source_ip[0]),
        .I1(ip[0]),
        .I2(source_ip[1]),
        .I3(ip[1]),
        .O(\udp_presum[7]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_presum[7]_i_28 
       (.I0(ip[0]),
        .I1(source_ip[0]),
        .O(\udp_presum[7]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[7]_i_29 
       (.I0(udp_length[2]),
        .I1(bytes13[2]),
        .I2(\udp_presum_reg_n_0_[2] ),
        .O(\udp_presum[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \udp_presum[7]_i_3 
       (.I0(\udp_presum[7]_i_10_n_0 ),
        .I1(source_ip[22]),
        .I2(\udp_presum[11]_i_19_n_0 ),
        .I3(\udp_presum_reg[11]_i_15_n_6 ),
        .I4(\udp_presum_reg[11]_i_14_n_6 ),
        .I5(\udp_presum_reg[11]_i_13_n_6 ),
        .O(\udp_presum[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[7]_i_30 
       (.I0(bytes13[1]),
        .I1(\udp_presum_reg_n_0_[1] ),
        .I2(udp_length[1]),
        .O(\udp_presum[7]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \udp_presum[7]_i_31 
       (.I0(\udp_presum_reg_n_0_[0] ),
        .I1(bytes13[0]),
        .I2(udp_length[0]),
        .O(\udp_presum[7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[7]_i_32 
       (.I0(udp_length[3]),
        .I1(bytes13[3]),
        .I2(\udp_presum_reg_n_0_[3] ),
        .I3(\udp_presum[7]_i_29_n_0 ),
        .O(\udp_presum[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[7]_i_33 
       (.I0(udp_length[2]),
        .I1(bytes13[2]),
        .I2(\udp_presum_reg_n_0_[2] ),
        .I3(\udp_presum[7]_i_30_n_0 ),
        .O(\udp_presum[7]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \udp_presum[7]_i_34 
       (.I0(bytes13[1]),
        .I1(\udp_presum_reg_n_0_[1] ),
        .I2(udp_length[1]),
        .I3(\udp_presum[7]_i_31_n_0 ),
        .O(\udp_presum[7]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[7]_i_35 
       (.I0(\udp_presum_reg_n_0_[0] ),
        .I1(bytes13[0]),
        .I2(udp_length[0]),
        .O(\udp_presum[7]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[7]_i_36 
       (.I0(udp_length[2]),
        .I1(source_port[2]),
        .O(\udp_presum[7]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \udp_presum[7]_i_37 
       (.I0(udp_length[1]),
        .I1(source_port[1]),
        .O(\udp_presum[7]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \udp_presum[7]_i_38 
       (.I0(udp_length[0]),
        .I1(source_port[0]),
        .O(\udp_presum[7]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \udp_presum[7]_i_39 
       (.I0(source_port[2]),
        .I1(udp_length[2]),
        .I2(source_port[3]),
        .I3(udp_length[3]),
        .O(\udp_presum[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00E8E800E8FFFFE8)) 
    \udp_presum[7]_i_4 
       (.I0(\udp_presum_reg[7]_i_11_n_4 ),
        .I1(\udp_presum_reg[7]_i_12_n_4 ),
        .I2(\udp_presum_reg[7]_i_13_n_4 ),
        .I3(source_ip[20]),
        .I4(\udp_presum_reg[11]_i_14_n_7 ),
        .I5(\udp_presum[7]_i_14_n_0 ),
        .O(\udp_presum[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \udp_presum[7]_i_40 
       (.I0(source_port[1]),
        .I1(udp_length[1]),
        .I2(source_port[2]),
        .I3(udp_length[2]),
        .O(\udp_presum[7]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \udp_presum[7]_i_41 
       (.I0(source_port[0]),
        .I1(udp_length[0]),
        .I2(source_port[1]),
        .I3(udp_length[1]),
        .O(\udp_presum[7]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \udp_presum[7]_i_42 
       (.I0(source_port[0]),
        .I1(udp_length[0]),
        .O(\udp_presum[7]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \udp_presum[7]_i_5 
       (.I0(\udp_presum_reg[7]_i_11_n_5 ),
        .I1(\udp_presum_reg[7]_i_12_n_5 ),
        .I2(\udp_presum_reg[7]_i_13_n_5 ),
        .I3(source_ip[19]),
        .I4(\udp_presum[7]_i_15_n_0 ),
        .O(\udp_presum[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \udp_presum[7]_i_6 
       (.I0(\udp_presum[7]_i_2_n_0 ),
        .I1(\udp_presum[11]_i_20_n_0 ),
        .I2(\udp_presum[7]_i_16_n_0 ),
        .O(\udp_presum[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h56AAAAA9AAA9A955)) 
    \udp_presum[7]_i_7 
       (.I0(\udp_presum[7]_i_17_n_0 ),
        .I1(\udp_presum_reg[11]_i_13_n_7 ),
        .I2(\udp_presum_reg[11]_i_15_n_7 ),
        .I3(source_ip[21]),
        .I4(\udp_presum[7]_i_18_n_0 ),
        .I5(\udp_presum[7]_i_19_n_0 ),
        .O(\udp_presum[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \udp_presum[7]_i_8 
       (.I0(\udp_presum[7]_i_4_n_0 ),
        .I1(\udp_presum[7]_i_20_n_0 ),
        .I2(\udp_presum_reg[11]_i_15_n_7 ),
        .I3(\udp_presum_reg[11]_i_13_n_7 ),
        .O(\udp_presum[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \udp_presum[7]_i_9 
       (.I0(\udp_presum[7]_i_5_n_0 ),
        .I1(\udp_presum[7]_i_21_n_0 ),
        .I2(source_ip[20]),
        .I3(\udp_presum_reg[11]_i_14_n_7 ),
        .I4(\udp_presum_reg[11]_i_13_n_7 ),
        .I5(\udp_presum_reg[11]_i_15_n_7 ),
        .O(\udp_presum[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h20)) 
    udp_presum_done_i_1
       (.I0(p_0_in57_in),
        .I1(arp_request_expected),
        .I2(eth_protocol_expected),
        .O(udp_presum_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    udp_presum_done_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(udp_presum_done_i_1_n_0),
        .Q(udp_presum_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[3]_i_1_n_7 ),
        .Q(\udp_presum_reg_n_0_[0] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[10] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[11]_i_1_n_5 ),
        .Q(\udp_presum_reg_n_0_[10] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[11] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[11]_i_1_n_4 ),
        .Q(\udp_presum_reg_n_0_[11] ),
        .R(udp_presum));
  CARRY4 \udp_presum_reg[11]_i_1 
       (.CI(\udp_presum_reg[7]_i_1_n_0 ),
        .CO({\udp_presum_reg[11]_i_1_n_0 ,\udp_presum_reg[11]_i_1_n_1 ,\udp_presum_reg[11]_i_1_n_2 ,\udp_presum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[11]_i_2_n_0 ,\udp_presum[11]_i_3_n_0 ,\udp_presum[11]_i_4_n_0 ,\udp_presum[11]_i_5_n_0 }),
        .O({\udp_presum_reg[11]_i_1_n_4 ,\udp_presum_reg[11]_i_1_n_5 ,\udp_presum_reg[11]_i_1_n_6 ,\udp_presum_reg[11]_i_1_n_7 }),
        .S({\udp_presum[11]_i_6_n_0 ,\udp_presum[11]_i_7_n_0 ,\udp_presum[11]_i_8_n_0 ,\udp_presum[11]_i_9_n_0 }));
  CARRY4 \udp_presum_reg[11]_i_13 
       (.CI(\udp_presum_reg[7]_i_13_n_0 ),
        .CO({\udp_presum_reg[11]_i_13_n_0 ,\udp_presum_reg[11]_i_13_n_1 ,\udp_presum_reg[11]_i_13_n_2 ,\udp_presum_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[11]_i_25_n_0 ,\udp_presum[11]_i_26_n_0 ,\udp_presum[11]_i_27_n_0 ,\udp_presum[11]_i_28_n_0 }),
        .O({\udp_presum_reg[11]_i_13_n_4 ,\udp_presum_reg[11]_i_13_n_5 ,\udp_presum_reg[11]_i_13_n_6 ,\udp_presum_reg[11]_i_13_n_7 }),
        .S({\udp_presum[11]_i_29_n_0 ,\udp_presum[11]_i_30_n_0 ,\udp_presum[11]_i_31_n_0 ,\udp_presum[11]_i_32_n_0 }));
  CARRY4 \udp_presum_reg[11]_i_14 
       (.CI(\udp_presum_reg[7]_i_12_n_0 ),
        .CO({\udp_presum_reg[11]_i_14_n_0 ,\udp_presum_reg[11]_i_14_n_1 ,\udp_presum_reg[11]_i_14_n_2 ,\udp_presum_reg[11]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[11]_i_33_n_0 ,\udp_presum[11]_i_34_n_0 ,\udp_presum[11]_i_35_n_0 ,\udp_presum[11]_i_36_n_0 }),
        .O({\udp_presum_reg[11]_i_14_n_4 ,\udp_presum_reg[11]_i_14_n_5 ,\udp_presum_reg[11]_i_14_n_6 ,\udp_presum_reg[11]_i_14_n_7 }),
        .S({\udp_presum[11]_i_37_n_0 ,\udp_presum[11]_i_38_n_0 ,\udp_presum[11]_i_39_n_0 ,\udp_presum[11]_i_40_n_0 }));
  CARRY4 \udp_presum_reg[11]_i_15 
       (.CI(\udp_presum_reg[7]_i_11_n_0 ),
        .CO({\udp_presum_reg[11]_i_15_n_0 ,\udp_presum_reg[11]_i_15_n_1 ,\udp_presum_reg[11]_i_15_n_2 ,\udp_presum_reg[11]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,source_ip[5],\udp_presum[11]_i_41_n_0 }),
        .O({\udp_presum_reg[11]_i_15_n_4 ,\udp_presum_reg[11]_i_15_n_5 ,\udp_presum_reg[11]_i_15_n_6 ,\udp_presum_reg[11]_i_15_n_7 }),
        .S({\udp_presum[11]_i_42_n_0 ,\udp_presum[11]_i_43_n_0 ,\udp_presum[11]_i_44_n_0 ,\udp_presum[11]_i_45_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[12] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[15]_i_1_n_7 ),
        .Q(\udp_presum_reg_n_0_[12] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[13] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[15]_i_1_n_6 ),
        .Q(\udp_presum_reg_n_0_[13] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[14] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[15]_i_1_n_5 ),
        .Q(\udp_presum_reg_n_0_[14] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[15] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[15]_i_1_n_4 ),
        .Q(\udp_presum_reg_n_0_[15] ),
        .R(udp_presum));
  CARRY4 \udp_presum_reg[15]_i_1 
       (.CI(\udp_presum_reg[11]_i_1_n_0 ),
        .CO({\udp_presum_reg[15]_i_1_n_0 ,\udp_presum_reg[15]_i_1_n_1 ,\udp_presum_reg[15]_i_1_n_2 ,\udp_presum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[15]_i_2_n_0 ,\udp_presum[15]_i_3_n_0 ,\udp_presum[15]_i_4_n_0 ,\udp_presum[15]_i_5_n_0 }),
        .O({\udp_presum_reg[15]_i_1_n_4 ,\udp_presum_reg[15]_i_1_n_5 ,\udp_presum_reg[15]_i_1_n_6 ,\udp_presum_reg[15]_i_1_n_7 }),
        .S({\udp_presum[15]_i_6_n_0 ,\udp_presum[15]_i_7_n_0 ,\udp_presum[15]_i_8_n_0 ,\udp_presum[15]_i_9_n_0 }));
  CARRY4 \udp_presum_reg[15]_i_13 
       (.CI(\udp_presum_reg[11]_i_13_n_0 ),
        .CO({\udp_presum_reg[15]_i_13_n_0 ,\udp_presum_reg[15]_i_13_n_1 ,\udp_presum_reg[15]_i_13_n_2 ,\udp_presum_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[15]_i_25_n_0 ,\udp_presum[15]_i_26_n_0 ,\udp_presum[15]_i_27_n_0 ,\udp_presum[15]_i_28_n_0 }),
        .O({\udp_presum_reg[15]_i_13_n_4 ,\udp_presum_reg[15]_i_13_n_5 ,\udp_presum_reg[15]_i_13_n_6 ,\udp_presum_reg[15]_i_13_n_7 }),
        .S({\udp_presum[15]_i_29_n_0 ,\udp_presum[15]_i_30_n_0 ,\udp_presum[15]_i_31_n_0 ,\udp_presum[15]_i_32_n_0 }));
  CARRY4 \udp_presum_reg[15]_i_14 
       (.CI(\udp_presum_reg[11]_i_14_n_0 ),
        .CO({\udp_presum_reg[15]_i_14_n_0 ,\udp_presum_reg[15]_i_14_n_1 ,\udp_presum_reg[15]_i_14_n_2 ,\udp_presum_reg[15]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[15]_i_33_n_0 ,\udp_presum[15]_i_34_n_0 ,\udp_presum[15]_i_35_n_0 ,\udp_presum[15]_i_36_n_0 }),
        .O({\udp_presum_reg[15]_i_14_n_4 ,\udp_presum_reg[15]_i_14_n_5 ,\udp_presum_reg[15]_i_14_n_6 ,\udp_presum_reg[15]_i_14_n_7 }),
        .S({\udp_presum[15]_i_37_n_0 ,\udp_presum[15]_i_38_n_0 ,\udp_presum[15]_i_39_n_0 ,\udp_presum[15]_i_40_n_0 }));
  CARRY4 \udp_presum_reg[15]_i_15 
       (.CI(\udp_presum_reg[11]_i_15_n_0 ),
        .CO({\udp_presum_reg[15]_i_15_n_0 ,\udp_presum_reg[15]_i_15_n_1 ,\udp_presum_reg[15]_i_15_n_2 ,\udp_presum_reg[15]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,source_ip[8:7]}),
        .O({\udp_presum_reg[15]_i_15_n_4 ,\udp_presum_reg[15]_i_15_n_5 ,\udp_presum_reg[15]_i_15_n_6 ,\udp_presum_reg[15]_i_15_n_7 }),
        .S({source_ip[11:10],\udp_presum[15]_i_41_n_0 ,\udp_presum[15]_i_42_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[16] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[19]_i_1_n_7 ),
        .Q(\udp_presum_reg_n_0_[16] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[17] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[19]_i_1_n_6 ),
        .Q(\udp_presum_reg_n_0_[17] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[18] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[19]_i_1_n_5 ),
        .Q(\udp_presum_reg_n_0_[18] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[19] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[19]_i_1_n_4 ),
        .Q(\udp_presum_reg_n_0_[19] ),
        .R(udp_presum));
  CARRY4 \udp_presum_reg[19]_i_1 
       (.CI(\udp_presum_reg[15]_i_1_n_0 ),
        .CO({\udp_presum_reg[19]_i_1_n_0 ,\udp_presum_reg[19]_i_1_n_1 ,\udp_presum_reg[19]_i_1_n_2 ,\udp_presum_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[19]_i_2_n_0 ,\udp_presum[19]_i_3_n_0 ,\udp_presum[19]_i_4_n_0 ,\udp_presum[19]_i_5_n_0 }),
        .O({\udp_presum_reg[19]_i_1_n_4 ,\udp_presum_reg[19]_i_1_n_5 ,\udp_presum_reg[19]_i_1_n_6 ,\udp_presum_reg[19]_i_1_n_7 }),
        .S({\udp_presum[19]_i_6_n_0 ,\udp_presum[19]_i_7_n_0 ,\udp_presum[19]_i_8_n_0 ,\udp_presum[19]_i_9_n_0 }));
  CARRY4 \udp_presum_reg[19]_i_10 
       (.CI(\udp_presum_reg[19]_i_12_n_0 ),
        .CO({\NLW_udp_presum_reg[19]_i_10_CO_UNCONNECTED [3:2],\udp_presum_reg[19]_i_10_n_2 ,\NLW_udp_presum_reg[19]_i_10_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_udp_presum_reg[19]_i_10_O_UNCONNECTED [3:1],\udp_presum_reg[19]_i_10_n_7 }),
        .S({1'b0,1'b0,1'b1,\udp_presum[19]_i_21_n_0 }));
  CARRY4 \udp_presum_reg[19]_i_11 
       (.CI(\udp_presum_reg[19]_i_14_n_0 ),
        .CO({\NLW_udp_presum_reg[19]_i_11_CO_UNCONNECTED [3:2],\udp_presum_reg[19]_i_11_n_2 ,\NLW_udp_presum_reg[19]_i_11_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_udp_presum_reg[19]_i_11_O_UNCONNECTED [3:1],\udp_presum_reg[19]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b1,source_ip[15]}));
  CARRY4 \udp_presum_reg[19]_i_12 
       (.CI(\udp_presum_reg[15]_i_13_n_0 ),
        .CO({\udp_presum_reg[19]_i_12_n_0 ,\udp_presum_reg[19]_i_12_n_1 ,\udp_presum_reg[19]_i_12_n_2 ,\udp_presum_reg[19]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[19]_i_22_n_0 ,\udp_presum[19]_i_23_n_0 ,\udp_presum[19]_i_24_n_0 ,\udp_presum[19]_i_25_n_0 }),
        .O({\udp_presum_reg[19]_i_12_n_4 ,\udp_presum_reg[19]_i_12_n_5 ,\udp_presum_reg[19]_i_12_n_6 ,\udp_presum_reg[19]_i_12_n_7 }),
        .S({\udp_presum[19]_i_26_n_0 ,\udp_presum[19]_i_27_n_0 ,\udp_presum[19]_i_28_n_0 ,\udp_presum[19]_i_29_n_0 }));
  CARRY4 \udp_presum_reg[19]_i_13 
       (.CI(\udp_presum_reg[15]_i_14_n_0 ),
        .CO({\udp_presum_reg[19]_i_13_n_0 ,\udp_presum_reg[19]_i_13_n_1 ,\udp_presum_reg[19]_i_13_n_2 ,\udp_presum_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[19]_i_30_n_0 ,\udp_presum[19]_i_31_n_0 ,\udp_presum[19]_i_32_n_0 ,\udp_presum[19]_i_33_n_0 }),
        .O({\udp_presum_reg[19]_i_13_n_4 ,\udp_presum_reg[19]_i_13_n_5 ,\udp_presum_reg[19]_i_13_n_6 ,\udp_presum_reg[19]_i_13_n_7 }),
        .S({\udp_presum[19]_i_34_n_0 ,\udp_presum[19]_i_35_n_0 ,\udp_presum[19]_i_36_n_0 ,\udp_presum[19]_i_37_n_0 }));
  CARRY4 \udp_presum_reg[19]_i_14 
       (.CI(\udp_presum_reg[15]_i_15_n_0 ),
        .CO({\udp_presum_reg[19]_i_14_n_0 ,\udp_presum_reg[19]_i_14_n_1 ,\udp_presum_reg[19]_i_14_n_2 ,\udp_presum_reg[19]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({source_ip[14],1'b0,1'b0,1'b0}),
        .O({\udp_presum_reg[19]_i_14_n_4 ,\udp_presum_reg[19]_i_14_n_5 ,\udp_presum_reg[19]_i_14_n_6 ,\udp_presum_reg[19]_i_14_n_7 }),
        .S({\udp_presum[19]_i_38_n_0 ,\udp_presum[19]_i_39_n_0 ,source_ip[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[3]_i_1_n_6 ),
        .Q(\udp_presum_reg_n_0_[1] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[20] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[23]_i_3_n_7 ),
        .Q(\udp_presum_reg_n_0_[20] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[21] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[23]_i_3_n_6 ),
        .Q(\udp_presum_reg_n_0_[21] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[22] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[23]_i_3_n_5 ),
        .Q(\udp_presum_reg_n_0_[22] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[23] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[23]_i_3_n_4 ),
        .Q(\udp_presum_reg_n_0_[23] ),
        .R(udp_presum));
  CARRY4 \udp_presum_reg[23]_i_3 
       (.CI(\udp_presum_reg[19]_i_1_n_0 ),
        .CO({\NLW_udp_presum_reg[23]_i_3_CO_UNCONNECTED [3],\udp_presum_reg[23]_i_3_n_1 ,\udp_presum_reg[23]_i_3_n_2 ,\udp_presum_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\udp_presum_reg[23]_i_3_n_4 ,\udp_presum_reg[23]_i_3_n_5 ,\udp_presum_reg[23]_i_3_n_6 ,\udp_presum_reg[23]_i_3_n_7 }),
        .S({\udp_presum_reg[23]_i_4_n_4 ,\udp_presum_reg[23]_i_4_n_5 ,\udp_presum_reg[23]_i_4_n_6 ,\udp_presum_reg[23]_i_4_n_7 }));
  CARRY4 \udp_presum_reg[23]_i_4 
       (.CI(\udp_presum_reg[23]_i_5_n_0 ),
        .CO({\NLW_udp_presum_reg[23]_i_4_CO_UNCONNECTED [3],\udp_presum_reg[23]_i_4_n_1 ,\udp_presum_reg[23]_i_4_n_2 ,\udp_presum_reg[23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\udp_presum_reg[23]_i_4_n_4 ,\udp_presum_reg[23]_i_4_n_5 ,\udp_presum_reg[23]_i_4_n_6 ,\udp_presum_reg[23]_i_4_n_7 }),
        .S({\udp_presum_reg_n_0_[23] ,\udp_presum_reg_n_0_[22] ,\udp_presum_reg_n_0_[21] ,\udp_presum_reg_n_0_[20] }));
  CARRY4 \udp_presum_reg[23]_i_5 
       (.CI(\udp_presum_reg[19]_i_13_n_0 ),
        .CO({\udp_presum_reg[23]_i_5_n_0 ,\udp_presum_reg[23]_i_5_n_1 ,\udp_presum_reg[23]_i_5_n_2 ,\udp_presum_reg[23]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\udp_presum_reg_n_0_[16] }),
        .O({\udp_presum_reg[23]_i_5_n_4 ,\udp_presum_reg[23]_i_5_n_5 ,\udp_presum_reg[23]_i_5_n_6 ,\udp_presum_reg[23]_i_5_n_7 }),
        .S({\udp_presum_reg_n_0_[19] ,\udp_presum_reg_n_0_[18] ,\udp_presum_reg_n_0_[17] ,\udp_presum[23]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[3]_i_1_n_5 ),
        .Q(\udp_presum_reg_n_0_[2] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[3]_i_1_n_4 ),
        .Q(\udp_presum_reg_n_0_[3] ),
        .R(udp_presum));
  CARRY4 \udp_presum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\udp_presum_reg[3]_i_1_n_0 ,\udp_presum_reg[3]_i_1_n_1 ,\udp_presum_reg[3]_i_1_n_2 ,\udp_presum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[3]_i_2_n_0 ,\udp_presum[3]_i_3_n_0 ,\udp_presum[3]_i_4_n_0 ,\udp_presum[3]_i_5_n_0 }),
        .O({\udp_presum_reg[3]_i_1_n_4 ,\udp_presum_reg[3]_i_1_n_5 ,\udp_presum_reg[3]_i_1_n_6 ,\udp_presum_reg[3]_i_1_n_7 }),
        .S({\udp_presum[3]_i_6_n_0 ,\udp_presum[3]_i_7_n_0 ,\udp_presum[3]_i_8_n_0 ,\udp_presum[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[7]_i_1_n_7 ),
        .Q(\udp_presum_reg_n_0_[4] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[5] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[7]_i_1_n_6 ),
        .Q(\udp_presum_reg_n_0_[5] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[6] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[7]_i_1_n_5 ),
        .Q(\udp_presum_reg_n_0_[6] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[7] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[7]_i_1_n_4 ),
        .Q(\udp_presum_reg_n_0_[7] ),
        .R(udp_presum));
  CARRY4 \udp_presum_reg[7]_i_1 
       (.CI(\udp_presum_reg[3]_i_1_n_0 ),
        .CO({\udp_presum_reg[7]_i_1_n_0 ,\udp_presum_reg[7]_i_1_n_1 ,\udp_presum_reg[7]_i_1_n_2 ,\udp_presum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[7]_i_2_n_0 ,\udp_presum[7]_i_3_n_0 ,\udp_presum[7]_i_4_n_0 ,\udp_presum[7]_i_5_n_0 }),
        .O({\udp_presum_reg[7]_i_1_n_4 ,\udp_presum_reg[7]_i_1_n_5 ,\udp_presum_reg[7]_i_1_n_6 ,\udp_presum_reg[7]_i_1_n_7 }),
        .S({\udp_presum[7]_i_6_n_0 ,\udp_presum[7]_i_7_n_0 ,\udp_presum[7]_i_8_n_0 ,\udp_presum[7]_i_9_n_0 }));
  CARRY4 \udp_presum_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\udp_presum_reg[7]_i_11_n_0 ,\udp_presum_reg[7]_i_11_n_1 ,\udp_presum_reg[7]_i_11_n_2 ,\udp_presum_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[7]_i_22_n_0 ,\udp_presum[7]_i_23_n_0 ,\udp_presum[7]_i_24_n_0 ,1'b0}),
        .O({\udp_presum_reg[7]_i_11_n_4 ,\udp_presum_reg[7]_i_11_n_5 ,\udp_presum_reg[7]_i_11_n_6 ,\udp_presum_reg[7]_i_11_n_7 }),
        .S({\udp_presum[7]_i_25_n_0 ,\udp_presum[7]_i_26_n_0 ,\udp_presum[7]_i_27_n_0 ,\udp_presum[7]_i_28_n_0 }));
  CARRY4 \udp_presum_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\udp_presum_reg[7]_i_12_n_0 ,\udp_presum_reg[7]_i_12_n_1 ,\udp_presum_reg[7]_i_12_n_2 ,\udp_presum_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[7]_i_29_n_0 ,\udp_presum[7]_i_30_n_0 ,\udp_presum[7]_i_31_n_0 ,1'b0}),
        .O({\udp_presum_reg[7]_i_12_n_4 ,\udp_presum_reg[7]_i_12_n_5 ,\udp_presum_reg[7]_i_12_n_6 ,\udp_presum_reg[7]_i_12_n_7 }),
        .S({\udp_presum[7]_i_32_n_0 ,\udp_presum[7]_i_33_n_0 ,\udp_presum[7]_i_34_n_0 ,\udp_presum[7]_i_35_n_0 }));
  CARRY4 \udp_presum_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\udp_presum_reg[7]_i_13_n_0 ,\udp_presum_reg[7]_i_13_n_1 ,\udp_presum_reg[7]_i_13_n_2 ,\udp_presum_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_presum[7]_i_36_n_0 ,\udp_presum[7]_i_37_n_0 ,\udp_presum[7]_i_38_n_0 ,1'b0}),
        .O({\udp_presum_reg[7]_i_13_n_4 ,\udp_presum_reg[7]_i_13_n_5 ,\udp_presum_reg[7]_i_13_n_6 ,\udp_presum_reg[7]_i_13_n_7 }),
        .S({\udp_presum[7]_i_39_n_0 ,\udp_presum[7]_i_40_n_0 ,\udp_presum[7]_i_41_n_0 ,\udp_presum[7]_i_42_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[8] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[11]_i_1_n_7 ),
        .Q(\udp_presum_reg_n_0_[8] ),
        .R(udp_presum));
  FDRE #(
    .INIT(1'b0)) 
    \udp_presum_reg[9] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(udp_presum0),
        .D(\udp_presum_reg[11]_i_1_n_6 ),
        .Q(\udp_presum_reg_n_0_[9] ),
        .R(udp_presum));
  LUT4 #(
    .INIT(16'hE000)) 
    udp_send_data_valid_i_1
       (.I0(udp_send_data_valid_i_2_n_0),
        .I1(udp_send_data_valid_i_3_n_0),
        .I2(udp_send_data_valid17_out),
        .I3(CO),
        .O(udp_send_data_valid));
  LUT4 #(
    .INIT(16'hFFFE)) 
    udp_send_data_valid_i_19
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(Q[23]),
        .I3(Q[22]),
        .O(udp_send_data_valid_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    udp_send_data_valid_i_2
       (.I0(udp_send_data_valid_i_6_n_0),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[27]),
        .I4(Q[24]),
        .I5(udp_send_data_valid_i_7_n_0),
        .O(udp_send_data_valid_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    udp_send_data_valid_i_20
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(udp_send_data_valid_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    udp_send_data_valid_i_3
       (.I0(udp_send_data_valid_i_8_n_0),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(udp_send_data_valid_i_9_n_0),
        .O(udp_send_data_valid_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    udp_send_data_valid_i_6
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(Q[31]),
        .I3(Q[28]),
        .O(udp_send_data_valid_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    udp_send_data_valid_i_7
       (.I0(Q[16]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(Q[18]),
        .I4(udp_send_data_valid_i_19_n_0),
        .O(udp_send_data_valid_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    udp_send_data_valid_i_8
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(udp_send_data_valid_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    udp_send_data_valid_i_9
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(udp_send_data_valid_i_20_n_0),
        .O(udp_send_data_valid_i_9_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AA8)) 
    unknown_request1_i_1
       (.I0(read_eth_header_done),
        .I1(eth_protocol_expected_i_2_n_0),
        .I2(eth_prot_type[2]),
        .I3(eth_prot_type[1]),
        .I4(eth_protocol_expected_i_3_n_0),
        .I5(eth_protocol_expected_i_4_n_0),
        .O(unknown_request1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    unknown_request1_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(unknown_request1_i_1_n_0),
        .Q(unknown_request1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    unknown_request2_i_1
       (.I0(unknown_request2_reg_i_2_n_2),
        .I1(\byte_read_done_reg_n_0_[11] ),
        .I2(eth_protocol_expected),
        .I3(arp_request_expected),
        .I4(unknown_request20),
        .I5(unknown_request2_i_4_n_0),
        .O(unknown_request2_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unknown_request2_i_10
       (.I0(bytes12[12]),
        .I1(bytes12[11]),
        .I2(bytes12[13]),
        .O(unknown_request2_i_10_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unknown_request2_i_11
       (.I0(bytes12[9]),
        .I1(bytes12[8]),
        .I2(bytes12[10]),
        .O(unknown_request2_i_11_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    unknown_request2_i_12
       (.I0(bytes11[11]),
        .I1(bytes11[10]),
        .I2(bytes11[9]),
        .O(unknown_request2_i_12_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    unknown_request2_i_13
       (.I0(bytes11[6]),
        .I1(bytes11[7]),
        .I2(bytes11[8]),
        .O(unknown_request2_i_13_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    unknown_request2_i_14
       (.I0(bytes11[5]),
        .I1(bytes11[4]),
        .I2(bytes11[3]),
        .O(unknown_request2_i_14_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    unknown_request2_i_15
       (.I0(bytes11[2]),
        .I1(bytes11[1]),
        .I2(bytes11[0]),
        .O(unknown_request2_i_15_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    unknown_request2_i_17
       (.I0(bytes12[5]),
        .I1(bytes12[7]),
        .I2(bytes12[6]),
        .O(unknown_request2_i_17_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    unknown_request2_i_18
       (.I0(bytes12[4]),
        .I1(bytes12[3]),
        .I2(bytes12[2]),
        .O(unknown_request2_i_18_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unknown_request2_i_19
       (.I0(bytes12[0]),
        .I1(bytes13[15]),
        .I2(bytes12[1]),
        .O(unknown_request2_i_19_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unknown_request2_i_20
       (.I0(bytes13[13]),
        .I1(bytes13[12]),
        .I2(bytes13[14]),
        .O(unknown_request2_i_20_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unknown_request2_i_21
       (.I0(bytes13[10]),
        .I1(bytes13[9]),
        .I2(bytes13[11]),
        .O(unknown_request2_i_21_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    unknown_request2_i_22
       (.I0(bytes13[7]),
        .I1(bytes13[8]),
        .I2(bytes13[6]),
        .O(unknown_request2_i_22_n_0));
  LUT5 #(
    .INIT(32'h90000090)) 
    unknown_request2_i_23
       (.I0(bytes13[3]),
        .I1(ip[3]),
        .I2(bytes13[5]),
        .I3(ip[4]),
        .I4(bytes13[4]),
        .O(unknown_request2_i_23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    unknown_request2_i_24
       (.I0(bytes13[2]),
        .I1(ip[2]),
        .I2(ip[0]),
        .I3(bytes13[0]),
        .I4(ip[1]),
        .I5(bytes13[1]),
        .O(unknown_request2_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    unknown_request2_i_4
       (.I0(arp_request_expected),
        .I1(eth_protocol_expected),
        .I2(p_0_in57_in),
        .I3(p_1_in65_in),
        .O(unknown_request2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    unknown_request2_i_6
       (.I0(bytes11[15]),
        .O(unknown_request2_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unknown_request2_i_7
       (.I0(bytes11[13]),
        .I1(bytes11[12]),
        .I2(bytes11[14]),
        .O(unknown_request2_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    unknown_request2_i_9
       (.I0(bytes12[15]),
        .I1(bytes12[14]),
        .O(unknown_request2_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    unknown_request2_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(unknown_request2_i_1_n_0),
        .Q(unknown_request2),
        .R(1'b0));
  CARRY4 unknown_request2_reg_i_16
       (.CI(1'b0),
        .CO({unknown_request2_reg_i_16_n_0,unknown_request2_reg_i_16_n_1,unknown_request2_reg_i_16_n_2,unknown_request2_reg_i_16_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_unknown_request2_reg_i_16_O_UNCONNECTED[3:0]),
        .S({unknown_request2_i_21_n_0,unknown_request2_i_22_n_0,unknown_request2_i_23_n_0,unknown_request2_i_24_n_0}));
  CARRY4 unknown_request2_reg_i_2
       (.CI(unknown_request2_reg_i_5_n_0),
        .CO({NLW_unknown_request2_reg_i_2_CO_UNCONNECTED[3:2],unknown_request2_reg_i_2_n_2,unknown_request2_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_unknown_request2_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,unknown_request2_i_6_n_0,unknown_request2_i_7_n_0}));
  CARRY4 unknown_request2_reg_i_3
       (.CI(unknown_request2_reg_i_8_n_0),
        .CO({NLW_unknown_request2_reg_i_3_CO_UNCONNECTED[3],unknown_request20,unknown_request2_reg_i_3_n_2,unknown_request2_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_unknown_request2_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,unknown_request2_i_9_n_0,unknown_request2_i_10_n_0,unknown_request2_i_11_n_0}));
  CARRY4 unknown_request2_reg_i_5
       (.CI(1'b0),
        .CO({unknown_request2_reg_i_5_n_0,unknown_request2_reg_i_5_n_1,unknown_request2_reg_i_5_n_2,unknown_request2_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_unknown_request2_reg_i_5_O_UNCONNECTED[3:0]),
        .S({unknown_request2_i_12_n_0,unknown_request2_i_13_n_0,unknown_request2_i_14_n_0,unknown_request2_i_15_n_0}));
  CARRY4 unknown_request2_reg_i_8
       (.CI(unknown_request2_reg_i_16_n_0),
        .CO({unknown_request2_reg_i_8_n_0,unknown_request2_reg_i_8_n_1,unknown_request2_reg_i_8_n_2,unknown_request2_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_unknown_request2_reg_i_8_O_UNCONNECTED[3:0]),
        .S({unknown_request2_i_17_n_0,unknown_request2_i_18_n_0,unknown_request2_i_19_n_0,unknown_request2_i_20_n_0}));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    unknown_request3_i_1
       (.I0(ip_hcs_done),
        .I1(unknown_request3_i_2_n_0),
        .I2(unknown_request3_i_3_n_0),
        .I3(unknown_request3_i_4_n_0),
        .I4(unknown_request3_i_5_n_0),
        .O(unknown_request3_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    unknown_request3_i_2
       (.I0(ip_hcs_calc__0[11]),
        .I1(ip_hcs_calc__0[2]),
        .I2(ip_hcs_calc__0[15]),
        .I3(ip_hcs_calc__0[4]),
        .O(unknown_request3_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    unknown_request3_i_3
       (.I0(ip_hcs_calc__0[14]),
        .I1(ip_hcs_calc__0[0]),
        .I2(ip_hcs_calc__0[12]),
        .I3(ip_hcs_calc__0[3]),
        .O(unknown_request3_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    unknown_request3_i_4
       (.I0(ip_hcs_calc__0[6]),
        .I1(ip_hcs_calc__0[5]),
        .I2(ip_hcs_calc__0[9]),
        .I3(ip_hcs_calc__0[8]),
        .O(unknown_request3_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    unknown_request3_i_5
       (.I0(ip_hcs_calc__0[13]),
        .I1(ip_hcs_calc__0[10]),
        .I2(ip_hcs_calc__0[7]),
        .I3(ip_hcs_calc__0[1]),
        .O(unknown_request3_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    unknown_request3_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(unknown_request3_i_1_n_0),
        .Q(unknown_request3_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    unknown_request4_i_1
       (.I0(udp_hcs_done),
        .I1(unknown_request4_i_2_n_0),
        .I2(unknown_request4_i_3_n_0),
        .I3(unknown_request4_i_4_n_0),
        .I4(unknown_request4_i_5_n_0),
        .O(unknown_request4_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    unknown_request4_i_2
       (.I0(udp_hcs_calc__0[11]),
        .I1(udp_hcs_calc__0[2]),
        .I2(udp_hcs_calc__0[15]),
        .I3(udp_hcs_calc__0[4]),
        .O(unknown_request4_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    unknown_request4_i_3
       (.I0(udp_hcs_calc__0[14]),
        .I1(udp_hcs_calc__0[0]),
        .I2(udp_hcs_calc__0[12]),
        .I3(udp_hcs_calc__0[3]),
        .O(unknown_request4_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    unknown_request4_i_4
       (.I0(udp_hcs_calc__0[6]),
        .I1(udp_hcs_calc__0[5]),
        .I2(udp_hcs_calc__0[9]),
        .I3(udp_hcs_calc__0[8]),
        .O(unknown_request4_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    unknown_request4_i_5
       (.I0(udp_hcs_calc__0[13]),
        .I1(udp_hcs_calc__0[10]),
        .I2(udp_hcs_calc__0[7]),
        .I3(udp_hcs_calc__0[1]),
        .O(unknown_request4_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    unknown_request4_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(unknown_request4_i_1_n_0),
        .Q(unknown_request4_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF00BF00000080)) 
    valid_data_byte_read_i_1
       (.I0(\byte_read_done[6]_i_2_n_0 ),
        .I1(start_crc277_in),
        .I2(valid_data_byte_read_i_3_n_0),
        .I3(\state_reg[1]_rep_n_0 ),
        .I4(valid_data_byte_read_i_4_n_0),
        .I5(valid_data_byte_read_reg_n_0),
        .O(valid_data_byte_read_i_1_n_0));
  LUT6 #(
    .INIT(64'h55510004F575501C)) 
    valid_data_byte_read_i_10
       (.I0(\byte_count_reg_n_0_[7] ),
        .I1(valid_data_byte_read_i_20_n_0),
        .I2(\data_counter_max_reg_n_0_[6] ),
        .I3(\data_counter_max_reg_n_0_[5] ),
        .I4(\data_counter_max_reg_n_0_[7] ),
        .I5(\byte_count_reg_n_0_[6] ),
        .O(valid_data_byte_read_i_10_n_0));
  LUT5 #(
    .INIT(32'h5104751C)) 
    valid_data_byte_read_i_11
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(valid_data_byte_read_i_21_n_0),
        .I2(\data_counter_max_reg_n_0_[4] ),
        .I3(\data_counter_max_reg_n_0_[5] ),
        .I4(\byte_count_reg_n_0_[4] ),
        .O(valid_data_byte_read_i_11_n_0));
  LUT6 #(
    .INIT(64'h55540001FD555403)) 
    valid_data_byte_read_i_12
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\data_counter_max_reg_n_0_[1] ),
        .I2(\data_counter_max_reg_n_0_[0] ),
        .I3(\data_counter_max_reg_n_0_[2] ),
        .I4(\data_counter_max_reg_n_0_[3] ),
        .I5(\byte_count_reg_n_0_[2] ),
        .O(valid_data_byte_read_i_12_n_0));
  LUT4 #(
    .INIT(16'h4147)) 
    valid_data_byte_read_i_13
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\data_counter_max_reg_n_0_[1] ),
        .I2(\data_counter_max_reg_n_0_[0] ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .O(valid_data_byte_read_i_13_n_0));
  LUT6 #(
    .INIT(64'h9090069009099009)) 
    valid_data_byte_read_i_14
       (.I0(\data_counter_max_reg_n_0_[7] ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\data_counter_max_reg_n_0_[6] ),
        .I3(valid_data_byte_read_i_20_n_0),
        .I4(\data_counter_max_reg_n_0_[5] ),
        .I5(\byte_count_reg_n_0_[6] ),
        .O(valid_data_byte_read_i_14_n_0));
  LUT5 #(
    .INIT(32'h09609009)) 
    valid_data_byte_read_i_15
       (.I0(\data_counter_max_reg_n_0_[5] ),
        .I1(\byte_count_reg_n_0_[5] ),
        .I2(valid_data_byte_read_i_21_n_0),
        .I3(\data_counter_max_reg_n_0_[4] ),
        .I4(\byte_count_reg_n_0_[4] ),
        .O(valid_data_byte_read_i_15_n_0));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    valid_data_byte_read_i_16
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\data_counter_max_reg_n_0_[3] ),
        .I2(\data_counter_max_reg_n_0_[2] ),
        .I3(\data_counter_max_reg_n_0_[0] ),
        .I4(\data_counter_max_reg_n_0_[1] ),
        .I5(\byte_count_reg_n_0_[3] ),
        .O(valid_data_byte_read_i_16_n_0));
  LUT4 #(
    .INIT(16'h0690)) 
    valid_data_byte_read_i_17
       (.I0(\data_counter_max_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\data_counter_max_reg_n_0_[0] ),
        .I3(\byte_count_reg[0]_rep__1_n_0 ),
        .O(valid_data_byte_read_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    valid_data_byte_read_i_18
       (.I0(\data_counter_max_reg_n_0_[5] ),
        .I1(\data_counter_max_reg_n_0_[6] ),
        .I2(valid_data_byte_read_i_20_n_0),
        .I3(\data_counter_max_reg_n_0_[8] ),
        .I4(\data_counter_max_reg_n_0_[7] ),
        .O(valid_data_byte_read_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h02)) 
    valid_data_byte_read_i_19
       (.I0(valid_data_byte_read_i_20_n_0),
        .I1(\data_counter_max_reg_n_0_[6] ),
        .I2(\data_counter_max_reg_n_0_[5] ),
        .O(valid_data_byte_read_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    valid_data_byte_read_i_20
       (.I0(\data_counter_max_reg_n_0_[0] ),
        .I1(\data_counter_max_reg_n_0_[3] ),
        .I2(\data_counter_max_reg_n_0_[2] ),
        .I3(\data_counter_max_reg_n_0_[1] ),
        .I4(\data_counter_max_reg_n_0_[4] ),
        .O(valid_data_byte_read_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    valid_data_byte_read_i_21
       (.I0(\data_counter_max_reg_n_0_[1] ),
        .I1(\data_counter_max_reg_n_0_[2] ),
        .I2(\data_counter_max_reg_n_0_[3] ),
        .I3(\data_counter_max_reg_n_0_[0] ),
        .O(valid_data_byte_read_i_21_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    valid_data_byte_read_i_3
       (.I0(unknown_request1_reg_n_0),
        .I1(unknown_request4_reg_n_0),
        .I2(unknown_request3_reg_n_0),
        .I3(unknown_request2),
        .I4(start_crc_i_2_n_0),
        .I5(\state_reg_n_0_[0] ),
        .O(valid_data_byte_read_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    valid_data_byte_read_i_4
       (.I0(\state_reg_n_0_[2] ),
        .I1(eth_rstn),
        .O(valid_data_byte_read_i_4_n_0));
  LUT4 #(
    .INIT(16'h4500)) 
    valid_data_byte_read_i_6
       (.I0(\byte_count_reg_n_0_[10] ),
        .I1(\data_counter_max_reg_n_0_[9] ),
        .I2(valid_data_byte_read_i_18_n_0),
        .I3(\data_counter_max_reg_n_0_[10] ),
        .O(valid_data_byte_read_i_6_n_0));
  LUT6 #(
    .INIT(64'h55510004F575501C)) 
    valid_data_byte_read_i_7
       (.I0(\byte_count_reg_n_0_[9] ),
        .I1(valid_data_byte_read_i_19_n_0),
        .I2(\data_counter_max_reg_n_0_[8] ),
        .I3(\data_counter_max_reg_n_0_[7] ),
        .I4(\data_counter_max_reg_n_0_[9] ),
        .I5(\byte_count_reg_n_0_[8] ),
        .O(valid_data_byte_read_i_7_n_0));
  LUT5 #(
    .INIT(32'hCC0C1151)) 
    valid_data_byte_read_i_8
       (.I0(\state[1]_i_10_n_0 ),
        .I1(\data_counter_max_reg_n_0_[10] ),
        .I2(valid_data_byte_read_i_18_n_0),
        .I3(\data_counter_max_reg_n_0_[9] ),
        .I4(\byte_count_reg_n_0_[10] ),
        .O(valid_data_byte_read_i_8_n_0));
  LUT6 #(
    .INIT(64'h8442884421182211)) 
    valid_data_byte_read_i_9
       (.I0(\byte_count_reg_n_0_[8] ),
        .I1(\data_counter_max_reg_n_0_[9] ),
        .I2(\data_counter_max_reg_n_0_[7] ),
        .I3(\data_counter_max_reg_n_0_[8] ),
        .I4(valid_data_byte_read_i_19_n_0),
        .I5(\byte_count_reg_n_0_[9] ),
        .O(valid_data_byte_read_i_9_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    valid_data_byte_read_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(valid_data_byte_read_i_1_n_0),
        .Q(valid_data_byte_read_reg_n_0),
        .R(1'b0));
  CARRY4 valid_data_byte_read_reg_i_2
       (.CI(valid_data_byte_read_reg_i_5_n_0),
        .CO({NLW_valid_data_byte_read_reg_i_2_CO_UNCONNECTED[3:2],start_crc277_in,valid_data_byte_read_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,valid_data_byte_read_i_6_n_0,valid_data_byte_read_i_7_n_0}),
        .O(NLW_valid_data_byte_read_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,valid_data_byte_read_i_8_n_0,valid_data_byte_read_i_9_n_0}));
  CARRY4 valid_data_byte_read_reg_i_5
       (.CI(1'b0),
        .CO({valid_data_byte_read_reg_i_5_n_0,valid_data_byte_read_reg_i_5_n_1,valid_data_byte_read_reg_i_5_n_2,valid_data_byte_read_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({valid_data_byte_read_i_10_n_0,valid_data_byte_read_i_11_n_0,valid_data_byte_read_i_12_n_0,valid_data_byte_read_i_13_n_0}),
        .O(NLW_valid_data_byte_read_reg_i_5_O_UNCONNECTED[3:0]),
        .S({valid_data_byte_read_i_14_n_0,valid_data_byte_read_i_15_n_0,valid_data_byte_read_i_16_n_0,valid_data_byte_read_i_17_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h10)) 
    we_ram_i_1
       (.I0(s_ram),
        .I1(wrt_enable_ram),
        .I2(valid_data_byte_read_reg_n_0),
        .O(we_ram_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    we_ram_reg
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(we_ram_i_1_n_0),
        .Q(wrt_enable_ram),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zero_counter[0]_i_1 
       (.I0(\data_counter_max_reg_n_0_[0] ),
        .I1(zero_counter),
        .O(\zero_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFF41)) 
    \zero_counter[1]_i_1 
       (.I0(zero_counter),
        .I1(\data_counter_max_reg_n_0_[0] ),
        .I2(\data_counter_max_reg_n_0_[1] ),
        .I3(\zero_counter[4]_i_4_n_0 ),
        .O(\zero_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \zero_counter[2]_i_1 
       (.I0(\data_counter_max_reg_n_0_[0] ),
        .I1(\data_counter_max_reg_n_0_[1] ),
        .I2(\data_counter_max_reg_n_0_[2] ),
        .I3(zero_counter),
        .O(\zero_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h000015EA)) 
    \zero_counter[3]_i_1 
       (.I0(\data_counter_max_reg_n_0_[2] ),
        .I1(\data_counter_max_reg_n_0_[1] ),
        .I2(\data_counter_max_reg_n_0_[0] ),
        .I3(\data_counter_max_reg_n_0_[3] ),
        .I4(zero_counter),
        .O(\zero_counter[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4144)) 
    \zero_counter[4]_i_1 
       (.I0(zero_counter),
        .I1(\data_counter_max_reg_n_0_[4] ),
        .I2(\data_counter_max_reg_n_0_[3] ),
        .I3(\zero_counter[4]_i_3__0_n_0 ),
        .I4(\zero_counter[4]_i_4_n_0 ),
        .O(\zero_counter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    \zero_counter[4]_i_2 
       (.I0(\zero_counter[4]_i_5_n_0 ),
        .I1(\data_counter_max_reg_n_0_[4] ),
        .I2(\data_counter_max_reg_n_0_[1] ),
        .I3(\data_counter_max_reg_n_0_[2] ),
        .I4(\data_counter_max_reg_n_0_[3] ),
        .I5(data_counter_max),
        .O(zero_counter));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \zero_counter[4]_i_3__0 
       (.I0(\data_counter_max_reg_n_0_[2] ),
        .I1(\data_counter_max_reg_n_0_[1] ),
        .I2(\data_counter_max_reg_n_0_[0] ),
        .O(\zero_counter[4]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \zero_counter[4]_i_4 
       (.I0(\zero_counter[4]_i_6_n_0 ),
        .I1(\zero_counter[4]_i_7_n_0 ),
        .I2(bytes03[9]),
        .I3(bytes03[5]),
        .I4(bytes03[2]),
        .O(\zero_counter[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \zero_counter[4]_i_5 
       (.I0(\data_counter_max_reg_n_0_[6] ),
        .I1(\data_counter_max_reg_n_0_[5] ),
        .I2(\data_counter_max_reg_n_0_[9] ),
        .I3(\data_counter_max_reg_n_0_[10] ),
        .I4(\data_counter_max_reg_n_0_[7] ),
        .I5(\data_counter_max_reg_n_0_[8] ),
        .O(\zero_counter[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \zero_counter[4]_i_6 
       (.I0(bytes03[6]),
        .I1(bytes03[15]),
        .I2(bytes03[13]),
        .I3(bytes03[14]),
        .I4(\zero_counter[4]_i_8_n_0 ),
        .O(\zero_counter[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \zero_counter[4]_i_7 
       (.I0(bytes03[3]),
        .I1(bytes03[4]),
        .I2(bytes03[8]),
        .I3(bytes03[11]),
        .I4(\zero_counter[4]_i_9_n_0 ),
        .O(\zero_counter[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \zero_counter[4]_i_8 
       (.I0(arp_request_expected),
        .I1(eth_protocol_expected),
        .I2(p_0_in),
        .I3(bytes03[1]),
        .O(\zero_counter[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \zero_counter[4]_i_9 
       (.I0(bytes03[0]),
        .I1(bytes03[7]),
        .I2(bytes03[12]),
        .I3(bytes03[10]),
        .O(\zero_counter[4]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \zero_counter_reg[0] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\zero_counter[0]_i_1_n_0 ),
        .Q(\zero_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zero_counter_reg[1] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\zero_counter[1]_i_1_n_0 ),
        .Q(\zero_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zero_counter_reg[2] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\zero_counter[2]_i_1_n_0 ),
        .Q(\zero_counter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zero_counter_reg[3] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\zero_counter[3]_i_1_n_0 ),
        .Q(\zero_counter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zero_counter_reg[4] 
       (.C(\addr_count_reg[1]_0 ),
        .CE(1'b1),
        .D(\zero_counter[4]_i_1_n_0 ),
        .Q(\zero_counter_reg_n_0_[4] ),
        .R(1'b0));
endmodule

module design_1_ethernet_transceiver2_0_0_eth_transmitter
   (eth_txen,
    fifo_read_enable,
    sent_arp_response,
    udp_send_data_valid17_out,
    db_sw_reg,
    arp_response_pending_reg,
    db_sw_reg_0,
    eth_txd,
    b_clk50mhz_shift,
    eth_rstn,
    eth_protocol_reg_0,
    eth_protocol_reg_1,
    E,
    ip,
    tx_data_valid_reg,
    state,
    Q,
    fifo_read_data,
    db_sw,
    arp_response_pending,
    \state_reg[0]_0 ,
    \data_counter_max_reg[10]_0 ,
    \dest_mac_reg[47]_0 ,
    \dest_ip_reg[31]_0 ,
    \dest_port_reg[15]_0 ,
    udp_packet_checksum,
    b_clk100mhz);
  output eth_txen;
  output fifo_read_enable;
  output sent_arp_response;
  output udp_send_data_valid17_out;
  output db_sw_reg;
  output arp_response_pending_reg;
  output db_sw_reg_0;
  inout [1:0]eth_txd;
  input b_clk50mhz_shift;
  input eth_rstn;
  input eth_protocol_reg_0;
  input eth_protocol_reg_1;
  input [0:0]E;
  input [4:0]ip;
  input tx_data_valid_reg;
  input [1:0]state;
  input [13:0]Q;
  input [31:0]fifo_read_data;
  input db_sw;
  input arp_response_pending;
  input \state_reg[0]_0 ;
  input [8:0]\data_counter_max_reg[10]_0 ;
  input [47:0]\dest_mac_reg[47]_0 ;
  input [31:0]\dest_ip_reg[31]_0 ;
  input [15:0]\dest_port_reg[15]_0 ;
  input [15:0]udp_packet_checksum;
  input b_clk100mhz;

  wire [0:0]E;
  wire \FSM_onehot_s[0]_i_1_n_0 ;
  wire \FSM_onehot_s[1]_i_1_n_0 ;
  wire \FSM_onehot_s[2]_i_1_n_0 ;
  wire [15:0]L;
  wire L__0_carry__0_i_1_n_0;
  wire L__0_carry__0_i_2_n_0;
  wire L__0_carry__0_i_3_n_0;
  wire L__0_carry__0_i_4_n_0;
  wire L__0_carry__0_i_5_n_0;
  wire L__0_carry__0_i_6_n_0;
  wire L__0_carry__0_i_7_n_0;
  wire L__0_carry__0_i_8_n_0;
  wire L__0_carry__0_n_0;
  wire L__0_carry__0_n_1;
  wire L__0_carry__0_n_2;
  wire L__0_carry__0_n_3;
  wire L__0_carry__1_i_1_n_0;
  wire L__0_carry__1_i_2_n_0;
  wire L__0_carry__1_i_3_n_0;
  wire L__0_carry__1_i_4_n_0;
  wire L__0_carry__1_i_5_n_0;
  wire L__0_carry__1_i_6_n_0;
  wire L__0_carry__1_i_7_n_0;
  wire L__0_carry__1_i_8_n_0;
  wire L__0_carry__1_n_0;
  wire L__0_carry__1_n_1;
  wire L__0_carry__1_n_2;
  wire L__0_carry__1_n_3;
  wire L__0_carry__2_i_1_n_0;
  wire L__0_carry__2_i_2_n_0;
  wire L__0_carry__2_i_3_n_0;
  wire L__0_carry__2_i_4_n_0;
  wire L__0_carry__2_i_5_n_0;
  wire L__0_carry__2_i_6_n_0;
  wire L__0_carry__2_i_7_n_0;
  wire L__0_carry__2_n_1;
  wire L__0_carry__2_n_2;
  wire L__0_carry__2_n_3;
  wire L__0_carry_i_1_n_0;
  wire L__0_carry_i_2_n_0;
  wire L__0_carry_i_3_n_0;
  wire L__0_carry_i_4_n_0;
  wire L__0_carry_i_5_n_0;
  wire L__0_carry_i_6_n_0;
  wire L__0_carry_i_7_n_0;
  wire L__0_carry_n_0;
  wire L__0_carry_n_1;
  wire L__0_carry_n_2;
  wire L__0_carry_n_3;
  wire [13:0]Q;
  wire arp_reply_i_1_n_0;
  wire arp_reply_reg_n_0;
  wire arp_response_pending;
  wire arp_response_pending_reg;
  wire b_clk100mhz;
  wire b_clk50mhz_shift;
  wire bit_count0;
  wire \bit_count0_inferred__0/i__carry__0_n_2 ;
  wire \bit_count0_inferred__0/i__carry__0_n_3 ;
  wire \bit_count0_inferred__0/i__carry_n_0 ;
  wire \bit_count0_inferred__0/i__carry_n_1 ;
  wire \bit_count0_inferred__0/i__carry_n_2 ;
  wire \bit_count0_inferred__0/i__carry_n_3 ;
  wire bit_count223_in;
  wire bit_count233_in;
  wire \bit_count2_inferred__4/i__carry_n_0 ;
  wire \bit_count2_inferred__4/i__carry_n_1 ;
  wire \bit_count2_inferred__4/i__carry_n_2 ;
  wire \bit_count2_inferred__4/i__carry_n_3 ;
  wire \bit_count2_inferred__5/i__carry__0_n_3 ;
  wire \bit_count2_inferred__5/i__carry_n_0 ;
  wire \bit_count2_inferred__5/i__carry_n_1 ;
  wire \bit_count2_inferred__5/i__carry_n_2 ;
  wire \bit_count2_inferred__5/i__carry_n_3 ;
  wire \bit_count[0]_i_1__0_n_0 ;
  wire \bit_count[1]_i_1__0_n_0 ;
  wire \bit_count[1]_i_2__0_n_0 ;
  wire \bit_count[2]_i_1_n_0 ;
  wire \bit_count[2]_i_2_n_0 ;
  wire \bit_count[2]_i_3_n_0 ;
  wire \bit_count[2]_i_4_n_0 ;
  wire \bit_count[2]_i_5_n_0 ;
  wire \bit_count[3]_i_2_n_0 ;
  wire \bit_count[3]_i_3_n_0 ;
  wire \bit_count[3]_i_5_n_0 ;
  wire \bit_count[3]_i_6_n_0 ;
  wire \bit_count[3]_i_7_n_0 ;
  wire \bit_count[3]_i_8_n_0 ;
  wire \bit_count[3]_i_9_n_0 ;
  wire \bit_count_reg[3]_i_4_n_0 ;
  wire \bit_count_reg_n_0_[0] ;
  wire \bit_count_reg_n_0_[1] ;
  wire \bit_count_reg_n_0_[2] ;
  wire \bit_count_reg_n_0_[3] ;
  wire [2:2]byte0;
  wire [7:0]byte10;
  wire \byte10[1]_i_1_n_0 ;
  wire \byte10[2]_i_1_n_0 ;
  wire \byte10[3]_i_1_n_0 ;
  wire \byte10[4]_i_1_n_0 ;
  wire \byte10[5]_i_1_n_0 ;
  wire [7:0]byte11;
  wire \byte11[0]_i_1_n_0 ;
  wire [7:7]byte12;
  wire \byte12[7]_i_1_n_0 ;
  wire [4:0]byte13;
  wire \byte13[0]_i_1_n_0 ;
  wire \byte13[1]_i_1_n_0 ;
  wire \byte13[2]_i_1_n_0 ;
  wire \byte13[3]_i_1_n_0 ;
  wire \byte13[4]_i_1_n_0 ;
  wire [4:0]byte15;
  wire \byte15[3]_i_1_n_0 ;
  wire [7:0]byte16;
  wire \byte16[0]_i_1_n_0 ;
  wire [7:0]byte17;
  wire \byte17[0]_i_1_n_0 ;
  wire \byte17[1]_i_1_n_0 ;
  wire \byte17[2]_i_1_n_0 ;
  wire \byte17[3]_i_1_n_0 ;
  wire \byte17[4]_i_1_n_0 ;
  wire \byte17[5]_i_1_n_0 ;
  wire byte18;
  wire \byte18[0]_i_1_n_0 ;
  wire \byte18[1]_i_1_n_0 ;
  wire \byte18[2]_i_1_n_0 ;
  wire \byte18[3]_i_1_n_0 ;
  wire \byte18[4]_i_1_n_0 ;
  wire \byte18[5]_i_1_n_0 ;
  wire \byte18[6]_i_1_n_0 ;
  wire \byte18[7]_i_2_n_0 ;
  wire \byte18_reg_n_0_[0] ;
  wire \byte18_reg_n_0_[1] ;
  wire \byte18_reg_n_0_[2] ;
  wire \byte18_reg_n_0_[3] ;
  wire \byte18_reg_n_0_[4] ;
  wire \byte18_reg_n_0_[5] ;
  wire \byte18_reg_n_0_[6] ;
  wire \byte18_reg_n_0_[7] ;
  wire [7:0]byte19;
  wire \byte19[0]_i_1_n_0 ;
  wire \byte19[1]_i_1_n_0 ;
  wire \byte19[2]_i_1_n_0 ;
  wire \byte19[3]_i_1_n_0 ;
  wire \byte19[4]_i_1_n_0 ;
  wire \byte19[5]_i_1_n_0 ;
  wire \byte19[6]_i_1_n_0 ;
  wire \byte19[7]_i_1_n_0 ;
  wire [1:1]byte2;
  wire [7:0]byte20;
  wire \byte20[2]_i_1_n_0 ;
  wire \byte20[7]_i_1_n_0 ;
  wire [7:0]byte21;
  wire \byte21[1]_i_1_n_0 ;
  wire \byte21[4]_i_1_n_0 ;
  wire \byte21[6]_i_1_n_0 ;
  wire \byte21[7]_i_1_n_0 ;
  wire [7:0]byte22;
  wire \byte22[0]_i_1_n_0 ;
  wire \byte22[1]_i_1_n_0 ;
  wire \byte22[2]_i_1_n_0 ;
  wire \byte22[3]_i_1_n_0 ;
  wire \byte22[4]_i_1_n_0 ;
  wire \byte22[5]_i_1_n_0 ;
  wire \byte22[6]_i_1_n_0 ;
  wire \byte22[7]_i_1_n_0 ;
  wire [7:0]byte23;
  wire \byte23[0]_i_1_n_0 ;
  wire \byte23[1]_i_1_n_0 ;
  wire \byte23[2]_i_1_n_0 ;
  wire \byte23[3]_i_1_n_0 ;
  wire \byte23[4]_i_1_n_0 ;
  wire \byte23[5]_i_1_n_0 ;
  wire \byte23[6]_i_1_n_0 ;
  wire \byte23[7]_i_1_n_0 ;
  wire [7:0]byte24;
  wire \byte24[0]_i_1_n_0 ;
  wire \byte24[1]_i_1_n_0 ;
  wire \byte24[2]_i_1_n_0 ;
  wire \byte24[3]_i_1_n_0 ;
  wire \byte24[4]_i_1_n_0 ;
  wire \byte24[5]_i_1_n_0 ;
  wire \byte24[6]_i_1_n_0 ;
  wire \byte24[7]_i_1_n_0 ;
  wire [7:0]byte25;
  wire \byte25[0]_i_1_n_0 ;
  wire \byte25[1]_i_1_n_0 ;
  wire \byte25[2]_i_1_n_0 ;
  wire \byte25[3]_i_1_n_0 ;
  wire \byte25[4]_i_1_n_0 ;
  wire \byte25[5]_i_1_n_0 ;
  wire \byte25[6]_i_1_n_0 ;
  wire \byte25[7]_i_1_n_0 ;
  wire [7:0]byte26;
  wire \byte26[0]_i_1_n_0 ;
  wire \byte26[1]_i_1_n_0 ;
  wire \byte26[2]_i_1_n_0 ;
  wire \byte26[3]_i_1_n_0 ;
  wire \byte26[4]_i_1_n_0 ;
  wire \byte26[5]_i_1_n_0 ;
  wire \byte26[6]_i_1_n_0 ;
  wire \byte26[7]_i_1_n_0 ;
  wire [7:0]byte27;
  wire \byte27[0]_i_1_n_0 ;
  wire \byte27[1]_i_1_n_0 ;
  wire \byte27[2]_i_1_n_0 ;
  wire \byte27[3]_i_1_n_0 ;
  wire \byte27[4]_i_1_n_0 ;
  wire \byte27[5]_i_1_n_0 ;
  wire \byte27[6]_i_1_n_0 ;
  wire \byte27[7]_i_1_n_0 ;
  wire \byte2[3]_i_1_n_0 ;
  wire \byte2_reg_n_0_[0] ;
  wire \byte2_reg_n_0_[1] ;
  wire \byte2_reg_n_0_[2] ;
  wire \byte2_reg_n_0_[3] ;
  wire \byte2_reg_n_0_[4] ;
  wire \byte2_reg_n_0_[5] ;
  wire \byte2_reg_n_0_[6] ;
  wire \byte2_reg_n_0_[7] ;
  wire [7:2]byte3;
  wire [7:0]byte4;
  wire \byte4[1]_i_1_n_0 ;
  wire \byte4[2]_i_1_n_0 ;
  wire \byte5[2]_i_1_n_0 ;
  wire \byte5_reg_n_0_[0] ;
  wire \byte5_reg_n_0_[1] ;
  wire \byte5_reg_n_0_[2] ;
  wire \byte5_reg_n_0_[3] ;
  wire \byte5_reg_n_0_[4] ;
  wire \byte5_reg_n_0_[5] ;
  wire \byte5_reg_n_0_[6] ;
  wire \byte5_reg_n_0_[7] ;
  wire [1:1]byte7;
  wire [7:7]byte8;
  wire \byte8_reg_n_0_[7] ;
  wire [3:3]byte9;
  wire [10:0]byte_count;
  wire byte_count0;
  wire \byte_count[0]_i_2__0_n_0 ;
  wire \byte_count[0]_i_3__0_n_0 ;
  wire \byte_count[0]_i_4_n_0 ;
  wire \byte_count[10]_i_10__0_n_0 ;
  wire \byte_count[10]_i_11__0_n_0 ;
  wire \byte_count[10]_i_12_n_0 ;
  wire \byte_count[10]_i_13__0_n_0 ;
  wire \byte_count[10]_i_14__0_n_0 ;
  wire \byte_count[10]_i_15__0_n_0 ;
  wire \byte_count[10]_i_16__0_n_0 ;
  wire \byte_count[10]_i_17__0_n_0 ;
  wire \byte_count[10]_i_18__0_n_0 ;
  wire \byte_count[10]_i_19__0_n_0 ;
  wire \byte_count[10]_i_20__0_n_0 ;
  wire \byte_count[10]_i_21__0_n_0 ;
  wire \byte_count[10]_i_22_n_0 ;
  wire \byte_count[10]_i_23_n_0 ;
  wire \byte_count[10]_i_24_n_0 ;
  wire \byte_count[10]_i_25_n_0 ;
  wire \byte_count[10]_i_26_n_0 ;
  wire \byte_count[10]_i_27_n_0 ;
  wire \byte_count[10]_i_28_n_0 ;
  wire \byte_count[10]_i_29_n_0 ;
  wire \byte_count[10]_i_3__0_n_0 ;
  wire \byte_count[10]_i_4__0_n_0 ;
  wire \byte_count[10]_i_5__0_n_0 ;
  wire \byte_count[10]_i_6__0_n_0 ;
  wire \byte_count[10]_i_7__0_n_0 ;
  wire \byte_count[10]_i_8__0_n_0 ;
  wire \byte_count[10]_i_9__0_n_0 ;
  wire \byte_count[2]_i_2_n_0 ;
  wire \byte_count[3]_i_2_n_0 ;
  wire \byte_count[3]_i_3_n_0 ;
  wire \byte_count[4]_i_2_n_0 ;
  wire \byte_count[4]_i_3_n_0 ;
  wire \byte_count[4]_i_4_n_0 ;
  wire \byte_count[4]_i_5_n_0 ;
  wire \byte_count[5]_i_2_n_0 ;
  wire \byte_count[5]_i_3_n_0 ;
  wire \byte_count[6]_i_2_n_0 ;
  wire \byte_count[6]_i_3_n_0 ;
  wire \byte_count[7]_i_2_n_0 ;
  wire \byte_count[7]_i_3_n_0 ;
  wire \byte_count[8]_i_2_n_0 ;
  wire \byte_count[8]_i_3_n_0 ;
  wire \byte_count[9]_i_2_n_0 ;
  wire \byte_count[9]_i_3_n_0 ;
  wire \byte_count_reg_n_0_[0] ;
  wire \byte_count_reg_n_0_[10] ;
  wire \byte_count_reg_n_0_[1] ;
  wire \byte_count_reg_n_0_[2] ;
  wire \byte_count_reg_n_0_[3] ;
  wire \byte_count_reg_n_0_[4] ;
  wire \byte_count_reg_n_0_[5] ;
  wire \byte_count_reg_n_0_[6] ;
  wire \byte_count_reg_n_0_[7] ;
  wire \byte_count_reg_n_0_[8] ;
  wire \byte_count_reg_n_0_[9] ;
  wire crc_calculator_n_0;
  wire crc_calculator_n_1;
  wire crc_calculator_n_2;
  wire crc_calculator_n_3;
  wire [8:0]\data_counter_max_reg[10]_0 ;
  wire \data_counter_max_reg_n_0_[10] ;
  wire \data_counter_max_reg_n_0_[2] ;
  wire \data_counter_max_reg_n_0_[3] ;
  wire \data_counter_max_reg_n_0_[4] ;
  wire \data_counter_max_reg_n_0_[5] ;
  wire \data_counter_max_reg_n_0_[6] ;
  wire \data_counter_max_reg_n_0_[7] ;
  wire \data_counter_max_reg_n_0_[8] ;
  wire \data_counter_max_reg_n_0_[9] ;
  wire db_sw;
  wire db_sw_reg;
  wire db_sw_reg_0;
  wire [31:0]\dest_ip_reg[31]_0 ;
  wire \dest_ip_reg_n_0_[0] ;
  wire \dest_ip_reg_n_0_[10] ;
  wire \dest_ip_reg_n_0_[11] ;
  wire \dest_ip_reg_n_0_[12] ;
  wire \dest_ip_reg_n_0_[13] ;
  wire \dest_ip_reg_n_0_[14] ;
  wire \dest_ip_reg_n_0_[15] ;
  wire \dest_ip_reg_n_0_[1] ;
  wire \dest_ip_reg_n_0_[2] ;
  wire \dest_ip_reg_n_0_[3] ;
  wire \dest_ip_reg_n_0_[4] ;
  wire \dest_ip_reg_n_0_[5] ;
  wire \dest_ip_reg_n_0_[6] ;
  wire \dest_ip_reg_n_0_[7] ;
  wire \dest_ip_reg_n_0_[8] ;
  wire \dest_ip_reg_n_0_[9] ;
  wire [47:0]\dest_mac_reg[47]_0 ;
  wire \dest_mac_reg_n_0_[0] ;
  wire \dest_mac_reg_n_0_[10] ;
  wire \dest_mac_reg_n_0_[11] ;
  wire \dest_mac_reg_n_0_[12] ;
  wire \dest_mac_reg_n_0_[13] ;
  wire \dest_mac_reg_n_0_[14] ;
  wire \dest_mac_reg_n_0_[15] ;
  wire \dest_mac_reg_n_0_[16] ;
  wire \dest_mac_reg_n_0_[17] ;
  wire \dest_mac_reg_n_0_[18] ;
  wire \dest_mac_reg_n_0_[19] ;
  wire \dest_mac_reg_n_0_[1] ;
  wire \dest_mac_reg_n_0_[20] ;
  wire \dest_mac_reg_n_0_[21] ;
  wire \dest_mac_reg_n_0_[22] ;
  wire \dest_mac_reg_n_0_[23] ;
  wire \dest_mac_reg_n_0_[24] ;
  wire \dest_mac_reg_n_0_[25] ;
  wire \dest_mac_reg_n_0_[26] ;
  wire \dest_mac_reg_n_0_[27] ;
  wire \dest_mac_reg_n_0_[28] ;
  wire \dest_mac_reg_n_0_[29] ;
  wire \dest_mac_reg_n_0_[2] ;
  wire \dest_mac_reg_n_0_[30] ;
  wire \dest_mac_reg_n_0_[31] ;
  wire \dest_mac_reg_n_0_[32] ;
  wire \dest_mac_reg_n_0_[33] ;
  wire \dest_mac_reg_n_0_[34] ;
  wire \dest_mac_reg_n_0_[35] ;
  wire \dest_mac_reg_n_0_[36] ;
  wire \dest_mac_reg_n_0_[37] ;
  wire \dest_mac_reg_n_0_[38] ;
  wire \dest_mac_reg_n_0_[39] ;
  wire \dest_mac_reg_n_0_[3] ;
  wire \dest_mac_reg_n_0_[40] ;
  wire \dest_mac_reg_n_0_[41] ;
  wire \dest_mac_reg_n_0_[42] ;
  wire \dest_mac_reg_n_0_[43] ;
  wire \dest_mac_reg_n_0_[44] ;
  wire \dest_mac_reg_n_0_[45] ;
  wire \dest_mac_reg_n_0_[46] ;
  wire \dest_mac_reg_n_0_[47] ;
  wire \dest_mac_reg_n_0_[4] ;
  wire \dest_mac_reg_n_0_[5] ;
  wire \dest_mac_reg_n_0_[6] ;
  wire \dest_mac_reg_n_0_[7] ;
  wire \dest_mac_reg_n_0_[8] ;
  wire \dest_mac_reg_n_0_[9] ;
  wire [15:0]\dest_port_reg[15]_0 ;
  wire \dest_port_reg_n_0_[0] ;
  wire \dest_port_reg_n_0_[10] ;
  wire \dest_port_reg_n_0_[11] ;
  wire \dest_port_reg_n_0_[12] ;
  wire \dest_port_reg_n_0_[13] ;
  wire \dest_port_reg_n_0_[14] ;
  wire \dest_port_reg_n_0_[15] ;
  wire \dest_port_reg_n_0_[1] ;
  wire \dest_port_reg_n_0_[2] ;
  wire \dest_port_reg_n_0_[3] ;
  wire \dest_port_reg_n_0_[4] ;
  wire \dest_port_reg_n_0_[5] ;
  wire \dest_port_reg_n_0_[6] ;
  wire \dest_port_reg_n_0_[7] ;
  wire \dest_port_reg_n_0_[8] ;
  wire \dest_port_reg_n_0_[9] ;
  wire eth_protocol_i_1_n_0;
  wire eth_protocol_reg_0;
  wire eth_protocol_reg_1;
  wire eth_rstn;
  wire [1:0]eth_txd;
  wire eth_txen;
  wire [11:1]eth_type;
  wire eth_type1;
  wire eth_type118_out;
  wire [31:0]fifo_read_data;
  wire fifo_read_enable;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry_i_10__0_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_11__0_n_0;
  wire i__carry_i_11_n_0;
  wire i__carry_i_12_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5__2_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6__2_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8__1_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9__0_n_0;
  wire i__carry_i_9_n_0;
  wire id_counter121_out;
  wire \id_counter[0]_i_1_n_0 ;
  wire \id_counter[15]_i_1_n_0 ;
  wire [15:0]id_counter__0;
  wire \id_counter_reg[12]_i_1_n_0 ;
  wire \id_counter_reg[12]_i_1_n_1 ;
  wire \id_counter_reg[12]_i_1_n_2 ;
  wire \id_counter_reg[12]_i_1_n_3 ;
  wire \id_counter_reg[15]_i_2_n_2 ;
  wire \id_counter_reg[15]_i_2_n_3 ;
  wire \id_counter_reg[4]_i_1_n_0 ;
  wire \id_counter_reg[4]_i_1_n_1 ;
  wire \id_counter_reg[4]_i_1_n_2 ;
  wire \id_counter_reg[4]_i_1_n_3 ;
  wire \id_counter_reg[8]_i_1_n_0 ;
  wire \id_counter_reg[8]_i_1_n_1 ;
  wire \id_counter_reg[8]_i_1_n_2 ;
  wire \id_counter_reg[8]_i_1_n_3 ;
  wire [4:0]ip;
  wire ip_header_calc_done;
  wire ip_header_calc_done_i_1_n_0;
  wire ip_header_checksum;
  wire \ip_header_checksum[15]_i_1__0_n_0 ;
  wire \ip_header_checksum_reg_n_0_[0] ;
  wire \ip_header_checksum_reg_n_0_[10] ;
  wire \ip_header_checksum_reg_n_0_[11] ;
  wire \ip_header_checksum_reg_n_0_[12] ;
  wire \ip_header_checksum_reg_n_0_[13] ;
  wire \ip_header_checksum_reg_n_0_[14] ;
  wire \ip_header_checksum_reg_n_0_[15] ;
  wire \ip_header_checksum_reg_n_0_[1] ;
  wire \ip_header_checksum_reg_n_0_[2] ;
  wire \ip_header_checksum_reg_n_0_[3] ;
  wire \ip_header_checksum_reg_n_0_[4] ;
  wire \ip_header_checksum_reg_n_0_[5] ;
  wire \ip_header_checksum_reg_n_0_[6] ;
  wire \ip_header_checksum_reg_n_0_[7] ;
  wire \ip_header_checksum_reg_n_0_[8] ;
  wire \ip_header_checksum_reg_n_0_[9] ;
  wire \ip_total_length[4]_i_2_n_0 ;
  wire \ip_total_length[4]_i_3_n_0 ;
  wire \ip_total_length_reg[12]_i_1_n_0 ;
  wire \ip_total_length_reg[12]_i_1_n_1 ;
  wire \ip_total_length_reg[12]_i_1_n_2 ;
  wire \ip_total_length_reg[12]_i_1_n_3 ;
  wire \ip_total_length_reg[12]_i_1_n_4 ;
  wire \ip_total_length_reg[12]_i_1_n_5 ;
  wire \ip_total_length_reg[12]_i_1_n_6 ;
  wire \ip_total_length_reg[12]_i_1_n_7 ;
  wire \ip_total_length_reg[15]_i_1_n_2 ;
  wire \ip_total_length_reg[15]_i_1_n_3 ;
  wire \ip_total_length_reg[15]_i_1_n_5 ;
  wire \ip_total_length_reg[15]_i_1_n_6 ;
  wire \ip_total_length_reg[15]_i_1_n_7 ;
  wire \ip_total_length_reg[4]_i_1_n_0 ;
  wire \ip_total_length_reg[4]_i_1_n_1 ;
  wire \ip_total_length_reg[4]_i_1_n_2 ;
  wire \ip_total_length_reg[4]_i_1_n_3 ;
  wire \ip_total_length_reg[4]_i_1_n_4 ;
  wire \ip_total_length_reg[4]_i_1_n_5 ;
  wire \ip_total_length_reg[4]_i_1_n_6 ;
  wire \ip_total_length_reg[8]_i_1_n_0 ;
  wire \ip_total_length_reg[8]_i_1_n_1 ;
  wire \ip_total_length_reg[8]_i_1_n_2 ;
  wire \ip_total_length_reg[8]_i_1_n_3 ;
  wire \ip_total_length_reg[8]_i_1_n_4 ;
  wire \ip_total_length_reg[8]_i_1_n_5 ;
  wire \ip_total_length_reg[8]_i_1_n_6 ;
  wire \ip_total_length_reg[8]_i_1_n_7 ;
  wire \ip_total_length_reg_n_0_[2] ;
  wire \ip_total_length_reg_n_0_[3] ;
  wire \ip_total_length_reg_n_0_[4] ;
  wire \ip_total_length_reg_n_0_[5] ;
  wire \ip_total_length_reg_n_0_[6] ;
  wire \ip_total_length_reg_n_0_[7] ;
  wire is_idle;
  wire is_idle_i_1_n_0;
  wire [15:0]\not ;
  wire [15:0]p_0_in0_in;
  wire [7:0]p_1_in;
  wire [15:1]plusOp;
  wire rd_enable_fifo0;
  wire rd_enable_fifo04_out;
  wire rd_enable_fifo0_carry__0_i_1_n_0;
  wire rd_enable_fifo0_carry__0_i_2_n_0;
  wire rd_enable_fifo0_carry__0_i_3_n_0;
  wire rd_enable_fifo0_carry__0_i_4_n_0;
  wire rd_enable_fifo0_carry__0_i_5_n_0;
  wire rd_enable_fifo0_carry__0_n_3;
  wire rd_enable_fifo0_carry_i_10_n_0;
  wire rd_enable_fifo0_carry_i_11_n_0;
  wire rd_enable_fifo0_carry_i_12_n_0;
  wire rd_enable_fifo0_carry_i_13_n_0;
  wire rd_enable_fifo0_carry_i_1_n_0;
  wire rd_enable_fifo0_carry_i_2_n_0;
  wire rd_enable_fifo0_carry_i_3_n_0;
  wire rd_enable_fifo0_carry_i_4_n_0;
  wire rd_enable_fifo0_carry_i_5_n_0;
  wire rd_enable_fifo0_carry_i_6_n_0;
  wire rd_enable_fifo0_carry_i_7_n_0;
  wire rd_enable_fifo0_carry_i_8_n_0;
  wire rd_enable_fifo0_carry_i_9_n_0;
  wire rd_enable_fifo0_carry_n_0;
  wire rd_enable_fifo0_carry_n_1;
  wire rd_enable_fifo0_carry_n_2;
  wire rd_enable_fifo0_carry_n_3;
  wire rd_enable_fifo_i_1_n_0;
  wire rd_enable_fifo_i_2_n_0;
  wire rd_enable_fifo_i_4_n_0;
  wire rd_enable_fifo_i_5_n_0;
  wire sent_arp_response;
  wire sent_arp_response_i_1_n_0;
  wire start_crc;
  wire start_crc_i_1__0_n_0;
  wire start_crc_i_2__0_n_0;
  wire start_crc_i_3__0_n_0;
  wire start_crc_i_4__0_n_0;
  wire start_crc_i_5__0_n_0;
  wire start_crc_i_6__0_n_0;
  wire start_crc_i_7_n_0;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3__0_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[0]_i_5__0_n_0 ;
  wire \state[0]_i_6__0_n_0 ;
  wire \state[0]_i_7__0_n_0 ;
  wire \state[0]_i_8__0_n_0 ;
  wire \state[0]_i_9__0_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[1]_i_3__1_n_0 ;
  wire \state[1]_i_4__0_n_0 ;
  wire \state[1]_i_5__1_n_0 ;
  wire \state[2]_i_10__0_n_0 ;
  wire \state[2]_i_11_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2__0_n_0 ;
  wire \state[2]_i_3__0_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6__0_n_0 ;
  wire \state[2]_i_7__0_n_0 ;
  wire \state[2]_i_8__0_n_0 ;
  wire \state[2]_i_9_n_0 ;
  wire state_0;
  wire \state_reg[0]_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire \state_reg_n_0_[2] ;
  wire stop_crc;
  wire stop_crc_i_1__0_n_0;
  wire temp_iphc1;
  wire temp_iphc10__0_carry__0_i_1_n_0;
  wire temp_iphc10__0_carry__0_i_2_n_0;
  wire temp_iphc10__0_carry__0_i_3_n_0;
  wire temp_iphc10__0_carry__0_i_4_n_0;
  wire temp_iphc10__0_carry__0_i_5_n_0;
  wire temp_iphc10__0_carry__0_i_6_n_0;
  wire temp_iphc10__0_carry__0_i_7_n_0;
  wire temp_iphc10__0_carry__0_i_8_n_0;
  wire temp_iphc10__0_carry__0_n_0;
  wire temp_iphc10__0_carry__0_n_1;
  wire temp_iphc10__0_carry__0_n_2;
  wire temp_iphc10__0_carry__0_n_3;
  wire temp_iphc10__0_carry__0_n_4;
  wire temp_iphc10__0_carry__0_n_5;
  wire temp_iphc10__0_carry__0_n_6;
  wire temp_iphc10__0_carry__0_n_7;
  wire temp_iphc10__0_carry__1_i_1_n_0;
  wire temp_iphc10__0_carry__1_i_2_n_0;
  wire temp_iphc10__0_carry__1_i_3_n_0;
  wire temp_iphc10__0_carry__1_i_4_n_0;
  wire temp_iphc10__0_carry__1_i_5_n_0;
  wire temp_iphc10__0_carry__1_i_6_n_0;
  wire temp_iphc10__0_carry__1_i_7_n_0;
  wire temp_iphc10__0_carry__1_i_8_n_0;
  wire temp_iphc10__0_carry__1_n_0;
  wire temp_iphc10__0_carry__1_n_1;
  wire temp_iphc10__0_carry__1_n_2;
  wire temp_iphc10__0_carry__1_n_3;
  wire temp_iphc10__0_carry__1_n_4;
  wire temp_iphc10__0_carry__1_n_5;
  wire temp_iphc10__0_carry__1_n_6;
  wire temp_iphc10__0_carry__1_n_7;
  wire temp_iphc10__0_carry__2_i_1_n_0;
  wire temp_iphc10__0_carry__2_i_2_n_0;
  wire temp_iphc10__0_carry__2_i_3_n_0;
  wire temp_iphc10__0_carry__2_i_4_n_0;
  wire temp_iphc10__0_carry__2_i_5_n_0;
  wire temp_iphc10__0_carry__2_i_6_n_0;
  wire temp_iphc10__0_carry__2_i_7_n_0;
  wire temp_iphc10__0_carry__2_i_8_n_0;
  wire temp_iphc10__0_carry__2_n_0;
  wire temp_iphc10__0_carry__2_n_1;
  wire temp_iphc10__0_carry__2_n_2;
  wire temp_iphc10__0_carry__2_n_3;
  wire temp_iphc10__0_carry__2_n_4;
  wire temp_iphc10__0_carry__2_n_5;
  wire temp_iphc10__0_carry__2_n_6;
  wire temp_iphc10__0_carry__2_n_7;
  wire temp_iphc10__0_carry__3_i_1_n_0;
  wire temp_iphc10__0_carry__3_n_0;
  wire temp_iphc10__0_carry__3_n_1;
  wire temp_iphc10__0_carry__3_n_2;
  wire temp_iphc10__0_carry__3_n_3;
  wire temp_iphc10__0_carry__3_n_4;
  wire temp_iphc10__0_carry__3_n_5;
  wire temp_iphc10__0_carry__3_n_6;
  wire temp_iphc10__0_carry__3_n_7;
  wire temp_iphc10__0_carry__4_n_1;
  wire temp_iphc10__0_carry__4_n_2;
  wire temp_iphc10__0_carry__4_n_3;
  wire temp_iphc10__0_carry__4_n_4;
  wire temp_iphc10__0_carry__4_n_5;
  wire temp_iphc10__0_carry__4_n_6;
  wire temp_iphc10__0_carry__4_n_7;
  wire temp_iphc10__0_carry_i_1_n_0;
  wire temp_iphc10__0_carry_i_2_n_0;
  wire temp_iphc10__0_carry_i_3_n_0;
  wire temp_iphc10__0_carry_i_4_n_0;
  wire temp_iphc10__0_carry_i_5_n_0;
  wire temp_iphc10__0_carry_i_6_n_0;
  wire temp_iphc10__0_carry_i_7_n_0;
  wire temp_iphc10__0_carry_n_0;
  wire temp_iphc10__0_carry_n_1;
  wire temp_iphc10__0_carry_n_2;
  wire temp_iphc10__0_carry_n_3;
  wire temp_iphc10__0_carry_n_4;
  wire temp_iphc10__0_carry_n_5;
  wire temp_iphc10__0_carry_n_6;
  wire temp_iphc10__0_carry_n_7;
  wire temp_iphc10__110_carry__0_i_10_n_0;
  wire temp_iphc10__110_carry__0_i_11_n_0;
  wire temp_iphc10__110_carry__0_i_1_n_0;
  wire temp_iphc10__110_carry__0_i_2_n_0;
  wire temp_iphc10__110_carry__0_i_3_n_0;
  wire temp_iphc10__110_carry__0_i_4_n_0;
  wire temp_iphc10__110_carry__0_i_5_n_0;
  wire temp_iphc10__110_carry__0_i_6_n_0;
  wire temp_iphc10__110_carry__0_i_7_n_0;
  wire temp_iphc10__110_carry__0_i_8_n_0;
  wire temp_iphc10__110_carry__0_i_9_n_0;
  wire temp_iphc10__110_carry__0_n_0;
  wire temp_iphc10__110_carry__0_n_1;
  wire temp_iphc10__110_carry__0_n_2;
  wire temp_iphc10__110_carry__0_n_3;
  wire temp_iphc10__110_carry__0_n_4;
  wire temp_iphc10__110_carry__0_n_5;
  wire temp_iphc10__110_carry__0_n_6;
  wire temp_iphc10__110_carry__0_n_7;
  wire temp_iphc10__110_carry__1_i_1_n_0;
  wire temp_iphc10__110_carry__1_i_2_n_0;
  wire temp_iphc10__110_carry__1_i_3_n_0;
  wire temp_iphc10__110_carry__1_i_4_n_0;
  wire temp_iphc10__110_carry__1_i_5_n_0;
  wire temp_iphc10__110_carry__1_i_6_n_0;
  wire temp_iphc10__110_carry__1_i_7_n_0;
  wire temp_iphc10__110_carry__1_i_8_n_0;
  wire temp_iphc10__110_carry__1_i_9_n_0;
  wire temp_iphc10__110_carry__1_n_0;
  wire temp_iphc10__110_carry__1_n_1;
  wire temp_iphc10__110_carry__1_n_2;
  wire temp_iphc10__110_carry__1_n_3;
  wire temp_iphc10__110_carry__1_n_4;
  wire temp_iphc10__110_carry__1_n_5;
  wire temp_iphc10__110_carry__1_n_6;
  wire temp_iphc10__110_carry__1_n_7;
  wire temp_iphc10__110_carry__2_i_10_n_0;
  wire temp_iphc10__110_carry__2_i_1_n_0;
  wire temp_iphc10__110_carry__2_i_2_n_0;
  wire temp_iphc10__110_carry__2_i_3_n_0;
  wire temp_iphc10__110_carry__2_i_4_n_0;
  wire temp_iphc10__110_carry__2_i_5_n_0;
  wire temp_iphc10__110_carry__2_i_6_n_0;
  wire temp_iphc10__110_carry__2_i_7_n_0;
  wire temp_iphc10__110_carry__2_i_8_n_0;
  wire temp_iphc10__110_carry__2_i_9_n_0;
  wire temp_iphc10__110_carry__2_n_0;
  wire temp_iphc10__110_carry__2_n_1;
  wire temp_iphc10__110_carry__2_n_2;
  wire temp_iphc10__110_carry__2_n_3;
  wire temp_iphc10__110_carry__2_n_4;
  wire temp_iphc10__110_carry__2_n_5;
  wire temp_iphc10__110_carry__2_n_6;
  wire temp_iphc10__110_carry__2_n_7;
  wire temp_iphc10__110_carry__3_i_1_n_0;
  wire temp_iphc10__110_carry__3_i_2_n_0;
  wire temp_iphc10__110_carry__3_i_3_n_0;
  wire temp_iphc10__110_carry__3_n_0;
  wire temp_iphc10__110_carry__3_n_1;
  wire temp_iphc10__110_carry__3_n_2;
  wire temp_iphc10__110_carry__3_n_3;
  wire temp_iphc10__110_carry__3_n_4;
  wire temp_iphc10__110_carry__3_n_5;
  wire temp_iphc10__110_carry__3_n_6;
  wire temp_iphc10__110_carry__3_n_7;
  wire temp_iphc10__110_carry__4_n_2;
  wire temp_iphc10__110_carry__4_n_3;
  wire temp_iphc10__110_carry__4_n_5;
  wire temp_iphc10__110_carry__4_n_6;
  wire temp_iphc10__110_carry__4_n_7;
  wire temp_iphc10__110_carry_i_1_n_0;
  wire temp_iphc10__110_carry_i_2_n_0;
  wire temp_iphc10__110_carry_i_3_n_0;
  wire temp_iphc10__110_carry_i_4_n_0;
  wire temp_iphc10__110_carry_i_5_n_0;
  wire temp_iphc10__110_carry_i_6_n_0;
  wire temp_iphc10__110_carry_i_7_n_0;
  wire temp_iphc10__110_carry_i_8_n_0;
  wire temp_iphc10__110_carry_n_0;
  wire temp_iphc10__110_carry_n_1;
  wire temp_iphc10__110_carry_n_2;
  wire temp_iphc10__110_carry_n_3;
  wire temp_iphc10__110_carry_n_4;
  wire temp_iphc10__110_carry_n_5;
  wire temp_iphc10__110_carry_n_6;
  wire temp_iphc10__64_carry__0_i_1_n_0;
  wire temp_iphc10__64_carry__0_i_2_n_0;
  wire temp_iphc10__64_carry__0_i_3_n_0;
  wire temp_iphc10__64_carry__0_i_4_n_0;
  wire temp_iphc10__64_carry__0_i_5_n_0;
  wire temp_iphc10__64_carry__0_n_0;
  wire temp_iphc10__64_carry__0_n_1;
  wire temp_iphc10__64_carry__0_n_2;
  wire temp_iphc10__64_carry__0_n_3;
  wire temp_iphc10__64_carry__0_n_4;
  wire temp_iphc10__64_carry__0_n_5;
  wire temp_iphc10__64_carry__0_n_6;
  wire temp_iphc10__64_carry__0_n_7;
  wire temp_iphc10__64_carry__1_i_1_n_0;
  wire temp_iphc10__64_carry__1_i_2_n_0;
  wire temp_iphc10__64_carry__1_n_0;
  wire temp_iphc10__64_carry__1_n_1;
  wire temp_iphc10__64_carry__1_n_2;
  wire temp_iphc10__64_carry__1_n_3;
  wire temp_iphc10__64_carry__1_n_4;
  wire temp_iphc10__64_carry__1_n_5;
  wire temp_iphc10__64_carry__1_n_6;
  wire temp_iphc10__64_carry__1_n_7;
  wire temp_iphc10__64_carry__2_i_1_n_0;
  wire temp_iphc10__64_carry__2_i_2_n_0;
  wire temp_iphc10__64_carry__2_n_0;
  wire temp_iphc10__64_carry__2_n_1;
  wire temp_iphc10__64_carry__2_n_2;
  wire temp_iphc10__64_carry__2_n_3;
  wire temp_iphc10__64_carry__2_n_4;
  wire temp_iphc10__64_carry__2_n_5;
  wire temp_iphc10__64_carry__2_n_6;
  wire temp_iphc10__64_carry__2_n_7;
  wire temp_iphc10__64_carry__3_n_2;
  wire temp_iphc10__64_carry__3_n_7;
  wire temp_iphc10__64_carry_i_1_n_0;
  wire temp_iphc10__64_carry_i_2_n_0;
  wire temp_iphc10__64_carry_i_3_n_0;
  wire temp_iphc10__64_carry_i_4_n_0;
  wire temp_iphc10__64_carry_i_5_n_0;
  wire temp_iphc10__64_carry_i_6_n_0;
  wire temp_iphc10__64_carry_i_7_n_0;
  wire temp_iphc10__64_carry_n_0;
  wire temp_iphc10__64_carry_n_1;
  wire temp_iphc10__64_carry_n_2;
  wire temp_iphc10__64_carry_n_3;
  wire temp_iphc10__64_carry_n_4;
  wire temp_iphc10__64_carry_n_5;
  wire temp_iphc10__64_carry_n_6;
  wire temp_iphc10__64_carry_n_7;
  wire \temp_iphc1[0]_i_1_n_0 ;
  wire \temp_iphc1[1]_i_1_n_0 ;
  wire \temp_iphc1[23]_i_1_n_0 ;
  wire \temp_iphc1[23]_i_2_n_0 ;
  wire \temp_iphc1_reg_n_0_[0] ;
  wire \temp_iphc1_reg_n_0_[10] ;
  wire \temp_iphc1_reg_n_0_[11] ;
  wire \temp_iphc1_reg_n_0_[12] ;
  wire \temp_iphc1_reg_n_0_[13] ;
  wire \temp_iphc1_reg_n_0_[14] ;
  wire \temp_iphc1_reg_n_0_[15] ;
  wire \temp_iphc1_reg_n_0_[16] ;
  wire \temp_iphc1_reg_n_0_[17] ;
  wire \temp_iphc1_reg_n_0_[18] ;
  wire \temp_iphc1_reg_n_0_[19] ;
  wire \temp_iphc1_reg_n_0_[1] ;
  wire \temp_iphc1_reg_n_0_[20] ;
  wire \temp_iphc1_reg_n_0_[21] ;
  wire \temp_iphc1_reg_n_0_[22] ;
  wire \temp_iphc1_reg_n_0_[23] ;
  wire \temp_iphc1_reg_n_0_[2] ;
  wire \temp_iphc1_reg_n_0_[3] ;
  wire \temp_iphc1_reg_n_0_[4] ;
  wire \temp_iphc1_reg_n_0_[5] ;
  wire \temp_iphc1_reg_n_0_[6] ;
  wire \temp_iphc1_reg_n_0_[7] ;
  wire \temp_iphc1_reg_n_0_[8] ;
  wire \temp_iphc1_reg_n_0_[9] ;
  wire temp_iphc2;
  wire \temp_iphc2[15]_i_1_n_0 ;
  wire [15:0]temp_iphc2__0;
  wire tx_data_valid_reg;
  wire tx_done;
  wire tx_done_i_1_n_0;
  wire tx_ready;
  wire txd0;
  wire [5:2]txd1;
  wire \txd1_inferred__4/i__carry_n_1 ;
  wire \txd1_inferred__4/i__carry_n_2 ;
  wire \txd1_inferred__4/i__carry_n_3 ;
  wire \txd[0]_i_11_n_0 ;
  wire \txd[0]_i_12_n_0 ;
  wire \txd[0]_i_13_n_0 ;
  wire \txd[0]_i_14_n_0 ;
  wire \txd[0]_i_15_n_0 ;
  wire \txd[0]_i_16_n_0 ;
  wire \txd[0]_i_17_n_0 ;
  wire \txd[0]_i_20_n_0 ;
  wire \txd[0]_i_21_n_0 ;
  wire \txd[0]_i_22_n_0 ;
  wire \txd[0]_i_23_n_0 ;
  wire \txd[0]_i_24_n_0 ;
  wire \txd[0]_i_25_n_0 ;
  wire \txd[0]_i_26_n_0 ;
  wire \txd[0]_i_27_n_0 ;
  wire \txd[0]_i_28_n_0 ;
  wire \txd[0]_i_29_n_0 ;
  wire \txd[0]_i_30_n_0 ;
  wire \txd[0]_i_31_n_0 ;
  wire \txd[0]_i_32_n_0 ;
  wire \txd[0]_i_33_n_0 ;
  wire \txd[0]_i_34_n_0 ;
  wire \txd[0]_i_35_n_0 ;
  wire \txd[0]_i_38_n_0 ;
  wire \txd[0]_i_39_n_0 ;
  wire \txd[0]_i_3_n_0 ;
  wire \txd[0]_i_40_n_0 ;
  wire \txd[0]_i_41_n_0 ;
  wire \txd[0]_i_42_n_0 ;
  wire \txd[0]_i_43_n_0 ;
  wire \txd[0]_i_44_n_0 ;
  wire \txd[0]_i_45_n_0 ;
  wire \txd[0]_i_49_n_0 ;
  wire \txd[0]_i_4_n_0 ;
  wire \txd[0]_i_50_n_0 ;
  wire \txd[0]_i_51_n_0 ;
  wire \txd[0]_i_52_n_0 ;
  wire \txd[0]_i_53_n_0 ;
  wire \txd[0]_i_56_n_0 ;
  wire \txd[0]_i_57_n_0 ;
  wire \txd[0]_i_58_n_0 ;
  wire \txd[0]_i_59_n_0 ;
  wire \txd[0]_i_5_n_0 ;
  wire \txd[0]_i_60_n_0 ;
  wire \txd[0]_i_61_n_0 ;
  wire \txd[0]_i_62_n_0 ;
  wire \txd[0]_i_63_n_0 ;
  wire \txd[0]_i_64_n_0 ;
  wire \txd[0]_i_65_n_0 ;
  wire \txd[0]_i_66_n_0 ;
  wire \txd[0]_i_67_n_0 ;
  wire \txd[0]_i_68_n_0 ;
  wire \txd[0]_i_69_n_0 ;
  wire \txd[0]_i_6_n_0 ;
  wire \txd[0]_i_70_n_0 ;
  wire \txd[0]_i_71_n_0 ;
  wire \txd[0]_i_80_n_0 ;
  wire \txd[0]_i_81_n_0 ;
  wire \txd[0]_i_82_n_0 ;
  wire \txd[0]_i_83_n_0 ;
  wire \txd[0]_i_84_n_0 ;
  wire \txd[0]_i_85_n_0 ;
  wire \txd[0]_i_86_n_0 ;
  wire \txd[0]_i_87_n_0 ;
  wire \txd[0]_i_88_n_0 ;
  wire \txd[0]_i_89_n_0 ;
  wire \txd[0]_i_8_n_0 ;
  wire \txd[0]_i_90_n_0 ;
  wire \txd[0]_i_91_n_0 ;
  wire \txd[1]_i_100_n_0 ;
  wire \txd[1]_i_10_n_0 ;
  wire \txd[1]_i_11_n_0 ;
  wire \txd[1]_i_12_n_0 ;
  wire \txd[1]_i_13_n_0 ;
  wire \txd[1]_i_15_n_0 ;
  wire \txd[1]_i_18_n_0 ;
  wire \txd[1]_i_19_n_0 ;
  wire \txd[1]_i_1_n_0 ;
  wire \txd[1]_i_20_n_0 ;
  wire \txd[1]_i_21_n_0 ;
  wire \txd[1]_i_24_n_0 ;
  wire \txd[1]_i_25_n_0 ;
  wire \txd[1]_i_27_n_0 ;
  wire \txd[1]_i_28_n_0 ;
  wire \txd[1]_i_29_n_0 ;
  wire \txd[1]_i_30_n_0 ;
  wire \txd[1]_i_31_n_0 ;
  wire \txd[1]_i_32_n_0 ;
  wire \txd[1]_i_39_n_0 ;
  wire \txd[1]_i_3_n_0 ;
  wire \txd[1]_i_44_n_0 ;
  wire \txd[1]_i_45_n_0 ;
  wire \txd[1]_i_46_n_0 ;
  wire \txd[1]_i_47_n_0 ;
  wire \txd[1]_i_48_n_0 ;
  wire \txd[1]_i_49_n_0 ;
  wire \txd[1]_i_4_n_0 ;
  wire \txd[1]_i_50_n_0 ;
  wire \txd[1]_i_51_n_0 ;
  wire \txd[1]_i_52_n_0 ;
  wire \txd[1]_i_53_n_0 ;
  wire \txd[1]_i_54_n_0 ;
  wire \txd[1]_i_55_n_0 ;
  wire \txd[1]_i_56_n_0 ;
  wire \txd[1]_i_57_n_0 ;
  wire \txd[1]_i_58_n_0 ;
  wire \txd[1]_i_59_n_0 ;
  wire \txd[1]_i_5_n_0 ;
  wire \txd[1]_i_60_n_0 ;
  wire \txd[1]_i_61_n_0 ;
  wire \txd[1]_i_62_n_0 ;
  wire \txd[1]_i_63_n_0 ;
  wire \txd[1]_i_64_n_0 ;
  wire \txd[1]_i_65_n_0 ;
  wire \txd[1]_i_68_n_0 ;
  wire \txd[1]_i_69_n_0 ;
  wire \txd[1]_i_70_n_0 ;
  wire \txd[1]_i_71_n_0 ;
  wire \txd[1]_i_73_n_0 ;
  wire \txd[1]_i_74_n_0 ;
  wire \txd[1]_i_75_n_0 ;
  wire \txd[1]_i_76_n_0 ;
  wire \txd[1]_i_77_n_0 ;
  wire \txd[1]_i_78_n_0 ;
  wire \txd[1]_i_79_n_0 ;
  wire \txd[1]_i_7_n_0 ;
  wire \txd[1]_i_80_n_0 ;
  wire \txd[1]_i_81_n_0 ;
  wire \txd[1]_i_82_n_0 ;
  wire \txd[1]_i_83_n_0 ;
  wire \txd[1]_i_84_n_0 ;
  wire \txd[1]_i_85_n_0 ;
  wire \txd[1]_i_86_n_0 ;
  wire \txd[1]_i_87_n_0 ;
  wire \txd[1]_i_88_n_0 ;
  wire \txd[1]_i_89_n_0 ;
  wire \txd[1]_i_8_n_0 ;
  wire \txd[1]_i_90_n_0 ;
  wire \txd[1]_i_91_n_0 ;
  wire \txd[1]_i_92_n_0 ;
  wire \txd[1]_i_93_n_0 ;
  wire \txd[1]_i_98_n_0 ;
  wire \txd[1]_i_99_n_0 ;
  wire \txd[1]_i_9_n_0 ;
  wire \txd_reg[0]_i_10_n_0 ;
  wire \txd_reg[0]_i_37_n_0 ;
  wire \txd_reg[0]_i_9_n_1 ;
  wire \txd_reg[0]_i_9_n_2 ;
  wire \txd_reg[0]_i_9_n_3 ;
  wire \txd_reg[0]_i_9_n_4 ;
  wire \txd_reg[0]_i_9_n_5 ;
  wire \txd_reg[0]_i_9_n_6 ;
  wire \txd_reg[0]_i_9_n_7 ;
  wire \txd_reg[1]_i_22_n_0 ;
  wire \txd_reg[1]_i_23_n_0 ;
  wire \txd_reg[1]_i_26_n_0 ;
  wire \txd_reg[1]_i_38_n_1 ;
  wire \txd_reg[1]_i_38_n_2 ;
  wire \txd_reg[1]_i_38_n_3 ;
  wire \txd_reg[1]_i_38_n_4 ;
  wire \txd_reg[1]_i_38_n_5 ;
  wire \txd_reg[1]_i_38_n_6 ;
  wire \txd_reg[1]_i_40_n_0 ;
  wire \txd_reg[1]_i_41_n_0 ;
  wire \txd_reg[1]_i_42_n_0 ;
  wire \txd_reg[1]_i_43_n_0 ;
  wire \txd_reg[1]_i_72_n_2 ;
  wire \txd_reg[1]_i_72_n_3 ;
  wire \txd_reg[1]_i_72_n_5 ;
  wire \txd_reg[1]_i_72_n_6 ;
  wire txen_i_1_n_0;
  wire txen_i_2_n_0;
  wire txen_i_3_n_0;
  wire txen_i_4_n_0;
  wire udp_checksum;
  wire \udp_checksum_reg_n_0_[0] ;
  wire \udp_checksum_reg_n_0_[10] ;
  wire \udp_checksum_reg_n_0_[11] ;
  wire \udp_checksum_reg_n_0_[12] ;
  wire \udp_checksum_reg_n_0_[13] ;
  wire \udp_checksum_reg_n_0_[14] ;
  wire \udp_checksum_reg_n_0_[15] ;
  wire \udp_checksum_reg_n_0_[1] ;
  wire \udp_checksum_reg_n_0_[2] ;
  wire \udp_checksum_reg_n_0_[3] ;
  wire \udp_checksum_reg_n_0_[4] ;
  wire \udp_checksum_reg_n_0_[5] ;
  wire \udp_checksum_reg_n_0_[6] ;
  wire \udp_checksum_reg_n_0_[7] ;
  wire \udp_checksum_reg_n_0_[8] ;
  wire \udp_checksum_reg_n_0_[9] ;
  wire \udp_length_reg_n_0_[10] ;
  wire \udp_length_reg_n_0_[11] ;
  wire \udp_length_reg_n_0_[12] ;
  wire \udp_length_reg_n_0_[13] ;
  wire \udp_length_reg_n_0_[14] ;
  wire \udp_length_reg_n_0_[15] ;
  wire \udp_length_reg_n_0_[2] ;
  wire \udp_length_reg_n_0_[3] ;
  wire \udp_length_reg_n_0_[4] ;
  wire \udp_length_reg_n_0_[5] ;
  wire \udp_length_reg_n_0_[6] ;
  wire \udp_length_reg_n_0_[7] ;
  wire \udp_length_reg_n_0_[8] ;
  wire \udp_length_reg_n_0_[9] ;
  wire [15:0]udp_packet_checksum;
  wire udp_send_data_valid17_out;
  wire [4:4]zero_counter;
  wire \zero_counter[1]_i_1__0_n_0 ;
  wire \zero_counter[2]_i_1__0_n_0 ;
  wire \zero_counter[3]_i_1__0_n_0 ;
  wire \zero_counter[4]_i_1__0_n_0 ;
  wire \zero_counter[4]_i_3_n_0 ;
  wire \zero_counter[4]_i_4__0_n_0 ;
  wire \zero_counter_reg_n_0_[1] ;
  wire \zero_counter_reg_n_0_[2] ;
  wire \zero_counter_reg_n_0_[3] ;
  wire \zero_counter_reg_n_0_[4] ;
  wire [3:3]NLW_L__0_carry__2_CO_UNCONNECTED;
  wire [3:0]\NLW_bit_count0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_bit_count0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_bit_count0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_bit_count2_inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_bit_count2_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_bit_count2_inferred__4/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_bit_count2_inferred__5/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_bit_count2_inferred__5/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_bit_count2_inferred__5/i__carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_id_counter_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_id_counter_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_ip_total_length_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ip_total_length_reg[15]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_ip_total_length_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_rd_enable_fifo0_carry_O_UNCONNECTED;
  wire [3:2]NLW_rd_enable_fifo0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rd_enable_fifo0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_iphc10__0_carry__4_CO_UNCONNECTED;
  wire [0:0]NLW_temp_iphc10__110_carry_O_UNCONNECTED;
  wire [3:2]NLW_temp_iphc10__110_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_temp_iphc10__110_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_temp_iphc10__64_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_temp_iphc10__64_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_txd1_inferred__4/i__carry_CO_UNCONNECTED ;
  wire [3:3]\NLW_txd_reg[0]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_txd_reg[1]_i_38_CO_UNCONNECTED ;
  wire [0:0]\NLW_txd_reg[1]_i_38_O_UNCONNECTED ;
  wire [3:2]\NLW_txd_reg[1]_i_72_CO_UNCONNECTED ;
  wire [3:0]\NLW_txd_reg[1]_i_72_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    \FSM_onehot_s[0]_i_1 
       (.I0(temp_iphc1),
        .I1(ip_header_calc_done),
        .I2(id_counter121_out),
        .I3(tx_ready),
        .O(\FSM_onehot_s[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \FSM_onehot_s[1]_i_1 
       (.I0(temp_iphc2),
        .I1(ip_header_calc_done),
        .I2(temp_iphc1),
        .I3(id_counter121_out),
        .I4(tx_ready),
        .O(\FSM_onehot_s[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hBA000000)) 
    \FSM_onehot_s[2]_i_1 
       (.I0(ip_header_checksum),
        .I1(ip_header_calc_done),
        .I2(temp_iphc2),
        .I3(id_counter121_out),
        .I4(tx_ready),
        .O(\FSM_onehot_s[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "s1:001,s2:010,s3:100," *) 
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_s_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\FSM_onehot_s[0]_i_1_n_0 ),
        .Q(temp_iphc1),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s1:001,s2:010,s3:100," *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_s_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\FSM_onehot_s[1]_i_1_n_0 ),
        .Q(temp_iphc2),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s1:001,s2:010,s3:100," *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_s_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\FSM_onehot_s[2]_i_1_n_0 ),
        .Q(ip_header_checksum),
        .R(1'b0));
  CARRY4 L__0_carry
       (.CI(1'b0),
        .CO({L__0_carry_n_0,L__0_carry_n_1,L__0_carry_n_2,L__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({L__0_carry_i_1_n_0,L__0_carry_i_2_n_0,L__0_carry_i_3_n_0,1'b0}),
        .O(L[3:0]),
        .S({L__0_carry_i_4_n_0,L__0_carry_i_5_n_0,L__0_carry_i_6_n_0,L__0_carry_i_7_n_0}));
  CARRY4 L__0_carry__0
       (.CI(L__0_carry_n_0),
        .CO({L__0_carry__0_n_0,L__0_carry__0_n_1,L__0_carry__0_n_2,L__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({L__0_carry__0_i_1_n_0,L__0_carry__0_i_2_n_0,L__0_carry__0_i_3_n_0,L__0_carry__0_i_4_n_0}),
        .O(L[7:4]),
        .S({L__0_carry__0_i_5_n_0,L__0_carry__0_i_6_n_0,L__0_carry__0_i_7_n_0,L__0_carry__0_i_8_n_0}));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    L__0_carry__0_i_1
       (.I0(\temp_iphc1_reg_n_0_[6] ),
        .I1(temp_iphc2__0[6]),
        .I2(\temp_iphc1_reg_n_0_[22] ),
        .O(L__0_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    L__0_carry__0_i_2
       (.I0(\temp_iphc1_reg_n_0_[5] ),
        .I1(temp_iphc2__0[5]),
        .I2(\temp_iphc1_reg_n_0_[21] ),
        .O(L__0_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    L__0_carry__0_i_3
       (.I0(\temp_iphc1_reg_n_0_[4] ),
        .I1(temp_iphc2__0[4]),
        .I2(\temp_iphc1_reg_n_0_[20] ),
        .O(L__0_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    L__0_carry__0_i_4
       (.I0(\temp_iphc1_reg_n_0_[3] ),
        .I1(temp_iphc2__0[3]),
        .I2(\temp_iphc1_reg_n_0_[19] ),
        .O(L__0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    L__0_carry__0_i_5
       (.I0(L__0_carry__0_i_1_n_0),
        .I1(\temp_iphc1_reg_n_0_[7] ),
        .I2(temp_iphc2__0[7]),
        .I3(\temp_iphc1_reg_n_0_[23] ),
        .O(L__0_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    L__0_carry__0_i_6
       (.I0(\temp_iphc1_reg_n_0_[6] ),
        .I1(temp_iphc2__0[6]),
        .I2(\temp_iphc1_reg_n_0_[22] ),
        .I3(L__0_carry__0_i_2_n_0),
        .O(L__0_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    L__0_carry__0_i_7
       (.I0(\temp_iphc1_reg_n_0_[5] ),
        .I1(temp_iphc2__0[5]),
        .I2(\temp_iphc1_reg_n_0_[21] ),
        .I3(L__0_carry__0_i_3_n_0),
        .O(L__0_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    L__0_carry__0_i_8
       (.I0(\temp_iphc1_reg_n_0_[4] ),
        .I1(temp_iphc2__0[4]),
        .I2(\temp_iphc1_reg_n_0_[20] ),
        .I3(L__0_carry__0_i_4_n_0),
        .O(L__0_carry__0_i_8_n_0));
  CARRY4 L__0_carry__1
       (.CI(L__0_carry__0_n_0),
        .CO({L__0_carry__1_n_0,L__0_carry__1_n_1,L__0_carry__1_n_2,L__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({L__0_carry__1_i_1_n_0,L__0_carry__1_i_2_n_0,L__0_carry__1_i_3_n_0,L__0_carry__1_i_4_n_0}),
        .O(L[11:8]),
        .S({L__0_carry__1_i_5_n_0,L__0_carry__1_i_6_n_0,L__0_carry__1_i_7_n_0,L__0_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    L__0_carry__1_i_1
       (.I0(\temp_iphc1_reg_n_0_[10] ),
        .I1(temp_iphc2__0[10]),
        .O(L__0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    L__0_carry__1_i_2
       (.I0(\temp_iphc1_reg_n_0_[9] ),
        .I1(temp_iphc2__0[9]),
        .O(L__0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    L__0_carry__1_i_3
       (.I0(\temp_iphc1_reg_n_0_[8] ),
        .I1(temp_iphc2__0[8]),
        .O(L__0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    L__0_carry__1_i_4
       (.I0(\temp_iphc1_reg_n_0_[7] ),
        .I1(temp_iphc2__0[7]),
        .I2(\temp_iphc1_reg_n_0_[23] ),
        .O(L__0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    L__0_carry__1_i_5
       (.I0(temp_iphc2__0[10]),
        .I1(\temp_iphc1_reg_n_0_[10] ),
        .I2(temp_iphc2__0[11]),
        .I3(\temp_iphc1_reg_n_0_[11] ),
        .O(L__0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    L__0_carry__1_i_6
       (.I0(temp_iphc2__0[9]),
        .I1(\temp_iphc1_reg_n_0_[9] ),
        .I2(temp_iphc2__0[10]),
        .I3(\temp_iphc1_reg_n_0_[10] ),
        .O(L__0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    L__0_carry__1_i_7
       (.I0(temp_iphc2__0[8]),
        .I1(\temp_iphc1_reg_n_0_[8] ),
        .I2(temp_iphc2__0[9]),
        .I3(\temp_iphc1_reg_n_0_[9] ),
        .O(L__0_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    L__0_carry__1_i_8
       (.I0(\temp_iphc1_reg_n_0_[23] ),
        .I1(temp_iphc2__0[7]),
        .I2(\temp_iphc1_reg_n_0_[7] ),
        .I3(temp_iphc2__0[8]),
        .I4(\temp_iphc1_reg_n_0_[8] ),
        .O(L__0_carry__1_i_8_n_0));
  CARRY4 L__0_carry__2
       (.CI(L__0_carry__1_n_0),
        .CO({NLW_L__0_carry__2_CO_UNCONNECTED[3],L__0_carry__2_n_1,L__0_carry__2_n_2,L__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,L__0_carry__2_i_1_n_0,L__0_carry__2_i_2_n_0,L__0_carry__2_i_3_n_0}),
        .O(L[15:12]),
        .S({L__0_carry__2_i_4_n_0,L__0_carry__2_i_5_n_0,L__0_carry__2_i_6_n_0,L__0_carry__2_i_7_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    L__0_carry__2_i_1
       (.I0(\temp_iphc1_reg_n_0_[13] ),
        .I1(temp_iphc2__0[13]),
        .O(L__0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    L__0_carry__2_i_2
       (.I0(\temp_iphc1_reg_n_0_[12] ),
        .I1(temp_iphc2__0[12]),
        .O(L__0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    L__0_carry__2_i_3
       (.I0(\temp_iphc1_reg_n_0_[11] ),
        .I1(temp_iphc2__0[11]),
        .O(L__0_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    L__0_carry__2_i_4
       (.I0(temp_iphc2__0[14]),
        .I1(\temp_iphc1_reg_n_0_[14] ),
        .I2(temp_iphc2__0[15]),
        .I3(\temp_iphc1_reg_n_0_[15] ),
        .O(L__0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    L__0_carry__2_i_5
       (.I0(temp_iphc2__0[13]),
        .I1(\temp_iphc1_reg_n_0_[13] ),
        .I2(temp_iphc2__0[14]),
        .I3(\temp_iphc1_reg_n_0_[14] ),
        .O(L__0_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    L__0_carry__2_i_6
       (.I0(temp_iphc2__0[12]),
        .I1(\temp_iphc1_reg_n_0_[12] ),
        .I2(temp_iphc2__0[13]),
        .I3(\temp_iphc1_reg_n_0_[13] ),
        .O(L__0_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    L__0_carry__2_i_7
       (.I0(temp_iphc2__0[11]),
        .I1(\temp_iphc1_reg_n_0_[11] ),
        .I2(temp_iphc2__0[12]),
        .I3(\temp_iphc1_reg_n_0_[12] ),
        .O(L__0_carry__2_i_7_n_0));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    L__0_carry_i_1
       (.I0(\temp_iphc1_reg_n_0_[2] ),
        .I1(temp_iphc2__0[2]),
        .I2(\temp_iphc1_reg_n_0_[18] ),
        .O(L__0_carry_i_1_n_0));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    L__0_carry_i_2
       (.I0(\temp_iphc1_reg_n_0_[1] ),
        .I1(temp_iphc2__0[1]),
        .I2(\temp_iphc1_reg_n_0_[17] ),
        .O(L__0_carry_i_2_n_0));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    L__0_carry_i_3
       (.I0(temp_iphc2__0[0]),
        .I1(\temp_iphc1_reg_n_0_[0] ),
        .I2(\temp_iphc1_reg_n_0_[16] ),
        .O(L__0_carry_i_3_n_0));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    L__0_carry_i_4
       (.I0(\temp_iphc1_reg_n_0_[3] ),
        .I1(temp_iphc2__0[3]),
        .I2(\temp_iphc1_reg_n_0_[19] ),
        .I3(L__0_carry_i_1_n_0),
        .O(L__0_carry_i_4_n_0));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    L__0_carry_i_5
       (.I0(\temp_iphc1_reg_n_0_[2] ),
        .I1(temp_iphc2__0[2]),
        .I2(\temp_iphc1_reg_n_0_[18] ),
        .I3(L__0_carry_i_2_n_0),
        .O(L__0_carry_i_5_n_0));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    L__0_carry_i_6
       (.I0(\temp_iphc1_reg_n_0_[1] ),
        .I1(temp_iphc2__0[1]),
        .I2(\temp_iphc1_reg_n_0_[17] ),
        .I3(L__0_carry_i_3_n_0),
        .O(L__0_carry_i_6_n_0));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    L__0_carry_i_7
       (.I0(temp_iphc2__0[0]),
        .I1(\temp_iphc1_reg_n_0_[0] ),
        .I2(\temp_iphc1_reg_n_0_[16] ),
        .O(L__0_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0E0A)) 
    arp_reply_i_1
       (.I0(arp_reply_reg_n_0),
        .I1(E),
        .I2(tx_done),
        .I3(eth_protocol_reg_0),
        .O(arp_reply_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    arp_reply_reg
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(arp_reply_i_1_n_0),
        .Q(arp_reply_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    arp_send_valid_i_1
       (.I0(udp_send_data_valid17_out),
        .I1(arp_response_pending),
        .O(arp_response_pending_reg));
  CARRY4 \bit_count0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\bit_count0_inferred__0/i__carry_n_0 ,\bit_count0_inferred__0/i__carry_n_1 ,\bit_count0_inferred__0/i__carry_n_2 ,\bit_count0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__2_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__1_n_0}),
        .O(\NLW_bit_count0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__0_n_0,i__carry_i_6__0_n_0,i__carry_i_7__0_n_0,i__carry_i_8__0_n_0}));
  CARRY4 \bit_count0_inferred__0/i__carry__0 
       (.CI(\bit_count0_inferred__0/i__carry_n_0 ),
        .CO({\NLW_bit_count0_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],\bit_count0_inferred__0/i__carry__0_n_2 ,\bit_count0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0}),
        .O(\NLW_bit_count0_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_3__1_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \bit_count2_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\bit_count2_inferred__4/i__carry_n_0 ,\bit_count2_inferred__4/i__carry_n_1 ,\bit_count2_inferred__4/i__carry_n_2 ,\bit_count2_inferred__4/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}),
        .O(\NLW_bit_count2_inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  CARRY4 \bit_count2_inferred__4/i__carry__0 
       (.CI(\bit_count2_inferred__4/i__carry_n_0 ),
        .CO({\NLW_bit_count2_inferred__4/i__carry__0_CO_UNCONNECTED [3:1],bit_count223_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__0_i_1_n_0}),
        .O(\NLW_bit_count2_inferred__4/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,i__carry__0_i_2_n_0}));
  CARRY4 \bit_count2_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\bit_count2_inferred__5/i__carry_n_0 ,\bit_count2_inferred__5/i__carry_n_1 ,\bit_count2_inferred__5/i__carry_n_2 ,\bit_count2_inferred__5/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__1_n_0,i__carry_i_2__2_n_0,i__carry_i_3__1_n_0,i__carry_i_4__0_n_0}),
        .O(\NLW_bit_count2_inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__1_n_0,i__carry_i_6__1_n_0,i__carry_i_7__1_n_0,i__carry_i_8__1_n_0}));
  CARRY4 \bit_count2_inferred__5/i__carry__0 
       (.CI(\bit_count2_inferred__5/i__carry_n_0 ),
        .CO({\NLW_bit_count2_inferred__5/i__carry__0_CO_UNCONNECTED [3:2],bit_count233_in,\bit_count2_inferred__5/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__0_i_1__1_n_0}),
        .O(\NLW_bit_count2_inferred__5/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    \bit_count[0]_i_1__0 
       (.I0(\bit_count_reg_n_0_[0] ),
        .I1(\bit_count[1]_i_2__0_n_0 ),
        .O(\bit_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \bit_count[1]_i_1__0 
       (.I0(\bit_count_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(\bit_count[1]_i_2__0_n_0 ),
        .O(\bit_count[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAEAAAEAAA)) 
    \bit_count[1]_i_2__0 
       (.I0(\bit_count[3]_i_6_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(txen_i_2_n_0),
        .I5(\byte_count[10]_i_17__0_n_0 ),
        .O(\bit_count[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h3322332233220322)) 
    \bit_count[2]_i_1 
       (.I0(\bit_count[2]_i_2_n_0 ),
        .I1(\bit_count[2]_i_3_n_0 ),
        .I2(\bit_count[2]_i_4_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\bit_count[2]_i_5_n_0 ),
        .O(\bit_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5F0C5FFC500C50FC)) 
    \bit_count[2]_i_2 
       (.I0(\byte_count[10]_i_15__0_n_0 ),
        .I1(tx_ready),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\byte_count[0]_i_4_n_0 ),
        .I5(\state[0]_i_2_n_0 ),
        .O(\bit_count[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEDEFEDEDA5A5A5A5)) 
    \bit_count[2]_i_3 
       (.I0(\byte_count[10]_i_14__0_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(\bit_count_reg_n_0_[3] ),
        .I4(bit_count233_in),
        .I5(rd_enable_fifo_i_5_n_0),
        .O(\bit_count[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \bit_count[2]_i_4 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\byte_count[4]_i_5_n_0 ),
        .I2(\bit_count_reg_n_0_[3] ),
        .I3(\bit_count_reg_n_0_[2] ),
        .O(\bit_count[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \bit_count[2]_i_5 
       (.I0(\state_reg_n_0_[0] ),
        .I1(bit_count223_in),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[1] ),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(\bit_count_reg_n_0_[2] ),
        .O(\bit_count[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \bit_count[3]_i_1 
       (.I0(\state[2]_i_2__0_n_0 ),
        .I1(\bit_count[3]_i_3_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\bit_count_reg[3]_i_4_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(eth_rstn),
        .O(bit_count0));
  LUT6 #(
    .INIT(64'h0000000000006CCC)) 
    \bit_count[3]_i_2 
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(\bit_count_reg_n_0_[3] ),
        .I2(\bit_count_reg_n_0_[1] ),
        .I3(\bit_count_reg_n_0_[0] ),
        .I4(\bit_count[3]_i_5_n_0 ),
        .I5(\bit_count[3]_i_6_n_0 ),
        .O(\bit_count[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF3A)) 
    \bit_count[3]_i_3 
       (.I0(\bit_count[3]_i_7_n_0 ),
        .I1(\state[2]_i_7__0_n_0 ),
        .I2(rd_enable_fifo0_carry_i_10_n_0),
        .I3(\bit_count[3]_i_8_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .O(\bit_count[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \bit_count[3]_i_5 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[2] ),
        .O(\bit_count[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0001440100010001)) 
    \bit_count[3]_i_6 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(tx_ready),
        .I3(\state_reg_n_0_[1] ),
        .I4(\bit_count[3]_i_9_n_0 ),
        .I5(\byte_count[10]_i_14__0_n_0 ),
        .O(\bit_count[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bit_count[3]_i_7 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[0] ),
        .O(\bit_count[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_count[3]_i_8 
       (.I0(\byte_count_reg_n_0_[10] ),
        .I1(\byte_count_reg_n_0_[9] ),
        .I2(\byte_count_reg_n_0_[5] ),
        .I3(\byte_count_reg_n_0_[6] ),
        .I4(\byte_count_reg_n_0_[7] ),
        .I5(\byte_count_reg_n_0_[8] ),
        .O(\bit_count[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEFFF)) 
    \bit_count[3]_i_9 
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(\bit_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(txen_i_3_n_0),
        .O(\bit_count[3]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(bit_count0),
        .D(\bit_count[0]_i_1__0_n_0 ),
        .Q(\bit_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(bit_count0),
        .D(\bit_count[1]_i_1__0_n_0 ),
        .Q(\bit_count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(bit_count0),
        .D(\bit_count[2]_i_1_n_0 ),
        .Q(\bit_count_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(bit_count0),
        .D(\bit_count[3]_i_2_n_0 ),
        .Q(\bit_count_reg_n_0_[3] ),
        .R(1'b0));
  MUXF7 \bit_count_reg[3]_i_4 
       (.I0(\state[2]_i_9_n_0 ),
        .I1(\state[2]_i_8__0_n_0 ),
        .O(\bit_count_reg[3]_i_4_n_0 ),
        .S(\state_reg_n_0_[1] ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte0_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(eth_type1),
        .Q(byte0),
        .R(eth_type118_out));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte10[1]_i_1 
       (.I0(\ip_header_checksum_reg_n_0_[9] ),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte10[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte10[2]_i_1 
       (.I0(\ip_header_checksum_reg_n_0_[10] ),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte10[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte10[3]_i_1 
       (.I0(\ip_header_checksum_reg_n_0_[11] ),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte10[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte10[4]_i_1 
       (.I0(\ip_header_checksum_reg_n_0_[12] ),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte10[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte10[5]_i_1 
       (.I0(\ip_header_checksum_reg_n_0_[13] ),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte10[5]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte10_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_header_checksum_reg_n_0_[8] ),
        .Q(byte10[0]),
        .R(byte2));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte10_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte10[1]_i_1_n_0 ),
        .Q(byte10[1]),
        .S(eth_type118_out));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte10_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte10[2]_i_1_n_0 ),
        .Q(byte10[2]),
        .S(eth_type118_out));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte10_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte10[3]_i_1_n_0 ),
        .Q(byte10[3]),
        .S(eth_type118_out));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte10_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte10[4]_i_1_n_0 ),
        .Q(byte10[4]),
        .S(eth_type118_out));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte10_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte10[5]_i_1_n_0 ),
        .Q(byte10[5]),
        .S(eth_type118_out));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte10_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_header_checksum_reg_n_0_[14] ),
        .Q(byte10[6]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte10_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_header_checksum_reg_n_0_[15] ),
        .Q(byte10[7]),
        .R(byte2));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte11[0]_i_1 
       (.I0(\ip_header_checksum_reg_n_0_[0] ),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte11[0]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte11_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte11[0]_i_1_n_0 ),
        .Q(byte11[0]),
        .S(eth_type118_out));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte11_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_header_checksum_reg_n_0_[1] ),
        .Q(byte11[1]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte11_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_header_checksum_reg_n_0_[2] ),
        .Q(byte11[2]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte11_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_header_checksum_reg_n_0_[3] ),
        .Q(byte11[3]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte11_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_header_checksum_reg_n_0_[4] ),
        .Q(byte11[4]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte11_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_header_checksum_reg_n_0_[5] ),
        .Q(byte11[5]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte11_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_header_checksum_reg_n_0_[6] ),
        .Q(byte11[6]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte11_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_header_checksum_reg_n_0_[7] ),
        .Q(byte11[7]),
        .R(byte2));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \byte12[7]_i_1 
       (.I0(arp_reply_reg_n_0),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte12[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte12_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte12[7]_i_1_n_0 ),
        .Q(byte12),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte13[0]_i_1 
       (.I0(ip[0]),
        .I1(tx_done),
        .I2(arp_reply_reg_n_0),
        .O(\byte13[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte13[1]_i_1 
       (.I0(ip[1]),
        .I1(tx_done),
        .I2(arp_reply_reg_n_0),
        .O(\byte13[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \byte13[2]_i_1 
       (.I0(ip[2]),
        .I1(tx_done),
        .I2(arp_reply_reg_n_0),
        .O(\byte13[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \byte13[3]_i_1 
       (.I0(ip[3]),
        .I1(arp_reply_reg_n_0),
        .I2(tx_done),
        .I3(id_counter121_out),
        .O(\byte13[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte13[4]_i_1 
       (.I0(ip[4]),
        .I1(tx_done),
        .I2(arp_reply_reg_n_0),
        .O(\byte13[4]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte13_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte13[0]_i_1_n_0 ),
        .Q(byte13[0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte13_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte13[1]_i_1_n_0 ),
        .Q(byte13[1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte13_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte13[2]_i_1_n_0 ),
        .Q(byte13[2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte13_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte13[3]_i_1_n_0 ),
        .Q(byte13[3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte13_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte13[4]_i_1_n_0 ),
        .Q(byte13[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte15[3]_i_1 
       (.I0(ip[3]),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte15[3]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte15_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(ip[0]),
        .Q(byte15[0]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte15_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(ip[1]),
        .Q(byte15[1]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte15_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(ip[2]),
        .Q(byte15[2]),
        .R(byte2));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte15_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte15[3]_i_1_n_0 ),
        .Q(byte15[3]),
        .S(eth_type118_out));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte15_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(ip[4]),
        .Q(byte15[4]),
        .R(byte2));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte16[0]_i_1 
       (.I0(p_0_in0_in[8]),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte16[0]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte16_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte16[0]_i_1_n_0 ),
        .Q(byte16[0]),
        .S(eth_type118_out));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte16_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_0_in0_in[9]),
        .Q(byte16[1]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte16_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_0_in0_in[10]),
        .Q(byte16[2]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte16_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_0_in0_in[11]),
        .Q(byte16[3]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte16_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_0_in0_in[12]),
        .Q(byte16[4]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte16_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_0_in0_in[13]),
        .Q(byte16[5]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte16_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_0_in0_in[14]),
        .Q(byte16[6]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte16_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_0_in0_in[15]),
        .Q(byte16[7]),
        .R(byte2));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h22302200)) 
    \byte17[0]_i_1 
       (.I0(ip[0]),
        .I1(tx_done),
        .I2(id_counter121_out),
        .I3(arp_reply_reg_n_0),
        .I4(p_0_in0_in[0]),
        .O(\byte17[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h22302200)) 
    \byte17[1]_i_1 
       (.I0(ip[1]),
        .I1(tx_done),
        .I2(id_counter121_out),
        .I3(arp_reply_reg_n_0),
        .I4(p_0_in0_in[1]),
        .O(\byte17[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h22302200)) 
    \byte17[2]_i_1 
       (.I0(ip[2]),
        .I1(tx_done),
        .I2(id_counter121_out),
        .I3(arp_reply_reg_n_0),
        .I4(p_0_in0_in[2]),
        .O(\byte17[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h0B080808)) 
    \byte17[3]_i_1 
       (.I0(ip[3]),
        .I1(arp_reply_reg_n_0),
        .I2(tx_done),
        .I3(p_0_in0_in[3]),
        .I4(id_counter121_out),
        .O(\byte17[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h22302200)) 
    \byte17[4]_i_1 
       (.I0(ip[4]),
        .I1(tx_done),
        .I2(id_counter121_out),
        .I3(arp_reply_reg_n_0),
        .I4(p_0_in0_in[4]),
        .O(\byte17[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte17[5]_i_1 
       (.I0(p_0_in0_in[5]),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte17[5]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte17_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte17[0]_i_1_n_0 ),
        .Q(byte17[0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte17_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte17[1]_i_1_n_0 ),
        .Q(byte17[1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte17_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte17[2]_i_1_n_0 ),
        .Q(byte17[2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte17_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte17[3]_i_1_n_0 ),
        .Q(byte17[3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte17_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte17[4]_i_1_n_0 ),
        .Q(byte17[4]),
        .R(1'b0));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte17_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte17[5]_i_1_n_0 ),
        .Q(byte17[5]),
        .S(eth_type118_out));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte17_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_0_in0_in[6]),
        .Q(byte17[6]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte17_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_0_in0_in[7]),
        .Q(byte17[7]),
        .R(byte2));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte18[0]_i_1 
       (.I0(\dest_mac_reg_n_0_[40] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[8] ),
        .O(\byte18[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte18[1]_i_1 
       (.I0(\dest_mac_reg_n_0_[41] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[9] ),
        .O(\byte18[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte18[2]_i_1 
       (.I0(\dest_mac_reg_n_0_[42] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[10] ),
        .O(\byte18[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte18[3]_i_1 
       (.I0(\dest_mac_reg_n_0_[43] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[11] ),
        .O(\byte18[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte18[4]_i_1 
       (.I0(\dest_mac_reg_n_0_[44] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[12] ),
        .O(\byte18[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte18[5]_i_1 
       (.I0(\dest_mac_reg_n_0_[45] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[13] ),
        .O(\byte18[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte18[6]_i_1 
       (.I0(\dest_mac_reg_n_0_[46] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[14] ),
        .O(\byte18[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \byte18[7]_i_1 
       (.I0(id_counter121_out),
        .I1(tx_done),
        .I2(arp_reply_reg_n_0),
        .O(byte18));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte18[7]_i_2 
       (.I0(\dest_mac_reg_n_0_[47] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[15] ),
        .O(\byte18[7]_i_2_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte18_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte18[0]_i_1_n_0 ),
        .Q(\byte18_reg_n_0_[0] ),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte18_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte18[1]_i_1_n_0 ),
        .Q(\byte18_reg_n_0_[1] ),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte18_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte18[2]_i_1_n_0 ),
        .Q(\byte18_reg_n_0_[2] ),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte18_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte18[3]_i_1_n_0 ),
        .Q(\byte18_reg_n_0_[3] ),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte18_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte18[4]_i_1_n_0 ),
        .Q(\byte18_reg_n_0_[4] ),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte18_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte18[5]_i_1_n_0 ),
        .Q(\byte18_reg_n_0_[5] ),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte18_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte18[6]_i_1_n_0 ),
        .Q(\byte18_reg_n_0_[6] ),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte18_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte18[7]_i_2_n_0 ),
        .Q(\byte18_reg_n_0_[7] ),
        .R(byte18));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte19[0]_i_1 
       (.I0(\dest_mac_reg_n_0_[32] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[0] ),
        .O(\byte19[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte19[1]_i_1 
       (.I0(\dest_mac_reg_n_0_[33] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[1] ),
        .O(\byte19[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte19[2]_i_1 
       (.I0(\dest_mac_reg_n_0_[34] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[2] ),
        .O(\byte19[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte19[3]_i_1 
       (.I0(\dest_mac_reg_n_0_[35] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[3] ),
        .O(\byte19[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte19[4]_i_1 
       (.I0(\dest_mac_reg_n_0_[36] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[4] ),
        .O(\byte19[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte19[5]_i_1 
       (.I0(\dest_mac_reg_n_0_[37] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[5] ),
        .O(\byte19[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte19[6]_i_1 
       (.I0(\dest_mac_reg_n_0_[38] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[6] ),
        .O(\byte19[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte19[7]_i_1 
       (.I0(\dest_mac_reg_n_0_[39] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_ip_reg_n_0_[7] ),
        .O(\byte19[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte19_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte19[0]_i_1_n_0 ),
        .Q(byte19[0]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte19_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte19[1]_i_1_n_0 ),
        .Q(byte19[1]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte19_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte19[2]_i_1_n_0 ),
        .Q(byte19[2]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte19_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte19[3]_i_1_n_0 ),
        .Q(byte19[3]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte19_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte19[4]_i_1_n_0 ),
        .Q(byte19[4]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte19_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte19[5]_i_1_n_0 ),
        .Q(byte19[5]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte19_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte19[6]_i_1_n_0 ),
        .Q(byte19[6]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte19_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte19[7]_i_1_n_0 ),
        .Q(byte19[7]),
        .R(byte18));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \byte20[2]_i_1 
       (.I0(\dest_mac_reg_n_0_[26] ),
        .I1(arp_reply_reg_n_0),
        .I2(tx_done),
        .I3(id_counter121_out),
        .O(\byte20[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \byte20[7]_i_1 
       (.I0(tx_done),
        .I1(arp_reply_reg_n_0),
        .O(\byte20[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte20_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\dest_mac_reg_n_0_[24] ),
        .Q(byte20[0]),
        .R(\byte20[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte20_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\dest_mac_reg_n_0_[25] ),
        .Q(byte20[1]),
        .R(\byte20[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte20_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte20[2]_i_1_n_0 ),
        .Q(byte20[2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte20_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\dest_mac_reg_n_0_[27] ),
        .Q(byte20[3]),
        .R(\byte20[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte20_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\dest_mac_reg_n_0_[28] ),
        .Q(byte20[4]),
        .R(\byte20[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte20_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\dest_mac_reg_n_0_[29] ),
        .Q(byte20[5]),
        .R(\byte20[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte20_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\dest_mac_reg_n_0_[30] ),
        .Q(byte20[6]),
        .R(\byte20[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte20_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\dest_mac_reg_n_0_[31] ),
        .Q(byte20[7]),
        .R(\byte20[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \byte21[1]_i_1 
       (.I0(\dest_mac_reg_n_0_[17] ),
        .I1(arp_reply_reg_n_0),
        .I2(tx_done),
        .I3(id_counter121_out),
        .O(\byte21[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \byte21[4]_i_1 
       (.I0(\dest_mac_reg_n_0_[20] ),
        .I1(arp_reply_reg_n_0),
        .I2(tx_done),
        .I3(id_counter121_out),
        .O(\byte21[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \byte21[6]_i_1 
       (.I0(\dest_mac_reg_n_0_[22] ),
        .I1(arp_reply_reg_n_0),
        .I2(tx_done),
        .I3(id_counter121_out),
        .O(\byte21[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \byte21[7]_i_1 
       (.I0(\dest_mac_reg_n_0_[23] ),
        .I1(arp_reply_reg_n_0),
        .I2(tx_done),
        .I3(id_counter121_out),
        .O(\byte21[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte21_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\dest_mac_reg_n_0_[16] ),
        .Q(byte21[0]),
        .R(\byte20[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte21_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte21[1]_i_1_n_0 ),
        .Q(byte21[1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte21_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\dest_mac_reg_n_0_[18] ),
        .Q(byte21[2]),
        .R(\byte20[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte21_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\dest_mac_reg_n_0_[19] ),
        .Q(byte21[3]),
        .R(\byte20[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte21_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte21[4]_i_1_n_0 ),
        .Q(byte21[4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte21_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\dest_mac_reg_n_0_[21] ),
        .Q(byte21[5]),
        .R(\byte20[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte21_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte21[6]_i_1_n_0 ),
        .Q(byte21[6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte21_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte21[7]_i_1_n_0 ),
        .Q(byte21[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte22[0]_i_1 
       (.I0(\dest_mac_reg_n_0_[8] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[8] ),
        .O(\byte22[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte22[1]_i_1 
       (.I0(\dest_mac_reg_n_0_[9] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[9] ),
        .O(\byte22[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte22[2]_i_1 
       (.I0(\dest_mac_reg_n_0_[10] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[10] ),
        .O(\byte22[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte22[3]_i_1 
       (.I0(\dest_mac_reg_n_0_[11] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[11] ),
        .O(\byte22[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte22[4]_i_1 
       (.I0(\dest_mac_reg_n_0_[12] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[12] ),
        .O(\byte22[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte22[5]_i_1 
       (.I0(\dest_mac_reg_n_0_[13] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[13] ),
        .O(\byte22[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte22[6]_i_1 
       (.I0(\dest_mac_reg_n_0_[14] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[14] ),
        .O(\byte22[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte22[7]_i_1 
       (.I0(\dest_mac_reg_n_0_[15] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[15] ),
        .O(\byte22[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte22_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte22[0]_i_1_n_0 ),
        .Q(byte22[0]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte22_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte22[1]_i_1_n_0 ),
        .Q(byte22[1]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte22_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte22[2]_i_1_n_0 ),
        .Q(byte22[2]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte22_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte22[3]_i_1_n_0 ),
        .Q(byte22[3]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte22_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte22[4]_i_1_n_0 ),
        .Q(byte22[4]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte22_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte22[5]_i_1_n_0 ),
        .Q(byte22[5]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte22_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte22[6]_i_1_n_0 ),
        .Q(byte22[6]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte22_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte22[7]_i_1_n_0 ),
        .Q(byte22[7]),
        .R(byte18));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte23[0]_i_1 
       (.I0(\dest_mac_reg_n_0_[0] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[0] ),
        .O(\byte23[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte23[1]_i_1 
       (.I0(\dest_mac_reg_n_0_[1] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[1] ),
        .O(\byte23[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte23[2]_i_1 
       (.I0(\dest_mac_reg_n_0_[2] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[2] ),
        .O(\byte23[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte23[3]_i_1 
       (.I0(\dest_mac_reg_n_0_[3] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[3] ),
        .O(\byte23[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte23[4]_i_1 
       (.I0(\dest_mac_reg_n_0_[4] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[4] ),
        .O(\byte23[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte23[5]_i_1 
       (.I0(\dest_mac_reg_n_0_[5] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[5] ),
        .O(\byte23[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte23[6]_i_1 
       (.I0(\dest_mac_reg_n_0_[6] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[6] ),
        .O(\byte23[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte23[7]_i_1 
       (.I0(\dest_mac_reg_n_0_[7] ),
        .I1(arp_reply_reg_n_0),
        .I2(\dest_port_reg_n_0_[7] ),
        .O(\byte23[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte23_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte23[0]_i_1_n_0 ),
        .Q(byte23[0]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte23_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte23[1]_i_1_n_0 ),
        .Q(byte23[1]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte23_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte23[2]_i_1_n_0 ),
        .Q(byte23[2]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte23_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte23[3]_i_1_n_0 ),
        .Q(byte23[3]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte23_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte23[4]_i_1_n_0 ),
        .Q(byte23[4]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte23_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte23[5]_i_1_n_0 ),
        .Q(byte23[5]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte23_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte23[6]_i_1_n_0 ),
        .Q(byte23[6]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte23_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte23[7]_i_1_n_0 ),
        .Q(byte23[7]),
        .R(byte18));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte24[0]_i_1 
       (.I0(p_0_in0_in[8]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[8] ),
        .O(\byte24[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte24[1]_i_1 
       (.I0(p_0_in0_in[9]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[9] ),
        .O(\byte24[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte24[2]_i_1 
       (.I0(p_0_in0_in[10]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[10] ),
        .O(\byte24[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte24[3]_i_1 
       (.I0(p_0_in0_in[11]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[11] ),
        .O(\byte24[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte24[4]_i_1 
       (.I0(p_0_in0_in[12]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[12] ),
        .O(\byte24[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte24[5]_i_1 
       (.I0(p_0_in0_in[13]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[13] ),
        .O(\byte24[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte24[6]_i_1 
       (.I0(p_0_in0_in[14]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[14] ),
        .O(\byte24[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte24[7]_i_1 
       (.I0(p_0_in0_in[15]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[15] ),
        .O(\byte24[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte24_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte24[0]_i_1_n_0 ),
        .Q(byte24[0]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte24_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte24[1]_i_1_n_0 ),
        .Q(byte24[1]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte24_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte24[2]_i_1_n_0 ),
        .Q(byte24[2]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte24_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte24[3]_i_1_n_0 ),
        .Q(byte24[3]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte24_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte24[4]_i_1_n_0 ),
        .Q(byte24[4]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte24_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte24[5]_i_1_n_0 ),
        .Q(byte24[5]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte24_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte24[6]_i_1_n_0 ),
        .Q(byte24[6]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte24_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte24[7]_i_1_n_0 ),
        .Q(byte24[7]),
        .R(byte18));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \byte25[0]_i_1 
       (.I0(p_0_in0_in[0]),
        .I1(arp_reply_reg_n_0),
        .O(\byte25[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \byte25[1]_i_1 
       (.I0(p_0_in0_in[1]),
        .I1(arp_reply_reg_n_0),
        .O(\byte25[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte25[2]_i_1 
       (.I0(p_0_in0_in[2]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[2] ),
        .O(\byte25[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte25[3]_i_1 
       (.I0(p_0_in0_in[3]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[3] ),
        .O(\byte25[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte25[4]_i_1 
       (.I0(p_0_in0_in[4]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[4] ),
        .O(\byte25[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte25[5]_i_1 
       (.I0(p_0_in0_in[5]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[5] ),
        .O(\byte25[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte25[6]_i_1 
       (.I0(p_0_in0_in[6]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[6] ),
        .O(\byte25[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte25[7]_i_1 
       (.I0(p_0_in0_in[7]),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_length_reg_n_0_[7] ),
        .O(\byte25[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte25_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte25[0]_i_1_n_0 ),
        .Q(byte25[0]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte25_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte25[1]_i_1_n_0 ),
        .Q(byte25[1]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte25_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte25[2]_i_1_n_0 ),
        .Q(byte25[2]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte25_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte25[3]_i_1_n_0 ),
        .Q(byte25[3]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte25_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte25[4]_i_1_n_0 ),
        .Q(byte25[4]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte25_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte25[5]_i_1_n_0 ),
        .Q(byte25[5]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte25_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte25[6]_i_1_n_0 ),
        .Q(byte25[6]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte25_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte25[7]_i_1_n_0 ),
        .Q(byte25[7]),
        .R(byte18));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte26[0]_i_1 
       (.I0(\dest_ip_reg_n_0_[8] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[8] ),
        .O(\byte26[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte26[1]_i_1 
       (.I0(\dest_ip_reg_n_0_[9] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[9] ),
        .O(\byte26[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte26[2]_i_1 
       (.I0(\dest_ip_reg_n_0_[10] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[10] ),
        .O(\byte26[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte26[3]_i_1 
       (.I0(\dest_ip_reg_n_0_[11] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[11] ),
        .O(\byte26[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte26[4]_i_1 
       (.I0(\dest_ip_reg_n_0_[12] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[12] ),
        .O(\byte26[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte26[5]_i_1 
       (.I0(\dest_ip_reg_n_0_[13] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[13] ),
        .O(\byte26[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte26[6]_i_1 
       (.I0(\dest_ip_reg_n_0_[14] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[14] ),
        .O(\byte26[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte26[7]_i_1 
       (.I0(\dest_ip_reg_n_0_[15] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[15] ),
        .O(\byte26[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte26_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte26[0]_i_1_n_0 ),
        .Q(byte26[0]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte26_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte26[1]_i_1_n_0 ),
        .Q(byte26[1]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte26_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte26[2]_i_1_n_0 ),
        .Q(byte26[2]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte26_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte26[3]_i_1_n_0 ),
        .Q(byte26[3]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte26_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte26[4]_i_1_n_0 ),
        .Q(byte26[4]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte26_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte26[5]_i_1_n_0 ),
        .Q(byte26[5]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte26_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte26[6]_i_1_n_0 ),
        .Q(byte26[6]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte26_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte26[7]_i_1_n_0 ),
        .Q(byte26[7]),
        .R(byte18));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte27[0]_i_1 
       (.I0(\dest_ip_reg_n_0_[0] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[0] ),
        .O(\byte27[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte27[1]_i_1 
       (.I0(\dest_ip_reg_n_0_[1] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[1] ),
        .O(\byte27[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte27[2]_i_1 
       (.I0(\dest_ip_reg_n_0_[2] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[2] ),
        .O(\byte27[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte27[3]_i_1 
       (.I0(\dest_ip_reg_n_0_[3] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[3] ),
        .O(\byte27[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte27[4]_i_1 
       (.I0(\dest_ip_reg_n_0_[4] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[4] ),
        .O(\byte27[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte27[5]_i_1 
       (.I0(\dest_ip_reg_n_0_[5] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[5] ),
        .O(\byte27[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte27[6]_i_1 
       (.I0(\dest_ip_reg_n_0_[6] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[6] ),
        .O(\byte27[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \byte27[7]_i_1 
       (.I0(\dest_ip_reg_n_0_[7] ),
        .I1(arp_reply_reg_n_0),
        .I2(\udp_checksum_reg_n_0_[7] ),
        .O(\byte27[7]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte27_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte27[0]_i_1_n_0 ),
        .Q(byte27[0]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte27_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte27[1]_i_1_n_0 ),
        .Q(byte27[1]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte27_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte27[2]_i_1_n_0 ),
        .Q(byte27[2]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte27_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte27[3]_i_1_n_0 ),
        .Q(byte27[3]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte27_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte27[4]_i_1_n_0 ),
        .Q(byte27[4]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte27_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte27[5]_i_1_n_0 ),
        .Q(byte27[5]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte27_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte27[6]_i_1_n_0 ),
        .Q(byte27[6]),
        .R(byte18));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte27_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte27[7]_i_1_n_0 ),
        .Q(byte27[7]),
        .R(byte18));
  LUT3 #(
    .INIT(8'h20)) 
    \byte2[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte2[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \byte2[7]_i_1 
       (.I0(arp_reply_reg_n_0),
        .I1(id_counter121_out),
        .I2(tx_done),
        .O(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte2_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(\byte2_reg_n_0_[0] ),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte2_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(\byte2_reg_n_0_[1] ),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte2_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(\byte2_reg_n_0_[2] ),
        .R(byte2));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte2_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte2[3]_i_1_n_0 ),
        .Q(\byte2_reg_n_0_[3] ),
        .S(eth_type118_out));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte2_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(\byte2_reg_n_0_[4] ),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte2_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(\byte2_reg_n_0_[5] ),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte2_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(\byte2_reg_n_0_[6] ),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte2_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(\byte2_reg_n_0_[7] ),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte3_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_total_length_reg_n_0_[2] ),
        .Q(byte3[2]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte3_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_total_length_reg_n_0_[3] ),
        .Q(byte3[3]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte3_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_total_length_reg_n_0_[4] ),
        .Q(byte3[4]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte3_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_total_length_reg_n_0_[5] ),
        .Q(byte3[5]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte3_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_total_length_reg_n_0_[6] ),
        .Q(byte3[6]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte3_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\ip_total_length_reg_n_0_[7] ),
        .Q(byte3[7]),
        .R(byte2));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte4[1]_i_1 
       (.I0(id_counter__0[9]),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte4[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte4[2]_i_1 
       (.I0(id_counter__0[10]),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte4[2]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte4_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[8]),
        .Q(byte4[0]),
        .R(byte2));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte4_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte4[1]_i_1_n_0 ),
        .Q(byte4[1]),
        .S(eth_type118_out));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte4_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte4[2]_i_1_n_0 ),
        .Q(byte4[2]),
        .S(eth_type118_out));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte4_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[11]),
        .Q(byte4[3]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte4_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[12]),
        .Q(byte4[4]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte4_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[13]),
        .Q(byte4[5]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte4_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[14]),
        .Q(byte4[6]),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte4_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[15]),
        .Q(byte4[7]),
        .R(byte2));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \byte5[2]_i_1 
       (.I0(id_counter__0[2]),
        .I1(tx_done),
        .I2(id_counter121_out),
        .O(\byte5[2]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte5_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[0]),
        .Q(\byte5_reg_n_0_[0] ),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte5_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[1]),
        .Q(\byte5_reg_n_0_[1] ),
        .R(byte2));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte5_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte5[2]_i_1_n_0 ),
        .Q(\byte5_reg_n_0_[2] ),
        .S(eth_type118_out));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte5_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[3]),
        .Q(\byte5_reg_n_0_[3] ),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte5_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[4]),
        .Q(\byte5_reg_n_0_[4] ),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte5_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[5]),
        .Q(\byte5_reg_n_0_[5] ),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte5_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[6]),
        .Q(\byte5_reg_n_0_[6] ),
        .R(byte2));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte5_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(id_counter__0[7]),
        .Q(\byte5_reg_n_0_[7] ),
        .R(byte2));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \byte7_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(1'b0),
        .Q(byte7),
        .S(eth_type118_out));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \byte8[7]_i_1 
       (.I0(tx_done),
        .I1(id_counter121_out),
        .I2(arp_reply_reg_n_0),
        .O(byte8));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte8_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(byte8),
        .Q(\byte8_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \byte9_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(eth_type118_out),
        .Q(byte9),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000F0FEFEFEFE)) 
    \byte_count[0]_i_1__0 
       (.I0(\byte_count[10]_i_11__0_n_0 ),
        .I1(\byte_count[0]_i_2__0_n_0 ),
        .I2(\byte_count[0]_i_3__0_n_0 ),
        .I3(\byte_count[10]_i_8__0_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\byte_count_reg_n_0_[0] ),
        .O(byte_count[0]));
  LUT6 #(
    .INIT(64'h080A080008000800)) 
    \byte_count[0]_i_2__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\byte_count[10]_i_15__0_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\byte_count[0]_i_4_n_0 ),
        .I5(\byte_count[10]_i_14__0_n_0 ),
        .O(\byte_count[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hAAAAFEAA)) 
    \byte_count[0]_i_3__0 
       (.I0(\byte_count[10]_i_21__0_n_0 ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\byte_count[4]_i_3_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\byte_count[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001010001)) 
    \byte_count[0]_i_4 
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(\bit_count_reg_n_0_[3] ),
        .I2(txen_i_3_n_0),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count[3]_i_3_n_0 ),
        .I5(\byte_count_reg_n_0_[3] ),
        .O(\byte_count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \byte_count[10]_i_10__0 
       (.I0(\byte_count[10]_i_21__0_n_0 ),
        .I1(\byte_count[0]_i_2__0_n_0 ),
        .O(\byte_count[10]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \byte_count[10]_i_11__0 
       (.I0(\byte_count[10]_i_22_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[0] ),
        .O(\byte_count[10]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \byte_count[10]_i_12 
       (.I0(\byte_count_reg_n_0_[10] ),
        .I1(i__carry__0_i_5_n_0),
        .I2(\byte_count_reg_n_0_[8] ),
        .I3(\byte_count_reg_n_0_[9] ),
        .O(\byte_count[10]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \byte_count[10]_i_13__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state[2]_i_11_n_0 ),
        .O(\byte_count[10]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \byte_count[10]_i_14__0 
       (.I0(\bit_count_reg_n_0_[1] ),
        .I1(\bit_count_reg_n_0_[0] ),
        .O(\byte_count[10]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h00002AAA00000000)) 
    \byte_count[10]_i_15__0 
       (.I0(\state[2]_i_7__0_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(txen_i_3_n_0),
        .I5(\byte_count[10]_i_14__0_n_0 ),
        .O(\byte_count[10]_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \byte_count[10]_i_16__0 
       (.I0(\byte_count_reg_n_0_[0] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .O(\byte_count[10]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \byte_count[10]_i_17__0 
       (.I0(\bit_count_reg_n_0_[3] ),
        .I1(\bit_count_reg_n_0_[2] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[1] ),
        .O(\byte_count[10]_i_17__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \byte_count[10]_i_18__0 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .O(\byte_count[10]_i_18__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_count[10]_i_19__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\byte_count[10]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEFFEF)) 
    \byte_count[10]_i_1__0 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\byte_count[10]_i_3__0_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\byte_count[10]_i_4__0_n_0 ),
        .I4(\byte_count[10]_i_5__0_n_0 ),
        .I5(\byte_count[10]_i_6__0_n_0 ),
        .O(byte_count0));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \byte_count[10]_i_20__0 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\byte_count[10]_i_23_n_0 ),
        .I2(\byte_count[10]_i_24_n_0 ),
        .I3(\byte_count[10]_i_25_n_0 ),
        .I4(\byte_count[10]_i_26_n_0 ),
        .I5(\byte_count[10]_i_27_n_0 ),
        .O(\byte_count[10]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'h8A00800080008000)) 
    \byte_count[10]_i_21__0 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\byte_count[10]_i_28_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\byte_count[10]_i_14__0_n_0 ),
        .I5(\state[2]_i_6__0_n_0 ),
        .O(\byte_count[10]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \byte_count[10]_i_22 
       (.I0(txen_i_3_n_0),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count[10]_i_29_n_0 ),
        .I4(\byte_count_reg_n_0_[0] ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(\byte_count[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAABAAAB)) 
    \byte_count[10]_i_23 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\byte_count[4]_i_5_n_0 ),
        .I2(\bit_count_reg_n_0_[3] ),
        .I3(\bit_count_reg_n_0_[2] ),
        .I4(\bit_count_reg_n_0_[0] ),
        .I5(\bit_count_reg_n_0_[1] ),
        .O(\byte_count[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCAAAAAAA)) 
    \byte_count[10]_i_24 
       (.I0(\byte_count[10]_i_29_n_0 ),
        .I1(\bit_count[3]_i_7_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[4] ),
        .I5(\bit_count[3]_i_8_n_0 ),
        .O(\byte_count[10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF8000000000)) 
    \byte_count[10]_i_25 
       (.I0(\byte_count[10]_i_14__0_n_0 ),
        .I1(\bit_count_reg_n_0_[3] ),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(bit_count223_in),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[0] ),
        .O(\byte_count[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h33F3333333B333B3)) 
    \byte_count[10]_i_26 
       (.I0(\bit_count0_inferred__0/i__carry__0_n_2 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\byte_count[10]_i_14__0_n_0 ),
        .I5(\state[2]_i_6__0_n_0 ),
        .O(\byte_count[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFF02000000000000)) 
    \byte_count[10]_i_27 
       (.I0(\byte_count[10]_i_14__0_n_0 ),
        .I1(\bit_count_reg_n_0_[3] ),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(txen_i_2_n_0),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\byte_count[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \byte_count[10]_i_28 
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(\bit_count_reg_n_0_[3] ),
        .I2(\byte_count[10]_i_14__0_n_0 ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(txen_i_3_n_0),
        .O(\byte_count[10]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \byte_count[10]_i_29 
       (.I0(\bit_count_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(\bit_count_reg_n_0_[3] ),
        .I3(\bit_count_reg_n_0_[2] ),
        .O(\byte_count[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF10FF10101010)) 
    \byte_count[10]_i_2__0 
       (.I0(\byte_count[10]_i_7__0_n_0 ),
        .I1(\byte_count[10]_i_8__0_n_0 ),
        .I2(\byte_count[10]_i_9__0_n_0 ),
        .I3(\byte_count[10]_i_10__0_n_0 ),
        .I4(\byte_count[10]_i_11__0_n_0 ),
        .I5(\byte_count[10]_i_12_n_0 ),
        .O(byte_count[10]));
  LUT6 #(
    .INIT(64'h0000000022222000)) 
    \byte_count[10]_i_3__0 
       (.I0(\byte_count[10]_i_13__0_n_0 ),
        .I1(txen_i_2_n_0),
        .I2(\byte_count[10]_i_14__0_n_0 ),
        .I3(\state[2]_i_7__0_n_0 ),
        .I4(\byte_count_reg_n_0_[0] ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(\byte_count[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0B0B000A0)) 
    \byte_count[10]_i_4__0 
       (.I0(\byte_count[10]_i_15__0_n_0 ),
        .I1(\byte_count[10]_i_16__0_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\byte_count[10]_i_17__0_n_0 ),
        .I4(i__carry_i_12_n_0),
        .I5(txen_i_3_n_0),
        .O(\byte_count[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFF700000000)) 
    \byte_count[10]_i_5__0 
       (.I0(\state[2]_i_7__0_n_0 ),
        .I1(\byte_count[10]_i_14__0_n_0 ),
        .I2(txen_i_3_n_0),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count[10]_i_18__0_n_0 ),
        .I5(\byte_count[10]_i_19__0_n_0 ),
        .O(\byte_count[10]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \byte_count[10]_i_6__0 
       (.I0(eth_rstn),
        .I1(\byte_count[10]_i_20__0_n_0 ),
        .O(\byte_count[10]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h5595555555555555)) 
    \byte_count[10]_i_7__0 
       (.I0(\byte_count_reg_n_0_[10] ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\byte_count_reg_n_0_[6] ),
        .I3(i__carry_i_10__0_n_0),
        .I4(\byte_count_reg_n_0_[8] ),
        .I5(\byte_count_reg_n_0_[9] ),
        .O(\byte_count[10]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \byte_count[10]_i_8__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(bit_count223_in),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[1] ),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(\bit_count_reg_n_0_[2] ),
        .O(\byte_count[10]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \byte_count[10]_i_9__0 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\byte_count[10]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h2222A0FFA2FF0000)) 
    \byte_count[1]_i_1__0 
       (.I0(\byte_count[10]_i_9__0_n_0 ),
        .I1(\byte_count[10]_i_8__0_n_0 ),
        .I2(\byte_count[4]_i_3_n_0 ),
        .I3(\byte_count[10]_i_10__0_n_0 ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\byte_count_reg_n_0_[0] ),
        .O(byte_count[1]));
  LUT6 #(
    .INIT(64'hAAFBFBAAFBAAFBAA)) 
    \byte_count[2]_i_1__0 
       (.I0(\byte_count[2]_i_2_n_0 ),
        .I1(\byte_count[10]_i_10__0_n_0 ),
        .I2(\byte_count[10]_i_11__0_n_0 ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[0] ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(byte_count[2]));
  LUT6 #(
    .INIT(64'h2A8000002AAA00AA)) 
    \byte_count[2]_i_2 
       (.I0(\byte_count[10]_i_9__0_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[0] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count[4]_i_3_n_0 ),
        .I5(\byte_count[10]_i_8__0_n_0 ),
        .O(\byte_count[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAAAFBFBAAFBAA)) 
    \byte_count[3]_i_1__0 
       (.I0(\byte_count[3]_i_2_n_0 ),
        .I1(\byte_count[10]_i_10__0_n_0 ),
        .I2(\byte_count[10]_i_11__0_n_0 ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count[3]_i_3_n_0 ),
        .I5(\byte_count_reg_n_0_[2] ),
        .O(byte_count[3]));
  LUT6 #(
    .INIT(64'hA2080000A2882288)) 
    \byte_count[3]_i_2 
       (.I0(\byte_count[10]_i_9__0_n_0 ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count[3]_i_3_n_0 ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count[4]_i_3_n_0 ),
        .I5(\byte_count[10]_i_8__0_n_0 ),
        .O(\byte_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \byte_count[3]_i_3 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[0] ),
        .O(\byte_count[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD0FF50505050)) 
    \byte_count[4]_i_1__0 
       (.I0(\byte_count[4]_i_2_n_0 ),
        .I1(\byte_count[4]_i_3_n_0 ),
        .I2(\byte_count[10]_i_9__0_n_0 ),
        .I3(\byte_count[10]_i_10__0_n_0 ),
        .I4(\byte_count[10]_i_11__0_n_0 ),
        .I5(\byte_count[4]_i_4_n_0 ),
        .O(byte_count[4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hEABF)) 
    \byte_count[4]_i_2 
       (.I0(\byte_count[10]_i_8__0_n_0 ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[4] ),
        .O(\byte_count[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \byte_count[4]_i_3 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\byte_count[4]_i_5_n_0 ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[1] ),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(\bit_count_reg_n_0_[2] ),
        .O(\byte_count[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \byte_count[4]_i_4 
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[0] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .O(\byte_count[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \byte_count[4]_i_5 
       (.I0(\bit_count[3]_i_8_n_0 ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[4] ),
        .O(\byte_count[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40FF40404040)) 
    \byte_count[5]_i_1__0 
       (.I0(\byte_count[10]_i_8__0_n_0 ),
        .I1(\byte_count[5]_i_2_n_0 ),
        .I2(\byte_count[10]_i_9__0_n_0 ),
        .I3(\byte_count[10]_i_10__0_n_0 ),
        .I4(\byte_count[10]_i_11__0_n_0 ),
        .I5(\byte_count[5]_i_3_n_0 ),
        .O(byte_count[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \byte_count[5]_i_2 
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[4] ),
        .O(\byte_count[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \byte_count[5]_i_3 
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\byte_count_reg_n_0_[0] ),
        .O(\byte_count[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40FF40404040)) 
    \byte_count[6]_i_1__0 
       (.I0(\byte_count[10]_i_8__0_n_0 ),
        .I1(\byte_count[6]_i_2_n_0 ),
        .I2(\byte_count[10]_i_9__0_n_0 ),
        .I3(\byte_count[10]_i_10__0_n_0 ),
        .I4(\byte_count[10]_i_11__0_n_0 ),
        .I5(\byte_count[6]_i_3_n_0 ),
        .O(byte_count[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \byte_count[6]_i_2 
       (.I0(\byte_count_reg_n_0_[6] ),
        .I1(\byte_count_reg_n_0_[5] ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .O(\byte_count[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \byte_count[6]_i_3 
       (.I0(\byte_count_reg_n_0_[6] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_count_reg_n_0_[5] ),
        .I5(\byte_count[3]_i_3_n_0 ),
        .O(\byte_count[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40FF40404040)) 
    \byte_count[7]_i_1 
       (.I0(\byte_count[10]_i_8__0_n_0 ),
        .I1(\byte_count[7]_i_2_n_0 ),
        .I2(\byte_count[10]_i_9__0_n_0 ),
        .I3(\byte_count[10]_i_10__0_n_0 ),
        .I4(\byte_count[10]_i_11__0_n_0 ),
        .I5(\byte_count[7]_i_3_n_0 ),
        .O(byte_count[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \byte_count[7]_i_2 
       (.I0(\byte_count_reg_n_0_[7] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_count_reg_n_0_[5] ),
        .I5(\byte_count_reg_n_0_[6] ),
        .O(\byte_count[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \byte_count[7]_i_3 
       (.I0(\byte_count_reg_n_0_[7] ),
        .I1(\byte_count_reg_n_0_[6] ),
        .I2(\byte_count_reg_n_0_[0] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg_n_0_[5] ),
        .I5(rd_enable_fifo0_carry_i_10_n_0),
        .O(\byte_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40FF40404040)) 
    \byte_count[8]_i_1__0 
       (.I0(\byte_count[10]_i_8__0_n_0 ),
        .I1(\byte_count[8]_i_2_n_0 ),
        .I2(\byte_count[10]_i_9__0_n_0 ),
        .I3(\byte_count[10]_i_10__0_n_0 ),
        .I4(\byte_count[10]_i_11__0_n_0 ),
        .I5(\byte_count[8]_i_3_n_0 ),
        .O(byte_count[8]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \byte_count[8]_i_2 
       (.I0(\byte_count_reg_n_0_[8] ),
        .I1(i__carry_i_12_n_0),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count_reg_n_0_[5] ),
        .I4(\byte_count_reg_n_0_[6] ),
        .I5(\byte_count_reg_n_0_[7] ),
        .O(\byte_count[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \byte_count[8]_i_3 
       (.I0(\byte_count_reg_n_0_[8] ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(i__carry_i_10__0_n_0),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg_n_0_[0] ),
        .I5(\byte_count_reg_n_0_[6] ),
        .O(\byte_count[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40FF40404040)) 
    \byte_count[9]_i_1__0 
       (.I0(\byte_count[10]_i_8__0_n_0 ),
        .I1(\byte_count[9]_i_2_n_0 ),
        .I2(\byte_count[10]_i_9__0_n_0 ),
        .I3(\byte_count[10]_i_10__0_n_0 ),
        .I4(\byte_count[10]_i_11__0_n_0 ),
        .I5(\byte_count[9]_i_3_n_0 ),
        .O(byte_count[9]));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \byte_count[9]_i_2 
       (.I0(\byte_count_reg_n_0_[9] ),
        .I1(\byte_count_reg_n_0_[8] ),
        .I2(\byte_count_reg_n_0_[7] ),
        .I3(\byte_count_reg_n_0_[6] ),
        .I4(\byte_count_reg_n_0_[5] ),
        .I5(rd_enable_fifo0_carry_i_10_n_0),
        .O(\byte_count[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA6AAAAAAAAA)) 
    \byte_count[9]_i_3 
       (.I0(\byte_count_reg_n_0_[9] ),
        .I1(\byte_count_reg_n_0_[8] ),
        .I2(\byte_count_reg_n_0_[6] ),
        .I3(\byte_count[3]_i_3_n_0 ),
        .I4(i__carry_i_10__0_n_0),
        .I5(\byte_count_reg_n_0_[7] ),
        .O(\byte_count[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \byte_count_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(byte_count0),
        .D(byte_count[0]),
        .Q(\byte_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \byte_count_reg[10] 
       (.C(b_clk50mhz_shift),
        .CE(byte_count0),
        .D(byte_count[10]),
        .Q(\byte_count_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \byte_count_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(byte_count0),
        .D(byte_count[1]),
        .Q(\byte_count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \byte_count_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(byte_count0),
        .D(byte_count[2]),
        .Q(\byte_count_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \byte_count_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(byte_count0),
        .D(byte_count[3]),
        .Q(\byte_count_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \byte_count_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(byte_count0),
        .D(byte_count[4]),
        .Q(\byte_count_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \byte_count_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(byte_count0),
        .D(byte_count[5]),
        .Q(\byte_count_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \byte_count_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(byte_count0),
        .D(byte_count[6]),
        .Q(\byte_count_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \byte_count_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(byte_count0),
        .D(byte_count[7]),
        .Q(\byte_count_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \byte_count_reg[8] 
       (.C(b_clk50mhz_shift),
        .CE(byte_count0),
        .D(byte_count[8]),
        .Q(\byte_count_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \byte_count_reg[9] 
       (.C(b_clk50mhz_shift),
        .CE(byte_count0),
        .D(byte_count[9]),
        .Q(\byte_count_reg_n_0_[9] ),
        .R(1'b0));
  design_1_ethernet_transceiver2_0_0_crc32_parallel crc_calculator
       (.AS(stop_crc),
        .CO(bit_count233_in),
        .O(txd1[4:2]),
        .Q({\bit_count_reg_n_0_[3] ,\bit_count_reg_n_0_[2] ,\bit_count_reg_n_0_[1] ,\bit_count_reg_n_0_[0] }),
        .b_clk100mhz(b_clk100mhz),
        .\bit_count_reg[3] (crc_calculator_n_1),
        .\bit_count_reg[3]_0 (crc_calculator_n_2),
        .eth_txd(eth_txd),
        .start_crc(start_crc),
        .\state_reg[1] (crc_calculator_n_3),
        .\state_reg[2] (crc_calculator_n_0),
        .txd0(txd0),
        .\txd[0]_i_2_0 (\txd[0]_i_15_n_0 ),
        .\txd[0]_i_2_1 (\txd[0]_i_16_n_0 ),
        .\txd[0]_i_2_2 (\txd[0]_i_17_n_0 ),
        .\txd[0]_i_7_0 (\state_reg_n_0_[0] ),
        .\txd[1]_i_3 (rd_enable_fifo_i_5_n_0),
        .\txd[1]_i_3_0 (\txd[1]_i_15_n_0 ),
        .\txd_reg[0] (\txd[0]_i_3_n_0 ),
        .\txd_reg[0]_0 (\txd[0]_i_4_n_0 ),
        .\txd_reg[0]_1 (\txd[0]_i_5_n_0 ),
        .\txd_reg[0]_2 (\txd[0]_i_6_n_0 ),
        .\txd_reg[0]_3 (\state_reg_n_0_[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_counter_max[10]_i_1__0 
       (.I0(E),
        .I1(tx_done),
        .O(udp_checksum));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_counter_max_reg[10] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\data_counter_max_reg[10]_0 [8]),
        .Q(\data_counter_max_reg_n_0_[10] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_counter_max_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\data_counter_max_reg[10]_0 [0]),
        .Q(\data_counter_max_reg_n_0_[2] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_counter_max_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\data_counter_max_reg[10]_0 [1]),
        .Q(\data_counter_max_reg_n_0_[3] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_counter_max_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\data_counter_max_reg[10]_0 [2]),
        .Q(\data_counter_max_reg_n_0_[4] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_counter_max_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\data_counter_max_reg[10]_0 [3]),
        .Q(\data_counter_max_reg_n_0_[5] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_counter_max_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\data_counter_max_reg[10]_0 [4]),
        .Q(\data_counter_max_reg_n_0_[6] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_counter_max_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\data_counter_max_reg[10]_0 [5]),
        .Q(\data_counter_max_reg_n_0_[7] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_counter_max_reg[8] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\data_counter_max_reg[10]_0 [6]),
        .Q(\data_counter_max_reg_n_0_[8] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \data_counter_max_reg[9] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\data_counter_max_reg[10]_0 [7]),
        .Q(\data_counter_max_reg_n_0_[9] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [0]),
        .Q(\dest_ip_reg_n_0_[0] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[10] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [10]),
        .Q(\dest_ip_reg_n_0_[10] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[11] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [11]),
        .Q(\dest_ip_reg_n_0_[11] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[12] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [12]),
        .Q(\dest_ip_reg_n_0_[12] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[13] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [13]),
        .Q(\dest_ip_reg_n_0_[13] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[14] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [14]),
        .Q(\dest_ip_reg_n_0_[14] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[15] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [15]),
        .Q(\dest_ip_reg_n_0_[15] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[16] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [16]),
        .Q(p_0_in0_in[0]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[17] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [17]),
        .Q(p_0_in0_in[1]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[18] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [18]),
        .Q(p_0_in0_in[2]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[19] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [19]),
        .Q(p_0_in0_in[3]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [1]),
        .Q(\dest_ip_reg_n_0_[1] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[20] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [20]),
        .Q(p_0_in0_in[4]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[21] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [21]),
        .Q(p_0_in0_in[5]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[22] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [22]),
        .Q(p_0_in0_in[6]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[23] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [23]),
        .Q(p_0_in0_in[7]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[24] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [24]),
        .Q(p_0_in0_in[8]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[25] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [25]),
        .Q(p_0_in0_in[9]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[26] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [26]),
        .Q(p_0_in0_in[10]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[27] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [27]),
        .Q(p_0_in0_in[11]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[28] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [28]),
        .Q(p_0_in0_in[12]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[29] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [29]),
        .Q(p_0_in0_in[13]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [2]),
        .Q(\dest_ip_reg_n_0_[2] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[30] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [30]),
        .Q(p_0_in0_in[14]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[31] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [31]),
        .Q(p_0_in0_in[15]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [3]),
        .Q(\dest_ip_reg_n_0_[3] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [4]),
        .Q(\dest_ip_reg_n_0_[4] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [5]),
        .Q(\dest_ip_reg_n_0_[5] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [6]),
        .Q(\dest_ip_reg_n_0_[6] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [7]),
        .Q(\dest_ip_reg_n_0_[7] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[8] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [8]),
        .Q(\dest_ip_reg_n_0_[8] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_ip_reg[9] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_ip_reg[31]_0 [9]),
        .Q(\dest_ip_reg_n_0_[9] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [0]),
        .Q(\dest_mac_reg_n_0_[0] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[10] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [10]),
        .Q(\dest_mac_reg_n_0_[10] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[11] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [11]),
        .Q(\dest_mac_reg_n_0_[11] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[12] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [12]),
        .Q(\dest_mac_reg_n_0_[12] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[13] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [13]),
        .Q(\dest_mac_reg_n_0_[13] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[14] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [14]),
        .Q(\dest_mac_reg_n_0_[14] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[15] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [15]),
        .Q(\dest_mac_reg_n_0_[15] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[16] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [16]),
        .Q(\dest_mac_reg_n_0_[16] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[17] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [17]),
        .Q(\dest_mac_reg_n_0_[17] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[18] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [18]),
        .Q(\dest_mac_reg_n_0_[18] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[19] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [19]),
        .Q(\dest_mac_reg_n_0_[19] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [1]),
        .Q(\dest_mac_reg_n_0_[1] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[20] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [20]),
        .Q(\dest_mac_reg_n_0_[20] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[21] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [21]),
        .Q(\dest_mac_reg_n_0_[21] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[22] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [22]),
        .Q(\dest_mac_reg_n_0_[22] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[23] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [23]),
        .Q(\dest_mac_reg_n_0_[23] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[24] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [24]),
        .Q(\dest_mac_reg_n_0_[24] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[25] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [25]),
        .Q(\dest_mac_reg_n_0_[25] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[26] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [26]),
        .Q(\dest_mac_reg_n_0_[26] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[27] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [27]),
        .Q(\dest_mac_reg_n_0_[27] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[28] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [28]),
        .Q(\dest_mac_reg_n_0_[28] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[29] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [29]),
        .Q(\dest_mac_reg_n_0_[29] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [2]),
        .Q(\dest_mac_reg_n_0_[2] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[30] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [30]),
        .Q(\dest_mac_reg_n_0_[30] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[31] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [31]),
        .Q(\dest_mac_reg_n_0_[31] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[32] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [32]),
        .Q(\dest_mac_reg_n_0_[32] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[33] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [33]),
        .Q(\dest_mac_reg_n_0_[33] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[34] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [34]),
        .Q(\dest_mac_reg_n_0_[34] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[35] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [35]),
        .Q(\dest_mac_reg_n_0_[35] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[36] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [36]),
        .Q(\dest_mac_reg_n_0_[36] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[37] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [37]),
        .Q(\dest_mac_reg_n_0_[37] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[38] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [38]),
        .Q(\dest_mac_reg_n_0_[38] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[39] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [39]),
        .Q(\dest_mac_reg_n_0_[39] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [3]),
        .Q(\dest_mac_reg_n_0_[3] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[40] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [40]),
        .Q(\dest_mac_reg_n_0_[40] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[41] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [41]),
        .Q(\dest_mac_reg_n_0_[41] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[42] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [42]),
        .Q(\dest_mac_reg_n_0_[42] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[43] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [43]),
        .Q(\dest_mac_reg_n_0_[43] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[44] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [44]),
        .Q(\dest_mac_reg_n_0_[44] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[45] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [45]),
        .Q(\dest_mac_reg_n_0_[45] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[46] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [46]),
        .Q(\dest_mac_reg_n_0_[46] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[47] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [47]),
        .Q(\dest_mac_reg_n_0_[47] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [4]),
        .Q(\dest_mac_reg_n_0_[4] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [5]),
        .Q(\dest_mac_reg_n_0_[5] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [6]),
        .Q(\dest_mac_reg_n_0_[6] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [7]),
        .Q(\dest_mac_reg_n_0_[7] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[8] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [8]),
        .Q(\dest_mac_reg_n_0_[8] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_mac_reg[9] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_mac_reg[47]_0 [9]),
        .Q(\dest_mac_reg_n_0_[9] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [0]),
        .Q(\dest_port_reg_n_0_[0] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[10] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [10]),
        .Q(\dest_port_reg_n_0_[10] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[11] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [11]),
        .Q(\dest_port_reg_n_0_[11] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[12] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [12]),
        .Q(\dest_port_reg_n_0_[12] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[13] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [13]),
        .Q(\dest_port_reg_n_0_[13] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[14] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [14]),
        .Q(\dest_port_reg_n_0_[14] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[15] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [15]),
        .Q(\dest_port_reg_n_0_[15] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [1]),
        .Q(\dest_port_reg_n_0_[1] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [2]),
        .Q(\dest_port_reg_n_0_[2] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [3]),
        .Q(\dest_port_reg_n_0_[3] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [4]),
        .Q(\dest_port_reg_n_0_[4] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [5]),
        .Q(\dest_port_reg_n_0_[5] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [6]),
        .Q(\dest_port_reg_n_0_[6] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [7]),
        .Q(\dest_port_reg_n_0_[7] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[8] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [8]),
        .Q(\dest_port_reg_n_0_[8] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \dest_port_reg[9] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(\dest_port_reg[15]_0 [9]),
        .Q(\dest_port_reg_n_0_[9] ),
        .R(tx_done));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h0000BAAA)) 
    eth_protocol_i_1
       (.I0(id_counter121_out),
        .I1(eth_protocol_reg_0),
        .I2(eth_protocol_reg_1),
        .I3(E),
        .I4(tx_done),
        .O(eth_protocol_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    eth_protocol_reg
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(eth_protocol_i_1_n_0),
        .Q(id_counter121_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_type_reg[11] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\byte12[7]_i_1_n_0 ),
        .Q(eth_type[11]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \eth_type_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(1'b0),
        .Q(eth_type[1]),
        .S(eth_type118_out));
  LUT4 #(
    .INIT(16'h222B)) 
    i__carry__0_i_1
       (.I0(\byte_count_reg_n_0_[10] ),
        .I1(\data_counter_max_reg_n_0_[10] ),
        .I2(i__carry__0_i_3_n_0),
        .I3(\data_counter_max_reg_n_0_[9] ),
        .O(i__carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF6AAA)) 
    i__carry__0_i_1__0
       (.I0(\byte_count_reg_n_0_[10] ),
        .I1(i__carry__0_i_5_n_0),
        .I2(\byte_count_reg_n_0_[8] ),
        .I3(\byte_count_reg_n_0_[9] ),
        .I4(i__carry_i_9__0_n_0),
        .O(i__carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    i__carry__0_i_1__1
       (.I0(\zero_counter_reg_n_0_[4] ),
        .I1(\zero_counter_reg_n_0_[2] ),
        .I2(\zero_counter_reg_n_0_[1] ),
        .I3(\zero_counter_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[9] ),
        .I5(\byte_count_reg_n_0_[8] ),
        .O(i__carry__0_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hA856)) 
    i__carry__0_i_2
       (.I0(\data_counter_max_reg_n_0_[10] ),
        .I1(i__carry__0_i_3_n_0),
        .I2(\data_counter_max_reg_n_0_[9] ),
        .I3(\byte_count_reg_n_0_[10] ),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h1554)) 
    i__carry__0_i_2__0
       (.I0(i__carry_i_9__0_n_0),
        .I1(\byte_count_reg_n_0_[8] ),
        .I2(i__carry__0_i_5_n_0),
        .I3(\byte_count_reg_n_0_[9] ),
        .O(i__carry__0_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h55555554)) 
    i__carry__0_i_2__1
       (.I0(\byte_count_reg_n_0_[10] ),
        .I1(\zero_counter_reg_n_0_[4] ),
        .I2(\zero_counter_reg_n_0_[2] ),
        .I3(\zero_counter_reg_n_0_[1] ),
        .I4(\zero_counter_reg_n_0_[3] ),
        .O(i__carry__0_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    i__carry__0_i_3
       (.I0(\data_counter_max_reg_n_0_[5] ),
        .I1(\data_counter_max_reg_n_0_[8] ),
        .I2(\data_counter_max_reg_n_0_[6] ),
        .I3(\data_counter_max_reg_n_0_[7] ),
        .I4(i__carry_i_11_n_0),
        .O(i__carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h000100000000FFFE)) 
    i__carry__0_i_3__0
       (.I0(\zero_counter_reg_n_0_[3] ),
        .I1(\zero_counter_reg_n_0_[1] ),
        .I2(\zero_counter_reg_n_0_[2] ),
        .I3(\zero_counter_reg_n_0_[4] ),
        .I4(\byte_count_reg_n_0_[8] ),
        .I5(\byte_count_reg_n_0_[9] ),
        .O(i__carry__0_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h40001555)) 
    i__carry__0_i_3__1
       (.I0(i__carry_i_9__0_n_0),
        .I1(\byte_count_reg_n_0_[9] ),
        .I2(\byte_count_reg_n_0_[8] ),
        .I3(i__carry__0_i_5_n_0),
        .I4(\byte_count_reg_n_0_[10] ),
        .O(i__carry__0_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h2881)) 
    i__carry__0_i_4
       (.I0(\byte_count_reg_n_0_[9] ),
        .I1(\byte_count_reg_n_0_[8] ),
        .I2(i__carry__0_i_5_n_0),
        .I3(i__carry_i_9__0_n_0),
        .O(i__carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    i__carry__0_i_5
       (.I0(\byte_count_reg_n_0_[6] ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[5] ),
        .I4(rd_enable_fifo0_carry_i_10_n_0),
        .I5(\byte_count_reg_n_0_[7] ),
        .O(i__carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h88E8)) 
    i__carry_i_1
       (.I0(\byte_count_reg_n_0_[9] ),
        .I1(i__carry_i_9_n_0),
        .I2(\byte_count_reg_n_0_[8] ),
        .I3(i__carry_i_10_n_0),
        .O(i__carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    i__carry_i_10
       (.I0(\data_counter_max_reg_n_0_[8] ),
        .I1(\data_counter_max_reg_n_0_[7] ),
        .I2(\data_counter_max_reg_n_0_[6] ),
        .I3(i__carry_i_11_n_0),
        .I4(\data_counter_max_reg_n_0_[5] ),
        .O(i__carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    i__carry_i_10__0
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count_reg_n_0_[5] ),
        .O(i__carry_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    i__carry_i_11
       (.I0(\data_counter_max_reg_n_0_[4] ),
        .I1(\data_counter_max_reg_n_0_[3] ),
        .I2(\data_counter_max_reg_n_0_[2] ),
        .O(i__carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    i__carry_i_11__0
       (.I0(\zero_counter_reg_n_0_[4] ),
        .I1(\zero_counter_reg_n_0_[3] ),
        .I2(\zero_counter_reg_n_0_[1] ),
        .I3(\zero_counter_reg_n_0_[2] ),
        .O(i__carry_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_12
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .O(i__carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(\byte_count_reg_n_0_[1] ),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    i__carry_i_1__1
       (.I0(\zero_counter_reg_n_0_[4] ),
        .I1(\zero_counter_reg_n_0_[2] ),
        .I2(\zero_counter_reg_n_0_[1] ),
        .I3(\zero_counter_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[7] ),
        .I5(\byte_count_reg_n_0_[6] ),
        .O(i__carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h5155555545444444)) 
    i__carry_i_1__2
       (.I0(i__carry_i_9__0_n_0),
        .I1(\byte_count_reg_n_0_[6] ),
        .I2(i__carry_i_10__0_n_0),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg_n_0_[0] ),
        .I5(\byte_count_reg_n_0_[7] ),
        .O(i__carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h222ABBBC0002AAA8)) 
    i__carry_i_2
       (.I0(\byte_count_reg_n_0_[7] ),
        .I1(\data_counter_max_reg_n_0_[6] ),
        .I2(i__carry_i_11_n_0),
        .I3(\data_counter_max_reg_n_0_[5] ),
        .I4(\data_counter_max_reg_n_0_[7] ),
        .I5(\byte_count_reg_n_0_[6] ),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h4F44114F4F444F44)) 
    i__carry_i_2__0
       (.I0(i__carry_i_9__0_n_0),
        .I1(\byte_count_reg_n_0_[5] ),
        .I2(i__carry_i_11__0_n_0),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_count[3]_i_3_n_0 ),
        .I5(i__carry_i_12_n_0),
        .O(i__carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__1
       (.I0(\byte_count_reg_n_0_[0] ),
        .O(i__carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000144444443)) 
    i__carry_i_2__2
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(\zero_counter_reg_n_0_[4] ),
        .I2(\zero_counter_reg_n_0_[2] ),
        .I3(\zero_counter_reg_n_0_[1] ),
        .I4(\zero_counter_reg_n_0_[3] ),
        .I5(\byte_count_reg_n_0_[4] ),
        .O(i__carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h222ABBBC0002AAA8)) 
    i__carry_i_3
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(\data_counter_max_reg_n_0_[4] ),
        .I2(\data_counter_max_reg_n_0_[3] ),
        .I3(\data_counter_max_reg_n_0_[2] ),
        .I4(\data_counter_max_reg_n_0_[5] ),
        .I5(\byte_count_reg_n_0_[4] ),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h7E1E007E06001E06)) 
    i__carry_i_3__0
       (.I0(\zero_counter_reg_n_0_[1] ),
        .I1(\zero_counter_reg_n_0_[2] ),
        .I2(\zero_counter_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count[3]_i_3_n_0 ),
        .I5(\byte_count_reg_n_0_[3] ),
        .O(i__carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h5401D543)) 
    i__carry_i_3__1
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\zero_counter_reg_n_0_[1] ),
        .I2(\zero_counter_reg_n_0_[2] ),
        .I3(\zero_counter_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .O(i__carry_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h56)) 
    i__carry_i_3__2
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\bit_count_reg_n_0_[3] ),
        .I2(\bit_count_reg_n_0_[2] ),
        .O(i__carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hB828)) 
    i__carry_i_4
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\data_counter_max_reg_n_0_[3] ),
        .I2(\data_counter_max_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .O(i__carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    i__carry_i_4__0
       (.I0(\byte_count_reg_n_0_[0] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\zero_counter_reg_n_0_[1] ),
        .O(i__carry_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h28)) 
    i__carry_i_4__1
       (.I0(\zero_counter_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .O(i__carry_i_4__1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_4__2
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\bit_count_reg_n_0_[3] ),
        .I2(\bit_count_reg_n_0_[2] ),
        .O(i__carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    i__carry_i_5
       (.I0(i__carry_i_9_n_0),
        .I1(\byte_count_reg_n_0_[9] ),
        .I2(i__carry_i_10_n_0),
        .I3(\byte_count_reg_n_0_[8] ),
        .O(i__carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h8288888818111111)) 
    i__carry_i_5__0
       (.I0(\byte_count_reg_n_0_[7] ),
        .I1(\byte_count_reg_n_0_[6] ),
        .I2(i__carry_i_10__0_n_0),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg_n_0_[0] ),
        .I5(i__carry_i_9__0_n_0),
        .O(i__carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h000100000000FFFE)) 
    i__carry_i_5__1
       (.I0(\zero_counter_reg_n_0_[3] ),
        .I1(\zero_counter_reg_n_0_[1] ),
        .I2(\zero_counter_reg_n_0_[2] ),
        .I3(\zero_counter_reg_n_0_[4] ),
        .I4(\byte_count_reg_n_0_[6] ),
        .I5(\byte_count_reg_n_0_[7] ),
        .O(i__carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__2
       (.I0(\byte_count_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[2] ),
        .O(i__carry_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    i__carry_i_6
       (.I0(\data_counter_max_reg_n_0_[7] ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\data_counter_max_reg_n_0_[6] ),
        .I3(i__carry_i_11_n_0),
        .I4(\data_counter_max_reg_n_0_[5] ),
        .I5(\byte_count_reg_n_0_[6] ),
        .O(i__carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009909009600909)) 
    i__carry_i_6__0
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(i__carry_i_9__0_n_0),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count[3]_i_3_n_0 ),
        .I4(i__carry_i_12_n_0),
        .I5(i__carry_i_11__0_n_0),
        .O(i__carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h4444444211111114)) 
    i__carry_i_6__1
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(\zero_counter_reg_n_0_[4] ),
        .I2(\zero_counter_reg_n_0_[3] ),
        .I3(\zero_counter_reg_n_0_[1] ),
        .I4(\zero_counter_reg_n_0_[2] ),
        .I5(\byte_count_reg_n_0_[4] ),
        .O(i__carry_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_6__2
       (.I0(\bit_count_reg_n_0_[1] ),
        .O(i__carry_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    i__carry_i_7
       (.I0(\data_counter_max_reg_n_0_[5] ),
        .I1(\byte_count_reg_n_0_[5] ),
        .I2(\data_counter_max_reg_n_0_[4] ),
        .I3(\data_counter_max_reg_n_0_[3] ),
        .I4(\data_counter_max_reg_n_0_[2] ),
        .I5(\byte_count_reg_n_0_[4] ),
        .O(i__carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009096009606006)) 
    i__carry_i_7__0
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\zero_counter_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count[3]_i_3_n_0 ),
        .I4(\zero_counter_reg_n_0_[1] ),
        .I5(\zero_counter_reg_n_0_[2] ),
        .O(i__carry_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h90060990)) 
    i__carry_i_7__1
       (.I0(\zero_counter_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\zero_counter_reg_n_0_[1] ),
        .I3(\zero_counter_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .O(i__carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h0690)) 
    i__carry_i_8
       (.I0(\data_counter_max_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\data_counter_max_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .O(i__carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    i__carry_i_8__0
       (.I0(\zero_counter_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[0] ),
        .O(i__carry_i_8__0_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    i__carry_i_8__1
       (.I0(\zero_counter_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[0] ),
        .O(i__carry_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    i__carry_i_9
       (.I0(\data_counter_max_reg_n_0_[9] ),
        .I1(i__carry_i_11_n_0),
        .I2(\data_counter_max_reg_n_0_[7] ),
        .I3(\data_counter_max_reg_n_0_[6] ),
        .I4(\data_counter_max_reg_n_0_[8] ),
        .I5(\data_counter_max_reg_n_0_[5] ),
        .O(i__carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    i__carry_i_9__0
       (.I0(\zero_counter_reg_n_0_[3] ),
        .I1(\zero_counter_reg_n_0_[1] ),
        .I2(\zero_counter_reg_n_0_[2] ),
        .I3(\zero_counter_reg_n_0_[4] ),
        .O(i__carry_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \id_counter[0]_i_1 
       (.I0(id_counter__0[0]),
        .O(\id_counter[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \id_counter[15]_i_1 
       (.I0(id_counter121_out),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(txen_i_2_n_0),
        .O(\id_counter[15]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(\id_counter[0]_i_1_n_0 ),
        .Q(id_counter__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[10] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[10]),
        .Q(id_counter__0[10]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[11] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[11]),
        .Q(id_counter__0[11]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[12] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[12]),
        .Q(id_counter__0[12]));
  CARRY4 \id_counter_reg[12]_i_1 
       (.CI(\id_counter_reg[8]_i_1_n_0 ),
        .CO({\id_counter_reg[12]_i_1_n_0 ,\id_counter_reg[12]_i_1_n_1 ,\id_counter_reg[12]_i_1_n_2 ,\id_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(id_counter__0[12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[13] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[13]),
        .Q(id_counter__0[13]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[14] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[14]),
        .Q(id_counter__0[14]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[15] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[15]),
        .Q(id_counter__0[15]));
  CARRY4 \id_counter_reg[15]_i_2 
       (.CI(\id_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_id_counter_reg[15]_i_2_CO_UNCONNECTED [3:2],\id_counter_reg[15]_i_2_n_2 ,\id_counter_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_id_counter_reg[15]_i_2_O_UNCONNECTED [3],plusOp[15:13]}),
        .S({1'b0,id_counter__0[15:13]}));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[1]),
        .Q(id_counter__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[2]),
        .Q(id_counter__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[3]),
        .Q(id_counter__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[4]),
        .Q(id_counter__0[4]));
  CARRY4 \id_counter_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\id_counter_reg[4]_i_1_n_0 ,\id_counter_reg[4]_i_1_n_1 ,\id_counter_reg[4]_i_1_n_2 ,\id_counter_reg[4]_i_1_n_3 }),
        .CYINIT(id_counter__0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S(id_counter__0[4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[5]),
        .Q(id_counter__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[6]),
        .Q(id_counter__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[7]),
        .Q(id_counter__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[8] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[8]),
        .Q(id_counter__0[8]));
  CARRY4 \id_counter_reg[8]_i_1 
       (.CI(\id_counter_reg[4]_i_1_n_0 ),
        .CO({\id_counter_reg[8]_i_1_n_0 ,\id_counter_reg[8]_i_1_n_1 ,\id_counter_reg[8]_i_1_n_2 ,\id_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(id_counter__0[8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \id_counter_reg[9] 
       (.C(b_clk50mhz_shift),
        .CE(\id_counter[15]_i_1_n_0 ),
        .CLR(\state_reg[0]_0 ),
        .D(plusOp[9]),
        .Q(id_counter__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    ip_header_calc_done_i_1
       (.I0(ip_header_checksum),
        .I1(ip_header_calc_done),
        .I2(id_counter121_out),
        .I3(tx_ready),
        .O(ip_header_calc_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    ip_header_calc_done_reg
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(ip_header_calc_done_i_1_n_0),
        .Q(ip_header_calc_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ip_header_checksum[15]_i_1__0 
       (.I0(ip_header_checksum),
        .I1(ip_header_calc_done),
        .O(\ip_header_checksum[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[0]),
        .Q(\ip_header_checksum_reg_n_0_[0] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[10] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[10]),
        .Q(\ip_header_checksum_reg_n_0_[10] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[11] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[11]),
        .Q(\ip_header_checksum_reg_n_0_[11] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[12] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[12]),
        .Q(\ip_header_checksum_reg_n_0_[12] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[13] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[13]),
        .Q(\ip_header_checksum_reg_n_0_[13] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[14] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[14]),
        .Q(\ip_header_checksum_reg_n_0_[14] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[15] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[15]),
        .Q(\ip_header_checksum_reg_n_0_[15] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[1]),
        .Q(\ip_header_checksum_reg_n_0_[1] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[2]),
        .Q(\ip_header_checksum_reg_n_0_[2] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[3]),
        .Q(\ip_header_checksum_reg_n_0_[3] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[4]),
        .Q(\ip_header_checksum_reg_n_0_[4] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[5]),
        .Q(\ip_header_checksum_reg_n_0_[5] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[6]),
        .Q(\ip_header_checksum_reg_n_0_[6] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[7]),
        .Q(\ip_header_checksum_reg_n_0_[7] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[8] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[8]),
        .Q(\ip_header_checksum_reg_n_0_[8] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_header_checksum_reg[9] 
       (.C(b_clk50mhz_shift),
        .CE(\ip_header_checksum[15]_i_1__0_n_0 ),
        .D(temp_iphc2__0[9]),
        .Q(\ip_header_checksum_reg_n_0_[9] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_total_length[4]_i_2 
       (.I0(Q[2]),
        .O(\ip_total_length[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ip_total_length[4]_i_3 
       (.I0(Q[0]),
        .O(\ip_total_length[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[10] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[12]_i_1_n_6 ),
        .Q(p_1_in[2]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[11] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[12]_i_1_n_5 ),
        .Q(p_1_in[3]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[12] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[12]_i_1_n_4 ),
        .Q(p_1_in[4]),
        .R(tx_done));
  CARRY4 \ip_total_length_reg[12]_i_1 
       (.CI(\ip_total_length_reg[8]_i_1_n_0 ),
        .CO({\ip_total_length_reg[12]_i_1_n_0 ,\ip_total_length_reg[12]_i_1_n_1 ,\ip_total_length_reg[12]_i_1_n_2 ,\ip_total_length_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ip_total_length_reg[12]_i_1_n_4 ,\ip_total_length_reg[12]_i_1_n_5 ,\ip_total_length_reg[12]_i_1_n_6 ,\ip_total_length_reg[12]_i_1_n_7 }),
        .S(Q[10:7]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[13] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[15]_i_1_n_7 ),
        .Q(p_1_in[5]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[14] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[15]_i_1_n_6 ),
        .Q(p_1_in[6]),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[15] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[15]_i_1_n_5 ),
        .Q(p_1_in[7]),
        .R(tx_done));
  CARRY4 \ip_total_length_reg[15]_i_1 
       (.CI(\ip_total_length_reg[12]_i_1_n_0 ),
        .CO({\NLW_ip_total_length_reg[15]_i_1_CO_UNCONNECTED [3:2],\ip_total_length_reg[15]_i_1_n_2 ,\ip_total_length_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ip_total_length_reg[15]_i_1_O_UNCONNECTED [3],\ip_total_length_reg[15]_i_1_n_5 ,\ip_total_length_reg[15]_i_1_n_6 ,\ip_total_length_reg[15]_i_1_n_7 }),
        .S({1'b0,Q[13:11]}));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[4]_i_1_n_6 ),
        .Q(\ip_total_length_reg_n_0_[2] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[4]_i_1_n_5 ),
        .Q(\ip_total_length_reg_n_0_[3] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[4]_i_1_n_4 ),
        .Q(\ip_total_length_reg_n_0_[4] ),
        .R(tx_done));
  CARRY4 \ip_total_length_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ip_total_length_reg[4]_i_1_n_0 ,\ip_total_length_reg[4]_i_1_n_1 ,\ip_total_length_reg[4]_i_1_n_2 ,\ip_total_length_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[2],1'b0,Q[0],1'b0}),
        .O({\ip_total_length_reg[4]_i_1_n_4 ,\ip_total_length_reg[4]_i_1_n_5 ,\ip_total_length_reg[4]_i_1_n_6 ,\NLW_ip_total_length_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\ip_total_length[4]_i_2_n_0 ,Q[1],\ip_total_length[4]_i_3_n_0 ,1'b0}));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[8]_i_1_n_7 ),
        .Q(\ip_total_length_reg_n_0_[5] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[8]_i_1_n_6 ),
        .Q(\ip_total_length_reg_n_0_[6] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[8]_i_1_n_5 ),
        .Q(\ip_total_length_reg_n_0_[7] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[8] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[8]_i_1_n_4 ),
        .Q(p_1_in[0]),
        .R(tx_done));
  CARRY4 \ip_total_length_reg[8]_i_1 
       (.CI(\ip_total_length_reg[4]_i_1_n_0 ),
        .CO({\ip_total_length_reg[8]_i_1_n_0 ,\ip_total_length_reg[8]_i_1_n_1 ,\ip_total_length_reg[8]_i_1_n_2 ,\ip_total_length_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ip_total_length_reg[8]_i_1_n_4 ,\ip_total_length_reg[8]_i_1_n_5 ,\ip_total_length_reg[8]_i_1_n_6 ,\ip_total_length_reg[8]_i_1_n_7 }),
        .S(Q[6:3]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ip_total_length_reg[9] 
       (.C(b_clk50mhz_shift),
        .CE(E),
        .D(\ip_total_length_reg[12]_i_1_n_7 ),
        .Q(p_1_in[1]),
        .R(tx_done));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h01)) 
    is_idle_i_1
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .O(is_idle_i_1_n_0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    is_idle_reg
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(is_idle_i_1_n_0),
        .Q(is_idle),
        .R(1'b0));
  CARRY4 rd_enable_fifo0_carry
       (.CI(1'b0),
        .CO({rd_enable_fifo0_carry_n_0,rd_enable_fifo0_carry_n_1,rd_enable_fifo0_carry_n_2,rd_enable_fifo0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rd_enable_fifo0_carry_i_1_n_0,rd_enable_fifo0_carry_i_2_n_0,rd_enable_fifo0_carry_i_3_n_0,rd_enable_fifo0_carry_i_4_n_0}),
        .O(NLW_rd_enable_fifo0_carry_O_UNCONNECTED[3:0]),
        .S({rd_enable_fifo0_carry_i_5_n_0,rd_enable_fifo0_carry_i_6_n_0,rd_enable_fifo0_carry_i_7_n_0,rd_enable_fifo0_carry_i_8_n_0}));
  CARRY4 rd_enable_fifo0_carry__0
       (.CI(rd_enable_fifo0_carry_n_0),
        .CO({NLW_rd_enable_fifo0_carry__0_CO_UNCONNECTED[3:2],rd_enable_fifo0,rd_enable_fifo0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rd_enable_fifo0_carry__0_i_1_n_0,rd_enable_fifo0_carry__0_i_2_n_0}),
        .O(NLW_rd_enable_fifo0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rd_enable_fifo0_carry__0_i_3_n_0,rd_enable_fifo0_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'hE000)) 
    rd_enable_fifo0_carry__0_i_1
       (.I0(\data_counter_max_reg_n_0_[9] ),
        .I1(i__carry__0_i_3_n_0),
        .I2(\data_counter_max_reg_n_0_[10] ),
        .I3(\byte_count[10]_i_7__0_n_0 ),
        .O(rd_enable_fifo0_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hC1574015)) 
    rd_enable_fifo0_carry__0_i_2
       (.I0(i__carry_i_9_n_0),
        .I1(rd_enable_fifo0_carry__0_i_5_n_0),
        .I2(\byte_count_reg_n_0_[8] ),
        .I3(\byte_count_reg_n_0_[9] ),
        .I4(i__carry_i_10_n_0),
        .O(rd_enable_fifo0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h6668)) 
    rd_enable_fifo0_carry__0_i_3
       (.I0(\byte_count[10]_i_7__0_n_0 ),
        .I1(\data_counter_max_reg_n_0_[10] ),
        .I2(i__carry__0_i_3_n_0),
        .I3(\data_counter_max_reg_n_0_[9] ),
        .O(rd_enable_fifo0_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h06609006)) 
    rd_enable_fifo0_carry__0_i_4
       (.I0(\byte_count_reg_n_0_[9] ),
        .I1(i__carry_i_9_n_0),
        .I2(\byte_count_reg_n_0_[8] ),
        .I3(rd_enable_fifo0_carry__0_i_5_n_0),
        .I4(i__carry_i_10_n_0),
        .O(rd_enable_fifo0_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    rd_enable_fifo0_carry__0_i_5
       (.I0(\byte_count_reg_n_0_[7] ),
        .I1(\byte_count_reg_n_0_[6] ),
        .I2(\byte_count_reg_n_0_[5] ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(\byte_count_reg_n_0_[2] ),
        .O(rd_enable_fifo0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0080AA2A22C2BBAB)) 
    rd_enable_fifo0_carry_i_1
       (.I0(rd_enable_fifo0_carry_i_9_n_0),
        .I1(\byte_count_reg_n_0_[6] ),
        .I2(\byte_count_reg_n_0_[5] ),
        .I3(rd_enable_fifo0_carry_i_10_n_0),
        .I4(\byte_count_reg_n_0_[7] ),
        .I5(rd_enable_fifo0_carry_i_11_n_0),
        .O(rd_enable_fifo0_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    rd_enable_fifo0_carry_i_10
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .O(rd_enable_fifo0_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    rd_enable_fifo0_carry_i_11
       (.I0(\data_counter_max_reg_n_0_[6] ),
        .I1(\data_counter_max_reg_n_0_[4] ),
        .I2(\data_counter_max_reg_n_0_[3] ),
        .I3(\data_counter_max_reg_n_0_[2] ),
        .I4(\data_counter_max_reg_n_0_[5] ),
        .O(rd_enable_fifo0_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    rd_enable_fifo0_carry_i_12
       (.I0(\data_counter_max_reg_n_0_[5] ),
        .I1(\data_counter_max_reg_n_0_[2] ),
        .I2(\data_counter_max_reg_n_0_[3] ),
        .I3(\data_counter_max_reg_n_0_[4] ),
        .O(rd_enable_fifo0_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h56)) 
    rd_enable_fifo0_carry_i_13
       (.I0(\data_counter_max_reg_n_0_[4] ),
        .I1(\data_counter_max_reg_n_0_[3] ),
        .I2(\data_counter_max_reg_n_0_[2] ),
        .O(rd_enable_fifo0_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h40001555C1115777)) 
    rd_enable_fifo0_carry_i_2
       (.I0(rd_enable_fifo0_carry_i_12_n_0),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[5] ),
        .I5(rd_enable_fifo0_carry_i_13_n_0),
        .O(rd_enable_fifo0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hB109)) 
    rd_enable_fifo0_carry_i_3
       (.I0(\data_counter_max_reg_n_0_[3] ),
        .I1(\data_counter_max_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .O(rd_enable_fifo0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    rd_enable_fifo0_carry_i_4
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[0] ),
        .O(rd_enable_fifo0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0909600990900990)) 
    rd_enable_fifo0_carry_i_5
       (.I0(\byte_count_reg_n_0_[7] ),
        .I1(rd_enable_fifo0_carry_i_9_n_0),
        .I2(\byte_count_reg_n_0_[6] ),
        .I3(\byte_count_reg_n_0_[5] ),
        .I4(rd_enable_fifo0_carry_i_10_n_0),
        .I5(rd_enable_fifo0_carry_i_11_n_0),
        .O(rd_enable_fifo0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9006060606606060)) 
    rd_enable_fifo0_carry_i_6
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(rd_enable_fifo0_carry_i_12_n_0),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(rd_enable_fifo0_carry_i_13_n_0),
        .O(rd_enable_fifo0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    rd_enable_fifo0_carry_i_7
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\data_counter_max_reg_n_0_[3] ),
        .I2(\data_counter_max_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .O(rd_enable_fifo0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rd_enable_fifo0_carry_i_8
       (.I0(\byte_count_reg_n_0_[0] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .O(rd_enable_fifo0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    rd_enable_fifo0_carry_i_9
       (.I0(\data_counter_max_reg_n_0_[7] ),
        .I1(\data_counter_max_reg_n_0_[5] ),
        .I2(\data_counter_max_reg_n_0_[2] ),
        .I3(\data_counter_max_reg_n_0_[3] ),
        .I4(\data_counter_max_reg_n_0_[4] ),
        .I5(\data_counter_max_reg_n_0_[6] ),
        .O(rd_enable_fifo0_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hFF80FFFFFF800000)) 
    rd_enable_fifo_i_1
       (.I0(id_counter121_out),
        .I1(tx_ready),
        .I2(is_idle_i_1_n_0),
        .I3(rd_enable_fifo_i_2_n_0),
        .I4(rd_enable_fifo04_out),
        .I5(fifo_read_enable),
        .O(rd_enable_fifo_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    rd_enable_fifo_i_2
       (.I0(bit_count223_in),
        .I1(rd_enable_fifo_i_4_n_0),
        .I2(rd_enable_fifo0),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[0] ),
        .O(rd_enable_fifo_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rd_enable_fifo_i_3
       (.I0(eth_rstn),
        .I1(rd_enable_fifo_i_5_n_0),
        .O(rd_enable_fifo04_out));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    rd_enable_fifo_i_4
       (.I0(\bit_count_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(\bit_count_reg_n_0_[3] ),
        .I3(\bit_count_reg_n_0_[2] ),
        .O(rd_enable_fifo_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rd_enable_fifo_i_5
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .O(rd_enable_fifo_i_5_n_0));
  FDRE rd_enable_fifo_reg
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(rd_enable_fifo_i_1_n_0),
        .Q(fifo_read_enable),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \send_countdown[0]_i_1 
       (.I0(udp_send_data_valid17_out),
        .I1(db_sw),
        .O(db_sw_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sent_arp_response_i_1
       (.I0(arp_reply_reg_n_0),
        .I1(tx_done),
        .O(sent_arp_response_i_1_n_0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    sent_arp_response_reg
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(sent_arp_response_i_1_n_0),
        .Q(sent_arp_response),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFD0020)) 
    start_crc_i_1__0
       (.I0(eth_rstn),
        .I1(start_crc_i_2__0_n_0),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(start_crc),
        .O(start_crc_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFCCCFCBBCC88CC)) 
    start_crc_i_2__0
       (.I0(start_crc_i_3__0_n_0),
        .I1(\state_reg_n_0_[0] ),
        .I2(start_crc_i_4__0_n_0),
        .I3(\state_reg_n_0_[2] ),
        .I4(start_crc_i_5__0_n_0),
        .I5(\state_reg_n_0_[1] ),
        .O(start_crc_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    start_crc_i_3__0
       (.I0(bit_count223_in),
        .I1(\zero_counter_reg_n_0_[4] ),
        .I2(\zero_counter_reg_n_0_[2] ),
        .I3(\zero_counter_reg_n_0_[1] ),
        .I4(\zero_counter_reg_n_0_[3] ),
        .O(start_crc_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    start_crc_i_4__0
       (.I0(start_crc_i_6__0_n_0),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(start_crc_i_7_n_0),
        .I5(txen_i_4_n_0),
        .O(start_crc_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h10FFFFFF)) 
    start_crc_i_5__0
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(\bit_count_reg_n_0_[3] ),
        .I2(bit_count233_in),
        .I3(\state_reg_n_0_[1] ),
        .I4(\bit_count0_inferred__0/i__carry__0_n_2 ),
        .O(start_crc_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    start_crc_i_6__0
       (.I0(\byte_count_reg_n_0_[8] ),
        .I1(\byte_count_reg_n_0_[7] ),
        .I2(\byte_count_reg_n_0_[6] ),
        .I3(\byte_count_reg_n_0_[5] ),
        .O(start_crc_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'hB)) 
    start_crc_i_7
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[0] ),
        .O(start_crc_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_crc_reg
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(start_crc_i_1__0_n_0),
        .Q(start_crc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFF80000)) 
    \state[0]_i_1 
       (.I0(\state[0]_i_2_n_0 ),
        .I1(\state[0]_i_3__0_n_0 ),
        .I2(\state[0]_i_4_n_0 ),
        .I3(\state[0]_i_5__0_n_0 ),
        .I4(state_0),
        .I5(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \state[0]_i_2 
       (.I0(\state[0]_i_6__0_n_0 ),
        .I1(\bit_count_reg_n_0_[3] ),
        .I2(\bit_count_reg_n_0_[2] ),
        .O(\state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \state[0]_i_3__0 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state[2]_i_3__0_n_0 ),
        .O(\state[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F000F004F404F4)) 
    \state[0]_i_4 
       (.I0(\state[0]_i_7__0_n_0 ),
        .I1(\state[1]_i_3__1_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state[0]_i_8__0_n_0 ),
        .I4(\state[2]_i_5_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \state[0]_i_5__0 
       (.I0(\state[1]_i_4__0_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\bit_count[2]_i_4_n_0 ),
        .O(\state[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[0]_i_6__0 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\txd[0]_i_11_n_0 ),
        .I4(\bit_count[3]_i_7_n_0 ),
        .I5(\state[0]_i_9__0_n_0 ),
        .O(\state[0]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state[0]_i_7__0 
       (.I0(tx_ready),
        .I1(\state_reg_n_0_[0] ),
        .O(\state[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBBB00F0FFFF)) 
    \state[0]_i_8__0 
       (.I0(\state[2]_i_6__0_n_0 ),
        .I1(\bit_count0_inferred__0/i__carry__0_n_2 ),
        .I2(bit_count223_in),
        .I3(i__carry_i_9__0_n_0),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[0]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_9__0 
       (.I0(\byte_count_reg_n_0_[10] ),
        .I1(\byte_count_reg_n_0_[9] ),
        .I2(\byte_count_reg_n_0_[8] ),
        .I3(\byte_count_reg_n_0_[7] ),
        .O(\state[0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hABABFFFFAABB0000)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2__0_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state[2]_i_3__0_n_0 ),
        .I3(\state[1]_i_3__1_n_0 ),
        .I4(state_0),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888AAAA)) 
    \state[1]_i_2__0 
       (.I0(\state[2]_i_2__0_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(bit_count223_in),
        .I4(\bit_count[2]_i_4_n_0 ),
        .I5(\state[1]_i_4__0_n_0 ),
        .O(\state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00450000FFFFFFFF)) 
    \state[1]_i_3__1 
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\byte_count[3]_i_3_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(txen_i_3_n_0),
        .I4(\state[2]_i_7__0_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\state[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \state[1]_i_4__0 
       (.I0(\state[1]_i_5__1_n_0 ),
        .I1(\bit_count[3]_i_7_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[3] ),
        .I4(\byte_count_reg_n_0_[4] ),
        .I5(\bit_count[3]_i_8_n_0 ),
        .O(\state[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[1]_i_5__1 
       (.I0(\data_counter_max_reg_n_0_[4] ),
        .I1(\data_counter_max_reg_n_0_[3] ),
        .I2(\data_counter_max_reg_n_0_[2] ),
        .I3(\zero_counter[4]_i_4__0_n_0 ),
        .I4(\data_counter_max_reg_n_0_[9] ),
        .I5(\data_counter_max_reg_n_0_[10] ),
        .O(\state[1]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hAAFFEA00)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2__0_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state[2]_i_3__0_n_0 ),
        .I3(state_0),
        .I4(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDCDDDDDDD)) 
    \state[2]_i_10__0 
       (.I0(\state[2]_i_7__0_n_0 ),
        .I1(txen_i_3_n_0),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(\byte_count_reg_n_0_[0] ),
        .O(\state[2]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \state[2]_i_11 
       (.I0(\state[0]_i_6__0_n_0 ),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[2] ),
        .I4(\bit_count_reg_n_0_[3] ),
        .O(\state[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8888AAA8AAAAAAAA)) 
    \state[2]_i_2__0 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state[2]_i_5_n_0 ),
        .I2(\bit_count0_inferred__0/i__carry__0_n_2 ),
        .I3(\state[2]_i_6__0_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDD00000000)) 
    \state[2]_i_3__0 
       (.I0(\state[2]_i_7__0_n_0 ),
        .I1(txen_i_3_n_0),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(\state_reg_n_0_[0] ),
        .O(\state[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000F55335533)) 
    \state[2]_i_4__0 
       (.I0(\state[2]_i_8__0_n_0 ),
        .I1(\state[2]_i_9_n_0 ),
        .I2(\bit_count[3]_i_3_n_0 ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\txd[1]_i_4_n_0 ),
        .I5(\state_reg_n_0_[2] ),
        .O(state_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \state[2]_i_5 
       (.I0(txen_i_3_n_0),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(\bit_count_reg_n_0_[2] ),
        .O(\state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \state[2]_i_6__0 
       (.I0(bit_count233_in),
        .I1(\bit_count_reg_n_0_[3] ),
        .I2(\bit_count_reg_n_0_[2] ),
        .O(\state[2]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state[2]_i_7__0 
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(\bit_count_reg_n_0_[3] ),
        .O(\state[2]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \state[2]_i_8__0 
       (.I0(\state[2]_i_10__0_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state[2]_i_11_n_0 ),
        .I3(start_crc_i_4__0_n_0),
        .I4(\byte_count[10]_i_22_n_0 ),
        .O(\state[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2A2A0A2)) 
    \state[2]_i_9 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state[2]_i_7__0_n_0 ),
        .I2(txen_i_3_n_0),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\byte_count[3]_i_3_n_0 ),
        .I5(\byte_count_reg_n_0_[3] ),
        .O(\state[2]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .CLR(\state_reg[0]_0 ),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .CLR(\state_reg[0]_0 ),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .CLR(\state_reg[0]_0 ),
        .D(\state[2]_i_1_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hDDDF0002)) 
    stop_crc_i_1__0
       (.I0(eth_rstn),
        .I1(start_crc_i_2__0_n_0),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(stop_crc),
        .O(stop_crc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    stop_crc_reg
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(stop_crc_i_1__0_n_0),
        .Q(stop_crc),
        .R(1'b0));
  CARRY4 temp_iphc10__0_carry
       (.CI(1'b0),
        .CO({temp_iphc10__0_carry_n_0,temp_iphc10__0_carry_n_1,temp_iphc10__0_carry_n_2,temp_iphc10__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({temp_iphc10__0_carry_i_1_n_0,temp_iphc10__0_carry_i_2_n_0,temp_iphc10__0_carry_i_3_n_0,1'b0}),
        .O({temp_iphc10__0_carry_n_4,temp_iphc10__0_carry_n_5,temp_iphc10__0_carry_n_6,temp_iphc10__0_carry_n_7}),
        .S({temp_iphc10__0_carry_i_4_n_0,temp_iphc10__0_carry_i_5_n_0,temp_iphc10__0_carry_i_6_n_0,temp_iphc10__0_carry_i_7_n_0}));
  CARRY4 temp_iphc10__0_carry__0
       (.CI(temp_iphc10__0_carry_n_0),
        .CO({temp_iphc10__0_carry__0_n_0,temp_iphc10__0_carry__0_n_1,temp_iphc10__0_carry__0_n_2,temp_iphc10__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({temp_iphc10__0_carry__0_i_1_n_0,temp_iphc10__0_carry__0_i_2_n_0,temp_iphc10__0_carry__0_i_3_n_0,temp_iphc10__0_carry__0_i_4_n_0}),
        .O({temp_iphc10__0_carry__0_n_4,temp_iphc10__0_carry__0_n_5,temp_iphc10__0_carry__0_n_6,temp_iphc10__0_carry__0_n_7}),
        .S({temp_iphc10__0_carry__0_i_5_n_0,temp_iphc10__0_carry__0_i_6_n_0,temp_iphc10__0_carry__0_i_7_n_0,temp_iphc10__0_carry__0_i_8_n_0}));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry__0_i_1
       (.I0(p_0_in0_in[6]),
        .I1(\temp_iphc1_reg_n_0_[6] ),
        .I2(\dest_ip_reg_n_0_[6] ),
        .O(temp_iphc10__0_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry__0_i_2
       (.I0(p_0_in0_in[5]),
        .I1(\temp_iphc1_reg_n_0_[5] ),
        .I2(\dest_ip_reg_n_0_[5] ),
        .O(temp_iphc10__0_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry__0_i_3
       (.I0(p_0_in0_in[4]),
        .I1(\temp_iphc1_reg_n_0_[4] ),
        .I2(\dest_ip_reg_n_0_[4] ),
        .O(temp_iphc10__0_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry__0_i_4
       (.I0(p_0_in0_in[3]),
        .I1(\temp_iphc1_reg_n_0_[3] ),
        .I2(\dest_ip_reg_n_0_[3] ),
        .O(temp_iphc10__0_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry__0_i_5
       (.I0(p_0_in0_in[7]),
        .I1(\temp_iphc1_reg_n_0_[7] ),
        .I2(\dest_ip_reg_n_0_[7] ),
        .I3(temp_iphc10__0_carry__0_i_1_n_0),
        .O(temp_iphc10__0_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry__0_i_6
       (.I0(p_0_in0_in[6]),
        .I1(\temp_iphc1_reg_n_0_[6] ),
        .I2(\dest_ip_reg_n_0_[6] ),
        .I3(temp_iphc10__0_carry__0_i_2_n_0),
        .O(temp_iphc10__0_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry__0_i_7
       (.I0(p_0_in0_in[5]),
        .I1(\temp_iphc1_reg_n_0_[5] ),
        .I2(\dest_ip_reg_n_0_[5] ),
        .I3(temp_iphc10__0_carry__0_i_3_n_0),
        .O(temp_iphc10__0_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry__0_i_8
       (.I0(p_0_in0_in[4]),
        .I1(\temp_iphc1_reg_n_0_[4] ),
        .I2(\dest_ip_reg_n_0_[4] ),
        .I3(temp_iphc10__0_carry__0_i_4_n_0),
        .O(temp_iphc10__0_carry__0_i_8_n_0));
  CARRY4 temp_iphc10__0_carry__1
       (.CI(temp_iphc10__0_carry__0_n_0),
        .CO({temp_iphc10__0_carry__1_n_0,temp_iphc10__0_carry__1_n_1,temp_iphc10__0_carry__1_n_2,temp_iphc10__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({temp_iphc10__0_carry__1_i_1_n_0,temp_iphc10__0_carry__1_i_2_n_0,temp_iphc10__0_carry__1_i_3_n_0,temp_iphc10__0_carry__1_i_4_n_0}),
        .O({temp_iphc10__0_carry__1_n_4,temp_iphc10__0_carry__1_n_5,temp_iphc10__0_carry__1_n_6,temp_iphc10__0_carry__1_n_7}),
        .S({temp_iphc10__0_carry__1_i_5_n_0,temp_iphc10__0_carry__1_i_6_n_0,temp_iphc10__0_carry__1_i_7_n_0,temp_iphc10__0_carry__1_i_8_n_0}));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry__1_i_1
       (.I0(p_0_in0_in[10]),
        .I1(\temp_iphc1_reg_n_0_[10] ),
        .I2(\dest_ip_reg_n_0_[10] ),
        .O(temp_iphc10__0_carry__1_i_1_n_0));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry__1_i_2
       (.I0(p_0_in0_in[9]),
        .I1(\temp_iphc1_reg_n_0_[9] ),
        .I2(\dest_ip_reg_n_0_[9] ),
        .O(temp_iphc10__0_carry__1_i_2_n_0));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry__1_i_3
       (.I0(p_0_in0_in[8]),
        .I1(\temp_iphc1_reg_n_0_[8] ),
        .I2(\dest_ip_reg_n_0_[8] ),
        .O(temp_iphc10__0_carry__1_i_3_n_0));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry__1_i_4
       (.I0(p_0_in0_in[7]),
        .I1(\temp_iphc1_reg_n_0_[7] ),
        .I2(\dest_ip_reg_n_0_[7] ),
        .O(temp_iphc10__0_carry__1_i_4_n_0));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry__1_i_5
       (.I0(p_0_in0_in[11]),
        .I1(\temp_iphc1_reg_n_0_[11] ),
        .I2(\dest_ip_reg_n_0_[11] ),
        .I3(temp_iphc10__0_carry__1_i_1_n_0),
        .O(temp_iphc10__0_carry__1_i_5_n_0));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry__1_i_6
       (.I0(p_0_in0_in[10]),
        .I1(\temp_iphc1_reg_n_0_[10] ),
        .I2(\dest_ip_reg_n_0_[10] ),
        .I3(temp_iphc10__0_carry__1_i_2_n_0),
        .O(temp_iphc10__0_carry__1_i_6_n_0));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry__1_i_7
       (.I0(p_0_in0_in[9]),
        .I1(\temp_iphc1_reg_n_0_[9] ),
        .I2(\dest_ip_reg_n_0_[9] ),
        .I3(temp_iphc10__0_carry__1_i_3_n_0),
        .O(temp_iphc10__0_carry__1_i_7_n_0));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry__1_i_8
       (.I0(p_0_in0_in[8]),
        .I1(\temp_iphc1_reg_n_0_[8] ),
        .I2(\dest_ip_reg_n_0_[8] ),
        .I3(temp_iphc10__0_carry__1_i_4_n_0),
        .O(temp_iphc10__0_carry__1_i_8_n_0));
  CARRY4 temp_iphc10__0_carry__2
       (.CI(temp_iphc10__0_carry__1_n_0),
        .CO({temp_iphc10__0_carry__2_n_0,temp_iphc10__0_carry__2_n_1,temp_iphc10__0_carry__2_n_2,temp_iphc10__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_iphc10__0_carry__2_i_1_n_0,temp_iphc10__0_carry__2_i_2_n_0,temp_iphc10__0_carry__2_i_3_n_0,temp_iphc10__0_carry__2_i_4_n_0}),
        .O({temp_iphc10__0_carry__2_n_4,temp_iphc10__0_carry__2_n_5,temp_iphc10__0_carry__2_n_6,temp_iphc10__0_carry__2_n_7}),
        .S({temp_iphc10__0_carry__2_i_5_n_0,temp_iphc10__0_carry__2_i_6_n_0,temp_iphc10__0_carry__2_i_7_n_0,temp_iphc10__0_carry__2_i_8_n_0}));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry__2_i_1
       (.I0(p_0_in0_in[14]),
        .I1(\temp_iphc1_reg_n_0_[14] ),
        .I2(\dest_ip_reg_n_0_[14] ),
        .O(temp_iphc10__0_carry__2_i_1_n_0));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry__2_i_2
       (.I0(p_0_in0_in[13]),
        .I1(\temp_iphc1_reg_n_0_[13] ),
        .I2(\dest_ip_reg_n_0_[13] ),
        .O(temp_iphc10__0_carry__2_i_2_n_0));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry__2_i_3
       (.I0(p_0_in0_in[12]),
        .I1(\temp_iphc1_reg_n_0_[12] ),
        .I2(\dest_ip_reg_n_0_[12] ),
        .O(temp_iphc10__0_carry__2_i_3_n_0));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry__2_i_4
       (.I0(p_0_in0_in[11]),
        .I1(\temp_iphc1_reg_n_0_[11] ),
        .I2(\dest_ip_reg_n_0_[11] ),
        .O(temp_iphc10__0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry__2_i_5
       (.I0(temp_iphc10__0_carry__2_i_1_n_0),
        .I1(p_0_in0_in[15]),
        .I2(\temp_iphc1_reg_n_0_[15] ),
        .I3(\dest_ip_reg_n_0_[15] ),
        .O(temp_iphc10__0_carry__2_i_5_n_0));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry__2_i_6
       (.I0(p_0_in0_in[14]),
        .I1(\temp_iphc1_reg_n_0_[14] ),
        .I2(\dest_ip_reg_n_0_[14] ),
        .I3(temp_iphc10__0_carry__2_i_2_n_0),
        .O(temp_iphc10__0_carry__2_i_6_n_0));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry__2_i_7
       (.I0(p_0_in0_in[13]),
        .I1(\temp_iphc1_reg_n_0_[13] ),
        .I2(\dest_ip_reg_n_0_[13] ),
        .I3(temp_iphc10__0_carry__2_i_3_n_0),
        .O(temp_iphc10__0_carry__2_i_7_n_0));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry__2_i_8
       (.I0(p_0_in0_in[12]),
        .I1(\temp_iphc1_reg_n_0_[12] ),
        .I2(\dest_ip_reg_n_0_[12] ),
        .I3(temp_iphc10__0_carry__2_i_4_n_0),
        .O(temp_iphc10__0_carry__2_i_8_n_0));
  CARRY4 temp_iphc10__0_carry__3
       (.CI(temp_iphc10__0_carry__2_n_0),
        .CO({temp_iphc10__0_carry__3_n_0,temp_iphc10__0_carry__3_n_1,temp_iphc10__0_carry__3_n_2,temp_iphc10__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\temp_iphc1_reg_n_0_[16] }),
        .O({temp_iphc10__0_carry__3_n_4,temp_iphc10__0_carry__3_n_5,temp_iphc10__0_carry__3_n_6,temp_iphc10__0_carry__3_n_7}),
        .S({\temp_iphc1_reg_n_0_[19] ,\temp_iphc1_reg_n_0_[18] ,\temp_iphc1_reg_n_0_[17] ,temp_iphc10__0_carry__3_i_1_n_0}));
  LUT4 #(
    .INIT(16'h17E8)) 
    temp_iphc10__0_carry__3_i_1
       (.I0(\dest_ip_reg_n_0_[15] ),
        .I1(\temp_iphc1_reg_n_0_[15] ),
        .I2(p_0_in0_in[15]),
        .I3(\temp_iphc1_reg_n_0_[16] ),
        .O(temp_iphc10__0_carry__3_i_1_n_0));
  CARRY4 temp_iphc10__0_carry__4
       (.CI(temp_iphc10__0_carry__3_n_0),
        .CO({NLW_temp_iphc10__0_carry__4_CO_UNCONNECTED[3],temp_iphc10__0_carry__4_n_1,temp_iphc10__0_carry__4_n_2,temp_iphc10__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({temp_iphc10__0_carry__4_n_4,temp_iphc10__0_carry__4_n_5,temp_iphc10__0_carry__4_n_6,temp_iphc10__0_carry__4_n_7}),
        .S({\temp_iphc1_reg_n_0_[23] ,\temp_iphc1_reg_n_0_[22] ,\temp_iphc1_reg_n_0_[21] ,\temp_iphc1_reg_n_0_[20] }));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry_i_1
       (.I0(p_0_in0_in[2]),
        .I1(\temp_iphc1_reg_n_0_[2] ),
        .I2(\dest_ip_reg_n_0_[2] ),
        .O(temp_iphc10__0_carry_i_1_n_0));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry_i_2
       (.I0(p_0_in0_in[1]),
        .I1(\temp_iphc1_reg_n_0_[1] ),
        .I2(\dest_ip_reg_n_0_[1] ),
        .O(temp_iphc10__0_carry_i_2_n_0));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__0_carry_i_3
       (.I0(\temp_iphc1_reg_n_0_[0] ),
        .I1(p_0_in0_in[0]),
        .I2(\dest_ip_reg_n_0_[0] ),
        .O(temp_iphc10__0_carry_i_3_n_0));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry_i_4
       (.I0(p_0_in0_in[3]),
        .I1(\temp_iphc1_reg_n_0_[3] ),
        .I2(\dest_ip_reg_n_0_[3] ),
        .I3(temp_iphc10__0_carry_i_1_n_0),
        .O(temp_iphc10__0_carry_i_4_n_0));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry_i_5
       (.I0(p_0_in0_in[2]),
        .I1(\temp_iphc1_reg_n_0_[2] ),
        .I2(\dest_ip_reg_n_0_[2] ),
        .I3(temp_iphc10__0_carry_i_2_n_0),
        .O(temp_iphc10__0_carry_i_5_n_0));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__0_carry_i_6
       (.I0(p_0_in0_in[1]),
        .I1(\temp_iphc1_reg_n_0_[1] ),
        .I2(\dest_ip_reg_n_0_[1] ),
        .I3(temp_iphc10__0_carry_i_3_n_0),
        .O(temp_iphc10__0_carry_i_6_n_0));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'h96)) 
    temp_iphc10__0_carry_i_7
       (.I0(\temp_iphc1_reg_n_0_[0] ),
        .I1(p_0_in0_in[0]),
        .I2(\dest_ip_reg_n_0_[0] ),
        .O(temp_iphc10__0_carry_i_7_n_0));
  CARRY4 temp_iphc10__110_carry
       (.CI(1'b0),
        .CO({temp_iphc10__110_carry_n_0,temp_iphc10__110_carry_n_1,temp_iphc10__110_carry_n_2,temp_iphc10__110_carry_n_3}),
        .CYINIT(1'b0),
        .DI({temp_iphc10__110_carry_i_1_n_0,temp_iphc10__110_carry_i_2_n_0,temp_iphc10__110_carry_i_3_n_0,temp_iphc10__110_carry_i_4_n_0}),
        .O({temp_iphc10__110_carry_n_4,temp_iphc10__110_carry_n_5,temp_iphc10__110_carry_n_6,NLW_temp_iphc10__110_carry_O_UNCONNECTED[0]}),
        .S({temp_iphc10__110_carry_i_5_n_0,temp_iphc10__110_carry_i_6_n_0,temp_iphc10__110_carry_i_7_n_0,temp_iphc10__110_carry_i_8_n_0}));
  CARRY4 temp_iphc10__110_carry__0
       (.CI(temp_iphc10__110_carry_n_0),
        .CO({temp_iphc10__110_carry__0_n_0,temp_iphc10__110_carry__0_n_1,temp_iphc10__110_carry__0_n_2,temp_iphc10__110_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({temp_iphc10__110_carry__0_i_1_n_0,temp_iphc10__110_carry__0_i_2_n_0,temp_iphc10__110_carry__0_i_3_n_0,temp_iphc10__110_carry__0_i_4_n_0}),
        .O({temp_iphc10__110_carry__0_n_4,temp_iphc10__110_carry__0_n_5,temp_iphc10__110_carry__0_n_6,temp_iphc10__110_carry__0_n_7}),
        .S({temp_iphc10__110_carry__0_i_5_n_0,temp_iphc10__110_carry__0_i_6_n_0,temp_iphc10__110_carry__0_i_7_n_0,temp_iphc10__110_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    temp_iphc10__110_carry__0_i_1
       (.I0(temp_iphc10__64_carry__0_n_4),
        .I1(temp_iphc10__0_carry__0_n_4),
        .I2(\ip_total_length_reg_n_0_[7] ),
        .I3(temp_iphc10__0_carry__0_n_5),
        .I4(\ip_total_length_reg_n_0_[6] ),
        .I5(temp_iphc10__64_carry__0_n_5),
        .O(temp_iphc10__110_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h96)) 
    temp_iphc10__110_carry__0_i_10
       (.I0(\ip_total_length_reg_n_0_[7] ),
        .I1(temp_iphc10__0_carry__0_n_4),
        .I2(temp_iphc10__64_carry__0_n_4),
        .O(temp_iphc10__110_carry__0_i_10_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    temp_iphc10__110_carry__0_i_11
       (.I0(temp_iphc10__0_carry__0_n_5),
        .I1(temp_iphc10__64_carry__0_n_5),
        .I2(\ip_total_length_reg_n_0_[6] ),
        .O(temp_iphc10__110_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'hE80000E800E8E800)) 
    temp_iphc10__110_carry__0_i_2
       (.I0(temp_iphc10__0_carry__0_n_6),
        .I1(\ip_total_length_reg_n_0_[5] ),
        .I2(temp_iphc10__64_carry__0_n_6),
        .I3(\ip_total_length_reg_n_0_[6] ),
        .I4(temp_iphc10__64_carry__0_n_5),
        .I5(temp_iphc10__0_carry__0_n_5),
        .O(temp_iphc10__110_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hE00E0EE0)) 
    temp_iphc10__110_carry__0_i_3
       (.I0(temp_iphc10__0_carry__0_n_7),
        .I1(temp_iphc10__64_carry__0_n_7),
        .I2(\ip_total_length_reg_n_0_[5] ),
        .I3(temp_iphc10__64_carry__0_n_6),
        .I4(temp_iphc10__0_carry__0_n_6),
        .O(temp_iphc10__110_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    temp_iphc10__110_carry__0_i_4
       (.I0(\ip_total_length_reg_n_0_[4] ),
        .I1(temp_iphc10__0_carry__0_n_7),
        .I2(temp_iphc10__64_carry__0_n_7),
        .O(temp_iphc10__110_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    temp_iphc10__110_carry__0_i_5
       (.I0(p_1_in[0]),
        .I1(temp_iphc10__64_carry__1_n_7),
        .I2(temp_iphc10__0_carry__1_n_7),
        .I3(temp_iphc10__110_carry__0_i_9_n_0),
        .I4(temp_iphc10__110_carry__0_i_1_n_0),
        .O(temp_iphc10__110_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hA995566A)) 
    temp_iphc10__110_carry__0_i_6
       (.I0(temp_iphc10__110_carry__0_i_2_n_0),
        .I1(temp_iphc10__0_carry__0_n_5),
        .I2(\ip_total_length_reg_n_0_[6] ),
        .I3(temp_iphc10__64_carry__0_n_5),
        .I4(temp_iphc10__110_carry__0_i_10_n_0),
        .O(temp_iphc10__110_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h66696999)) 
    temp_iphc10__110_carry__0_i_7
       (.I0(temp_iphc10__110_carry__0_i_3_n_0),
        .I1(temp_iphc10__110_carry__0_i_11_n_0),
        .I2(temp_iphc10__64_carry__0_n_6),
        .I3(\ip_total_length_reg_n_0_[5] ),
        .I4(temp_iphc10__0_carry__0_n_6),
        .O(temp_iphc10__110_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9669966996696996)) 
    temp_iphc10__110_carry__0_i_8
       (.I0(temp_iphc10__110_carry__0_i_4_n_0),
        .I1(temp_iphc10__0_carry__0_n_6),
        .I2(temp_iphc10__64_carry__0_n_6),
        .I3(\ip_total_length_reg_n_0_[5] ),
        .I4(temp_iphc10__64_carry__0_n_7),
        .I5(temp_iphc10__0_carry__0_n_7),
        .O(temp_iphc10__110_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__110_carry__0_i_9
       (.I0(temp_iphc10__64_carry__0_n_4),
        .I1(temp_iphc10__0_carry__0_n_4),
        .I2(\ip_total_length_reg_n_0_[7] ),
        .O(temp_iphc10__110_carry__0_i_9_n_0));
  CARRY4 temp_iphc10__110_carry__1
       (.CI(temp_iphc10__110_carry__0_n_0),
        .CO({temp_iphc10__110_carry__1_n_0,temp_iphc10__110_carry__1_n_1,temp_iphc10__110_carry__1_n_2,temp_iphc10__110_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({temp_iphc10__110_carry__1_i_1_n_0,temp_iphc10__110_carry__1_i_2_n_0,temp_iphc10__110_carry__1_i_3_n_0,temp_iphc10__110_carry__1_i_4_n_0}),
        .O({temp_iphc10__110_carry__1_n_4,temp_iphc10__110_carry__1_n_5,temp_iphc10__110_carry__1_n_6,temp_iphc10__110_carry__1_n_7}),
        .S({temp_iphc10__110_carry__1_i_5_n_0,temp_iphc10__110_carry__1_i_6_n_0,temp_iphc10__110_carry__1_i_7_n_0,temp_iphc10__110_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'hE00E0EE0)) 
    temp_iphc10__110_carry__1_i_1
       (.I0(temp_iphc10__0_carry__1_n_5),
        .I1(temp_iphc10__64_carry__1_n_5),
        .I2(p_1_in[3]),
        .I3(temp_iphc10__64_carry__1_n_4),
        .I4(temp_iphc10__0_carry__1_n_4),
        .O(temp_iphc10__110_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hF9F9F990F9909090)) 
    temp_iphc10__110_carry__1_i_2
       (.I0(temp_iphc10__0_carry__1_n_5),
        .I1(temp_iphc10__64_carry__1_n_5),
        .I2(p_1_in[2]),
        .I3(temp_iphc10__64_carry__1_n_6),
        .I4(temp_iphc10__0_carry__1_n_6),
        .I5(p_1_in[1]),
        .O(temp_iphc10__110_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hE81717E817E8E817)) 
    temp_iphc10__110_carry__1_i_3
       (.I0(p_1_in[1]),
        .I1(temp_iphc10__0_carry__1_n_6),
        .I2(temp_iphc10__64_carry__1_n_6),
        .I3(temp_iphc10__0_carry__1_n_5),
        .I4(temp_iphc10__64_carry__1_n_5),
        .I5(p_1_in[2]),
        .O(temp_iphc10__110_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hF9F9F990F9909090)) 
    temp_iphc10__110_carry__1_i_4
       (.I0(temp_iphc10__0_carry__1_n_7),
        .I1(temp_iphc10__64_carry__1_n_7),
        .I2(p_1_in[0]),
        .I3(temp_iphc10__64_carry__0_n_4),
        .I4(temp_iphc10__0_carry__0_n_4),
        .I5(\ip_total_length_reg_n_0_[7] ),
        .O(temp_iphc10__110_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h66696999)) 
    temp_iphc10__110_carry__1_i_5
       (.I0(temp_iphc10__110_carry__1_i_1_n_0),
        .I1(temp_iphc10__110_carry__1_i_9_n_0),
        .I2(temp_iphc10__64_carry__1_n_4),
        .I3(p_1_in[3]),
        .I4(temp_iphc10__0_carry__1_n_4),
        .O(temp_iphc10__110_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669966996696996)) 
    temp_iphc10__110_carry__1_i_6
       (.I0(temp_iphc10__110_carry__1_i_2_n_0),
        .I1(temp_iphc10__0_carry__1_n_4),
        .I2(temp_iphc10__64_carry__1_n_4),
        .I3(p_1_in[3]),
        .I4(temp_iphc10__64_carry__1_n_5),
        .I5(temp_iphc10__0_carry__1_n_5),
        .O(temp_iphc10__110_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h699669966996AAAA)) 
    temp_iphc10__110_carry__1_i_7
       (.I0(temp_iphc10__110_carry__1_i_3_n_0),
        .I1(p_1_in[1]),
        .I2(temp_iphc10__0_carry__1_n_6),
        .I3(temp_iphc10__64_carry__1_n_6),
        .I4(temp_iphc10__64_carry__1_n_7),
        .I5(temp_iphc10__0_carry__1_n_7),
        .O(temp_iphc10__110_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h9669966996696996)) 
    temp_iphc10__110_carry__1_i_8
       (.I0(temp_iphc10__110_carry__1_i_4_n_0),
        .I1(p_1_in[1]),
        .I2(temp_iphc10__0_carry__1_n_6),
        .I3(temp_iphc10__64_carry__1_n_6),
        .I4(temp_iphc10__64_carry__1_n_7),
        .I5(temp_iphc10__0_carry__1_n_7),
        .O(temp_iphc10__110_carry__1_i_8_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    temp_iphc10__110_carry__1_i_9
       (.I0(temp_iphc10__0_carry__2_n_7),
        .I1(temp_iphc10__64_carry__2_n_7),
        .I2(p_1_in[4]),
        .O(temp_iphc10__110_carry__1_i_9_n_0));
  CARRY4 temp_iphc10__110_carry__2
       (.CI(temp_iphc10__110_carry__1_n_0),
        .CO({temp_iphc10__110_carry__2_n_0,temp_iphc10__110_carry__2_n_1,temp_iphc10__110_carry__2_n_2,temp_iphc10__110_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_iphc10__110_carry__2_i_1_n_0,temp_iphc10__110_carry__2_i_2_n_0,temp_iphc10__110_carry__2_i_3_n_0,temp_iphc10__110_carry__2_i_4_n_0}),
        .O({temp_iphc10__110_carry__2_n_4,temp_iphc10__110_carry__2_n_5,temp_iphc10__110_carry__2_n_6,temp_iphc10__110_carry__2_n_7}),
        .S({temp_iphc10__110_carry__2_i_5_n_0,temp_iphc10__110_carry__2_i_6_n_0,temp_iphc10__110_carry__2_i_7_n_0,temp_iphc10__110_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'hFEE0E0FE)) 
    temp_iphc10__110_carry__2_i_1
       (.I0(temp_iphc10__0_carry__2_n_5),
        .I1(temp_iphc10__64_carry__2_n_5),
        .I2(p_1_in[7]),
        .I3(temp_iphc10__0_carry__2_n_4),
        .I4(temp_iphc10__64_carry__2_n_4),
        .O(temp_iphc10__110_carry__2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h96)) 
    temp_iphc10__110_carry__2_i_10
       (.I0(p_1_in[5]),
        .I1(temp_iphc10__0_carry__2_n_6),
        .I2(temp_iphc10__64_carry__2_n_6),
        .O(temp_iphc10__110_carry__2_i_10_n_0));
  LUT6 #(
    .INIT(64'hF9F9F990F9909090)) 
    temp_iphc10__110_carry__2_i_2
       (.I0(temp_iphc10__0_carry__2_n_5),
        .I1(temp_iphc10__64_carry__2_n_5),
        .I2(p_1_in[6]),
        .I3(temp_iphc10__64_carry__2_n_6),
        .I4(temp_iphc10__0_carry__2_n_6),
        .I5(p_1_in[5]),
        .O(temp_iphc10__110_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    temp_iphc10__110_carry__2_i_3
       (.I0(temp_iphc10__64_carry__2_n_6),
        .I1(temp_iphc10__0_carry__2_n_6),
        .I2(p_1_in[5]),
        .I3(temp_iphc10__0_carry__2_n_7),
        .I4(p_1_in[4]),
        .I5(temp_iphc10__64_carry__2_n_7),
        .O(temp_iphc10__110_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'hE80000E800E8E800)) 
    temp_iphc10__110_carry__2_i_4
       (.I0(temp_iphc10__0_carry__1_n_4),
        .I1(p_1_in[3]),
        .I2(temp_iphc10__64_carry__1_n_4),
        .I3(p_1_in[4]),
        .I4(temp_iphc10__64_carry__2_n_7),
        .I5(temp_iphc10__0_carry__2_n_7),
        .O(temp_iphc10__110_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h69696996)) 
    temp_iphc10__110_carry__2_i_5
       (.I0(temp_iphc10__110_carry__2_i_1_n_0),
        .I1(temp_iphc10__0_carry__3_n_7),
        .I2(temp_iphc10__64_carry__3_n_7),
        .I3(temp_iphc10__64_carry__2_n_4),
        .I4(temp_iphc10__0_carry__2_n_4),
        .O(temp_iphc10__110_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'h6669999699966669)) 
    temp_iphc10__110_carry__2_i_6
       (.I0(temp_iphc10__110_carry__2_i_2_n_0),
        .I1(p_1_in[7]),
        .I2(temp_iphc10__64_carry__2_n_5),
        .I3(temp_iphc10__0_carry__2_n_5),
        .I4(temp_iphc10__0_carry__2_n_4),
        .I5(temp_iphc10__64_carry__2_n_4),
        .O(temp_iphc10__110_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    temp_iphc10__110_carry__2_i_7
       (.I0(p_1_in[6]),
        .I1(temp_iphc10__64_carry__2_n_5),
        .I2(temp_iphc10__0_carry__2_n_5),
        .I3(temp_iphc10__110_carry__2_i_9_n_0),
        .I4(temp_iphc10__110_carry__2_i_3_n_0),
        .O(temp_iphc10__110_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'hA995566A)) 
    temp_iphc10__110_carry__2_i_8
       (.I0(temp_iphc10__110_carry__2_i_4_n_0),
        .I1(temp_iphc10__0_carry__2_n_7),
        .I2(p_1_in[4]),
        .I3(temp_iphc10__64_carry__2_n_7),
        .I4(temp_iphc10__110_carry__2_i_10_n_0),
        .O(temp_iphc10__110_carry__2_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__110_carry__2_i_9
       (.I0(temp_iphc10__64_carry__2_n_6),
        .I1(temp_iphc10__0_carry__2_n_6),
        .I2(p_1_in[5]),
        .O(temp_iphc10__110_carry__2_i_9_n_0));
  CARRY4 temp_iphc10__110_carry__3
       (.CI(temp_iphc10__110_carry__2_n_0),
        .CO({temp_iphc10__110_carry__3_n_0,temp_iphc10__110_carry__3_n_1,temp_iphc10__110_carry__3_n_2,temp_iphc10__110_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_iphc10__0_carry__3_n_5,temp_iphc10__110_carry__3_i_1_n_0}),
        .O({temp_iphc10__110_carry__3_n_4,temp_iphc10__110_carry__3_n_5,temp_iphc10__110_carry__3_n_6,temp_iphc10__110_carry__3_n_7}),
        .S({temp_iphc10__0_carry__4_n_7,temp_iphc10__0_carry__3_n_4,temp_iphc10__110_carry__3_i_2_n_0,temp_iphc10__110_carry__3_i_3_n_0}));
  LUT4 #(
    .INIT(16'hEEE8)) 
    temp_iphc10__110_carry__3_i_1
       (.I0(temp_iphc10__64_carry__3_n_7),
        .I1(temp_iphc10__0_carry__3_n_7),
        .I2(temp_iphc10__64_carry__2_n_4),
        .I3(temp_iphc10__0_carry__2_n_4),
        .O(temp_iphc10__110_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    temp_iphc10__110_carry__3_i_2
       (.I0(temp_iphc10__0_carry__3_n_6),
        .I1(temp_iphc10__64_carry__3_n_2),
        .I2(temp_iphc10__0_carry__3_n_5),
        .O(temp_iphc10__110_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'hFEE0011F011FFEE0)) 
    temp_iphc10__110_carry__3_i_3
       (.I0(temp_iphc10__0_carry__2_n_4),
        .I1(temp_iphc10__64_carry__2_n_4),
        .I2(temp_iphc10__0_carry__3_n_7),
        .I3(temp_iphc10__64_carry__3_n_7),
        .I4(temp_iphc10__0_carry__3_n_6),
        .I5(temp_iphc10__64_carry__3_n_2),
        .O(temp_iphc10__110_carry__3_i_3_n_0));
  CARRY4 temp_iphc10__110_carry__4
       (.CI(temp_iphc10__110_carry__3_n_0),
        .CO({NLW_temp_iphc10__110_carry__4_CO_UNCONNECTED[3:2],temp_iphc10__110_carry__4_n_2,temp_iphc10__110_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_temp_iphc10__110_carry__4_O_UNCONNECTED[3],temp_iphc10__110_carry__4_n_5,temp_iphc10__110_carry__4_n_6,temp_iphc10__110_carry__4_n_7}),
        .S({1'b0,temp_iphc10__0_carry__4_n_4,temp_iphc10__0_carry__4_n_5,temp_iphc10__0_carry__4_n_6}));
  LUT3 #(
    .INIT(8'h69)) 
    temp_iphc10__110_carry_i_1
       (.I0(temp_iphc10__0_carry__0_n_7),
        .I1(temp_iphc10__64_carry__0_n_7),
        .I2(\ip_total_length_reg_n_0_[4] ),
        .O(temp_iphc10__110_carry_i_1_n_0));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_iphc10__110_carry_i_2
       (.I0(temp_iphc10__64_carry_n_5),
        .I1(\ip_total_length_reg_n_0_[2] ),
        .I2(temp_iphc10__0_carry_n_5),
        .O(temp_iphc10__110_carry_i_2_n_0));
  (* HLUTNM = "lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    temp_iphc10__110_carry_i_3
       (.I0(temp_iphc10__64_carry_n_6),
        .I1(temp_iphc10__0_carry_n_6),
        .O(temp_iphc10__110_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    temp_iphc10__110_carry_i_4
       (.I0(temp_iphc10__64_carry_n_7),
        .I1(temp_iphc10__0_carry_n_7),
        .O(temp_iphc10__110_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    temp_iphc10__110_carry_i_5
       (.I0(\ip_total_length_reg_n_0_[4] ),
        .I1(temp_iphc10__64_carry__0_n_7),
        .I2(temp_iphc10__0_carry__0_n_7),
        .I3(temp_iphc10__0_carry_n_4),
        .I4(\ip_total_length_reg_n_0_[3] ),
        .I5(temp_iphc10__64_carry_n_4),
        .O(temp_iphc10__110_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__110_carry_i_6
       (.I0(temp_iphc10__110_carry_i_2_n_0),
        .I1(temp_iphc10__64_carry_n_4),
        .I2(\ip_total_length_reg_n_0_[3] ),
        .I3(temp_iphc10__0_carry_n_4),
        .O(temp_iphc10__110_carry_i_6_n_0));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_iphc10__110_carry_i_7
       (.I0(temp_iphc10__64_carry_n_5),
        .I1(\ip_total_length_reg_n_0_[2] ),
        .I2(temp_iphc10__0_carry_n_5),
        .I3(temp_iphc10__110_carry_i_3_n_0),
        .O(temp_iphc10__110_carry_i_7_n_0));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h9996)) 
    temp_iphc10__110_carry_i_8
       (.I0(temp_iphc10__64_carry_n_6),
        .I1(temp_iphc10__0_carry_n_6),
        .I2(temp_iphc10__0_carry_n_7),
        .I3(temp_iphc10__64_carry_n_7),
        .O(temp_iphc10__110_carry_i_8_n_0));
  CARRY4 temp_iphc10__64_carry
       (.CI(1'b0),
        .CO({temp_iphc10__64_carry_n_0,temp_iphc10__64_carry_n_1,temp_iphc10__64_carry_n_2,temp_iphc10__64_carry_n_3}),
        .CYINIT(1'b0),
        .DI({temp_iphc10__64_carry_i_1_n_0,temp_iphc10__64_carry_i_2_n_0,temp_iphc10__64_carry_i_3_n_0,1'b0}),
        .O({temp_iphc10__64_carry_n_4,temp_iphc10__64_carry_n_5,temp_iphc10__64_carry_n_6,temp_iphc10__64_carry_n_7}),
        .S({temp_iphc10__64_carry_i_4_n_0,temp_iphc10__64_carry_i_5_n_0,temp_iphc10__64_carry_i_6_n_0,temp_iphc10__64_carry_i_7_n_0}));
  CARRY4 temp_iphc10__64_carry__0
       (.CI(temp_iphc10__64_carry_n_0),
        .CO({temp_iphc10__64_carry__0_n_0,temp_iphc10__64_carry__0_n_1,temp_iphc10__64_carry__0_n_2,temp_iphc10__64_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,id_counter__0[5],temp_iphc10__64_carry__0_i_1_n_0}),
        .O({temp_iphc10__64_carry__0_n_4,temp_iphc10__64_carry__0_n_5,temp_iphc10__64_carry__0_n_6,temp_iphc10__64_carry__0_n_7}),
        .S({temp_iphc10__64_carry__0_i_2_n_0,temp_iphc10__64_carry__0_i_3_n_0,temp_iphc10__64_carry__0_i_4_n_0,temp_iphc10__64_carry__0_i_5_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    temp_iphc10__64_carry__0_i_1
       (.I0(ip[3]),
        .I1(id_counter__0[3]),
        .O(temp_iphc10__64_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    temp_iphc10__64_carry__0_i_2
       (.I0(id_counter__0[7]),
        .O(temp_iphc10__64_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    temp_iphc10__64_carry__0_i_3
       (.I0(id_counter__0[6]),
        .O(temp_iphc10__64_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    temp_iphc10__64_carry__0_i_4
       (.I0(ip[4]),
        .I1(id_counter__0[4]),
        .I2(id_counter__0[5]),
        .O(temp_iphc10__64_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    temp_iphc10__64_carry__0_i_5
       (.I0(id_counter__0[3]),
        .I1(ip[3]),
        .I2(ip[4]),
        .I3(id_counter__0[4]),
        .O(temp_iphc10__64_carry__0_i_5_n_0));
  CARRY4 temp_iphc10__64_carry__1
       (.CI(temp_iphc10__64_carry__0_n_0),
        .CO({temp_iphc10__64_carry__1_n_0,temp_iphc10__64_carry__1_n_1,temp_iphc10__64_carry__1_n_2,temp_iphc10__64_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,id_counter__0[8:7]}),
        .O({temp_iphc10__64_carry__1_n_4,temp_iphc10__64_carry__1_n_5,temp_iphc10__64_carry__1_n_6,temp_iphc10__64_carry__1_n_7}),
        .S({id_counter__0[11:10],temp_iphc10__64_carry__1_i_1_n_0,temp_iphc10__64_carry__1_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    temp_iphc10__64_carry__1_i_1
       (.I0(id_counter__0[8]),
        .I1(id_counter__0[9]),
        .O(temp_iphc10__64_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    temp_iphc10__64_carry__1_i_2
       (.I0(id_counter__0[7]),
        .I1(id_counter__0[8]),
        .O(temp_iphc10__64_carry__1_i_2_n_0));
  CARRY4 temp_iphc10__64_carry__2
       (.CI(temp_iphc10__64_carry__1_n_0),
        .CO({temp_iphc10__64_carry__2_n_0,temp_iphc10__64_carry__2_n_1,temp_iphc10__64_carry__2_n_2,temp_iphc10__64_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({id_counter__0[14],1'b0,1'b0,1'b0}),
        .O({temp_iphc10__64_carry__2_n_4,temp_iphc10__64_carry__2_n_5,temp_iphc10__64_carry__2_n_6,temp_iphc10__64_carry__2_n_7}),
        .S({temp_iphc10__64_carry__2_i_1_n_0,temp_iphc10__64_carry__2_i_2_n_0,id_counter__0[13:12]}));
  LUT2 #(
    .INIT(4'h9)) 
    temp_iphc10__64_carry__2_i_1
       (.I0(id_counter__0[14]),
        .I1(id_counter__0[15]),
        .O(temp_iphc10__64_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    temp_iphc10__64_carry__2_i_2
       (.I0(id_counter__0[14]),
        .O(temp_iphc10__64_carry__2_i_2_n_0));
  CARRY4 temp_iphc10__64_carry__3
       (.CI(temp_iphc10__64_carry__2_n_0),
        .CO({NLW_temp_iphc10__64_carry__3_CO_UNCONNECTED[3:2],temp_iphc10__64_carry__3_n_2,NLW_temp_iphc10__64_carry__3_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_temp_iphc10__64_carry__3_O_UNCONNECTED[3:1],temp_iphc10__64_carry__3_n_7}),
        .S({1'b0,1'b0,1'b1,id_counter__0[15]}));
  LUT2 #(
    .INIT(4'h8)) 
    temp_iphc10__64_carry_i_1
       (.I0(id_counter__0[2]),
        .I1(ip[2]),
        .O(temp_iphc10__64_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    temp_iphc10__64_carry_i_2
       (.I0(id_counter__0[1]),
        .I1(ip[1]),
        .O(temp_iphc10__64_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    temp_iphc10__64_carry_i_3
       (.I0(ip[0]),
        .I1(id_counter__0[0]),
        .O(temp_iphc10__64_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h7887)) 
    temp_iphc10__64_carry_i_4
       (.I0(ip[2]),
        .I1(id_counter__0[2]),
        .I2(ip[3]),
        .I3(id_counter__0[3]),
        .O(temp_iphc10__64_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    temp_iphc10__64_carry_i_5
       (.I0(ip[1]),
        .I1(id_counter__0[1]),
        .I2(ip[2]),
        .I3(id_counter__0[2]),
        .O(temp_iphc10__64_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    temp_iphc10__64_carry_i_6
       (.I0(id_counter__0[0]),
        .I1(ip[0]),
        .I2(ip[1]),
        .I3(id_counter__0[1]),
        .O(temp_iphc10__64_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    temp_iphc10__64_carry_i_7
       (.I0(ip[0]),
        .I1(id_counter__0[0]),
        .O(temp_iphc10__64_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \temp_iphc1[0]_i_1 
       (.I0(temp_iphc10__0_carry_n_7),
        .I1(temp_iphc10__64_carry_n_7),
        .O(\temp_iphc1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hE11E)) 
    \temp_iphc1[1]_i_1 
       (.I0(temp_iphc10__0_carry_n_7),
        .I1(temp_iphc10__64_carry_n_7),
        .I2(temp_iphc10__0_carry_n_6),
        .I3(temp_iphc10__64_carry_n_6),
        .O(\temp_iphc1[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \temp_iphc1[23]_i_1 
       (.I0(tx_ready),
        .I1(id_counter121_out),
        .O(\temp_iphc1[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_iphc1[23]_i_2 
       (.I0(temp_iphc1),
        .I1(ip_header_calc_done),
        .O(\temp_iphc1[23]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(\temp_iphc1[0]_i_1_n_0 ),
        .Q(\temp_iphc1_reg_n_0_[0] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[10] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__1_n_6),
        .Q(\temp_iphc1_reg_n_0_[10] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[11] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__1_n_5),
        .Q(\temp_iphc1_reg_n_0_[11] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[12] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__1_n_4),
        .Q(\temp_iphc1_reg_n_0_[12] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[13] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__2_n_7),
        .Q(\temp_iphc1_reg_n_0_[13] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[14] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__2_n_6),
        .Q(\temp_iphc1_reg_n_0_[14] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[15] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__2_n_5),
        .Q(\temp_iphc1_reg_n_0_[15] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[16] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__2_n_4),
        .Q(\temp_iphc1_reg_n_0_[16] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[17] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__3_n_7),
        .Q(\temp_iphc1_reg_n_0_[17] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[18] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__3_n_6),
        .Q(\temp_iphc1_reg_n_0_[18] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[19] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__3_n_5),
        .Q(\temp_iphc1_reg_n_0_[19] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(\temp_iphc1[1]_i_1_n_0 ),
        .Q(\temp_iphc1_reg_n_0_[1] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[20] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__3_n_4),
        .Q(\temp_iphc1_reg_n_0_[20] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[21] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__4_n_7),
        .Q(\temp_iphc1_reg_n_0_[21] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[22] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__4_n_6),
        .Q(\temp_iphc1_reg_n_0_[22] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[23] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__4_n_5),
        .Q(\temp_iphc1_reg_n_0_[23] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry_n_6),
        .Q(\temp_iphc1_reg_n_0_[2] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry_n_5),
        .Q(\temp_iphc1_reg_n_0_[3] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry_n_4),
        .Q(\temp_iphc1_reg_n_0_[4] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__0_n_7),
        .Q(\temp_iphc1_reg_n_0_[5] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__0_n_6),
        .Q(\temp_iphc1_reg_n_0_[6] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__0_n_5),
        .Q(\temp_iphc1_reg_n_0_[7] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[8] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__0_n_4),
        .Q(\temp_iphc1_reg_n_0_[8] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc1_reg[9] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc1[23]_i_2_n_0 ),
        .D(temp_iphc10__110_carry__1_n_7),
        .Q(\temp_iphc1_reg_n_0_[9] ),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[0]_i_1 
       (.I0(L[0]),
        .O(\not [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[10]_i_1 
       (.I0(L[10]),
        .O(\not [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[11]_i_1 
       (.I0(L[11]),
        .O(\not [11]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[12]_i_1 
       (.I0(L[12]),
        .O(\not [12]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[13]_i_1 
       (.I0(L[13]),
        .O(\not [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[14]_i_1 
       (.I0(L[14]),
        .O(\not [14]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_iphc2[15]_i_1 
       (.I0(temp_iphc2),
        .I1(ip_header_calc_done),
        .O(\temp_iphc2[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[15]_i_2 
       (.I0(L[15]),
        .O(\not [15]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[1]_i_1 
       (.I0(L[1]),
        .O(\not [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[2]_i_1 
       (.I0(L[2]),
        .O(\not [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[3]_i_1 
       (.I0(L[3]),
        .O(\not [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[4]_i_1 
       (.I0(L[4]),
        .O(\not [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[5]_i_1 
       (.I0(L[5]),
        .O(\not [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[6]_i_1 
       (.I0(L[6]),
        .O(\not [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[7]_i_1 
       (.I0(L[7]),
        .O(\not [7]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[8]_i_1 
       (.I0(L[8]),
        .O(\not [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_iphc2[9]_i_1 
       (.I0(L[9]),
        .O(\not [9]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [0]),
        .Q(temp_iphc2__0[0]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[10] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [10]),
        .Q(temp_iphc2__0[10]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[11] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [11]),
        .Q(temp_iphc2__0[11]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[12] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [12]),
        .Q(temp_iphc2__0[12]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[13] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [13]),
        .Q(temp_iphc2__0[13]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[14] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [14]),
        .Q(temp_iphc2__0[14]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[15] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [15]),
        .Q(temp_iphc2__0[15]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [1]),
        .Q(temp_iphc2__0[1]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [2]),
        .Q(temp_iphc2__0[2]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [3]),
        .Q(temp_iphc2__0[3]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [4]),
        .Q(temp_iphc2__0[4]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [5]),
        .Q(temp_iphc2__0[5]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [6]),
        .Q(temp_iphc2__0[6]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [7]),
        .Q(temp_iphc2__0[7]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[8] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [8]),
        .Q(temp_iphc2__0[8]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \temp_iphc2_reg[9] 
       (.C(b_clk50mhz_shift),
        .CE(\temp_iphc2[15]_i_1_n_0 ),
        .D(\not [9]),
        .Q(temp_iphc2__0[9]),
        .R(\temp_iphc1[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tx_data_valid_i_1
       (.I0(udp_send_data_valid17_out),
        .I1(db_sw),
        .I2(E),
        .O(db_sw_reg));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx_done_i_1
       (.I0(txen_i_2_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .O(tx_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    tx_done_reg
       (.C(b_clk50mhz_shift),
        .CE(eth_rstn),
        .D(tx_done_i_1_n_0),
        .Q(tx_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    tx_ready_i_1
       (.I0(arp_reply_reg_n_0),
        .I1(tx_done),
        .O(eth_type118_out));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    tx_ready_i_2
       (.I0(id_counter121_out),
        .I1(tx_done),
        .O(eth_type1));
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    tx_ready_reg
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(eth_type1),
        .Q(tx_ready),
        .S(eth_type118_out));
  CARRY4 \txd1_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\NLW_txd1_inferred__4/i__carry_CO_UNCONNECTED [3],\txd1_inferred__4/i__carry_n_1 ,\txd1_inferred__4/i__carry_n_2 ,\txd1_inferred__4/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i__carry_i_1__0_n_0,i__carry_i_2__1_n_0,1'b0}),
        .O(txd1),
        .S({i__carry_i_3__2_n_0,i__carry_i_4__2_n_0,i__carry_i_5__2_n_0,i__carry_i_6__2_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \txd[0]_i_11 
       (.I0(\byte_count_reg_n_0_[5] ),
        .I1(\byte_count_reg_n_0_[6] ),
        .O(\txd[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \txd[0]_i_12 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[8] ),
        .I4(\byte_count_reg_n_0_[9] ),
        .I5(\byte_count_reg_n_0_[10] ),
        .O(\txd[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000FEEEEEEEE)) 
    \txd[0]_i_13 
       (.I0(\txd[0]_i_30_n_0 ),
        .I1(\txd[0]_i_31_n_0 ),
        .I2(\txd[0]_i_32_n_0 ),
        .I3(\bit_count_reg_n_0_[0] ),
        .I4(\txd[0]_i_33_n_0 ),
        .I5(\txd[1]_i_20_n_0 ),
        .O(\txd[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000F0F03000A0A)) 
    \txd[0]_i_14 
       (.I0(tx_ready),
        .I1(\bit_count_reg_n_0_[3] ),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(\txd[0]_i_34_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[0] ),
        .O(\txd[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h2EEE0000FFFFFFFF)) 
    \txd[0]_i_15 
       (.I0(\txd[0]_i_35_n_0 ),
        .I1(bit_count223_in),
        .I2(i__carry_i_9__0_n_0),
        .I3(crc_calculator_n_2),
        .I4(\state_reg_n_0_[0] ),
        .I5(\byte_count[10]_i_9__0_n_0 ),
        .O(\txd[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0101015151515151)) 
    \txd[0]_i_16 
       (.I0(txen_i_3_n_0),
        .I1(\txd_reg[0]_i_37_n_0 ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\txd[0]_i_38_n_0 ),
        .I5(\txd[0]_i_39_n_0 ),
        .O(\txd[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1F110000)) 
    \txd[0]_i_17 
       (.I0(\txd[0]_i_40_n_0 ),
        .I1(\txd[0]_i_41_n_0 ),
        .I2(\txd[0]_i_42_n_0 ),
        .I3(\txd[0]_i_43_n_0 ),
        .I4(\txd[0]_i_44_n_0 ),
        .I5(\txd[0]_i_45_n_0 ),
        .O(\txd[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_20 
       (.I0(\dest_mac_reg_n_0_[26] ),
        .I1(\dest_mac_reg_n_0_[10] ),
        .I2(\txd_reg[0]_i_9_n_6 ),
        .I3(\dest_mac_reg_n_0_[18] ),
        .I4(\txd_reg[0]_i_9_n_5 ),
        .I5(\dest_mac_reg_n_0_[2] ),
        .O(\txd[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_21 
       (.I0(\dest_mac_reg_n_0_[30] ),
        .I1(\dest_mac_reg_n_0_[14] ),
        .I2(\txd_reg[0]_i_9_n_6 ),
        .I3(\dest_mac_reg_n_0_[22] ),
        .I4(\txd_reg[0]_i_9_n_5 ),
        .I5(\dest_mac_reg_n_0_[6] ),
        .O(\txd[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_22 
       (.I0(\dest_mac_reg_n_0_[28] ),
        .I1(\dest_mac_reg_n_0_[12] ),
        .I2(\txd_reg[0]_i_9_n_6 ),
        .I3(\dest_mac_reg_n_0_[20] ),
        .I4(\txd_reg[0]_i_9_n_5 ),
        .I5(\dest_mac_reg_n_0_[4] ),
        .O(\txd[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_23 
       (.I0(\dest_mac_reg_n_0_[24] ),
        .I1(\dest_mac_reg_n_0_[8] ),
        .I2(\txd_reg[0]_i_9_n_6 ),
        .I3(\dest_mac_reg_n_0_[16] ),
        .I4(\txd_reg[0]_i_9_n_5 ),
        .I5(\dest_mac_reg_n_0_[0] ),
        .O(\txd[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txd[0]_i_24 
       (.I0(\byte_count_reg_n_0_[0] ),
        .O(\txd[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \txd[0]_i_25 
       (.I0(\byte_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .O(\txd[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \txd[0]_i_26 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\bit_count_reg_n_0_[3] ),
        .O(\txd[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \txd[0]_i_27 
       (.I0(\byte_count_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[2] ),
        .O(\txd[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h000F5353F0FF5353)) 
    \txd[0]_i_28 
       (.I0(\dest_mac_reg_n_0_[40] ),
        .I1(\dest_mac_reg_n_0_[32] ),
        .I2(\txd_reg[0]_i_9_n_6 ),
        .I3(\dest_mac_reg_n_0_[36] ),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(\dest_mac_reg_n_0_[44] ),
        .O(\txd[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h000F5353F0FF5353)) 
    \txd[0]_i_29 
       (.I0(\dest_mac_reg_n_0_[42] ),
        .I1(\dest_mac_reg_n_0_[34] ),
        .I2(\txd_reg[0]_i_9_n_6 ),
        .I3(\dest_mac_reg_n_0_[38] ),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(\dest_mac_reg_n_0_[46] ),
        .O(\txd[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \txd[0]_i_3 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .O(\txd[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7333733353007333)) 
    \txd[0]_i_30 
       (.I0(\txd[1]_i_24_n_0 ),
        .I1(\txd[0]_i_49_n_0 ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[1] ),
        .I4(byte0),
        .I5(\bit_count_reg_n_0_[2] ),
        .O(\txd[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    \txd[0]_i_31 
       (.I0(\txd[0]_i_49_n_0 ),
        .I1(\txd_reg[1]_i_72_n_5 ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\txd_reg[0]_i_9_n_7 ),
        .I4(eth_type[1]),
        .I5(\txd_reg[1]_i_72_n_6 ),
        .O(\txd[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00CC003300FFCCB8)) 
    \txd[0]_i_32 
       (.I0(ip[4]),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(ip[0]),
        .I3(\txd_reg[1]_i_38_n_4 ),
        .I4(\txd_reg[1]_i_38_n_6 ),
        .I5(\txd_reg[1]_i_38_n_5 ),
        .O(\txd[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8800AAAAAA02)) 
    \txd[0]_i_33 
       (.I0(\bit_count_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(ip[2]),
        .I3(\txd_reg[1]_i_38_n_5 ),
        .I4(\txd_reg[1]_i_38_n_4 ),
        .I5(\txd_reg[1]_i_38_n_6 ),
        .O(\txd[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_34 
       (.I0(\dest_mac_reg_n_0_[46] ),
        .I1(\dest_mac_reg_n_0_[44] ),
        .I2(\bit_count_reg_n_0_[1] ),
        .I3(\dest_mac_reg_n_0_[42] ),
        .I4(\bit_count_reg_n_0_[0] ),
        .I5(\dest_mac_reg_n_0_[40] ),
        .O(\txd[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \txd[0]_i_35 
       (.I0(\txd[0]_i_50_n_0 ),
        .I1(\txd[0]_i_51_n_0 ),
        .I2(\txd[0]_i_52_n_0 ),
        .I3(\bit_count_reg_n_0_[0] ),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(\txd[0]_i_53_n_0 ),
        .O(\txd[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF2FEF3F3F2FEFFFF)) 
    \txd[0]_i_38 
       (.I0(\txd[0]_i_58_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(\txd[0]_i_59_n_0 ),
        .I4(\byte_count_reg_n_0_[0] ),
        .I5(\txd[0]_i_60_n_0 ),
        .O(\txd[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFF77F377FF77FF77)) 
    \txd[0]_i_39 
       (.I0(\txd[0]_i_61_n_0 ),
        .I1(\byte_count_reg_n_0_[2] ),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\txd[0]_i_62_n_0 ),
        .I5(\txd[0]_i_63_n_0 ),
        .O(\txd[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFBFBFBAB)) 
    \txd[0]_i_4 
       (.I0(\txd[1]_i_24_n_0 ),
        .I1(\txd[0]_i_8_n_0 ),
        .I2(\txd_reg[0]_i_9_n_4 ),
        .I3(\txd_reg[0]_i_10_n_0 ),
        .I4(\txd_reg[0]_i_9_n_5 ),
        .O(\txd[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEFEEEFEE)) 
    \txd[0]_i_40 
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\txd[0]_i_64_n_0 ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\bit_count[3]_i_7_n_0 ),
        .I5(\txd[0]_i_65_n_0 ),
        .O(\txd[0]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h000000FD)) 
    \txd[0]_i_41 
       (.I0(\txd[0]_i_66_n_0 ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\txd[0]_i_67_n_0 ),
        .O(\txd[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \txd[0]_i_42 
       (.I0(\txd[0]_i_68_n_0 ),
        .I1(\txd[0]_i_69_n_0 ),
        .I2(\txd[0]_i_70_n_0 ),
        .I3(\byte_count_reg_n_0_[0] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\txd[0]_i_71_n_0 ),
        .O(\txd[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \txd[0]_i_43 
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .O(\txd[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \txd[0]_i_44 
       (.I0(\byte_count_reg_n_0_[4] ),
        .I1(\byte_count_reg_n_0_[8] ),
        .I2(\byte_count_reg_n_0_[7] ),
        .I3(\byte_count_reg_n_0_[6] ),
        .I4(\byte_count_reg_n_0_[5] ),
        .I5(txen_i_4_n_0),
        .O(\txd[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \txd[0]_i_45 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\txd[0]_i_35_n_0 ),
        .I2(\byte_count[4]_i_5_n_0 ),
        .I3(\state[1]_i_5__1_n_0 ),
        .O(\txd[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \txd[0]_i_49 
       (.I0(\state[2]_i_7__0_n_0 ),
        .I1(\state[0]_i_9__0_n_0 ),
        .I2(\txd[0]_i_11_n_0 ),
        .I3(\byte_count_reg_n_0_[4] ),
        .I4(i__carry_i_12_n_0),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(\txd[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \txd[0]_i_5 
       (.I0(\byte_count[10]_i_17__0_n_0 ),
        .I1(\byte_count_reg_n_0_[4] ),
        .I2(\txd[0]_i_11_n_0 ),
        .I3(\byte_count_reg_n_0_[7] ),
        .I4(\txd[0]_i_12_n_0 ),
        .I5(\txd[0]_i_13_n_0 ),
        .O(\txd[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_50 
       (.I0(fifo_read_data[0]),
        .I1(fifo_read_data[16]),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(fifo_read_data[8]),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(fifo_read_data[24]),
        .O(\txd[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_51 
       (.I0(fifo_read_data[4]),
        .I1(fifo_read_data[20]),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(fifo_read_data[12]),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(fifo_read_data[28]),
        .O(\txd[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_52 
       (.I0(fifo_read_data[6]),
        .I1(fifo_read_data[22]),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(fifo_read_data[14]),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(fifo_read_data[30]),
        .O(\txd[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_53 
       (.I0(fifo_read_data[2]),
        .I1(fifo_read_data[18]),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(fifo_read_data[10]),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(fifo_read_data[26]),
        .O(\txd[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \txd[0]_i_56 
       (.I0(\txd[0]_i_80_n_0 ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(\txd[0]_i_81_n_0 ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\txd[0]_i_82_n_0 ),
        .O(\txd[0]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hFAFBFFFB)) 
    \txd[0]_i_57 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\txd[0]_i_83_n_0 ),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[0] ),
        .I4(\txd[0]_i_84_n_0 ),
        .O(\txd[0]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \txd[0]_i_58 
       (.I0(byte12),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\byte8_reg_n_0_[7] ),
        .O(\txd[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_59 
       (.I0(byte11[6]),
        .I1(byte11[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte11[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte11[0]),
        .O(\txd[0]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \txd[0]_i_6 
       (.I0(\state[0]_i_2_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\txd[0]_i_14_n_0 ),
        .O(\txd[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_60 
       (.I0(byte10[6]),
        .I1(byte10[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte10[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte10[0]),
        .O(\txd[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h2323232020232020)) 
    \txd[0]_i_61 
       (.I0(\txd[0]_i_85_n_0 ),
        .I1(\bit_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[0] ),
        .I3(\byte_count[10]_i_14__0_n_0 ),
        .I4(byte9),
        .I5(byte12),
        .O(\txd[0]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00003DFD)) 
    \txd[0]_i_62 
       (.I0(\byte8_reg_n_0_[7] ),
        .I1(\bit_count_reg_n_0_[0] ),
        .I2(\bit_count_reg_n_0_[1] ),
        .I3(byte9),
        .I4(\byte_count_reg_n_0_[0] ),
        .O(\txd[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FAFAFFF0FCFCF)) 
    \txd[0]_i_63 
       (.I0(byte15[4]),
        .I1(byte15[0]),
        .I2(\byte_count_reg_n_0_[0] ),
        .I3(byte15[2]),
        .I4(\bit_count_reg_n_0_[0] ),
        .I5(\bit_count_reg_n_0_[1] ),
        .O(\txd[0]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \txd[0]_i_64 
       (.I0(\txd[0]_i_86_n_0 ),
        .I1(\txd[0]_i_87_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[0] ),
        .I4(\txd[0]_i_88_n_0 ),
        .O(\txd[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_65 
       (.I0(byte20[6]),
        .I1(byte20[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte20[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte20[0]),
        .O(\txd[0]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_66 
       (.I0(byte16[6]),
        .I1(byte16[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte16[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte16[0]),
        .O(\txd[0]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \txd[0]_i_67 
       (.I0(\txd[0]_i_89_n_0 ),
        .I1(\txd[0]_i_90_n_0 ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[0] ),
        .I4(\txd[0]_i_91_n_0 ),
        .O(\txd[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_68 
       (.I0(byte25[6]),
        .I1(byte25[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte25[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte25[0]),
        .O(\txd[0]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_69 
       (.I0(byte26[6]),
        .I1(byte26[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte26[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte26[0]),
        .O(\txd[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_70 
       (.I0(byte24[6]),
        .I1(byte24[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte24[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte24[0]),
        .O(\txd[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_71 
       (.I0(byte27[6]),
        .I1(byte27[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte27[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte27[0]),
        .O(\txd[0]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hCCAACCAAF0FFF000)) 
    \txd[0]_i_8 
       (.I0(\txd[0]_i_20_n_0 ),
        .I1(\txd[0]_i_21_n_0 ),
        .I2(\txd[0]_i_22_n_0 ),
        .I3(\bit_count_reg_n_0_[1] ),
        .I4(\txd[0]_i_23_n_0 ),
        .I5(\bit_count_reg_n_0_[0] ),
        .O(\txd[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \txd[0]_i_80 
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(byte3[4]),
        .I2(\bit_count_reg_n_0_[1] ),
        .I3(\bit_count_reg_n_0_[0] ),
        .I4(byte3[2]),
        .I5(byte3[6]),
        .O(\txd[0]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_81 
       (.I0(\byte2_reg_n_0_[6] ),
        .I1(\byte2_reg_n_0_[2] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\byte2_reg_n_0_[4] ),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(\byte2_reg_n_0_[0] ),
        .O(\txd[0]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFC4FFF7)) 
    \txd[0]_i_82 
       (.I0(byte9),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[1] ),
        .I4(byte0),
        .I5(\bit_count_reg_n_0_[2] ),
        .O(\txd[0]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_83 
       (.I0(byte4[6]),
        .I1(byte4[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte4[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte4[0]),
        .O(\txd[0]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_84 
       (.I0(\byte5_reg_n_0_[6] ),
        .I1(\byte5_reg_n_0_[2] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\byte5_reg_n_0_[4] ),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(\byte5_reg_n_0_[0] ),
        .O(\txd[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_85 
       (.I0(byte9),
        .I1(byte13[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte13[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte13[0]),
        .O(\txd[0]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_86 
       (.I0(byte21[6]),
        .I1(byte21[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte21[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte21[0]),
        .O(\txd[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_87 
       (.I0(byte22[6]),
        .I1(byte22[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte22[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte22[0]),
        .O(\txd[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_88 
       (.I0(byte23[6]),
        .I1(byte23[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte23[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte23[0]),
        .O(\txd[0]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_89 
       (.I0(byte17[6]),
        .I1(byte17[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte17[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte17[0]),
        .O(\txd[0]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_90 
       (.I0(\byte18_reg_n_0_[6] ),
        .I1(\byte18_reg_n_0_[2] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\byte18_reg_n_0_[4] ),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(\byte18_reg_n_0_[0] ),
        .O(\txd[0]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[0]_i_91 
       (.I0(byte19[6]),
        .I1(byte19[2]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte19[4]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte19[0]),
        .O(\txd[0]_i_91_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \txd[1]_i_1 
       (.I0(txd0),
        .I1(eth_txd[1]),
        .I2(\txd[1]_i_3_n_0 ),
        .O(\txd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEAEAE)) 
    \txd[1]_i_10 
       (.I0(txen_i_3_n_0),
        .I1(\txd_reg[1]_i_26_n_0 ),
        .I2(\byte_count_reg_n_0_[3] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\txd[1]_i_27_n_0 ),
        .I5(\txd[1]_i_28_n_0 ),
        .O(\txd[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \txd[1]_i_100 
       (.I0(\byte_count_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[2] ),
        .O(\txd[1]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEEFFF0FFEE)) 
    \txd[1]_i_11 
       (.I0(\txd[1]_i_29_n_0 ),
        .I1(\txd[1]_i_30_n_0 ),
        .I2(\txd[1]_i_31_n_0 ),
        .I3(\bit_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(\byte_count_reg_n_0_[2] ),
        .O(\txd[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \txd[1]_i_12 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\txd[1]_i_32_n_0 ),
        .I2(\byte_count[4]_i_5_n_0 ),
        .I3(\state[1]_i_5__1_n_0 ),
        .O(\txd[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h2EEE0000FFFFFFFF)) 
    \txd[1]_i_13 
       (.I0(\txd[1]_i_32_n_0 ),
        .I1(bit_count223_in),
        .I2(i__carry_i_9__0_n_0),
        .I3(crc_calculator_n_1),
        .I4(\state_reg_n_0_[0] ),
        .I5(\byte_count[10]_i_9__0_n_0 ),
        .O(\txd[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \txd[1]_i_15 
       (.I0(txd1[5]),
        .I1(\state[2]_i_7__0_n_0 ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\byte_count_reg_n_0_[3] ),
        .I5(txen_i_3_n_0),
        .O(\txd[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFEFE8E8F)) 
    \txd[1]_i_18 
       (.I0(\bit_count_reg_n_0_[1] ),
        .I1(\txd_reg[1]_i_38_n_5 ),
        .I2(\txd_reg[1]_i_38_n_6 ),
        .I3(ip[3]),
        .I4(\txd_reg[1]_i_38_n_4 ),
        .O(\txd[1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFF55FF45)) 
    \txd[1]_i_19 
       (.I0(\txd_reg[1]_i_38_n_6 ),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(ip[1]),
        .I3(\txd_reg[1]_i_38_n_4 ),
        .I4(\txd_reg[1]_i_38_n_5 ),
        .O(\txd[1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \txd[1]_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\txd[1]_i_4_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\bit_count_reg[3]_i_4_n_0 ),
        .I4(eth_rstn),
        .O(txd0));
  LUT6 #(
    .INIT(64'h0000000000001404)) 
    \txd[1]_i_20 
       (.I0(txen_i_3_n_0),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(\bit_count_reg_n_0_[2] ),
        .O(\txd[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000073300000000)) 
    \txd[1]_i_21 
       (.I0(\txd[1]_i_39_n_0 ),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(txen_i_3_n_0),
        .I5(\state[2]_i_7__0_n_0 ),
        .O(\txd[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \txd[1]_i_24 
       (.I0(\state[2]_i_7__0_n_0 ),
        .I1(\state[0]_i_9__0_n_0 ),
        .I2(\byte_count_reg_n_0_[5] ),
        .I3(\byte_count_reg_n_0_[6] ),
        .I4(\byte_count_reg_n_0_[4] ),
        .I5(\txd[1]_i_44_n_0 ),
        .O(\txd[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \txd[1]_i_25 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state[2]_i_7__0_n_0 ),
        .I3(\byte_count[10]_i_14__0_n_0 ),
        .I4(\state[0]_i_6__0_n_0 ),
        .I5(\txd[1]_i_45_n_0 ),
        .O(\txd[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFDDDFFF)) 
    \txd[1]_i_27 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\bit_count_reg_n_0_[2] ),
        .I2(\txd[1]_i_48_n_0 ),
        .I3(\byte_count_reg_n_0_[0] ),
        .I4(\txd[1]_i_49_n_0 ),
        .I5(\txd[1]_i_50_n_0 ),
        .O(\txd[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2FFFFFF00FFFF)) 
    \txd[1]_i_28 
       (.I0(\txd[1]_i_51_n_0 ),
        .I1(\txd[1]_i_52_n_0 ),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(\txd[1]_i_53_n_0 ),
        .I4(\byte_count_reg_n_0_[2] ),
        .I5(\byte_count_reg_n_0_[1] ),
        .O(\txd[1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h0000F700)) 
    \txd[1]_i_29 
       (.I0(\txd[1]_i_54_n_0 ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\byte_count_reg_n_0_[1] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\txd[1]_i_55_n_0 ),
        .O(\txd[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFEEEFEFEFEF)) 
    \txd[1]_i_3 
       (.I0(\txd[1]_i_5_n_0 ),
        .I1(crc_calculator_n_0),
        .I2(\state_reg_n_0_[2] ),
        .I3(\txd[1]_i_7_n_0 ),
        .I4(\txd[1]_i_8_n_0 ),
        .I5(\txd[1]_i_9_n_0 ),
        .O(\txd[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000F7)) 
    \txd[1]_i_30 
       (.I0(\txd[1]_i_56_n_0 ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[0] ),
        .I3(\byte_count_reg_n_0_[2] ),
        .I4(\txd[1]_i_57_n_0 ),
        .O(\txd[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \txd[1]_i_31 
       (.I0(\txd[1]_i_58_n_0 ),
        .I1(\txd[1]_i_59_n_0 ),
        .I2(\txd[1]_i_60_n_0 ),
        .I3(\byte_count_reg_n_0_[0] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\txd[1]_i_61_n_0 ),
        .O(\txd[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \txd[1]_i_32 
       (.I0(\txd[1]_i_62_n_0 ),
        .I1(\txd[1]_i_63_n_0 ),
        .I2(\txd[1]_i_64_n_0 ),
        .I3(\bit_count_reg_n_0_[0] ),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(\txd[1]_i_65_n_0 ),
        .O(\txd[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFFEFFFFFFFEF)) 
    \txd[1]_i_39 
       (.I0(\txd_reg[1]_i_72_n_5 ),
        .I1(\txd_reg[1]_i_72_n_6 ),
        .I2(eth_type[1]),
        .I3(\txd_reg[0]_i_9_n_7 ),
        .I4(\bit_count_reg_n_0_[0] ),
        .I5(eth_type[11]),
        .O(\txd[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFC8800000000)) 
    \txd[1]_i_4 
       (.I0(txen_i_2_n_0),
        .I1(\state_reg_n_0_[0] ),
        .I2(bit_count233_in),
        .I3(\state[2]_i_7__0_n_0 ),
        .I4(\bit_count0_inferred__0/i__carry__0_n_2 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\txd[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \txd[1]_i_44 
       (.I0(\byte_count_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .O(\txd[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_45 
       (.I0(\dest_mac_reg_n_0_[47] ),
        .I1(\dest_mac_reg_n_0_[45] ),
        .I2(\bit_count_reg_n_0_[1] ),
        .I3(\dest_mac_reg_n_0_[43] ),
        .I4(\bit_count_reg_n_0_[0] ),
        .I5(\dest_mac_reg_n_0_[41] ),
        .O(\txd[1]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hFD0DFFFF)) 
    \txd[1]_i_46 
       (.I0(\txd[1]_i_81_n_0 ),
        .I1(\bit_count_reg_n_0_[2] ),
        .I2(\byte_count_reg_n_0_[0] ),
        .I3(\txd[1]_i_82_n_0 ),
        .I4(\byte_count_reg_n_0_[1] ),
        .O(\txd[1]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF1FFFD)) 
    \txd[1]_i_47 
       (.I0(\txd[1]_i_83_n_0 ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\txd[1]_i_84_n_0 ),
        .I5(\txd[1]_i_85_n_0 ),
        .O(\txd[1]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_48 
       (.I0(byte11[7]),
        .I1(byte11[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte11[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte11[1]),
        .O(\txd[1]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_49 
       (.I0(byte10[7]),
        .I1(byte10[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte10[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte10[1]),
        .O(\txd[1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5575)) 
    \txd[1]_i_5 
       (.I0(\txd[1]_i_10_n_0 ),
        .I1(\txd[1]_i_11_n_0 ),
        .I2(\byte_count_reg_n_0_[4] ),
        .I3(\bit_count[3]_i_8_n_0 ),
        .I4(\txd[1]_i_12_n_0 ),
        .I5(\txd[1]_i_13_n_0 ),
        .O(\txd[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \txd[1]_i_50 
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(\byte_count[10]_i_14__0_n_0 ),
        .I2(\byte8_reg_n_0_[7] ),
        .I3(\byte_count_reg_n_0_[0] ),
        .I4(\byte_count_reg_n_0_[1] ),
        .I5(\txd[1]_i_86_n_0 ),
        .O(\txd[1]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \txd[1]_i_51 
       (.I0(byte9),
        .I1(\bit_count_reg_n_0_[0] ),
        .I2(\bit_count_reg_n_0_[1] ),
        .O(\txd[1]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h08AA08A0080A0800)) 
    \txd[1]_i_52 
       (.I0(\byte_count_reg_n_0_[0] ),
        .I1(byte15[3]),
        .I2(\bit_count_reg_n_0_[1] ),
        .I3(\bit_count_reg_n_0_[0] ),
        .I4(byte15[1]),
        .I5(byte12),
        .O(\txd[1]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF1BFFFFFF1B)) 
    \txd[1]_i_53 
       (.I0(\byte_count[10]_i_14__0_n_0 ),
        .I1(byte9),
        .I2(byte12),
        .I3(\bit_count_reg_n_0_[2] ),
        .I4(\byte_count_reg_n_0_[0] ),
        .I5(\txd[1]_i_87_n_0 ),
        .O(\txd[1]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_54 
       (.I0(byte21[7]),
        .I1(byte21[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte21[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte21[1]),
        .O(\txd[1]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFA0C0A0C)) 
    \txd[1]_i_55 
       (.I0(\txd[1]_i_88_n_0 ),
        .I1(\txd[1]_i_89_n_0 ),
        .I2(\byte_count_reg_n_0_[0] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\txd[1]_i_90_n_0 ),
        .O(\txd[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_56 
       (.I0(\byte18_reg_n_0_[7] ),
        .I1(\byte18_reg_n_0_[3] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\byte18_reg_n_0_[5] ),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(\byte18_reg_n_0_[1] ),
        .O(\txd[1]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hF0AC00AC)) 
    \txd[1]_i_57 
       (.I0(\txd[1]_i_91_n_0 ),
        .I1(\txd[1]_i_92_n_0 ),
        .I2(\byte_count_reg_n_0_[0] ),
        .I3(\byte_count_reg_n_0_[1] ),
        .I4(\txd[1]_i_93_n_0 ),
        .O(\txd[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_58 
       (.I0(byte26[7]),
        .I1(byte26[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte26[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte26[1]),
        .O(\txd[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_59 
       (.I0(byte25[7]),
        .I1(byte25[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte25[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte25[1]),
        .O(\txd[1]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_60 
       (.I0(byte24[7]),
        .I1(byte24[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte24[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte24[1]),
        .O(\txd[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_61 
       (.I0(byte27[7]),
        .I1(byte27[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte27[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte27[1]),
        .O(\txd[1]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_62 
       (.I0(fifo_read_data[1]),
        .I1(fifo_read_data[17]),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(fifo_read_data[9]),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(fifo_read_data[25]),
        .O(\txd[1]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_63 
       (.I0(fifo_read_data[5]),
        .I1(fifo_read_data[21]),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(fifo_read_data[13]),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(fifo_read_data[29]),
        .O(\txd[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_64 
       (.I0(fifo_read_data[7]),
        .I1(fifo_read_data[23]),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(fifo_read_data[15]),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(fifo_read_data[31]),
        .O(\txd[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_65 
       (.I0(fifo_read_data[3]),
        .I1(fifo_read_data[19]),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(fifo_read_data[11]),
        .I4(\bit_count_reg_n_0_[3] ),
        .I5(fifo_read_data[27]),
        .O(\txd[1]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txd[1]_i_68 
       (.I0(\byte_count_reg_n_0_[1] ),
        .O(\txd[1]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txd[1]_i_69 
       (.I0(\byte_count_reg_n_0_[0] ),
        .O(\txd[1]_i_69_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \txd[1]_i_7 
       (.I0(\txd[1]_i_18_n_0 ),
        .I1(\bit_count_reg_n_0_[0] ),
        .I2(\txd[1]_i_19_n_0 ),
        .I3(\txd[1]_i_20_n_0 ),
        .I4(\txd[1]_i_21_n_0 ),
        .O(\txd[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \txd[1]_i_70 
       (.I0(\bit_count_reg_n_0_[3] ),
        .I1(\byte_count_reg_n_0_[1] ),
        .O(\txd[1]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \txd[1]_i_71 
       (.I0(\byte_count_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[2] ),
        .O(\txd[1]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \txd[1]_i_73 
       (.I0(\dest_mac_reg_n_0_[19] ),
        .I1(\txd_reg[0]_i_9_n_5 ),
        .I2(\dest_mac_reg_n_0_[35] ),
        .I3(\txd_reg[0]_i_9_n_4 ),
        .I4(\dest_mac_reg_n_0_[3] ),
        .O(\txd[1]_i_73_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \txd[1]_i_74 
       (.I0(\dest_mac_reg_n_0_[27] ),
        .I1(\txd_reg[0]_i_9_n_5 ),
        .I2(\dest_mac_reg_n_0_[43] ),
        .I3(\txd_reg[0]_i_9_n_4 ),
        .I4(\dest_mac_reg_n_0_[11] ),
        .O(\txd[1]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \txd[1]_i_75 
       (.I0(\dest_mac_reg_n_0_[23] ),
        .I1(\txd_reg[0]_i_9_n_5 ),
        .I2(\dest_mac_reg_n_0_[39] ),
        .I3(\txd_reg[0]_i_9_n_4 ),
        .I4(\dest_mac_reg_n_0_[7] ),
        .O(\txd[1]_i_75_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \txd[1]_i_76 
       (.I0(\dest_mac_reg_n_0_[31] ),
        .I1(\txd_reg[0]_i_9_n_5 ),
        .I2(\dest_mac_reg_n_0_[47] ),
        .I3(\txd_reg[0]_i_9_n_4 ),
        .I4(\dest_mac_reg_n_0_[15] ),
        .O(\txd[1]_i_76_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \txd[1]_i_77 
       (.I0(\dest_mac_reg_n_0_[17] ),
        .I1(\txd_reg[0]_i_9_n_5 ),
        .I2(\dest_mac_reg_n_0_[33] ),
        .I3(\txd_reg[0]_i_9_n_4 ),
        .I4(\dest_mac_reg_n_0_[1] ),
        .O(\txd[1]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \txd[1]_i_78 
       (.I0(\dest_mac_reg_n_0_[25] ),
        .I1(\txd_reg[0]_i_9_n_5 ),
        .I2(\dest_mac_reg_n_0_[41] ),
        .I3(\txd_reg[0]_i_9_n_4 ),
        .I4(\dest_mac_reg_n_0_[9] ),
        .O(\txd[1]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \txd[1]_i_79 
       (.I0(\dest_mac_reg_n_0_[21] ),
        .I1(\txd_reg[0]_i_9_n_5 ),
        .I2(\dest_mac_reg_n_0_[37] ),
        .I3(\txd_reg[0]_i_9_n_4 ),
        .I4(\dest_mac_reg_n_0_[5] ),
        .O(\txd[1]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h0047FFFFFFFFFFFF)) 
    \txd[1]_i_8 
       (.I0(\txd_reg[1]_i_22_n_0 ),
        .I1(\bit_count_reg_n_0_[0] ),
        .I2(\txd_reg[1]_i_23_n_0 ),
        .I3(\txd[1]_i_24_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\txd[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \txd[1]_i_80 
       (.I0(\dest_mac_reg_n_0_[29] ),
        .I1(\txd_reg[0]_i_9_n_5 ),
        .I2(\dest_mac_reg_n_0_[45] ),
        .I3(\txd_reg[0]_i_9_n_4 ),
        .I4(\dest_mac_reg_n_0_[13] ),
        .O(\txd[1]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_81 
       (.I0(\byte2_reg_n_0_[7] ),
        .I1(\byte2_reg_n_0_[3] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\byte2_reg_n_0_[5] ),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(\byte2_reg_n_0_[1] ),
        .O(\txd[1]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \txd[1]_i_82 
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(byte3[5]),
        .I2(\bit_count_reg_n_0_[1] ),
        .I3(\bit_count_reg_n_0_[0] ),
        .I4(byte3[3]),
        .I5(byte3[7]),
        .O(\txd[1]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_83 
       (.I0(byte4[7]),
        .I1(byte4[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte4[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte4[1]),
        .O(\txd[1]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_84 
       (.I0(\byte5_reg_n_0_[7] ),
        .I1(\byte5_reg_n_0_[3] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\byte5_reg_n_0_[5] ),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(\byte5_reg_n_0_[1] ),
        .O(\txd[1]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \txd[1]_i_85 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(byte7),
        .I3(\bit_count_reg_n_0_[1] ),
        .I4(\bit_count_reg_n_0_[0] ),
        .I5(\bit_count_reg_n_0_[2] ),
        .O(\txd[1]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \txd[1]_i_86 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\byte_count_reg_n_0_[0] ),
        .I2(byte9),
        .I3(\bit_count_reg_n_0_[1] ),
        .I4(\bit_count_reg_n_0_[0] ),
        .I5(\bit_count_reg_n_0_[2] ),
        .O(\txd[1]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \txd[1]_i_87 
       (.I0(byte13[3]),
        .I1(byte13[1]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[1] ),
        .I4(\byte8_reg_n_0_[7] ),
        .O(\txd[1]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_88 
       (.I0(byte22[7]),
        .I1(byte22[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte22[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte22[1]),
        .O(\txd[1]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_89 
       (.I0(byte20[7]),
        .I1(byte20[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte20[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte20[1]),
        .O(\txd[1]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFFFF)) 
    \txd[1]_i_9 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state[1]_i_3__1_n_0 ),
        .I2(\bit_count_reg_n_0_[2] ),
        .I3(\bit_count_reg_n_0_[0] ),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(\txd[1]_i_25_n_0 ),
        .O(\txd[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_90 
       (.I0(byte23[7]),
        .I1(byte23[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte23[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte23[1]),
        .O(\txd[1]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_91 
       (.I0(byte17[7]),
        .I1(byte17[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte17[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte17[1]),
        .O(\txd[1]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_92 
       (.I0(byte16[7]),
        .I1(byte16[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte16[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte16[1]),
        .O(\txd[1]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \txd[1]_i_93 
       (.I0(byte19[7]),
        .I1(byte19[3]),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(byte19[5]),
        .I4(\bit_count_reg_n_0_[1] ),
        .I5(byte19[1]),
        .O(\txd[1]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txd[1]_i_98 
       (.I0(\byte_count_reg_n_0_[0] ),
        .O(\txd[1]_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \txd[1]_i_99 
       (.I0(\byte_count_reg_n_0_[1] ),
        .I1(\bit_count_reg_n_0_[3] ),
        .O(\txd[1]_i_99_n_0 ));
  FDRE \txd_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(crc_calculator_n_3),
        .Q(eth_txd[0]),
        .R(1'b0));
  MUXF7 \txd_reg[0]_i_10 
       (.I0(\txd[0]_i_28_n_0 ),
        .I1(\txd[0]_i_29_n_0 ),
        .O(\txd_reg[0]_i_10_n_0 ),
        .S(\bit_count_reg_n_0_[0] ));
  MUXF7 \txd_reg[0]_i_37 
       (.I0(\txd[0]_i_56_n_0 ),
        .I1(\txd[0]_i_57_n_0 ),
        .O(\txd_reg[0]_i_37_n_0 ),
        .S(\byte_count_reg_n_0_[2] ));
  CARRY4 \txd_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\NLW_txd_reg[0]_i_9_CO_UNCONNECTED [3],\txd_reg[0]_i_9_n_1 ,\txd_reg[0]_i_9_n_2 ,\txd_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\byte_count_reg_n_0_[1] ,\txd[0]_i_24_n_0 ,1'b0}),
        .O({\txd_reg[0]_i_9_n_4 ,\txd_reg[0]_i_9_n_5 ,\txd_reg[0]_i_9_n_6 ,\txd_reg[0]_i_9_n_7 }),
        .S({\txd[0]_i_25_n_0 ,\txd[0]_i_26_n_0 ,\txd[0]_i_27_n_0 ,\bit_count_reg_n_0_[1] }));
  FDRE \txd_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\txd[1]_i_1_n_0 ),
        .Q(eth_txd[1]),
        .R(1'b0));
  MUXF8 \txd_reg[1]_i_22 
       (.I0(\txd_reg[1]_i_40_n_0 ),
        .I1(\txd_reg[1]_i_41_n_0 ),
        .O(\txd_reg[1]_i_22_n_0 ),
        .S(\bit_count_reg_n_0_[1] ));
  MUXF8 \txd_reg[1]_i_23 
       (.I0(\txd_reg[1]_i_42_n_0 ),
        .I1(\txd_reg[1]_i_43_n_0 ),
        .O(\txd_reg[1]_i_23_n_0 ),
        .S(\bit_count_reg_n_0_[1] ));
  MUXF7 \txd_reg[1]_i_26 
       (.I0(\txd[1]_i_46_n_0 ),
        .I1(\txd[1]_i_47_n_0 ),
        .O(\txd_reg[1]_i_26_n_0 ),
        .S(\byte_count_reg_n_0_[2] ));
  CARRY4 \txd_reg[1]_i_38 
       (.CI(1'b0),
        .CO({\NLW_txd_reg[1]_i_38_CO_UNCONNECTED [3],\txd_reg[1]_i_38_n_1 ,\txd_reg[1]_i_38_n_2 ,\txd_reg[1]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\txd[1]_i_68_n_0 ,\txd[1]_i_69_n_0 ,1'b0}),
        .O({\txd_reg[1]_i_38_n_4 ,\txd_reg[1]_i_38_n_5 ,\txd_reg[1]_i_38_n_6 ,\NLW_txd_reg[1]_i_38_O_UNCONNECTED [0]}),
        .S({\byte_count_reg_n_0_[2] ,\txd[1]_i_70_n_0 ,\txd[1]_i_71_n_0 ,\bit_count_reg_n_0_[1] }));
  MUXF7 \txd_reg[1]_i_40 
       (.I0(\txd[1]_i_73_n_0 ),
        .I1(\txd[1]_i_74_n_0 ),
        .O(\txd_reg[1]_i_40_n_0 ),
        .S(\txd_reg[0]_i_9_n_6 ));
  MUXF7 \txd_reg[1]_i_41 
       (.I0(\txd[1]_i_75_n_0 ),
        .I1(\txd[1]_i_76_n_0 ),
        .O(\txd_reg[1]_i_41_n_0 ),
        .S(\txd_reg[0]_i_9_n_6 ));
  MUXF7 \txd_reg[1]_i_42 
       (.I0(\txd[1]_i_77_n_0 ),
        .I1(\txd[1]_i_78_n_0 ),
        .O(\txd_reg[1]_i_42_n_0 ),
        .S(\txd_reg[0]_i_9_n_6 ));
  MUXF7 \txd_reg[1]_i_43 
       (.I0(\txd[1]_i_79_n_0 ),
        .I1(\txd[1]_i_80_n_0 ),
        .O(\txd_reg[1]_i_43_n_0 ),
        .S(\txd_reg[0]_i_9_n_6 ));
  CARRY4 \txd_reg[1]_i_72 
       (.CI(1'b0),
        .CO({\NLW_txd_reg[1]_i_72_CO_UNCONNECTED [3:2],\txd_reg[1]_i_72_n_2 ,\txd_reg[1]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\txd[1]_i_98_n_0 ,1'b0}),
        .O({\NLW_txd_reg[1]_i_72_O_UNCONNECTED [3],\txd_reg[1]_i_72_n_5 ,\txd_reg[1]_i_72_n_6 ,\NLW_txd_reg[1]_i_72_O_UNCONNECTED [0]}),
        .S({1'b0,\txd[1]_i_99_n_0 ,\txd[1]_i_100_n_0 ,\bit_count_reg_n_0_[1] }));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h7FFF7FFC)) 
    txen_i_1
       (.I0(txen_i_2_n_0),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(tx_ready),
        .O(txen_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    txen_i_2
       (.I0(txen_i_3_n_0),
        .I1(\byte_count_reg_n_0_[3] ),
        .I2(\byte_count_reg_n_0_[2] ),
        .O(txen_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    txen_i_3
       (.I0(\byte_count_reg_n_0_[7] ),
        .I1(\byte_count_reg_n_0_[8] ),
        .I2(txen_i_4_n_0),
        .I3(\byte_count_reg_n_0_[5] ),
        .I4(\byte_count_reg_n_0_[6] ),
        .I5(\byte_count_reg_n_0_[4] ),
        .O(txen_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    txen_i_4
       (.I0(\byte_count_reg_n_0_[9] ),
        .I1(\byte_count_reg_n_0_[10] ),
        .O(txen_i_4_n_0));
  FDRE txen_reg
       (.C(b_clk50mhz_shift),
        .CE(eth_rstn),
        .D(txen_i_1_n_0),
        .Q(eth_txen),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[0] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[0]),
        .Q(\udp_checksum_reg_n_0_[0] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[10] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[10]),
        .Q(\udp_checksum_reg_n_0_[10] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[11] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[11]),
        .Q(\udp_checksum_reg_n_0_[11] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[12] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[12]),
        .Q(\udp_checksum_reg_n_0_[12] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[13] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[13]),
        .Q(\udp_checksum_reg_n_0_[13] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[14] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[14]),
        .Q(\udp_checksum_reg_n_0_[14] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[15] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[15]),
        .Q(\udp_checksum_reg_n_0_[15] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[1]),
        .Q(\udp_checksum_reg_n_0_[1] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[2]),
        .Q(\udp_checksum_reg_n_0_[2] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[3]),
        .Q(\udp_checksum_reg_n_0_[3] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[4]),
        .Q(\udp_checksum_reg_n_0_[4] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[5]),
        .Q(\udp_checksum_reg_n_0_[5] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[6]),
        .Q(\udp_checksum_reg_n_0_[6] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[7]),
        .Q(\udp_checksum_reg_n_0_[7] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[8] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[8]),
        .Q(\udp_checksum_reg_n_0_[8] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_checksum_reg[9] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(udp_packet_checksum[9]),
        .Q(\udp_checksum_reg_n_0_[9] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[10] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[8]),
        .Q(\udp_length_reg_n_0_[10] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[11] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[9]),
        .Q(\udp_length_reg_n_0_[11] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[12] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[10]),
        .Q(\udp_length_reg_n_0_[12] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[13] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[11]),
        .Q(\udp_length_reg_n_0_[13] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[14] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[12]),
        .Q(\udp_length_reg_n_0_[14] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[15] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[13]),
        .Q(\udp_length_reg_n_0_[15] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[0]),
        .Q(\udp_length_reg_n_0_[2] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[1]),
        .Q(\udp_length_reg_n_0_[3] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[2]),
        .Q(\udp_length_reg_n_0_[4] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[5] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[3]),
        .Q(\udp_length_reg_n_0_[5] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[6] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[4]),
        .Q(\udp_length_reg_n_0_[6] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[7] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[5]),
        .Q(\udp_length_reg_n_0_[7] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[8] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[6]),
        .Q(\udp_length_reg_n_0_[8] ),
        .R(tx_done));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \udp_length_reg[9] 
       (.C(b_clk50mhz_shift),
        .CE(udp_checksum),
        .D(Q[7]),
        .Q(\udp_length_reg_n_0_[9] ),
        .R(tx_done));
  LUT4 #(
    .INIT(16'h0200)) 
    udp_send_data_valid_i_4
       (.I0(tx_data_valid_reg),
        .I1(state[0]),
        .I2(state[1]),
        .I3(is_idle),
        .O(udp_send_data_valid17_out));
  LUT1 #(
    .INIT(2'h1)) 
    \zero_counter[1]_i_1__0 
       (.I0(zero_counter),
        .O(\zero_counter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \zero_counter[2]_i_1__0 
       (.I0(\data_counter_max_reg_n_0_[2] ),
        .I1(arp_reply_reg_n_0),
        .I2(tx_done),
        .I3(zero_counter),
        .O(\zero_counter[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h00006606)) 
    \zero_counter[3]_i_1__0 
       (.I0(\data_counter_max_reg_n_0_[3] ),
        .I1(\data_counter_max_reg_n_0_[2] ),
        .I2(arp_reply_reg_n_0),
        .I3(tx_done),
        .I4(zero_counter),
        .O(\zero_counter[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \zero_counter[4]_i_1__0 
       (.I0(\data_counter_max_reg_n_0_[2] ),
        .I1(\data_counter_max_reg_n_0_[3] ),
        .I2(\data_counter_max_reg_n_0_[4] ),
        .I3(zero_counter),
        .O(\zero_counter[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8F)) 
    \zero_counter[4]_i_2__0 
       (.I0(\zero_counter[4]_i_3_n_0 ),
        .I1(\data_counter_max_reg_n_0_[4] ),
        .I2(eth_type1),
        .I3(\zero_counter[4]_i_4__0_n_0 ),
        .I4(\data_counter_max_reg_n_0_[9] ),
        .I5(\data_counter_max_reg_n_0_[10] ),
        .O(zero_counter));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \zero_counter[4]_i_3 
       (.I0(\data_counter_max_reg_n_0_[2] ),
        .I1(\data_counter_max_reg_n_0_[3] ),
        .O(\zero_counter[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zero_counter[4]_i_4__0 
       (.I0(\data_counter_max_reg_n_0_[7] ),
        .I1(\data_counter_max_reg_n_0_[6] ),
        .I2(\data_counter_max_reg_n_0_[8] ),
        .I3(\data_counter_max_reg_n_0_[5] ),
        .O(\zero_counter[4]_i_4__0_n_0 ));
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \zero_counter_reg[1] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\zero_counter[1]_i_1__0_n_0 ),
        .Q(\zero_counter_reg_n_0_[1] ),
        .S(eth_type118_out));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \zero_counter_reg[2] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\zero_counter[2]_i_1__0_n_0 ),
        .Q(\zero_counter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \zero_counter_reg[3] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\zero_counter[3]_i_1__0_n_0 ),
        .Q(\zero_counter_reg_n_0_[3] ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \zero_counter_reg[4] 
       (.C(b_clk50mhz_shift),
        .CE(1'b1),
        .D(\zero_counter[4]_i_1__0_n_0 ),
        .Q(\zero_counter_reg_n_0_[4] ),
        .S(eth_type118_out));
endmodule

(* ADDR_WIDTH = "10" *) (* DATA_WIDTH = "8" *) (* FIFO_WIDTH = "32" *) 
(* M_clk2_5mhz1 = "20" *) (* M_clk2_5mhz2 = "10" *) (* N = "22" *) 
module design_1_ethernet_transceiver2_0_0_ethernet_transceiver2
   (clk100mhz,
    eth_rxd,
    eth_txd,
    eth_crsdv,
    eth_txen,
    eth_rxerr,
    eth_mdc,
    eth_mdio,
    eth_refclk,
    eth_rstn,
    led16_b,
    led16_g,
    led16_r,
    led17_b,
    led17_g,
    led17_r,
    btn_reset,
    led,
    udp_packet_checksum,
    udp_packet_recieved,
    udp_packet_sending,
    fifo_write_data,
    fifo_write_enable,
    fifo_write_full,
    fifo_read_data,
    fifo_read_enable,
    fifo_read_length,
    fifo_read_empty,
    ip);
  input clk100mhz;
  inout [1:0]eth_rxd;
  inout [1:0]eth_txd;
  inout eth_crsdv;
  inout eth_txen;
  inout eth_rxerr;
  output eth_mdc;
  inout eth_mdio;
  output eth_refclk;
  inout eth_rstn;
  output led16_b;
  output led16_g;
  output led16_r;
  output led17_b;
  output led17_g;
  output led17_r;
  input btn_reset;
  output [15:0]led;
  input [15:0]udp_packet_checksum;
  output udp_packet_recieved;
  output udp_packet_sending;
  output [31:0]fifo_write_data;
  output fifo_write_enable;
  input fifo_write_full;
  input [31:0]fifo_read_data;
  output fifo_read_enable;
  input [15:0]fifo_read_length;
  input fifo_read_empty;
  input [4:0]ip;

  wire Ethernet_receiver_n_35;
  wire Ethernet_receiver_n_36;
  wire Ethernet_receiver_n_39;
  wire Ethernet_receiver_n_40;
  wire Ethernet_transmitter_n_4;
  wire Ethernet_transmitter_n_5;
  wire Ethernet_transmitter_n_6;
  wire I;
  wire Switch_n_5;
  wire arp_response_pending;
  wire arp_send_valid_reg_n_0;
  wire b_clk100mhz;
  wire b_clk2_5mhz_shift;
  wire b_clk50mhz_shift;
  wire btn_reset;
  wire clear;
  wire clk100mhz;
  wire clk2_5mhz_shift;
  wire clk50mhz;
  wire clk_out_shift;
  wire \crc_rx_reg[30]_i_2_n_0 ;
  wire \crc_rx_reg[30]_i_4_n_0 ;
  wire [10:2]datacm;
  wire \datacm_send[10]_i_10_n_0 ;
  wire \datacm_send[10]_i_11_n_0 ;
  wire \datacm_send[10]_i_12_n_0 ;
  wire \datacm_send[10]_i_13_n_0 ;
  wire \datacm_send[10]_i_14_n_0 ;
  wire \datacm_send[10]_i_15_n_0 ;
  wire \datacm_send[10]_i_16_n_0 ;
  wire \datacm_send[10]_i_4_n_0 ;
  wire \datacm_send[10]_i_5_n_0 ;
  wire \datacm_send[10]_i_6_n_0 ;
  wire \datacm_send[10]_i_7_n_0 ;
  wire \datacm_send[10]_i_8_n_0 ;
  wire \datacm_send[10]_i_9_n_0 ;
  wire \datacm_send_reg[10]_i_2_n_0 ;
  wire \datacm_send_reg[10]_i_2_n_1 ;
  wire \datacm_send_reg[10]_i_2_n_2 ;
  wire \datacm_send_reg[10]_i_2_n_3 ;
  wire \datacm_send_reg[10]_i_3_n_0 ;
  wire \datacm_send_reg[10]_i_3_n_1 ;
  wire \datacm_send_reg[10]_i_3_n_2 ;
  wire \datacm_send_reg[10]_i_3_n_3 ;
  wire db_sw;
  wire eth_crsdv;
  wire eth_mdc;
  wire eth_mdio;
  wire eth_refclk;
  wire eth_rstn;
  wire eth_rstn_i_10_n_0;
  wire eth_rstn_i_1_n_0;
  wire eth_rstn_i_3_n_0;
  wire eth_rstn_i_4_n_0;
  wire eth_rstn_i_5_n_0;
  wire eth_rstn_i_6_n_0;
  wire eth_rstn_i_7_n_0;
  wire eth_rstn_i_8_n_0;
  wire eth_rstn_i_9_n_0;
  wire [1:0]eth_rxd;
  wire eth_rxerr;
  wire [1:0]eth_txd;
  wire eth_txen;
  wire [31:0]fifo_read_data;
  wire fifo_read_enable;
  wire [15:0]fifo_read_length;
  wire [31:0]fifo_write_data;
  wire fifo_write_enable;
  wire init_proc__0;
  wire [4:0]ip;
  wire [15:0]led;
  wire led16_b;
  wire led16_b_reg_i_2_n_0;
  wire led16_g;
  wire led16_r;
  wire led17_b;
  wire led17_g;
  wire led17_r;
  wire [31:23]p_2_out;
  wire [31:0]pc_ip;
  wire [47:0]pc_mac;
  wire [15:0]pc_port;
  wire po_counter0;
  wire \po_counter[0]_i_3_n_0 ;
  wire \po_counter[0]_i_4_n_0 ;
  wire \po_counter[0]_i_5_n_0 ;
  wire \po_counter[0]_i_6_n_0 ;
  wire \po_counter[0]_i_7_n_0 ;
  wire \po_counter[12]_i_2_n_0 ;
  wire \po_counter[12]_i_3_n_0 ;
  wire \po_counter[12]_i_4_n_0 ;
  wire \po_counter[12]_i_5_n_0 ;
  wire \po_counter[16]_i_2_n_0 ;
  wire \po_counter[16]_i_3_n_0 ;
  wire \po_counter[16]_i_4_n_0 ;
  wire \po_counter[16]_i_5_n_0 ;
  wire \po_counter[20]_i_2_n_0 ;
  wire \po_counter[20]_i_3_n_0 ;
  wire \po_counter[4]_i_2_n_0 ;
  wire \po_counter[4]_i_3_n_0 ;
  wire \po_counter[4]_i_4_n_0 ;
  wire \po_counter[4]_i_5_n_0 ;
  wire \po_counter[8]_i_2_n_0 ;
  wire \po_counter[8]_i_3_n_0 ;
  wire \po_counter[8]_i_4_n_0 ;
  wire \po_counter[8]_i_5_n_0 ;
  wire [21:0]po_counter_reg;
  wire \po_counter_reg[0]_i_2_n_0 ;
  wire \po_counter_reg[0]_i_2_n_1 ;
  wire \po_counter_reg[0]_i_2_n_2 ;
  wire \po_counter_reg[0]_i_2_n_3 ;
  wire \po_counter_reg[0]_i_2_n_4 ;
  wire \po_counter_reg[0]_i_2_n_5 ;
  wire \po_counter_reg[0]_i_2_n_6 ;
  wire \po_counter_reg[0]_i_2_n_7 ;
  wire \po_counter_reg[12]_i_1_n_0 ;
  wire \po_counter_reg[12]_i_1_n_1 ;
  wire \po_counter_reg[12]_i_1_n_2 ;
  wire \po_counter_reg[12]_i_1_n_3 ;
  wire \po_counter_reg[12]_i_1_n_4 ;
  wire \po_counter_reg[12]_i_1_n_5 ;
  wire \po_counter_reg[12]_i_1_n_6 ;
  wire \po_counter_reg[12]_i_1_n_7 ;
  wire \po_counter_reg[16]_i_1_n_0 ;
  wire \po_counter_reg[16]_i_1_n_1 ;
  wire \po_counter_reg[16]_i_1_n_2 ;
  wire \po_counter_reg[16]_i_1_n_3 ;
  wire \po_counter_reg[16]_i_1_n_4 ;
  wire \po_counter_reg[16]_i_1_n_5 ;
  wire \po_counter_reg[16]_i_1_n_6 ;
  wire \po_counter_reg[16]_i_1_n_7 ;
  wire \po_counter_reg[20]_i_1_n_3 ;
  wire \po_counter_reg[20]_i_1_n_6 ;
  wire \po_counter_reg[20]_i_1_n_7 ;
  wire \po_counter_reg[4]_i_1_n_0 ;
  wire \po_counter_reg[4]_i_1_n_1 ;
  wire \po_counter_reg[4]_i_1_n_2 ;
  wire \po_counter_reg[4]_i_1_n_3 ;
  wire \po_counter_reg[4]_i_1_n_4 ;
  wire \po_counter_reg[4]_i_1_n_5 ;
  wire \po_counter_reg[4]_i_1_n_6 ;
  wire \po_counter_reg[4]_i_1_n_7 ;
  wire \po_counter_reg[8]_i_1_n_0 ;
  wire \po_counter_reg[8]_i_1_n_1 ;
  wire \po_counter_reg[8]_i_1_n_2 ;
  wire \po_counter_reg[8]_i_1_n_3 ;
  wire \po_counter_reg[8]_i_1_n_4 ;
  wire \po_counter_reg[8]_i_1_n_5 ;
  wire \po_counter_reg[8]_i_1_n_6 ;
  wire \po_counter_reg[8]_i_1_n_7 ;
  wire [12:1]rstn_counter0;
  wire \rstn_counter[0]_i_1_n_0 ;
  wire \rstn_counter[0]_i_3_n_0 ;
  wire \rstn_counter[0]_i_4_n_0 ;
  wire \rstn_counter[0]_i_5_n_0 ;
  wire \rstn_counter[0]_i_6_n_0 ;
  wire \rstn_counter[0]_i_7_n_0 ;
  wire \rstn_counter[12]_i_2_n_0 ;
  wire \rstn_counter[4]_i_2_n_0 ;
  wire \rstn_counter[4]_i_3_n_0 ;
  wire \rstn_counter[4]_i_4_n_0 ;
  wire \rstn_counter[4]_i_5_n_0 ;
  wire \rstn_counter[8]_i_2_n_0 ;
  wire \rstn_counter[8]_i_3_n_0 ;
  wire \rstn_counter[8]_i_4_n_0 ;
  wire \rstn_counter[8]_i_5_n_0 ;
  wire [12:0]rstn_counter_reg;
  wire \rstn_counter_reg[0]_i_2_n_0 ;
  wire \rstn_counter_reg[0]_i_2_n_1 ;
  wire \rstn_counter_reg[0]_i_2_n_2 ;
  wire \rstn_counter_reg[0]_i_2_n_3 ;
  wire \rstn_counter_reg[0]_i_2_n_4 ;
  wire \rstn_counter_reg[0]_i_2_n_5 ;
  wire \rstn_counter_reg[0]_i_2_n_6 ;
  wire \rstn_counter_reg[0]_i_2_n_7 ;
  wire \rstn_counter_reg[0]_i_8_n_0 ;
  wire \rstn_counter_reg[0]_i_8_n_1 ;
  wire \rstn_counter_reg[0]_i_8_n_2 ;
  wire \rstn_counter_reg[0]_i_8_n_3 ;
  wire \rstn_counter_reg[12]_i_1_n_7 ;
  wire \rstn_counter_reg[4]_i_1_n_0 ;
  wire \rstn_counter_reg[4]_i_1_n_1 ;
  wire \rstn_counter_reg[4]_i_1_n_2 ;
  wire \rstn_counter_reg[4]_i_1_n_3 ;
  wire \rstn_counter_reg[4]_i_1_n_4 ;
  wire \rstn_counter_reg[4]_i_1_n_5 ;
  wire \rstn_counter_reg[4]_i_1_n_6 ;
  wire \rstn_counter_reg[4]_i_1_n_7 ;
  wire \rstn_counter_reg[4]_i_6_n_0 ;
  wire \rstn_counter_reg[4]_i_6_n_1 ;
  wire \rstn_counter_reg[4]_i_6_n_2 ;
  wire \rstn_counter_reg[4]_i_6_n_3 ;
  wire \rstn_counter_reg[8]_i_1_n_0 ;
  wire \rstn_counter_reg[8]_i_1_n_1 ;
  wire \rstn_counter_reg[8]_i_1_n_2 ;
  wire \rstn_counter_reg[8]_i_1_n_3 ;
  wire \rstn_counter_reg[8]_i_1_n_4 ;
  wire \rstn_counter_reg[8]_i_1_n_5 ;
  wire \rstn_counter_reg[8]_i_1_n_6 ;
  wire \rstn_counter_reg[8]_i_1_n_7 ;
  wire \rstn_counter_reg[8]_i_6_n_1 ;
  wire \rstn_counter_reg[8]_i_6_n_2 ;
  wire \rstn_counter_reg[8]_i_6_n_3 ;
  wire [7:0]rx_data;
  wire send_arp_reply;
  wire send_countdown0;
  wire \send_countdown[0]_i_10_n_0 ;
  wire \send_countdown[0]_i_4_n_0 ;
  wire \send_countdown[0]_i_5_n_0 ;
  wire \send_countdown[0]_i_6_n_0 ;
  wire \send_countdown[0]_i_7_n_0 ;
  wire \send_countdown[0]_i_8_n_0 ;
  wire \send_countdown[0]_i_9_n_0 ;
  wire \send_countdown[12]_i_2_n_0 ;
  wire \send_countdown[4]_i_2_n_0 ;
  wire \send_countdown[4]_i_3_n_0 ;
  wire \send_countdown[4]_i_4_n_0 ;
  wire \send_countdown[4]_i_5_n_0 ;
  wire \send_countdown[8]_i_2_n_0 ;
  wire \send_countdown[8]_i_3_n_0 ;
  wire \send_countdown[8]_i_4_n_0 ;
  wire \send_countdown[8]_i_5_n_0 ;
  wire [12:0]send_countdown_reg;
  wire \send_countdown_reg[0]_i_3_n_0 ;
  wire \send_countdown_reg[0]_i_3_n_1 ;
  wire \send_countdown_reg[0]_i_3_n_2 ;
  wire \send_countdown_reg[0]_i_3_n_3 ;
  wire \send_countdown_reg[0]_i_3_n_4 ;
  wire \send_countdown_reg[0]_i_3_n_5 ;
  wire \send_countdown_reg[0]_i_3_n_6 ;
  wire \send_countdown_reg[0]_i_3_n_7 ;
  wire \send_countdown_reg[12]_i_1_n_7 ;
  wire \send_countdown_reg[4]_i_1_n_0 ;
  wire \send_countdown_reg[4]_i_1_n_1 ;
  wire \send_countdown_reg[4]_i_1_n_2 ;
  wire \send_countdown_reg[4]_i_1_n_3 ;
  wire \send_countdown_reg[4]_i_1_n_4 ;
  wire \send_countdown_reg[4]_i_1_n_5 ;
  wire \send_countdown_reg[4]_i_1_n_6 ;
  wire \send_countdown_reg[4]_i_1_n_7 ;
  wire \send_countdown_reg[8]_i_1_n_0 ;
  wire \send_countdown_reg[8]_i_1_n_1 ;
  wire \send_countdown_reg[8]_i_1_n_2 ;
  wire \send_countdown_reg[8]_i_1_n_3 ;
  wire \send_countdown_reg[8]_i_1_n_4 ;
  wire \send_countdown_reg[8]_i_1_n_5 ;
  wire \send_countdown_reg[8]_i_1_n_6 ;
  wire \send_countdown_reg[8]_i_1_n_7 ;
  wire sent_arp_response;
  wire [1:0]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_10__0_n_0 ;
  wire \state[1]_i_11__0_n_0 ;
  wire \state[1]_i_12__0_n_0 ;
  wire \state[1]_i_13__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state[1]_i_2__1_n_0 ;
  wire \state[1]_i_3__0_n_0 ;
  wire \state[1]_i_4__1_n_0 ;
  wire \state[1]_i_5__0_n_0 ;
  wire \state[1]_i_6__0_n_0 ;
  wire \state[1]_i_7__0_n_0 ;
  wire \state[1]_i_8_n_0 ;
  wire \state[1]_i_9__0_n_0 ;
  wire tx_data_valid;
  wire [15:0]udp_packet_checksum;
  wire [15:2]udp_packet_length;
  wire [15:2]udp_packet_length0;
  wire udp_packet_length0__0;
  wire \udp_packet_length[5]_i_2_n_0 ;
  wire \udp_packet_length_reg[13]_i_1_n_0 ;
  wire \udp_packet_length_reg[13]_i_1_n_1 ;
  wire \udp_packet_length_reg[13]_i_1_n_2 ;
  wire \udp_packet_length_reg[13]_i_1_n_3 ;
  wire \udp_packet_length_reg[15]_i_1_n_3 ;
  wire \udp_packet_length_reg[5]_i_1_n_0 ;
  wire \udp_packet_length_reg[5]_i_1_n_1 ;
  wire \udp_packet_length_reg[5]_i_1_n_2 ;
  wire \udp_packet_length_reg[5]_i_1_n_3 ;
  wire \udp_packet_length_reg[9]_i_1_n_0 ;
  wire \udp_packet_length_reg[9]_i_1_n_1 ;
  wire \udp_packet_length_reg[9]_i_1_n_2 ;
  wire \udp_packet_length_reg[9]_i_1_n_3 ;
  wire udp_packet_recieved;
  wire udp_packet_sending;
  wire udp_send_data_valid;
  wire udp_send_data_valid11_in;
  wire udp_send_data_valid17_out;
  wire udp_send_data_valid_i_11_n_0;
  wire udp_send_data_valid_i_12_n_0;
  wire udp_send_data_valid_i_13_n_0;
  wire udp_send_data_valid_i_14_n_0;
  wire udp_send_data_valid_i_15_n_0;
  wire udp_send_data_valid_i_16_n_0;
  wire udp_send_data_valid_i_17_n_0;
  wire udp_send_data_valid_i_18_n_0;
  wire udp_send_data_valid_i_21_n_0;
  wire udp_send_data_valid_i_22_n_0;
  wire udp_send_data_valid_i_23_n_0;
  wire udp_send_data_valid_i_24_n_0;
  wire udp_send_data_valid_i_25_n_0;
  wire udp_send_data_valid_i_26_n_0;
  wire udp_send_data_valid_i_27_n_0;
  wire udp_send_data_valid_i_28_n_0;
  wire udp_send_data_valid_reg_i_10_n_0;
  wire udp_send_data_valid_reg_i_10_n_1;
  wire udp_send_data_valid_reg_i_10_n_2;
  wire udp_send_data_valid_reg_i_10_n_3;
  wire udp_send_data_valid_reg_i_5_n_1;
  wire udp_send_data_valid_reg_i_5_n_2;
  wire udp_send_data_valid_reg_i_5_n_3;
  wire udp_send_data_valid_reg_n_0;
  wire [3:0]\NLW_datacm_send_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_datacm_send_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_po_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_po_counter_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_rstn_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_rstn_counter_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_rstn_counter_reg[8]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_send_countdown_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_send_countdown_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_udp_packet_length_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_udp_packet_length_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_udp_send_data_valid_reg_i_10_O_UNCONNECTED;
  wire [3:0]NLW_udp_send_data_valid_reg_i_5_O_UNCONNECTED;

  design_1_ethernet_transceiver2_0_0_clock_mod2 CLOCK_2_5MHz
       (.I(I),
        .b_clk100mhz(b_clk100mhz),
        .clk2_5mhz_shift(clk2_5mhz_shift));
  design_1_ethernet_transceiver2_0_0_clock_mod CLOCK_50MHz
       (.b_clk100mhz(b_clk100mhz),
        .clk50mhz(clk50mhz),
        .clk_out_shift(clk_out_shift));
  design_1_ethernet_transceiver2_0_0_eth_receiver Ethernet_receiver
       (.CO(udp_send_data_valid11_in),
        .E({p_2_out[31],p_2_out[23],Ethernet_receiver_n_39,Ethernet_receiver_n_40}),
        .Q(pc_ip),
        .\addr_count_reg[1]_0 (eth_refclk),
        .arp_response_pending(arp_response_pending),
        .b_clk100mhz(b_clk100mhz),
        .\crc_rx_reg[30]_0 (\crc_rx_reg[30]_i_2_n_0 ),
        .\crc_rx_reg[30]_1 (\crc_rx_reg[30]_i_4_n_0 ),
        .\data_to_ram_reg[7]_0 (rx_data),
        .eth_crsdv(eth_crsdv),
        .eth_rstn(eth_rstn),
        .eth_rxd(eth_rxd),
        .eth_rxerr(eth_rxerr),
        .fifo_write_enable(fifo_write_enable),
        .ip(ip),
        .\pc_mac_reg[47]_0 (pc_mac),
        .\pc_port_reg[15]_0 (pc_port),
        .send_arp_reply(send_arp_reply),
        .send_arp_reply_reg_0(Ethernet_receiver_n_35),
        .sent_arp_response(sent_arp_response),
        .\state_reg[3]_0 (led16_b_reg_i_2_n_0),
        .udp_packet_recieved(udp_packet_recieved),
        .udp_send_data_valid(udp_send_data_valid),
        .udp_send_data_valid17_out(udp_send_data_valid17_out),
        .we_ram_reg_0(Ethernet_receiver_n_36));
  design_1_ethernet_transceiver2_0_0_eth_transmitter Ethernet_transmitter
       (.E(tx_data_valid),
        .Q(udp_packet_length),
        .arp_response_pending(arp_response_pending),
        .arp_response_pending_reg(Ethernet_transmitter_n_5),
        .b_clk100mhz(b_clk100mhz),
        .b_clk50mhz_shift(b_clk50mhz_shift),
        .\data_counter_max_reg[10]_0 (datacm),
        .db_sw(db_sw),
        .db_sw_reg(Ethernet_transmitter_n_4),
        .db_sw_reg_0(Ethernet_transmitter_n_6),
        .\dest_ip_reg[31]_0 (pc_ip),
        .\dest_mac_reg[47]_0 (pc_mac),
        .\dest_port_reg[15]_0 (pc_port),
        .eth_protocol_reg_0(arp_send_valid_reg_n_0),
        .eth_protocol_reg_1(udp_send_data_valid_reg_n_0),
        .eth_rstn(eth_rstn),
        .eth_txd(eth_txd),
        .eth_txen(eth_txen),
        .fifo_read_data(fifo_read_data),
        .fifo_read_enable(fifo_read_enable),
        .ip(ip),
        .sent_arp_response(sent_arp_response),
        .state(state),
        .\state_reg[0]_0 (led16_b_reg_i_2_n_0),
        .tx_data_valid_reg(\send_countdown[0]_i_4_n_0 ),
        .udp_packet_checksum(udp_packet_checksum),
        .udp_send_data_valid17_out(udp_send_data_valid17_out));
  design_1_ethernet_transceiver2_0_0_led1 LED_count
       (.CLK(eth_refclk),
        .led16_b(led16_b),
        .led16_g(led16_g),
        .led16_r(led16_r),
        .led17_b(led17_b),
        .led17_g(led17_g),
        .led17_g_reg_0(led16_b_reg_i_2_n_0),
        .led17_r(led17_r),
        .send_arp_reply(send_arp_reply),
        .udp_packet_recieved(udp_packet_recieved));
  design_1_ethernet_transceiver2_0_0_md_interface MDIO_Interface
       (.b_clk2_5mhz_shift(b_clk2_5mhz_shift),
        .eth_mdio(eth_mdio),
        .eth_rstn(eth_rstn),
        .led(led),
        .state_reg_0(led16_b_reg_i_2_n_0));
  (* box_type = "PRIMITIVE" *) 
  PULLUP PULLUP_MODE0
       (.O(eth_rxd[0]));
  (* box_type = "PRIMITIVE" *) 
  PULLUP PULLUP_MODE1
       (.O(eth_rxd[1]));
  (* box_type = "PRIMITIVE" *) 
  PULLUP PULLUP_MODE2
       (.O(eth_crsdv));
  (* box_type = "PRIMITIVE" *) 
  PULLUP PULLUP_PHYAD0
       (.O(eth_rxerr));
  design_1_ethernet_transceiver2_0_0_debounce_switch Switch
       (.CO(\datacm_send_reg[10]_i_2_n_0 ),
        .SR(udp_packet_length0__0),
        .b_clk100mhz(b_clk100mhz),
        .btn_reset(btn_reset),
        .clear(clear),
        .db_sw(db_sw),
        .db_sw_reg_0(Switch_n_5),
        .init_proc__0(init_proc__0),
        .po_counter0(po_counter0),
        .\po_counter_reg[0] (\state[1]_i_4__1_n_0 ),
        .\po_counter_reg[0]_0 (eth_rstn_i_4_n_0),
        .send_countdown0(send_countdown0),
        .\send_countdown_reg[0] (\send_countdown[0]_i_4_n_0 ),
        .state(state[0]));
  (* box_type = "PRIMITIVE" *) 
  BUFG U1
       (.I(clk100mhz),
        .O(b_clk100mhz));
  (* box_type = "PRIMITIVE" *) 
  BUFG U2
       (.I(I),
        .O(eth_mdc));
  (* box_type = "PRIMITIVE" *) 
  BUFG U3
       (.I(clk2_5mhz_shift),
        .O(b_clk2_5mhz_shift));
  (* box_type = "PRIMITIVE" *) 
  BUFG U4
       (.I(clk50mhz),
        .O(eth_refclk));
  (* box_type = "PRIMITIVE" *) 
  BUFG U5
       (.I(clk_out_shift),
        .O(b_clk50mhz_shift));
  FDCE arp_response_pending_reg
       (.C(eth_refclk),
        .CE(1'b1),
        .CLR(clear),
        .D(Ethernet_receiver_n_35),
        .Q(arp_response_pending));
  FDCE arp_send_valid_reg
       (.C(eth_refclk),
        .CE(1'b1),
        .CLR(clear),
        .D(Ethernet_transmitter_n_5),
        .Q(arp_send_valid_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_rx_reg[30]_i_2 
       (.I0(eth_rxd[0]),
        .O(\crc_rx_reg[30]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_rx_reg[30]_i_4 
       (.I0(eth_rxd[1]),
        .O(\crc_rx_reg[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \datacm_send[10]_i_10 
       (.I0(fifo_read_length[8]),
        .I1(fifo_read_length[9]),
        .O(\datacm_send[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \datacm_send[10]_i_11 
       (.I0(fifo_read_length[2]),
        .I1(fifo_read_length[3]),
        .O(\datacm_send[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \datacm_send[10]_i_12 
       (.I0(fifo_read_length[0]),
        .I1(fifo_read_length[1]),
        .O(\datacm_send[10]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \datacm_send[10]_i_13 
       (.I0(fifo_read_length[6]),
        .I1(fifo_read_length[7]),
        .O(\datacm_send[10]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \datacm_send[10]_i_14 
       (.I0(fifo_read_length[4]),
        .I1(fifo_read_length[5]),
        .O(\datacm_send[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \datacm_send[10]_i_15 
       (.I0(fifo_read_length[3]),
        .I1(fifo_read_length[2]),
        .O(\datacm_send[10]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \datacm_send[10]_i_16 
       (.I0(fifo_read_length[1]),
        .I1(fifo_read_length[0]),
        .O(\datacm_send[10]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \datacm_send[10]_i_4 
       (.I0(fifo_read_length[14]),
        .I1(fifo_read_length[15]),
        .O(\datacm_send[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \datacm_send[10]_i_5 
       (.I0(fifo_read_length[12]),
        .I1(fifo_read_length[13]),
        .O(\datacm_send[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \datacm_send[10]_i_6 
       (.I0(fifo_read_length[10]),
        .I1(fifo_read_length[11]),
        .O(\datacm_send[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \datacm_send[10]_i_7 
       (.I0(fifo_read_length[15]),
        .I1(fifo_read_length[14]),
        .O(\datacm_send[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \datacm_send[10]_i_8 
       (.I0(fifo_read_length[13]),
        .I1(fifo_read_length[12]),
        .O(\datacm_send[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \datacm_send[10]_i_9 
       (.I0(fifo_read_length[11]),
        .I1(fifo_read_length[10]),
        .O(\datacm_send[10]_i_9_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \datacm_send_reg[10] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(fifo_read_length[8]),
        .Q(datacm[10]),
        .S(udp_packet_length0__0));
  CARRY4 \datacm_send_reg[10]_i_2 
       (.CI(\datacm_send_reg[10]_i_3_n_0 ),
        .CO({\datacm_send_reg[10]_i_2_n_0 ,\datacm_send_reg[10]_i_2_n_1 ,\datacm_send_reg[10]_i_2_n_2 ,\datacm_send_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\datacm_send[10]_i_4_n_0 ,\datacm_send[10]_i_5_n_0 ,\datacm_send[10]_i_6_n_0 ,fifo_read_length[9]}),
        .O(\NLW_datacm_send_reg[10]_i_2_O_UNCONNECTED [3:0]),
        .S({\datacm_send[10]_i_7_n_0 ,\datacm_send[10]_i_8_n_0 ,\datacm_send[10]_i_9_n_0 ,\datacm_send[10]_i_10_n_0 }));
  CARRY4 \datacm_send_reg[10]_i_3 
       (.CI(1'b0),
        .CO({\datacm_send_reg[10]_i_3_n_0 ,\datacm_send_reg[10]_i_3_n_1 ,\datacm_send_reg[10]_i_3_n_2 ,\datacm_send_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_read_length[7],1'b0,\datacm_send[10]_i_11_n_0 ,\datacm_send[10]_i_12_n_0 }),
        .O(\NLW_datacm_send_reg[10]_i_3_O_UNCONNECTED [3:0]),
        .S({\datacm_send[10]_i_13_n_0 ,\datacm_send[10]_i_14_n_0 ,\datacm_send[10]_i_15_n_0 ,\datacm_send[10]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \datacm_send_reg[2] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(fifo_read_length[0]),
        .Q(datacm[2]),
        .R(udp_packet_length0__0));
  FDRE #(
    .INIT(1'b0)) 
    \datacm_send_reg[3] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(fifo_read_length[1]),
        .Q(datacm[3]),
        .R(udp_packet_length0__0));
  FDRE #(
    .INIT(1'b0)) 
    \datacm_send_reg[4] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(fifo_read_length[2]),
        .Q(datacm[4]),
        .R(udp_packet_length0__0));
  FDRE #(
    .INIT(1'b0)) 
    \datacm_send_reg[5] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(fifo_read_length[3]),
        .Q(datacm[5]),
        .R(udp_packet_length0__0));
  FDSE #(
    .INIT(1'b0)) 
    \datacm_send_reg[6] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(fifo_read_length[4]),
        .Q(datacm[6]),
        .S(udp_packet_length0__0));
  FDSE #(
    .INIT(1'b0)) 
    \datacm_send_reg[7] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(fifo_read_length[5]),
        .Q(datacm[7]),
        .S(udp_packet_length0__0));
  FDSE #(
    .INIT(1'b0)) 
    \datacm_send_reg[8] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(fifo_read_length[6]),
        .Q(datacm[8]),
        .S(udp_packet_length0__0));
  FDRE #(
    .INIT(1'b0)) 
    \datacm_send_reg[9] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(fifo_read_length[7]),
        .Q(datacm[9]),
        .R(udp_packet_length0__0));
  LUT6 #(
    .INIT(64'h0DDDFFFF0DDD0000)) 
    eth_rstn_i_1
       (.I0(state[1]),
        .I1(eth_rstn_i_3_n_0),
        .I2(eth_rstn_i_4_n_0),
        .I3(state[0]),
        .I4(eth_rstn_i_5_n_0),
        .I5(eth_rstn),
        .O(eth_rstn_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    eth_rstn_i_10
       (.I0(po_counter_reg[16]),
        .I1(po_counter_reg[14]),
        .I2(po_counter_reg[15]),
        .O(eth_rstn_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    eth_rstn_i_3
       (.I0(rstn_counter_reg[12]),
        .I1(eth_rstn_i_6_n_0),
        .O(eth_rstn_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFEEEEEE00000000)) 
    eth_rstn_i_4
       (.I0(po_counter_reg[19]),
        .I1(po_counter_reg[20]),
        .I2(eth_rstn_i_7_n_0),
        .I3(po_counter_reg[18]),
        .I4(po_counter_reg[17]),
        .I5(po_counter_reg[21]),
        .O(eth_rstn_i_4_n_0));
  LUT5 #(
    .INIT(32'h07777777)) 
    eth_rstn_i_5
       (.I0(\state[1]_i_3__0_n_0 ),
        .I1(state[1]),
        .I2(eth_rstn_i_4_n_0),
        .I3(\state[1]_i_4__1_n_0 ),
        .I4(state[0]),
        .O(eth_rstn_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAB)) 
    eth_rstn_i_6
       (.I0(\state[1]_i_6__0_n_0 ),
        .I1(rstn_counter_reg[6]),
        .I2(rstn_counter_reg[5]),
        .I3(rstn_counter_reg[4]),
        .I4(rstn_counter_reg[3]),
        .I5(eth_rstn_i_8_n_0),
        .O(eth_rstn_i_6_n_0));
  LUT6 #(
    .INIT(64'h000000001101FFFF)) 
    eth_rstn_i_7
       (.I0(po_counter_reg[11]),
        .I1(po_counter_reg[12]),
        .I2(po_counter_reg[10]),
        .I3(eth_rstn_i_9_n_0),
        .I4(po_counter_reg[13]),
        .I5(eth_rstn_i_10_n_0),
        .O(eth_rstn_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    eth_rstn_i_8
       (.I0(rstn_counter_reg[10]),
        .I1(rstn_counter_reg[11]),
        .O(eth_rstn_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000001FFFFFF)) 
    eth_rstn_i_9
       (.I0(\state[1]_i_11__0_n_0 ),
        .I1(po_counter_reg[5]),
        .I2(po_counter_reg[6]),
        .I3(po_counter_reg[8]),
        .I4(po_counter_reg[7]),
        .I5(po_counter_reg[9]),
        .O(eth_rstn_i_9_n_0));
  FDCE eth_rstn_reg
       (.C(eth_refclk),
        .CE(1'b1),
        .CLR(clear),
        .D(eth_rstn_i_1_n_0),
        .Q(eth_rstn));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    fifo_we_reg
       (.C(clk100mhz),
        .CE(1'b1),
        .D(Ethernet_receiver_n_36),
        .Q(fifo_write_enable),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[0] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_40),
        .D(rx_data[0]),
        .Q(fifo_write_data[0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[10] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_39),
        .D(rx_data[2]),
        .Q(fifo_write_data[10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[11] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_39),
        .D(rx_data[3]),
        .Q(fifo_write_data[11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[12] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_39),
        .D(rx_data[4]),
        .Q(fifo_write_data[12]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[13] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_39),
        .D(rx_data[5]),
        .Q(fifo_write_data[13]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[14] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_39),
        .D(rx_data[6]),
        .Q(fifo_write_data[14]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[15] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_39),
        .D(rx_data[7]),
        .Q(fifo_write_data[15]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[16] 
       (.C(clk100mhz),
        .CE(p_2_out[23]),
        .D(rx_data[0]),
        .Q(fifo_write_data[16]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[17] 
       (.C(clk100mhz),
        .CE(p_2_out[23]),
        .D(rx_data[1]),
        .Q(fifo_write_data[17]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[18] 
       (.C(clk100mhz),
        .CE(p_2_out[23]),
        .D(rx_data[2]),
        .Q(fifo_write_data[18]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[19] 
       (.C(clk100mhz),
        .CE(p_2_out[23]),
        .D(rx_data[3]),
        .Q(fifo_write_data[19]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[1] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_40),
        .D(rx_data[1]),
        .Q(fifo_write_data[1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[20] 
       (.C(clk100mhz),
        .CE(p_2_out[23]),
        .D(rx_data[4]),
        .Q(fifo_write_data[20]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[21] 
       (.C(clk100mhz),
        .CE(p_2_out[23]),
        .D(rx_data[5]),
        .Q(fifo_write_data[21]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[22] 
       (.C(clk100mhz),
        .CE(p_2_out[23]),
        .D(rx_data[6]),
        .Q(fifo_write_data[22]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[23] 
       (.C(clk100mhz),
        .CE(p_2_out[23]),
        .D(rx_data[7]),
        .Q(fifo_write_data[23]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[24] 
       (.C(clk100mhz),
        .CE(p_2_out[31]),
        .D(rx_data[0]),
        .Q(fifo_write_data[24]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[25] 
       (.C(clk100mhz),
        .CE(p_2_out[31]),
        .D(rx_data[1]),
        .Q(fifo_write_data[25]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[26] 
       (.C(clk100mhz),
        .CE(p_2_out[31]),
        .D(rx_data[2]),
        .Q(fifo_write_data[26]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[27] 
       (.C(clk100mhz),
        .CE(p_2_out[31]),
        .D(rx_data[3]),
        .Q(fifo_write_data[27]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[28] 
       (.C(clk100mhz),
        .CE(p_2_out[31]),
        .D(rx_data[4]),
        .Q(fifo_write_data[28]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[29] 
       (.C(clk100mhz),
        .CE(p_2_out[31]),
        .D(rx_data[5]),
        .Q(fifo_write_data[29]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[2] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_40),
        .D(rx_data[2]),
        .Q(fifo_write_data[2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[30] 
       (.C(clk100mhz),
        .CE(p_2_out[31]),
        .D(rx_data[6]),
        .Q(fifo_write_data[30]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[31] 
       (.C(clk100mhz),
        .CE(p_2_out[31]),
        .D(rx_data[7]),
        .Q(fifo_write_data[31]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[3] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_40),
        .D(rx_data[3]),
        .Q(fifo_write_data[3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[4] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_40),
        .D(rx_data[4]),
        .Q(fifo_write_data[4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[5] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_40),
        .D(rx_data[5]),
        .Q(fifo_write_data[5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[6] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_40),
        .D(rx_data[6]),
        .Q(fifo_write_data[6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[7] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_40),
        .D(rx_data[7]),
        .Q(fifo_write_data[7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[8] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_39),
        .D(rx_data[0]),
        .Q(fifo_write_data[8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \fifo_write_reg[9] 
       (.C(clk100mhz),
        .CE(Ethernet_receiver_n_39),
        .D(rx_data[1]),
        .Q(fifo_write_data[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    init_proc_reg
       (.C(eth_refclk),
        .CE(1'b1),
        .D(Switch_n_5),
        .Q(init_proc__0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    led16_b_reg_i_2
       (.I0(eth_rstn),
        .O(led16_b_reg_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \po_counter[0]_i_3 
       (.I0(eth_rstn_i_4_n_0),
        .O(\po_counter[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[0]_i_4 
       (.I0(po_counter_reg[3]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[0]_i_5 
       (.I0(po_counter_reg[2]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[0]_i_6 
       (.I0(po_counter_reg[1]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \po_counter[0]_i_7 
       (.I0(po_counter_reg[0]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[12]_i_2 
       (.I0(po_counter_reg[15]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[12]_i_3 
       (.I0(po_counter_reg[14]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[12]_i_4 
       (.I0(po_counter_reg[13]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[12]_i_5 
       (.I0(po_counter_reg[12]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[16]_i_2 
       (.I0(po_counter_reg[19]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[16]_i_3 
       (.I0(po_counter_reg[18]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[16]_i_4 
       (.I0(po_counter_reg[17]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[16]_i_5 
       (.I0(po_counter_reg[16]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1011111100000000)) 
    \po_counter[20]_i_2 
       (.I0(po_counter_reg[19]),
        .I1(po_counter_reg[20]),
        .I2(eth_rstn_i_7_n_0),
        .I3(po_counter_reg[18]),
        .I4(po_counter_reg[17]),
        .I5(po_counter_reg[21]),
        .O(\po_counter[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[20]_i_3 
       (.I0(po_counter_reg[20]),
        .I1(po_counter_reg[21]),
        .O(\po_counter[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[4]_i_2 
       (.I0(po_counter_reg[7]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[4]_i_3 
       (.I0(po_counter_reg[6]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[4]_i_4 
       (.I0(po_counter_reg[5]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[4]_i_5 
       (.I0(po_counter_reg[4]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[8]_i_2 
       (.I0(po_counter_reg[11]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[8]_i_3 
       (.I0(po_counter_reg[10]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[8]_i_4 
       (.I0(po_counter_reg[9]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_counter[8]_i_5 
       (.I0(po_counter_reg[8]),
        .I1(eth_rstn_i_4_n_0),
        .O(\po_counter[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[0] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[0]_i_2_n_7 ),
        .Q(po_counter_reg[0]),
        .R(1'b0));
  CARRY4 \po_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\po_counter_reg[0]_i_2_n_0 ,\po_counter_reg[0]_i_2_n_1 ,\po_counter_reg[0]_i_2_n_2 ,\po_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\po_counter[0]_i_3_n_0 }),
        .O({\po_counter_reg[0]_i_2_n_4 ,\po_counter_reg[0]_i_2_n_5 ,\po_counter_reg[0]_i_2_n_6 ,\po_counter_reg[0]_i_2_n_7 }),
        .S({\po_counter[0]_i_4_n_0 ,\po_counter[0]_i_5_n_0 ,\po_counter[0]_i_6_n_0 ,\po_counter[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[10] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[8]_i_1_n_5 ),
        .Q(po_counter_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[11] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[8]_i_1_n_4 ),
        .Q(po_counter_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[12] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[12]_i_1_n_7 ),
        .Q(po_counter_reg[12]),
        .R(1'b0));
  CARRY4 \po_counter_reg[12]_i_1 
       (.CI(\po_counter_reg[8]_i_1_n_0 ),
        .CO({\po_counter_reg[12]_i_1_n_0 ,\po_counter_reg[12]_i_1_n_1 ,\po_counter_reg[12]_i_1_n_2 ,\po_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\po_counter_reg[12]_i_1_n_4 ,\po_counter_reg[12]_i_1_n_5 ,\po_counter_reg[12]_i_1_n_6 ,\po_counter_reg[12]_i_1_n_7 }),
        .S({\po_counter[12]_i_2_n_0 ,\po_counter[12]_i_3_n_0 ,\po_counter[12]_i_4_n_0 ,\po_counter[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[13] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[12]_i_1_n_6 ),
        .Q(po_counter_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[14] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[12]_i_1_n_5 ),
        .Q(po_counter_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[15] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[12]_i_1_n_4 ),
        .Q(po_counter_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[16] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[16]_i_1_n_7 ),
        .Q(po_counter_reg[16]),
        .R(1'b0));
  CARRY4 \po_counter_reg[16]_i_1 
       (.CI(\po_counter_reg[12]_i_1_n_0 ),
        .CO({\po_counter_reg[16]_i_1_n_0 ,\po_counter_reg[16]_i_1_n_1 ,\po_counter_reg[16]_i_1_n_2 ,\po_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\po_counter_reg[16]_i_1_n_4 ,\po_counter_reg[16]_i_1_n_5 ,\po_counter_reg[16]_i_1_n_6 ,\po_counter_reg[16]_i_1_n_7 }),
        .S({\po_counter[16]_i_2_n_0 ,\po_counter[16]_i_3_n_0 ,\po_counter[16]_i_4_n_0 ,\po_counter[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[17] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[16]_i_1_n_6 ),
        .Q(po_counter_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[18] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[16]_i_1_n_5 ),
        .Q(po_counter_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[19] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[16]_i_1_n_4 ),
        .Q(po_counter_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[1] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[0]_i_2_n_6 ),
        .Q(po_counter_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[20] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[20]_i_1_n_7 ),
        .Q(po_counter_reg[20]),
        .R(1'b0));
  CARRY4 \po_counter_reg[20]_i_1 
       (.CI(\po_counter_reg[16]_i_1_n_0 ),
        .CO({\NLW_po_counter_reg[20]_i_1_CO_UNCONNECTED [3:1],\po_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_po_counter_reg[20]_i_1_O_UNCONNECTED [3:2],\po_counter_reg[20]_i_1_n_6 ,\po_counter_reg[20]_i_1_n_7 }),
        .S({1'b0,1'b0,\po_counter[20]_i_2_n_0 ,\po_counter[20]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[21] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[20]_i_1_n_6 ),
        .Q(po_counter_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[2] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[0]_i_2_n_5 ),
        .Q(po_counter_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[3] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[0]_i_2_n_4 ),
        .Q(po_counter_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[4] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[4]_i_1_n_7 ),
        .Q(po_counter_reg[4]),
        .R(1'b0));
  CARRY4 \po_counter_reg[4]_i_1 
       (.CI(\po_counter_reg[0]_i_2_n_0 ),
        .CO({\po_counter_reg[4]_i_1_n_0 ,\po_counter_reg[4]_i_1_n_1 ,\po_counter_reg[4]_i_1_n_2 ,\po_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\po_counter_reg[4]_i_1_n_4 ,\po_counter_reg[4]_i_1_n_5 ,\po_counter_reg[4]_i_1_n_6 ,\po_counter_reg[4]_i_1_n_7 }),
        .S({\po_counter[4]_i_2_n_0 ,\po_counter[4]_i_3_n_0 ,\po_counter[4]_i_4_n_0 ,\po_counter[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[5] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[4]_i_1_n_6 ),
        .Q(po_counter_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[6] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[4]_i_1_n_5 ),
        .Q(po_counter_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[7] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[4]_i_1_n_4 ),
        .Q(po_counter_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[8] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[8]_i_1_n_7 ),
        .Q(po_counter_reg[8]),
        .R(1'b0));
  CARRY4 \po_counter_reg[8]_i_1 
       (.CI(\po_counter_reg[4]_i_1_n_0 ),
        .CO({\po_counter_reg[8]_i_1_n_0 ,\po_counter_reg[8]_i_1_n_1 ,\po_counter_reg[8]_i_1_n_2 ,\po_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\po_counter_reg[8]_i_1_n_4 ,\po_counter_reg[8]_i_1_n_5 ,\po_counter_reg[8]_i_1_n_6 ,\po_counter_reg[8]_i_1_n_7 }),
        .S({\po_counter[8]_i_2_n_0 ,\po_counter[8]_i_3_n_0 ,\po_counter[8]_i_4_n_0 ,\po_counter[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \po_counter_reg[9] 
       (.C(eth_refclk),
        .CE(po_counter0),
        .D(\po_counter_reg[8]_i_1_n_6 ),
        .Q(po_counter_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rstn_counter[0]_i_1 
       (.I0(state[1]),
        .I1(\state[1]_i_3__0_n_0 ),
        .O(\rstn_counter[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rstn_counter[0]_i_3 
       (.I0(eth_rstn_i_3_n_0),
        .O(\rstn_counter[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD850)) 
    \rstn_counter[0]_i_4 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(rstn_counter_reg[3]),
        .I3(rstn_counter0[3]),
        .O(\rstn_counter[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD850)) 
    \rstn_counter[0]_i_5 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(rstn_counter_reg[2]),
        .I3(rstn_counter0[2]),
        .O(\rstn_counter[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD850)) 
    \rstn_counter[0]_i_6 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(rstn_counter_reg[1]),
        .I3(rstn_counter0[1]),
        .O(\rstn_counter[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \rstn_counter[0]_i_7 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(rstn_counter_reg[0]),
        .O(\rstn_counter[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \rstn_counter[12]_i_2 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(eth_rstn_i_6_n_0),
        .I3(rstn_counter_reg[12]),
        .I4(rstn_counter0[12]),
        .O(\rstn_counter[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD850)) 
    \rstn_counter[4]_i_2 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(rstn_counter_reg[7]),
        .I3(rstn_counter0[7]),
        .O(\rstn_counter[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD850)) 
    \rstn_counter[4]_i_3 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(rstn_counter_reg[6]),
        .I3(rstn_counter0[6]),
        .O(\rstn_counter[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD850)) 
    \rstn_counter[4]_i_4 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(rstn_counter_reg[5]),
        .I3(rstn_counter0[5]),
        .O(\rstn_counter[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD850)) 
    \rstn_counter[4]_i_5 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(rstn_counter_reg[4]),
        .I3(rstn_counter0[4]),
        .O(\rstn_counter[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8F880F00)) 
    \rstn_counter[8]_i_2 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(rstn_counter_reg[12]),
        .I3(rstn_counter_reg[11]),
        .I4(rstn_counter0[11]),
        .O(\rstn_counter[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8F880F00)) 
    \rstn_counter[8]_i_3 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(rstn_counter_reg[12]),
        .I3(rstn_counter_reg[10]),
        .I4(rstn_counter0[10]),
        .O(\rstn_counter[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD850)) 
    \rstn_counter[8]_i_4 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(rstn_counter_reg[9]),
        .I3(rstn_counter0[9]),
        .O(\rstn_counter[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD850)) 
    \rstn_counter[8]_i_5 
       (.I0(eth_rstn_i_3_n_0),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(rstn_counter_reg[8]),
        .I3(rstn_counter0[8]),
        .O(\rstn_counter[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[0] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[0]_i_2_n_7 ),
        .Q(rstn_counter_reg[0]));
  CARRY4 \rstn_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\rstn_counter_reg[0]_i_2_n_0 ,\rstn_counter_reg[0]_i_2_n_1 ,\rstn_counter_reg[0]_i_2_n_2 ,\rstn_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rstn_counter[0]_i_3_n_0 }),
        .O({\rstn_counter_reg[0]_i_2_n_4 ,\rstn_counter_reg[0]_i_2_n_5 ,\rstn_counter_reg[0]_i_2_n_6 ,\rstn_counter_reg[0]_i_2_n_7 }),
        .S({\rstn_counter[0]_i_4_n_0 ,\rstn_counter[0]_i_5_n_0 ,\rstn_counter[0]_i_6_n_0 ,\rstn_counter[0]_i_7_n_0 }));
  CARRY4 \rstn_counter_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\rstn_counter_reg[0]_i_8_n_0 ,\rstn_counter_reg[0]_i_8_n_1 ,\rstn_counter_reg[0]_i_8_n_2 ,\rstn_counter_reg[0]_i_8_n_3 }),
        .CYINIT(rstn_counter_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rstn_counter0[4:1]),
        .S(rstn_counter_reg[4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[10] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[8]_i_1_n_5 ),
        .Q(rstn_counter_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[11] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[8]_i_1_n_4 ),
        .Q(rstn_counter_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[12] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[12]_i_1_n_7 ),
        .Q(rstn_counter_reg[12]));
  CARRY4 \rstn_counter_reg[12]_i_1 
       (.CI(\rstn_counter_reg[8]_i_1_n_0 ),
        .CO(\NLW_rstn_counter_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rstn_counter_reg[12]_i_1_O_UNCONNECTED [3:1],\rstn_counter_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\rstn_counter[12]_i_2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[1] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[0]_i_2_n_6 ),
        .Q(rstn_counter_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[2] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[0]_i_2_n_5 ),
        .Q(rstn_counter_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[3] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[0]_i_2_n_4 ),
        .Q(rstn_counter_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[4] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[4]_i_1_n_7 ),
        .Q(rstn_counter_reg[4]));
  CARRY4 \rstn_counter_reg[4]_i_1 
       (.CI(\rstn_counter_reg[0]_i_2_n_0 ),
        .CO({\rstn_counter_reg[4]_i_1_n_0 ,\rstn_counter_reg[4]_i_1_n_1 ,\rstn_counter_reg[4]_i_1_n_2 ,\rstn_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rstn_counter_reg[4]_i_1_n_4 ,\rstn_counter_reg[4]_i_1_n_5 ,\rstn_counter_reg[4]_i_1_n_6 ,\rstn_counter_reg[4]_i_1_n_7 }),
        .S({\rstn_counter[4]_i_2_n_0 ,\rstn_counter[4]_i_3_n_0 ,\rstn_counter[4]_i_4_n_0 ,\rstn_counter[4]_i_5_n_0 }));
  CARRY4 \rstn_counter_reg[4]_i_6 
       (.CI(\rstn_counter_reg[0]_i_8_n_0 ),
        .CO({\rstn_counter_reg[4]_i_6_n_0 ,\rstn_counter_reg[4]_i_6_n_1 ,\rstn_counter_reg[4]_i_6_n_2 ,\rstn_counter_reg[4]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rstn_counter0[8:5]),
        .S(rstn_counter_reg[8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[5] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[4]_i_1_n_6 ),
        .Q(rstn_counter_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[6] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[4]_i_1_n_5 ),
        .Q(rstn_counter_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[7] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[4]_i_1_n_4 ),
        .Q(rstn_counter_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[8] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[8]_i_1_n_7 ),
        .Q(rstn_counter_reg[8]));
  CARRY4 \rstn_counter_reg[8]_i_1 
       (.CI(\rstn_counter_reg[4]_i_1_n_0 ),
        .CO({\rstn_counter_reg[8]_i_1_n_0 ,\rstn_counter_reg[8]_i_1_n_1 ,\rstn_counter_reg[8]_i_1_n_2 ,\rstn_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rstn_counter_reg[8]_i_1_n_4 ,\rstn_counter_reg[8]_i_1_n_5 ,\rstn_counter_reg[8]_i_1_n_6 ,\rstn_counter_reg[8]_i_1_n_7 }),
        .S({\rstn_counter[8]_i_2_n_0 ,\rstn_counter[8]_i_3_n_0 ,\rstn_counter[8]_i_4_n_0 ,\rstn_counter[8]_i_5_n_0 }));
  CARRY4 \rstn_counter_reg[8]_i_6 
       (.CI(\rstn_counter_reg[4]_i_6_n_0 ),
        .CO({\NLW_rstn_counter_reg[8]_i_6_CO_UNCONNECTED [3],\rstn_counter_reg[8]_i_6_n_1 ,\rstn_counter_reg[8]_i_6_n_2 ,\rstn_counter_reg[8]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rstn_counter0[12:9]),
        .S(rstn_counter_reg[12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \rstn_counter_reg[9] 
       (.C(eth_refclk),
        .CE(\rstn_counter[0]_i_1_n_0 ),
        .CLR(clear),
        .D(\rstn_counter_reg[8]_i_1_n_6 ),
        .Q(rstn_counter_reg[9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \send_countdown[0]_i_10 
       (.I0(send_countdown_reg[0]),
        .I1(send_countdown_reg[1]),
        .I2(send_countdown_reg[12]),
        .I3(send_countdown_reg[7]),
        .O(\send_countdown[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \send_countdown[0]_i_4 
       (.I0(\send_countdown[0]_i_9_n_0 ),
        .I1(\send_countdown[0]_i_10_n_0 ),
        .I2(send_countdown_reg[10]),
        .I3(send_countdown_reg[9]),
        .I4(send_countdown_reg[3]),
        .O(\send_countdown[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[0]_i_5 
       (.I0(send_countdown_reg[3]),
        .O(\send_countdown[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[0]_i_6 
       (.I0(send_countdown_reg[2]),
        .O(\send_countdown[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[0]_i_7 
       (.I0(send_countdown_reg[1]),
        .O(\send_countdown[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[0]_i_8 
       (.I0(send_countdown_reg[0]),
        .O(\send_countdown[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \send_countdown[0]_i_9 
       (.I0(send_countdown_reg[8]),
        .I1(send_countdown_reg[6]),
        .I2(send_countdown_reg[2]),
        .I3(send_countdown_reg[11]),
        .I4(send_countdown_reg[4]),
        .I5(send_countdown_reg[5]),
        .O(\send_countdown[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[12]_i_2 
       (.I0(send_countdown_reg[12]),
        .O(\send_countdown[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[4]_i_2 
       (.I0(send_countdown_reg[7]),
        .O(\send_countdown[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[4]_i_3 
       (.I0(send_countdown_reg[6]),
        .O(\send_countdown[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[4]_i_4 
       (.I0(send_countdown_reg[5]),
        .O(\send_countdown[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[4]_i_5 
       (.I0(send_countdown_reg[4]),
        .O(\send_countdown[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[8]_i_2 
       (.I0(send_countdown_reg[11]),
        .O(\send_countdown[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[8]_i_3 
       (.I0(send_countdown_reg[10]),
        .O(\send_countdown[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[8]_i_4 
       (.I0(send_countdown_reg[9]),
        .O(\send_countdown[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \send_countdown[8]_i_5 
       (.I0(send_countdown_reg[8]),
        .O(\send_countdown[8]_i_5_n_0 ));
  FDRE \send_countdown_reg[0] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[0]_i_3_n_7 ),
        .Q(send_countdown_reg[0]),
        .R(Ethernet_transmitter_n_6));
  CARRY4 \send_countdown_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\send_countdown_reg[0]_i_3_n_0 ,\send_countdown_reg[0]_i_3_n_1 ,\send_countdown_reg[0]_i_3_n_2 ,\send_countdown_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\send_countdown_reg[0]_i_3_n_4 ,\send_countdown_reg[0]_i_3_n_5 ,\send_countdown_reg[0]_i_3_n_6 ,\send_countdown_reg[0]_i_3_n_7 }),
        .S({\send_countdown[0]_i_5_n_0 ,\send_countdown[0]_i_6_n_0 ,\send_countdown[0]_i_7_n_0 ,\send_countdown[0]_i_8_n_0 }));
  FDSE \send_countdown_reg[10] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[8]_i_1_n_5 ),
        .Q(send_countdown_reg[10]),
        .S(Ethernet_transmitter_n_6));
  FDRE \send_countdown_reg[11] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[8]_i_1_n_4 ),
        .Q(send_countdown_reg[11]),
        .R(Ethernet_transmitter_n_6));
  FDSE \send_countdown_reg[12] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[12]_i_1_n_7 ),
        .Q(send_countdown_reg[12]),
        .S(Ethernet_transmitter_n_6));
  CARRY4 \send_countdown_reg[12]_i_1 
       (.CI(\send_countdown_reg[8]_i_1_n_0 ),
        .CO(\NLW_send_countdown_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_send_countdown_reg[12]_i_1_O_UNCONNECTED [3:1],\send_countdown_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\send_countdown[12]_i_2_n_0 }));
  FDRE \send_countdown_reg[1] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[0]_i_3_n_6 ),
        .Q(send_countdown_reg[1]),
        .R(Ethernet_transmitter_n_6));
  FDRE \send_countdown_reg[2] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[0]_i_3_n_5 ),
        .Q(send_countdown_reg[2]),
        .R(Ethernet_transmitter_n_6));
  FDRE \send_countdown_reg[3] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[0]_i_3_n_4 ),
        .Q(send_countdown_reg[3]),
        .R(Ethernet_transmitter_n_6));
  FDSE \send_countdown_reg[4] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[4]_i_1_n_7 ),
        .Q(send_countdown_reg[4]),
        .S(Ethernet_transmitter_n_6));
  CARRY4 \send_countdown_reg[4]_i_1 
       (.CI(\send_countdown_reg[0]_i_3_n_0 ),
        .CO({\send_countdown_reg[4]_i_1_n_0 ,\send_countdown_reg[4]_i_1_n_1 ,\send_countdown_reg[4]_i_1_n_2 ,\send_countdown_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\send_countdown_reg[4]_i_1_n_4 ,\send_countdown_reg[4]_i_1_n_5 ,\send_countdown_reg[4]_i_1_n_6 ,\send_countdown_reg[4]_i_1_n_7 }),
        .S({\send_countdown[4]_i_2_n_0 ,\send_countdown[4]_i_3_n_0 ,\send_countdown[4]_i_4_n_0 ,\send_countdown[4]_i_5_n_0 }));
  FDSE \send_countdown_reg[5] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[4]_i_1_n_6 ),
        .Q(send_countdown_reg[5]),
        .S(Ethernet_transmitter_n_6));
  FDSE \send_countdown_reg[6] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[4]_i_1_n_5 ),
        .Q(send_countdown_reg[6]),
        .S(Ethernet_transmitter_n_6));
  FDRE \send_countdown_reg[7] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[4]_i_1_n_4 ),
        .Q(send_countdown_reg[7]),
        .R(Ethernet_transmitter_n_6));
  FDSE \send_countdown_reg[8] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[8]_i_1_n_7 ),
        .Q(send_countdown_reg[8]),
        .S(Ethernet_transmitter_n_6));
  CARRY4 \send_countdown_reg[8]_i_1 
       (.CI(\send_countdown_reg[4]_i_1_n_0 ),
        .CO({\send_countdown_reg[8]_i_1_n_0 ,\send_countdown_reg[8]_i_1_n_1 ,\send_countdown_reg[8]_i_1_n_2 ,\send_countdown_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\send_countdown_reg[8]_i_1_n_4 ,\send_countdown_reg[8]_i_1_n_5 ,\send_countdown_reg[8]_i_1_n_6 ,\send_countdown_reg[8]_i_1_n_7 }),
        .S({\send_countdown[8]_i_2_n_0 ,\send_countdown[8]_i_3_n_0 ,\send_countdown[8]_i_4_n_0 ,\send_countdown[8]_i_5_n_0 }));
  FDSE \send_countdown_reg[9] 
       (.C(eth_refclk),
        .CE(send_countdown0),
        .D(\send_countdown_reg[8]_i_1_n_6 ),
        .Q(send_countdown_reg[9]),
        .S(Ethernet_transmitter_n_6));
  LUT6 #(
    .INIT(64'hFFFFC0FF05050505)) 
    \state[0]_i_1__0 
       (.I0(init_proc__0),
        .I1(\state[1]_i_3__0_n_0 ),
        .I2(state[1]),
        .I3(eth_rstn_i_4_n_0),
        .I4(\state[1]_i_4__1_n_0 ),
        .I5(state[0]),
        .O(\state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_10__0 
       (.I0(po_counter_reg[11]),
        .I1(po_counter_reg[12]),
        .I2(po_counter_reg[15]),
        .I3(po_counter_reg[14]),
        .I4(po_counter_reg[6]),
        .I5(po_counter_reg[5]),
        .O(\state[1]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \state[1]_i_11__0 
       (.I0(po_counter_reg[3]),
        .I1(po_counter_reg[2]),
        .I2(po_counter_reg[0]),
        .I3(po_counter_reg[4]),
        .I4(po_counter_reg[1]),
        .O(\state[1]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000001FF)) 
    \state[1]_i_12__0 
       (.I0(rstn_counter_reg[2]),
        .I1(rstn_counter_reg[3]),
        .I2(rstn_counter_reg[1]),
        .I3(rstn_counter_reg[4]),
        .I4(rstn_counter_reg[5]),
        .I5(rstn_counter_reg[6]),
        .O(\state[1]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \state[1]_i_13__0 
       (.I0(po_counter_reg[19]),
        .I1(po_counter_reg[20]),
        .I2(po_counter_reg[17]),
        .I3(po_counter_reg[18]),
        .O(\state[1]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0D0FFD0D0D0D0D0)) 
    \state[1]_i_1__0 
       (.I0(\state[1]_i_2__1_n_0 ),
        .I1(\state[1]_i_3__0_n_0 ),
        .I2(state[1]),
        .I3(eth_rstn_i_4_n_0),
        .I4(\state[1]_i_4__1_n_0 ),
        .I5(state[0]),
        .O(\state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_2__1 
       (.I0(rstn_counter_reg[12]),
        .I1(\state[1]_i_5__0_n_0 ),
        .O(\state[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h5500540055005500)) 
    \state[1]_i_3__0 
       (.I0(\state[1]_i_5__0_n_0 ),
        .I1(\state[1]_i_6__0_n_0 ),
        .I2(rstn_counter_reg[0]),
        .I3(rstn_counter_reg[12]),
        .I4(\state[1]_i_7__0_n_0 ),
        .I5(\state[1]_i_8_n_0 ),
        .O(\state[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[1]_i_4__1 
       (.I0(\state[1]_i_9__0_n_0 ),
        .I1(po_counter_reg[8]),
        .I2(po_counter_reg[16]),
        .I3(po_counter_reg[21]),
        .I4(\state[1]_i_10__0_n_0 ),
        .I5(\state[1]_i_11__0_n_0 ),
        .O(\state[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011111111111111)) 
    \state[1]_i_5__0 
       (.I0(rstn_counter_reg[11]),
        .I1(rstn_counter_reg[10]),
        .I2(\state[1]_i_12__0_n_0 ),
        .I3(rstn_counter_reg[8]),
        .I4(rstn_counter_reg[9]),
        .I5(rstn_counter_reg[7]),
        .O(\state[1]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \state[1]_i_6__0 
       (.I0(rstn_counter_reg[8]),
        .I1(rstn_counter_reg[9]),
        .I2(rstn_counter_reg[7]),
        .O(\state[1]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[1]_i_7__0 
       (.I0(rstn_counter_reg[5]),
        .I1(rstn_counter_reg[6]),
        .O(\state[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \state[1]_i_8 
       (.I0(rstn_counter_reg[4]),
        .I1(rstn_counter_reg[1]),
        .I2(rstn_counter_reg[2]),
        .I3(rstn_counter_reg[3]),
        .I4(rstn_counter_reg[10]),
        .I5(rstn_counter_reg[11]),
        .O(\state[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \state[1]_i_9__0 
       (.I0(po_counter_reg[9]),
        .I1(po_counter_reg[13]),
        .I2(po_counter_reg[10]),
        .I3(po_counter_reg[7]),
        .I4(\state[1]_i_13__0_n_0 ),
        .O(\state[1]_i_9__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(eth_refclk),
        .CE(1'b1),
        .CLR(clear),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(state[0]));
  FDPE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(eth_refclk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .PRE(clear),
        .Q(state[1]));
  FDRE tx_data_valid_reg
       (.C(eth_refclk),
        .CE(1'b1),
        .D(Ethernet_transmitter_n_4),
        .Q(tx_data_valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \udp_packet_length[5]_i_2 
       (.I0(fifo_read_length[1]),
        .O(\udp_packet_length[5]_i_2_n_0 ));
  FDSE \udp_packet_length_reg[10] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[10]),
        .Q(udp_packet_length[10]),
        .S(udp_packet_length0__0));
  FDRE \udp_packet_length_reg[11] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[11]),
        .Q(udp_packet_length[11]),
        .R(udp_packet_length0__0));
  FDRE \udp_packet_length_reg[12] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[12]),
        .Q(udp_packet_length[12]),
        .R(udp_packet_length0__0));
  FDRE \udp_packet_length_reg[13] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[13]),
        .Q(udp_packet_length[13]),
        .R(udp_packet_length0__0));
  CARRY4 \udp_packet_length_reg[13]_i_1 
       (.CI(\udp_packet_length_reg[9]_i_1_n_0 ),
        .CO({\udp_packet_length_reg[13]_i_1_n_0 ,\udp_packet_length_reg[13]_i_1_n_1 ,\udp_packet_length_reg[13]_i_1_n_2 ,\udp_packet_length_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(udp_packet_length0[13:10]),
        .S(fifo_read_length[11:8]));
  FDRE \udp_packet_length_reg[14] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[14]),
        .Q(udp_packet_length[14]),
        .R(udp_packet_length0__0));
  FDRE \udp_packet_length_reg[15] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[15]),
        .Q(udp_packet_length[15]),
        .R(udp_packet_length0__0));
  CARRY4 \udp_packet_length_reg[15]_i_1 
       (.CI(\udp_packet_length_reg[13]_i_1_n_0 ),
        .CO({\NLW_udp_packet_length_reg[15]_i_1_CO_UNCONNECTED [3:1],\udp_packet_length_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_udp_packet_length_reg[15]_i_1_O_UNCONNECTED [3:2],udp_packet_length0[15:14]}),
        .S({1'b0,1'b0,fifo_read_length[13:12]}));
  FDRE \udp_packet_length_reg[2] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[2]),
        .Q(udp_packet_length[2]),
        .R(udp_packet_length0__0));
  FDSE \udp_packet_length_reg[3] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[3]),
        .Q(udp_packet_length[3]),
        .S(udp_packet_length0__0));
  FDRE \udp_packet_length_reg[4] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[4]),
        .Q(udp_packet_length[4]),
        .R(udp_packet_length0__0));
  FDRE \udp_packet_length_reg[5] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[5]),
        .Q(udp_packet_length[5]),
        .R(udp_packet_length0__0));
  CARRY4 \udp_packet_length_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\udp_packet_length_reg[5]_i_1_n_0 ,\udp_packet_length_reg[5]_i_1_n_1 ,\udp_packet_length_reg[5]_i_1_n_2 ,\udp_packet_length_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_read_length[1],1'b0}),
        .O(udp_packet_length0[5:2]),
        .S({fifo_read_length[3:2],\udp_packet_length[5]_i_2_n_0 ,fifo_read_length[0]}));
  FDSE \udp_packet_length_reg[6] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[6]),
        .Q(udp_packet_length[6]),
        .S(udp_packet_length0__0));
  FDSE \udp_packet_length_reg[7] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[7]),
        .Q(udp_packet_length[7]),
        .S(udp_packet_length0__0));
  FDSE \udp_packet_length_reg[8] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[8]),
        .Q(udp_packet_length[8]),
        .S(udp_packet_length0__0));
  FDRE \udp_packet_length_reg[9] 
       (.C(eth_refclk),
        .CE(db_sw),
        .D(udp_packet_length0[9]),
        .Q(udp_packet_length[9]),
        .R(udp_packet_length0__0));
  CARRY4 \udp_packet_length_reg[9]_i_1 
       (.CI(\udp_packet_length_reg[5]_i_1_n_0 ),
        .CO({\udp_packet_length_reg[9]_i_1_n_0 ,\udp_packet_length_reg[9]_i_1_n_1 ,\udp_packet_length_reg[9]_i_1_n_2 ,\udp_packet_length_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(udp_packet_length0[9:6]),
        .S(fifo_read_length[7:4]));
  LUT3 #(
    .INIT(8'h40)) 
    udp_packet_sending_INST_0
       (.I0(arp_response_pending),
        .I1(udp_send_data_valid_reg_n_0),
        .I2(tx_data_valid),
        .O(udp_packet_sending));
  LUT2 #(
    .INIT(4'hE)) 
    udp_send_data_valid_i_11
       (.I0(fifo_read_length[14]),
        .I1(fifo_read_length[15]),
        .O(udp_send_data_valid_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    udp_send_data_valid_i_12
       (.I0(fifo_read_length[12]),
        .I1(fifo_read_length[13]),
        .O(udp_send_data_valid_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    udp_send_data_valid_i_13
       (.I0(fifo_read_length[10]),
        .I1(fifo_read_length[11]),
        .O(udp_send_data_valid_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    udp_send_data_valid_i_14
       (.I0(fifo_read_length[8]),
        .I1(fifo_read_length[9]),
        .O(udp_send_data_valid_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    udp_send_data_valid_i_15
       (.I0(fifo_read_length[15]),
        .I1(fifo_read_length[14]),
        .O(udp_send_data_valid_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    udp_send_data_valid_i_16
       (.I0(fifo_read_length[13]),
        .I1(fifo_read_length[12]),
        .O(udp_send_data_valid_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    udp_send_data_valid_i_17
       (.I0(fifo_read_length[11]),
        .I1(fifo_read_length[10]),
        .O(udp_send_data_valid_i_17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    udp_send_data_valid_i_18
       (.I0(fifo_read_length[9]),
        .I1(fifo_read_length[8]),
        .O(udp_send_data_valid_i_18_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    udp_send_data_valid_i_21
       (.I0(fifo_read_length[6]),
        .I1(fifo_read_length[7]),
        .O(udp_send_data_valid_i_21_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    udp_send_data_valid_i_22
       (.I0(fifo_read_length[5]),
        .I1(fifo_read_length[4]),
        .O(udp_send_data_valid_i_22_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    udp_send_data_valid_i_23
       (.I0(fifo_read_length[2]),
        .I1(fifo_read_length[3]),
        .O(udp_send_data_valid_i_23_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    udp_send_data_valid_i_24
       (.I0(fifo_read_length[0]),
        .I1(fifo_read_length[1]),
        .O(udp_send_data_valid_i_24_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    udp_send_data_valid_i_25
       (.I0(fifo_read_length[7]),
        .I1(fifo_read_length[6]),
        .O(udp_send_data_valid_i_25_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    udp_send_data_valid_i_26
       (.I0(fifo_read_length[4]),
        .I1(fifo_read_length[5]),
        .O(udp_send_data_valid_i_26_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    udp_send_data_valid_i_27
       (.I0(fifo_read_length[3]),
        .I1(fifo_read_length[2]),
        .O(udp_send_data_valid_i_27_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    udp_send_data_valid_i_28
       (.I0(fifo_read_length[1]),
        .I1(fifo_read_length[0]),
        .O(udp_send_data_valid_i_28_n_0));
  FDCE udp_send_data_valid_reg
       (.C(eth_refclk),
        .CE(1'b1),
        .CLR(clear),
        .D(udp_send_data_valid),
        .Q(udp_send_data_valid_reg_n_0));
  CARRY4 udp_send_data_valid_reg_i_10
       (.CI(1'b0),
        .CO({udp_send_data_valid_reg_i_10_n_0,udp_send_data_valid_reg_i_10_n_1,udp_send_data_valid_reg_i_10_n_2,udp_send_data_valid_reg_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({udp_send_data_valid_i_21_n_0,udp_send_data_valid_i_22_n_0,udp_send_data_valid_i_23_n_0,udp_send_data_valid_i_24_n_0}),
        .O(NLW_udp_send_data_valid_reg_i_10_O_UNCONNECTED[3:0]),
        .S({udp_send_data_valid_i_25_n_0,udp_send_data_valid_i_26_n_0,udp_send_data_valid_i_27_n_0,udp_send_data_valid_i_28_n_0}));
  CARRY4 udp_send_data_valid_reg_i_5
       (.CI(udp_send_data_valid_reg_i_10_n_0),
        .CO({udp_send_data_valid11_in,udp_send_data_valid_reg_i_5_n_1,udp_send_data_valid_reg_i_5_n_2,udp_send_data_valid_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({udp_send_data_valid_i_11_n_0,udp_send_data_valid_i_12_n_0,udp_send_data_valid_i_13_n_0,udp_send_data_valid_i_14_n_0}),
        .O(NLW_udp_send_data_valid_reg_i_5_O_UNCONNECTED[3:0]),
        .S({udp_send_data_valid_i_15_n_0,udp_send_data_valid_i_16_n_0,udp_send_data_valid_i_17_n_0,udp_send_data_valid_i_18_n_0}));
endmodule

module design_1_ethernet_transceiver2_0_0_led1
   (led16_b,
    led16_g,
    led16_r,
    led17_b,
    led17_g,
    led17_r,
    CLK,
    led17_g_reg_0,
    send_arp_reply,
    udp_packet_recieved);
  output led16_b;
  output led16_g;
  output led16_r;
  output led17_b;
  output led17_g;
  output led17_r;
  input CLK;
  input led17_g_reg_0;
  input send_arp_reply;
  input udp_packet_recieved;

  wire CLK;
  wire \count_arp[0]_i_1_n_0 ;
  wire \count_arp[1]_i_1_n_0 ;
  wire \count_arp_reg_n_0_[0] ;
  wire \count_arp_reg_n_0_[1] ;
  wire \count_eth[0]_i_1_n_0 ;
  wire \count_eth[1]_i_1_n_0 ;
  wire \count_eth_reg_n_0_[0] ;
  wire \count_eth_reg_n_0_[1] ;
  wire led16_b;
  wire led16_b_i_1_n_0;
  wire led16_g;
  wire led16_g_i_1_n_0;
  wire led16_r;
  wire led16_r_i_1_n_0;
  wire led17_b;
  wire led17_b_i_1_n_0;
  wire led17_g;
  wire led17_g_i_1_n_0;
  wire led17_g_reg_0;
  wire led17_r;
  wire led17_r_i_1_n_0;
  wire send_arp_reply;
  wire udp_packet_recieved;

  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hBC)) 
    \count_arp[0]_i_1 
       (.I0(\count_arp_reg_n_0_[1] ),
        .I1(send_arp_reply),
        .I2(\count_arp_reg_n_0_[0] ),
        .O(\count_arp[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_arp[1]_i_1 
       (.I0(\count_arp_reg_n_0_[0] ),
        .I1(send_arp_reply),
        .I2(\count_arp_reg_n_0_[1] ),
        .O(\count_arp[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_arp_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(led17_g_reg_0),
        .D(\count_arp[0]_i_1_n_0 ),
        .Q(\count_arp_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_arp_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(led17_g_reg_0),
        .D(\count_arp[1]_i_1_n_0 ),
        .Q(\count_arp_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hBC)) 
    \count_eth[0]_i_1 
       (.I0(\count_eth_reg_n_0_[1] ),
        .I1(udp_packet_recieved),
        .I2(\count_eth_reg_n_0_[0] ),
        .O(\count_eth[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_eth[1]_i_1 
       (.I0(\count_eth_reg_n_0_[0] ),
        .I1(udp_packet_recieved),
        .I2(\count_eth_reg_n_0_[1] ),
        .O(\count_eth[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_eth_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(led17_g_reg_0),
        .D(\count_eth[0]_i_1_n_0 ),
        .Q(\count_eth_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_eth_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(led17_g_reg_0),
        .D(\count_eth[1]_i_1_n_0 ),
        .Q(\count_eth_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    led16_b_i_1
       (.I0(\count_arp_reg_n_0_[0] ),
        .I1(\count_arp_reg_n_0_[1] ),
        .O(led16_b_i_1_n_0));
  FDCE led16_b_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(led17_g_reg_0),
        .D(led16_b_i_1_n_0),
        .Q(led16_b));
  LUT2 #(
    .INIT(4'h2)) 
    led16_g_i_1
       (.I0(\count_arp_reg_n_0_[1] ),
        .I1(\count_arp_reg_n_0_[0] ),
        .O(led16_g_i_1_n_0));
  FDCE led16_g_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(led17_g_reg_0),
        .D(led16_g_i_1_n_0),
        .Q(led16_g));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    led16_r_i_1
       (.I0(\count_arp_reg_n_0_[0] ),
        .I1(\count_arp_reg_n_0_[1] ),
        .O(led16_r_i_1_n_0));
  FDCE led16_r_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(led17_g_reg_0),
        .D(led16_r_i_1_n_0),
        .Q(led16_r));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    led17_b_i_1
       (.I0(\count_eth_reg_n_0_[0] ),
        .I1(\count_eth_reg_n_0_[1] ),
        .O(led17_b_i_1_n_0));
  FDCE led17_b_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(led17_g_reg_0),
        .D(led17_b_i_1_n_0),
        .Q(led17_b));
  LUT2 #(
    .INIT(4'h2)) 
    led17_g_i_1
       (.I0(\count_eth_reg_n_0_[1] ),
        .I1(\count_eth_reg_n_0_[0] ),
        .O(led17_g_i_1_n_0));
  FDCE led17_g_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(led17_g_reg_0),
        .D(led17_g_i_1_n_0),
        .Q(led17_g));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    led17_r_i_1
       (.I0(\count_eth_reg_n_0_[0] ),
        .I1(\count_eth_reg_n_0_[1] ),
        .O(led17_r_i_1_n_0));
  FDCE led17_r_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(led17_g_reg_0),
        .D(led17_r_i_1_n_0),
        .Q(led17_r));
endmodule

module design_1_ethernet_transceiver2_0_0_md_interface
   (led,
    eth_mdio,
    b_clk2_5mhz_shift,
    state_reg_0,
    eth_rstn);
  output [15:0]led;
  inout eth_mdio;
  input b_clk2_5mhz_shift;
  input state_reg_0;
  input eth_rstn;

  wire b_clk2_5mhz_shift;
  wire [5:0]counter;
  wire \counter[0]_i_1_n_0 ;
  wire \counter[1]_i_1_n_0 ;
  wire \counter[2]_i_1_n_0 ;
  wire \counter[3]_i_1_n_0 ;
  wire \counter[4]_i_1_n_0 ;
  wire \counter[5]_i_1_n_0 ;
  wire \counter[5]_i_2_n_0 ;
  wire eth_mdio;
  wire eth_mdio_INST_0_i_1_n_0;
  wire eth_rstn;
  wire [15:0]led;
  wire mdio_prime_i_1_n_0;
  wire mdio_prime_i_2_n_0;
  wire mdio_prime_i_3_n_0;
  wire mdio_prime_reg_n_0;
  wire \reg_data[0]_i_1_n_0 ;
  wire \reg_data[0]_i_2_n_0 ;
  wire \reg_data[10]_i_1_n_0 ;
  wire \reg_data[10]_i_2_n_0 ;
  wire \reg_data[11]_i_1_n_0 ;
  wire \reg_data[11]_i_2_n_0 ;
  wire \reg_data[12]_i_1_n_0 ;
  wire \reg_data[12]_i_2_n_0 ;
  wire \reg_data[12]_i_3_n_0 ;
  wire \reg_data[13]_i_1_n_0 ;
  wire \reg_data[13]_i_2_n_0 ;
  wire \reg_data[13]_i_3_n_0 ;
  wire \reg_data[14]_i_1_n_0 ;
  wire \reg_data[14]_i_2_n_0 ;
  wire \reg_data[14]_i_3_n_0 ;
  wire \reg_data[15]_i_1_n_0 ;
  wire \reg_data[15]_i_2_n_0 ;
  wire \reg_data[15]_i_3_n_0 ;
  wire \reg_data[1]_i_1_n_0 ;
  wire \reg_data[1]_i_2_n_0 ;
  wire \reg_data[2]_i_1_n_0 ;
  wire \reg_data[2]_i_2_n_0 ;
  wire \reg_data[3]_i_1_n_0 ;
  wire \reg_data[3]_i_2_n_0 ;
  wire \reg_data[4]_i_1_n_0 ;
  wire \reg_data[4]_i_2_n_0 ;
  wire \reg_data[5]_i_1_n_0 ;
  wire \reg_data[5]_i_2_n_0 ;
  wire \reg_data[6]_i_1_n_0 ;
  wire \reg_data[6]_i_2_n_0 ;
  wire \reg_data[7]_i_1_n_0 ;
  wire \reg_data[7]_i_2_n_0 ;
  wire \reg_data[8]_i_1_n_0 ;
  wire \reg_data[8]_i_2_n_0 ;
  wire \reg_data[9]_i_1_n_0 ;
  wire \reg_data[9]_i_2_n_0 ;
  wire state_i_1_n_0;
  wire state_i_2_n_0;
  wire state_reg_0;
  wire state_reg_n_0;

  (* box_type = "PRIMITIVE" *) 
  PULLUP PULLUP_MDIO
       (.O(eth_mdio));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[0]_i_1 
       (.I0(state_reg_n_0),
        .I1(counter[0]),
        .O(\counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \counter[1]_i_1 
       (.I0(state_reg_n_0),
        .I1(counter[0]),
        .I2(counter[1]),
        .O(\counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \counter[2]_i_1 
       (.I0(state_reg_n_0),
        .I1(counter[1]),
        .I2(counter[0]),
        .I3(counter[2]),
        .O(\counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \counter[3]_i_1 
       (.I0(state_reg_n_0),
        .I1(counter[0]),
        .I2(counter[1]),
        .I3(counter[2]),
        .I4(counter[3]),
        .O(\counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \counter[4]_i_1 
       (.I0(state_reg_n_0),
        .I1(counter[0]),
        .I2(counter[1]),
        .I3(counter[2]),
        .I4(counter[3]),
        .I5(counter[4]),
        .O(\counter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \counter[5]_i_1 
       (.I0(state_reg_n_0),
        .I1(counter[3]),
        .I2(counter[2]),
        .I3(\counter[5]_i_2_n_0 ),
        .I4(counter[4]),
        .I5(counter[5]),
        .O(\counter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter[5]_i_2 
       (.I0(counter[1]),
        .I1(counter[0]),
        .O(\counter[5]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .CLR(state_reg_0),
        .D(\counter[0]_i_1_n_0 ),
        .Q(counter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .CLR(state_reg_0),
        .D(\counter[1]_i_1_n_0 ),
        .Q(counter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .CLR(state_reg_0),
        .D(\counter[2]_i_1_n_0 ),
        .Q(counter[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .CLR(state_reg_0),
        .D(\counter[3]_i_1_n_0 ),
        .Q(counter[3]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .CLR(state_reg_0),
        .D(\counter[4]_i_1_n_0 ),
        .Q(counter[4]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .CLR(state_reg_0),
        .D(\counter[5]_i_1_n_0 ),
        .Q(counter[5]));
  LUT2 #(
    .INIT(4'h8)) 
    eth_mdio_INST_0
       (.I0(mdio_prime_reg_n_0),
        .I1(eth_mdio_INST_0_i_1_n_0),
        .O(eth_mdio));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT1 #(
    .INIT(2'h1)) 
    eth_mdio_INST_0_i_1
       (.I0(mdio_prime_reg_n_0),
        .O(eth_mdio_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hFFEA002A)) 
    mdio_prime_i_1
       (.I0(mdio_prime_i_2_n_0),
        .I1(counter[4]),
        .I2(counter[5]),
        .I3(mdio_prime_i_3_n_0),
        .I4(mdio_prime_reg_n_0),
        .O(mdio_prime_i_1_n_0));
  LUT6 #(
    .INIT(64'h44454504FFFFFFFF)) 
    mdio_prime_i_2
       (.I0(counter[4]),
        .I1(counter[3]),
        .I2(counter[2]),
        .I3(counter[1]),
        .I4(counter[0]),
        .I5(counter[5]),
        .O(mdio_prime_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    mdio_prime_i_3
       (.I0(eth_rstn),
        .I1(state_reg_n_0),
        .O(mdio_prime_i_3_n_0));
  FDRE mdio_prime_reg
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(mdio_prime_i_1_n_0),
        .Q(mdio_prime_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[0]_i_1 
       (.I0(\reg_data[0]_i_2_n_0 ),
        .I1(led[0]),
        .I2(eth_mdio),
        .O(\reg_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \reg_data[0]_i_2 
       (.I0(counter[2]),
        .I1(counter[3]),
        .I2(state_i_2_n_0),
        .I3(counter[1]),
        .I4(counter[0]),
        .I5(\reg_data[12]_i_3_n_0 ),
        .O(\reg_data[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[10]_i_1 
       (.I0(\reg_data[10]_i_2_n_0 ),
        .I1(led[10]),
        .I2(eth_mdio),
        .O(\reg_data[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \reg_data[10]_i_2 
       (.I0(\reg_data[14]_i_3_n_0 ),
        .I1(counter[2]),
        .I2(counter[3]),
        .I3(counter[4]),
        .I4(counter[5]),
        .O(\reg_data[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[11]_i_1 
       (.I0(\reg_data[11]_i_2_n_0 ),
        .I1(led[11]),
        .I2(eth_mdio),
        .O(\reg_data[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \reg_data[11]_i_2 
       (.I0(\reg_data[15]_i_3_n_0 ),
        .I1(counter[2]),
        .I2(counter[3]),
        .I3(counter[4]),
        .I4(counter[5]),
        .O(\reg_data[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[12]_i_1 
       (.I0(\reg_data[12]_i_2_n_0 ),
        .I1(led[12]),
        .I2(eth_mdio),
        .O(\reg_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \reg_data[12]_i_2 
       (.I0(counter[3]),
        .I1(state_i_2_n_0),
        .I2(counter[2]),
        .I3(\reg_data[12]_i_3_n_0 ),
        .I4(counter[1]),
        .I5(counter[0]),
        .O(\reg_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555557)) 
    \reg_data[12]_i_3 
       (.I0(counter[5]),
        .I1(counter[3]),
        .I2(counter[4]),
        .I3(counter[1]),
        .I4(counter[2]),
        .I5(mdio_prime_i_3_n_0),
        .O(\reg_data[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[13]_i_1 
       (.I0(\reg_data[13]_i_2_n_0 ),
        .I1(led[13]),
        .I2(eth_mdio),
        .O(\reg_data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \reg_data[13]_i_2 
       (.I0(counter[3]),
        .I1(counter[4]),
        .I2(counter[5]),
        .I3(counter[2]),
        .I4(\reg_data[13]_i_3_n_0 ),
        .O(\reg_data[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \reg_data[13]_i_3 
       (.I0(counter[1]),
        .I1(counter[0]),
        .I2(\reg_data[12]_i_3_n_0 ),
        .O(\reg_data[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[14]_i_1 
       (.I0(\reg_data[14]_i_2_n_0 ),
        .I1(led[14]),
        .I2(eth_mdio),
        .O(\reg_data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \reg_data[14]_i_2 
       (.I0(counter[3]),
        .I1(counter[4]),
        .I2(counter[5]),
        .I3(counter[2]),
        .I4(\reg_data[14]_i_3_n_0 ),
        .O(\reg_data[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \reg_data[14]_i_3 
       (.I0(counter[0]),
        .I1(counter[1]),
        .I2(\reg_data[12]_i_3_n_0 ),
        .O(\reg_data[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[15]_i_1 
       (.I0(\reg_data[15]_i_2_n_0 ),
        .I1(led[15]),
        .I2(eth_mdio),
        .O(\reg_data[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \reg_data[15]_i_2 
       (.I0(counter[3]),
        .I1(counter[4]),
        .I2(counter[5]),
        .I3(counter[2]),
        .I4(\reg_data[15]_i_3_n_0 ),
        .O(\reg_data[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \reg_data[15]_i_3 
       (.I0(counter[0]),
        .I1(counter[1]),
        .I2(\reg_data[12]_i_3_n_0 ),
        .O(\reg_data[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[1]_i_1 
       (.I0(\reg_data[1]_i_2_n_0 ),
        .I1(led[1]),
        .I2(eth_mdio),
        .O(\reg_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \reg_data[1]_i_2 
       (.I0(\reg_data[12]_i_3_n_0 ),
        .I1(state_i_2_n_0),
        .I2(counter[3]),
        .I3(counter[2]),
        .I4(counter[1]),
        .I5(counter[0]),
        .O(\reg_data[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[2]_i_1 
       (.I0(\reg_data[2]_i_2_n_0 ),
        .I1(led[2]),
        .I2(eth_mdio),
        .O(\reg_data[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \reg_data[2]_i_2 
       (.I0(\reg_data[12]_i_3_n_0 ),
        .I1(state_i_2_n_0),
        .I2(counter[3]),
        .I3(counter[2]),
        .I4(counter[1]),
        .I5(counter[0]),
        .O(\reg_data[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[3]_i_1 
       (.I0(\reg_data[3]_i_2_n_0 ),
        .I1(led[3]),
        .I2(eth_mdio),
        .O(\reg_data[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \reg_data[3]_i_2 
       (.I0(\reg_data[12]_i_3_n_0 ),
        .I1(state_i_2_n_0),
        .I2(counter[3]),
        .I3(counter[2]),
        .I4(counter[1]),
        .I5(counter[0]),
        .O(\reg_data[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[4]_i_1 
       (.I0(\reg_data[4]_i_2_n_0 ),
        .I1(led[4]),
        .I2(eth_mdio),
        .O(\reg_data[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \reg_data[4]_i_2 
       (.I0(\reg_data[12]_i_3_n_0 ),
        .I1(counter[1]),
        .I2(counter[0]),
        .I3(state_i_2_n_0),
        .I4(counter[3]),
        .I5(counter[2]),
        .O(\reg_data[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[5]_i_1 
       (.I0(\reg_data[5]_i_2_n_0 ),
        .I1(led[5]),
        .I2(eth_mdio),
        .O(\reg_data[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \reg_data[5]_i_2 
       (.I0(\reg_data[13]_i_3_n_0 ),
        .I1(counter[4]),
        .I2(counter[5]),
        .I3(counter[3]),
        .I4(counter[2]),
        .O(\reg_data[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[6]_i_1 
       (.I0(\reg_data[6]_i_2_n_0 ),
        .I1(led[6]),
        .I2(eth_mdio),
        .O(\reg_data[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \reg_data[6]_i_2 
       (.I0(\reg_data[14]_i_3_n_0 ),
        .I1(counter[4]),
        .I2(counter[5]),
        .I3(counter[3]),
        .I4(counter[2]),
        .O(\reg_data[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[7]_i_1 
       (.I0(\reg_data[7]_i_2_n_0 ),
        .I1(led[7]),
        .I2(eth_mdio),
        .O(\reg_data[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \reg_data[7]_i_2 
       (.I0(\reg_data[15]_i_3_n_0 ),
        .I1(counter[4]),
        .I2(counter[5]),
        .I3(counter[3]),
        .I4(counter[2]),
        .O(\reg_data[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[8]_i_1 
       (.I0(\reg_data[8]_i_2_n_0 ),
        .I1(led[8]),
        .I2(eth_mdio),
        .O(\reg_data[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \reg_data[8]_i_2 
       (.I0(\reg_data[12]_i_3_n_0 ),
        .I1(counter[1]),
        .I2(counter[0]),
        .I3(counter[2]),
        .I4(counter[3]),
        .I5(state_i_2_n_0),
        .O(\reg_data[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \reg_data[9]_i_1 
       (.I0(\reg_data[9]_i_2_n_0 ),
        .I1(led[9]),
        .I2(eth_mdio),
        .O(\reg_data[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \reg_data[9]_i_2 
       (.I0(\reg_data[13]_i_3_n_0 ),
        .I1(counter[2]),
        .I2(counter[3]),
        .I3(counter[4]),
        .I4(counter[5]),
        .O(\reg_data[9]_i_2_n_0 ));
  FDRE \reg_data_reg[0] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[0]_i_1_n_0 ),
        .Q(led[0]),
        .R(1'b0));
  FDRE \reg_data_reg[10] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[10]_i_1_n_0 ),
        .Q(led[10]),
        .R(1'b0));
  FDRE \reg_data_reg[11] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[11]_i_1_n_0 ),
        .Q(led[11]),
        .R(1'b0));
  FDRE \reg_data_reg[12] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[12]_i_1_n_0 ),
        .Q(led[12]),
        .R(1'b0));
  FDRE \reg_data_reg[13] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[13]_i_1_n_0 ),
        .Q(led[13]),
        .R(1'b0));
  FDRE \reg_data_reg[14] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[14]_i_1_n_0 ),
        .Q(led[14]),
        .R(1'b0));
  FDRE \reg_data_reg[15] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[15]_i_1_n_0 ),
        .Q(led[15]),
        .R(1'b0));
  FDRE \reg_data_reg[1] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[1]_i_1_n_0 ),
        .Q(led[1]),
        .R(1'b0));
  FDRE \reg_data_reg[2] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[2]_i_1_n_0 ),
        .Q(led[2]),
        .R(1'b0));
  FDRE \reg_data_reg[3] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[3]_i_1_n_0 ),
        .Q(led[3]),
        .R(1'b0));
  FDRE \reg_data_reg[4] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[4]_i_1_n_0 ),
        .Q(led[4]),
        .R(1'b0));
  FDRE \reg_data_reg[5] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[5]_i_1_n_0 ),
        .Q(led[5]),
        .R(1'b0));
  FDRE \reg_data_reg[6] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[6]_i_1_n_0 ),
        .Q(led[6]),
        .R(1'b0));
  FDRE \reg_data_reg[7] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[7]_i_1_n_0 ),
        .Q(led[7]),
        .R(1'b0));
  FDRE \reg_data_reg[8] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[8]_i_1_n_0 ),
        .Q(led[8]),
        .R(1'b0));
  FDRE \reg_data_reg[9] 
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .D(\reg_data[9]_i_1_n_0 ),
        .Q(led[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    state_i_1
       (.I0(state_reg_n_0),
        .I1(counter[2]),
        .I2(counter[3]),
        .I3(state_i_2_n_0),
        .I4(counter[1]),
        .I5(counter[0]),
        .O(state_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h7)) 
    state_i_2
       (.I0(counter[5]),
        .I1(counter[4]),
        .O(state_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(b_clk2_5mhz_shift),
        .CE(1'b1),
        .CLR(state_reg_0),
        .D(state_i_1_n_0),
        .Q(state_reg_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
