{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 19:24:08 2012 " "Info: Processing started: Sat Jun 09 19:24:08 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top_ge " "Warning: Ignored assignments for entity \"top_ge\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 14622752 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 14622752 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behave " "Info: Found design unit 1: top-behave" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-rtl " "Info: Found design unit 1: Keyboard-rtl" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Info: Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digital_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_rom-SYN " "Info: Found design unit 1: digital_rom-SYN" {  } { { "digital_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/digital_rom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 digital_rom " "Info: Found entity 1: digital_rom" {  } { { "digital_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/digital_rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-behave " "Info: Found design unit 1: seg7-behave" {  } { { "seg7.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/seg7.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/seg7.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file v_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_rom-SYN " "Info: Found design unit 1: v_rom-SYN" {  } { { "v_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/v_rom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 v_rom " "Info: Found entity 1: v_rom" {  } { { "v_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/v_rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_640480.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_640480-behavior " "Info: Found design unit 1: vga_640480-behavior" {  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 vga_640480 " "Info: Found entity 1: vga_640480" {  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_rom-vga_rom " "Info: Found design unit 1: vga_rom-vga_rom" {  } { { "vga_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_rom.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 vga_rom " "Info: Found entity 1: vga_rom" {  } { { "vga_rom.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_rom.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counting_device.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counting_device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counting_device-main " "Info: Found design unit 1: counting_device-main" {  } { { "counting_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/counting_device.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 counting_device " "Info: Found entity 1: counting_device" {  } { { "counting_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/counting_device.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_split.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_split-main " "Info: Found design unit 1: register_split-main" {  } { { "register_split.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_split.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 register_split " "Info: Found entity 1: register_split" {  } { { "register_split.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_split.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_device.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_device-main " "Info: Found design unit 1: register_device-main" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 register_device " "Info: Found entity 1: register_device" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-main " "Info: Found design unit 1: alu-main" {  } { { "alu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/alu.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/alu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jump-main " "Info: Found design unit 1: jump-main" {  } { { "jump.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/jump.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 jump " "Info: Found entity 1: jump" {  } { { "jump.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/jump.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_templet.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_templet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_templet-SYN " "Info: Found design unit 1: ram_templet-SYN" {  } { { "ram_templet.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_templet.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_templet " "Info: Found entity 1: ram_templet" {  } { { "ram_templet.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_templet.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_data.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_data-main " "Info: Found design unit 1: ram_data-main" {  } { { "ram_data.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_data.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_data " "Info: Found entity 1: ram_data" {  } { { "ram_data.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_data.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tprog.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_tprog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_tprog-SYN " "Info: Found design unit 1: ram_tprog-SYN" {  } { { "ram_tprog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_tprog.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_tprog " "Info: Found entity 1: ram_tprog" {  } { { "ram_tprog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_tprog.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_prog.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_prog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_prog-main " "Info: Found design unit 1: ram_prog-main" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_prog " "Info: Found entity 1: ram_prog" {  } { { "ram_prog.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_prog.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_gpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_gpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_gpu-SYN " "Info: Found design unit 1: ram_gpu-SYN" {  } { { "ram_gpu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_gpu " "Info: Found entity 1: ram_gpu" {  } { { "ram_gpu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_gpu_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_gpu_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_gpu_d-main " "Info: Found design unit 1: ram_gpu_d-main" {  } { { "ram_gpu_d.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu_d.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_gpu_d " "Info: Found entity 1: ram_gpu_d" {  } { { "ram_gpu_d.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu_d.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-main " "Info: Found design unit 1: cpu-main" {  } { { "cpu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/cpu.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/cpu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmmm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mmmm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmmm-main " "Info: Found design unit 1: mmmm-main" {  } { { "mmmm.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/mmmm.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 top_ge " "Info: Found entity 1: top_ge" {  } { { "mmmm.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/mmmm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "top_ge work top_ge.vhd(6) " "Error (10430): VHDL Primary Unit Declaration error at top_ge.vhd(6): primary unit \"top_ge\" already exists in library \"work\"" {  } { { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 6 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 0}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "top_ge mmmm.vhd(6) " "Error (10784): HDL error at mmmm.vhd(6): see declaration for object \"top_ge\"" {  } { { "mmmm.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/mmmm.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_ge.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file top_ge.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Error: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 09 19:24:15 2012 " "Error: Processing ended: Sat Jun 09 19:24:15 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Error: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Error: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 12 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
