/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire [19:0] celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_5z[3] | celloutsig_1_5z[3]) & celloutsig_1_12z);
  assign celloutsig_0_5z = celloutsig_0_0z[17] ^ celloutsig_0_0z[2];
  assign celloutsig_1_1z = in_data[125] ^ celloutsig_1_0z[7];
  assign celloutsig_0_7z = ~(celloutsig_0_0z[8] ^ celloutsig_0_13z);
  assign celloutsig_0_2z = ~(in_data[0] ^ in_data[37]);
  reg [6:0] _07_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 7'h00;
    else _07_ <= in_data[137:131];
  assign out_data[134:128] = _07_;
  reg [8:0] _08_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _08_ <= 9'h000;
    else _08_ <= { celloutsig_0_0z[7:2], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z };
  assign { _01_[8:7], _00_, _01_[5:0] } = _08_;
  assign celloutsig_0_0z = in_data[24:5] & in_data[74:55];
  assign celloutsig_1_0z = in_data[172:161] & in_data[152:141];
  assign celloutsig_1_2z = in_data[140:137] / { 1'h1, in_data[137:135] };
  assign celloutsig_0_13z = { in_data[41:37], celloutsig_0_2z } >= in_data[70:65];
  assign celloutsig_0_6z = { in_data[60:50], celloutsig_0_1z, celloutsig_0_2z, 1'h0, celloutsig_0_5z, 1'h0, celloutsig_0_13z, celloutsig_0_5z } >= { in_data[26:10], 1'h0 };
  assign celloutsig_1_3z = in_data[152:146] >= in_data[177:171];
  assign celloutsig_0_14z = celloutsig_0_0z[10:5] > { _01_[1:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_1_6z = { celloutsig_1_2z[1:0], celloutsig_1_5z } > celloutsig_1_0z[11:5];
  assign celloutsig_1_4z = celloutsig_1_0z[6:1] < { celloutsig_1_0z[9:5], celloutsig_1_1z };
  assign celloutsig_0_1z = | in_data[20:14];
  assign celloutsig_1_5z = { celloutsig_1_0z[9:6], celloutsig_1_1z } ~^ { celloutsig_1_0z[10:8], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_12z = ~((celloutsig_1_3z & celloutsig_1_6z) | in_data[190]);
  assign _01_[6] = _00_;
  assign { out_data[96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
