// Seed: 1884529731
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout tri1 id_1;
  id_5 :
  assert property (@(posedge id_1) id_2 == -1)
  else $signed(42);
  ;
  assign id_2 = id_5;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_9 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  input wire _id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  xor primCall (id_8, id_10, id_2, id_7, id_4, id_5, id_6);
  inout wire id_2;
  output wire id_1;
  logic [1  &&  id_9  <  1 'b0 : -1] id_10;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10,
      id_8
  );
endmodule
