# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../bnn_accelerator_project3.srcs/sources_1/ip/fp_mult_add/sim/fp_mult_add.vhd" \
"../../../../bnn_accelerator_project3.srcs/sources_1/ip/fp_add/sim/fp_add.vhd" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_bram_ctrl_0_1/sim/bnnTop_axi_bram_ctrl_0_1.vhd" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_bram_ctrl_1_1/sim/bnnTop_axi_bram_ctrl_1_1.vhd" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_dma_0_0/sim/bnnTop_axi_dma_0_0.vhd" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_intc_0_0/sim/bnnTop_axi_intc_0_0.vhd" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_apb_bridge_0_0/sim/bnnTop_axi_apb_bridge_0_0.vhd" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_bram_ctrl_2_0/sim/bnnTop_axi_bram_ctrl_2_0.vhd" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_cdma_1_0/sim/bnnTop_axi_cdma_1_0.vhd" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_bram_ctrl_3_0/sim/bnnTop_axi_bram_ctrl_3_0.vhd" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_bram_ctrl_4_0/sim/bnnTop_axi_bram_ctrl_4_0.vhd" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_cdma_0_1/sim/bnnTop_axi_cdma_0_1.vhd" \

# Do not sort compile order
nosort
