# RISCV-Processor-In-Verilog
This project is an implementation of a single core RISCV processor in verilog
