// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module ChipTop(
  input         tl_slave_0_a_ready,
                tl_slave_0_d_valid,
  input  [2:0]  tl_slave_0_d_bits_opcode,
  input  [1:0]  tl_slave_0_d_bits_param,
  input  [2:0]  tl_slave_0_d_bits_size,
  input  [3:0]  tl_slave_0_d_bits_source,
  input         tl_slave_0_d_bits_sink,
                tl_slave_0_d_bits_denied,
  input  [63:0] tl_slave_0_d_bits_data,
  input         tl_slave_0_d_bits_corrupt,
                custom_boot,
                reset_io,
                clock_uncore_clock,
                spi_0_dq_0_i,
                spi_0_dq_1_i,
                spi_0_dq_2_i,
                spi_0_dq_3_i,
                uart_0_rxd,
  output        tl_slave_0_a_valid,
  output [2:0]  tl_slave_0_a_bits_opcode,
                tl_slave_0_a_bits_param,
                tl_slave_0_a_bits_size,
  output [3:0]  tl_slave_0_a_bits_source,
  output [31:0] tl_slave_0_a_bits_address,
  output [7:0]  tl_slave_0_a_bits_mask,
  output [63:0] tl_slave_0_a_bits_data,
  output        tl_slave_0_a_bits_corrupt,
                tl_slave_0_d_ready,
                spi_0_sck,
                spi_0_dq_0_o,
                spi_0_dq_0_ie,
                spi_0_dq_0_oe,
                spi_0_dq_1_o,
                spi_0_dq_1_ie,
                spi_0_dq_1_oe,
                spi_0_dq_2_o,
                spi_0_dq_2_ie,
                spi_0_dq_2_oe,
                spi_0_dq_3_o,
                spi_0_dq_3_ie,
                spi_0_dq_3_oe,
                spi_0_cs_0,
                uart_0_txd
);

  wire _iocell_custom_boot_i;	// @[IOCell.scala:111:23]
  wire _system_auto_implicitClockGrouper_out_clock;	// @[ChipTop.scala:28:35]
  wire _system_auto_implicitClockGrouper_out_reset;	// @[ChipTop.scala:28:35]
  DigitalTop system (	// @[ChipTop.scala:28:35]
    .clock                                                                     (_system_auto_implicitClockGrouper_out_clock),	// @[ChipTop.scala:28:35]
    .reset                                                                     (_system_auto_implicitClockGrouper_out_reset),	// @[ChipTop.scala:28:35]
    .auto_prci_ctrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (clock_uncore_clock),
    .auto_prci_ctrl_domain_reset_setter_clock_in_member_allClocks_uncore_reset (reset_io),
    .mem_tl_0_a_ready                                                          (tl_slave_0_a_ready),
    .mem_tl_0_d_valid                                                          (tl_slave_0_d_valid),
    .mem_tl_0_d_bits_opcode                                                    (tl_slave_0_d_bits_opcode),
    .mem_tl_0_d_bits_param                                                     (tl_slave_0_d_bits_param),
    .mem_tl_0_d_bits_size                                                      (tl_slave_0_d_bits_size),
    .mem_tl_0_d_bits_source                                                    (tl_slave_0_d_bits_source),
    .mem_tl_0_d_bits_sink                                                      (tl_slave_0_d_bits_sink),
    .mem_tl_0_d_bits_denied                                                    (tl_slave_0_d_bits_denied),
    .mem_tl_0_d_bits_data                                                      (tl_slave_0_d_bits_data),
    .mem_tl_0_d_bits_corrupt                                                   (tl_slave_0_d_bits_corrupt),
    .custom_boot                                                               (_iocell_custom_boot_i),	// @[IOCell.scala:111:23]
    .uart_0_rxd                                                                (uart_0_rxd),
    .spi_0_dq_0_i                                                              (spi_0_dq_0_i),
    .spi_0_dq_1_i                                                              (spi_0_dq_1_i),
    .spi_0_dq_2_i                                                              (spi_0_dq_2_i),
    .spi_0_dq_3_i                                                              (spi_0_dq_3_i),
    .auto_implicitClockGrouper_out_clock                                       (_system_auto_implicitClockGrouper_out_clock),
    .auto_implicitClockGrouper_out_reset                                       (_system_auto_implicitClockGrouper_out_reset),
    .mem_tl_0_a_valid                                                          (tl_slave_0_a_valid),
    .mem_tl_0_a_bits_opcode                                                    (tl_slave_0_a_bits_opcode),
    .mem_tl_0_a_bits_param                                                     (tl_slave_0_a_bits_param),
    .mem_tl_0_a_bits_size                                                      (tl_slave_0_a_bits_size),
    .mem_tl_0_a_bits_source                                                    (tl_slave_0_a_bits_source),
    .mem_tl_0_a_bits_address                                                   (tl_slave_0_a_bits_address),
    .mem_tl_0_a_bits_mask                                                      (tl_slave_0_a_bits_mask),
    .mem_tl_0_a_bits_data                                                      (tl_slave_0_a_bits_data),
    .mem_tl_0_a_bits_corrupt                                                   (tl_slave_0_a_bits_corrupt),
    .mem_tl_0_d_ready                                                          (tl_slave_0_d_ready),
    .uart_0_txd                                                                (uart_0_txd),
    .spi_0_sck                                                                 (spi_0_sck),
    .spi_0_dq_0_o                                                              (spi_0_dq_0_o),
    .spi_0_dq_0_ie                                                             (spi_0_dq_0_ie),
    .spi_0_dq_0_oe                                                             (spi_0_dq_0_oe),
    .spi_0_dq_1_o                                                              (spi_0_dq_1_o),
    .spi_0_dq_1_ie                                                             (spi_0_dq_1_ie),
    .spi_0_dq_1_oe                                                             (spi_0_dq_1_oe),
    .spi_0_dq_2_o                                                              (spi_0_dq_2_o),
    .spi_0_dq_2_ie                                                             (spi_0_dq_2_ie),
    .spi_0_dq_2_oe                                                             (spi_0_dq_2_oe),
    .spi_0_dq_3_o                                                              (spi_0_dq_3_o),
    .spi_0_dq_3_ie                                                             (spi_0_dq_3_ie),
    .spi_0_dq_3_oe                                                             (spi_0_dq_3_oe),
    .spi_0_cs_0                                                                (spi_0_cs_0)
  );
  GenericDigitalInIOCell iocell_custom_boot (	// @[IOCell.scala:111:23]
    .pad (custom_boot),
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_custom_boot_i)
  );
endmodule

