International Allegro CL Enterprise Edition
10.1 [64-bit Linux (x86-64) *SMP*] (May 15, 2018 2:40)
Copyright (C) 1985-2017, Franz Inc., Oakland, CA, USA.  All Rights Reserved.

This dynamic runtime copy of Allegro CL was built by:
   [TC21720] SRI International

;; Optimization settings: safety 1, space 1, speed 3, debug 1.
;; For a complete description of all compiler switches given the
;; current optimization settings evaluate (explain-compiler-settings).
;;---
;; Current reader case mode: :case-sensitive-lower

*** 
*** MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0 (11:36:39 5/16/2019)
*** Generated by proveit - ProofLite-6.0.10 (xx/xx/xx)
*** 
Context changed to ~/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/
Parsing MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0
MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0 parsed in 0.01 seconds
Typechecking MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/arm_state.bin in 0.05s (load part took 0.03s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_arith_nat.bin in 0.13s (load part took 0.02s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_adder.bin in 0.09s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_concat.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_rotate.bin in 0.07s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/field.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/check_carry.bin in 0.07s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/AuthIB.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/AuthIA.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ZeroExtend.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/LSR_C.bin in 0.07s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/LSR.bin in 0.07s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/Zeros.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/LSL_C.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/LSL.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ROR_C.bin in 0.06s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ROR.bin in 0.06s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/SInt.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/UInt.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/Replicate.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/SignExtend.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ASR_C.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ASR.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/Basic_ASL_Types.bin in 0.35s (load part took 0.03s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ShiftReg.bin in 0.08s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/DecodeShift.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/Basic_ASL_Function.bin in 0.07s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/bt.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/bts.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ldr_imm_gen.bin in 0.11s (load part took 0.02s)
Adding decl ldr_imm_gen_0.Diag
Adding decl ldr_imm_gen_0.addr
Adding decl ldr_imm_gen_0.diag
Adding decl ldr_imm_gen_0.D
Adding decl ldr_imm_gen_0.v
Adding decl ldr_imm_gen_0.postindex
Adding decl ldr_imm_gen_0.scale
Adding decl ldr_imm_gen_0.offset
Adding decl ldr_imm_gen_0.n
Adding decl ldr_imm_gen_0.t
Adding decl ldr_imm_gen_0.regsize
Adding decl ldr_imm_gen_0.acctype
Adding decl ldr_imm_gen_0.ASL
Adding decl ldr_imm_gen_0.sts
Adding decl ldr_imm_gen_0.sts0
Adding decl ldr_imm_gen_0.sts1
Adding decl ldr_imm_gen_0.datasize
Adding decl ldr_imm_gen_0.sts2
Adding decl ldr_imm_gen_0.sts3
Adding decl ldr_imm_gen_0.sts4
Adding decl ldr_imm_gen_0.u
Adding decl ldr_imm_gen_0.sts5
Adding decl ldr_imm_gen_0.post
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/movz.bin in 0.09s (load part took 0.01s)
Adding decl movz_1.Diag
Adding decl movz_1.addr
Adding decl movz_1.diag
Adding decl movz_1.D
Adding decl movz_1.v
Adding decl movz_1.d
Adding decl movz_1.datasize
Adding decl movz_1.imm
Adding decl movz_1.opcode
Adding decl movz_1.pos
Adding decl movz_1.ASL
Adding decl movz_1.sts1
Adding decl movz_1.sts2
Adding decl movz_1.update_field
Adding decl movz_1.sts3
Adding decl movz_1.sts4
Adding decl movz_1.post
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/nasalib/ints/pvsbin/floor_more.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/nasalib/ints/pvsbin/div_nat.bin in 0.06s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/IsZero.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/AddWithCarry1.bin in 0.07s (load part took 0.02s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/subs_addsub_shift.bin in 0.12s (load part took 0.02s)
Adding decl subs_addsub_shift_2.Diag
Adding decl subs_addsub_shift_2.addr
Adding decl subs_addsub_shift_2.diag
Adding decl subs_addsub_shift_2.v
Adding decl subs_addsub_shift_2.d
Adding decl subs_addsub_shift_2.n
Adding decl subs_addsub_shift_2.m
Adding decl subs_addsub_shift_2.datasize
Adding decl subs_addsub_shift_2.sub_op
Adding decl subs_addsub_shift_2.setflags
Adding decl subs_addsub_shift_2.p1
Adding decl subs_addsub_shift_2.p2
Adding decl subs_addsub_shift_2.shift_type
Adding decl subs_addsub_shift_2.shift_amount
Adding decl subs_addsub_shift_2.ASL
Adding decl subs_addsub_shift_2.sts1
Adding decl subs_addsub_shift_2.sts2
Adding decl subs_addsub_shift_2.sts3
Adding decl subs_addsub_shift_2.sts4
Adding decl subs_addsub_shift_2.p3
Adding decl subs_addsub_shift_2.post
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/reverse.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/AArch64_BranchAddr.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/BranchTo.bin in 0.06s (load part took 0.00s);;; GC:;;; Finished GC

Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ConditionHolds.bin in 0.58s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/b_cond.bin in 0.07s (load part took 0.01s)

 In declaration b_cond_3:
  added conversion bv[64]
             
  to 0xffffff80081bfffc, converting
     below(exp2(64))
  to bvec[64]


 In declaration b_cond_3:
  added conversion bv[64]
             
  to 0xffffff80081bfff0, converting
     below(exp2(64))
  to bvec[64]

Adding decl b_cond_3.Diag
Adding decl b_cond_3.addr
Adding decl b_cond_3.next
Adding decl b_cond_3.fail
Adding decl b_cond_3.diag
Adding decl b_cond_3.D
Adding decl b_cond_3.v
Adding decl b_cond_3.offset
Adding decl b_cond_3.condition
Adding decl b_cond_3.post
MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0 typechecked in 3.89s: 12 TCCs, 0 proved, 6 subsumed, 6 unproved; 2 conversions
Saving bin file for theory MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0
Saving MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0
Context file /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/.pvscontext written
Installing proof scripts [Theory: MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0]
Renamed MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf to MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf~
Wrote proof file MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf
Proof script ldr_imm_gen_0_TCC1 was installed
Renamed MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf to MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf~
Wrote proof file MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf
Proof script movz_1_TCC1 was installed
Renamed MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf to MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf~
Wrote proof file MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf
Proof script subs_addsub_shift_2_TCC1 was installed
Renamed MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf to MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf~
Wrote proof file MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf
Proof script b_cond_3_TCC1 was installed
Renamed MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf to MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf~
Wrote proof file MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf
Proof script b_cond_3_TCC2 was installed
Renamed MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf to MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf~
Wrote proof file MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.prf
Proof script b_cond_3_TCC3 was installed
Defining b_cond. 
Defining b_cond$. 
Defining b_uncond. 
Defining b_uncond$. 
Defining b_uncond_bi. 
Defining b_uncond_bi$. 
Defining bl_uncond. 
Defining bl_uncond$. 
Defining b_uncond_TCC3. 
Defining b_uncond_TCC3$. 
Defining addsub-imm. 
Defining addsub-imm$. 
Defining test-subs-addsub-shift. 
Defining test-subs-addsub-shift$. 
Defining test-subs-addsub-shift-1. 
Defining test-subs-addsub-shift-1$. 
Defining subs_addsub_shift_ALS_TCC2. 
Defining subs_addsub_shift_ALS_TCC2$. 
Defining opcode_TCC2. 
Defining opcode_TCC2$. 
Defining movk. 
Defining movk$. 
Defining movewide. 
Defining movewide$. 
Defining adds-addsub-imm. 
Defining adds-addsub-imm$. 
Defining DecodeRegExtend_TCC8. 
Defining DecodeRegExtend_TCC8$. 
Defining UInt_bound. 
Defining UInt_bound$. 
Defining branch_typ_TCC3. 
Defining branch_typ_TCC3$. 
Defining 2_d_6. 
Defining 2_d_6$. 
Defining Log-Shift. 
Defining Log-Shift$. 
Defining log-shift-expand. 
Defining log-shift-expand$. 
Defining log-shift-NZCV. 
Defining log-shift-NZCV$. 
Defining log-shift-result. 
Defining log-shift-result$. 
Defining log-shift. 
Defining log-shift$. 
Defining log-shift-disj-TCC4. 
Defining log-shift-disj-TCC4$. 
Defining pc-related-addr. 
Defining pc-related-addr$. 
Defining exp1-str-imm-gen. 
Defining exp1-str-imm-gen$. 
Defining eval-exp-UInt. 
Defining eval-exp-UInt$. 
Defining eval-u1. 
Defining eval-u1$. 
Defining str-imm-gen. 
Defining str-imm-gen$. 
Proving theory MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0
Rerunning proof of MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.ldr_imm_gen_0_TCC1
IN pvs2cl-lisp-function: compile _exp2,
                                                                                         args = (n),
                                                                                         long-list: nil

MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.ldr_imm_gen_0_TCC1 proved in 0.03 real, 0.03 cpu seconds
Rerunning proof of MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.movz_1_TCC1
MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.movz_1_TCC1 proved in 0.00 real, 0.00 cpu seconds
Rerunning proof of MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.subs_addsub_shift_2_TCC1
MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.subs_addsub_shift_2_TCC1 proved in 0.00 real, 0.00 cpu seconds
Rerunning proof of MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.b_cond_3_TCC1
MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.b_cond_3_TCC1 proved in 0.00 real, 0.00 cpu seconds
Rerunning proof of MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.b_cond_3_TCC2
MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.b_cond_3_TCC2 proved in 0.00 real, 0.00 cpu seconds
Rerunning proof of MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.b_cond_3_TCC3
MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0.b_cond_3_TCC3 proved in 0.00 real, 0.00 cpu seconds


 Proof summary for theory MMINIT_VALIDATE_MEMMODEL_LIMITS_FFFFFF80081BFFE0
    ldr_imm_gen_0_TCC1....................proved - complete   [shostak](0.03 s)
    movz_1_TCC1...........................proved - complete   [shostak](0.00 s)
    subs_addsub_shift_2_TCC1..............proved - complete   [shostak](0.00 s)
    b_cond_3_TCC1.........................proved - complete   [shostak](0.00 s)
    b_cond_3_TCC2.........................proved - complete   [shostak](0.00 s)
    b_cond_3_TCC3.........................proved - complete   [shostak](0.00 s)
    Theory totals: 6 formulas, 6 attempted, 6 succeeded (0.05 s)

Grand Totals: 6 proofs, 6 attempted, 6 succeeded (0.05 s)
Context file /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/.pvscontext written