verilog xil_defaultlib --include "../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../FDTD_accl.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v" \
"../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64_arraybkb.v" \
"../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_array_bufhbi.v" \
"../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_array_bufjbC.v" \
"../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_AXILiteS_s_axi.v" \
"../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_bondary_nlbW.v" \
"../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_bondary_wpcA.v" \
"../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_fadd_32nsfYi.v" \
"../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_fmul_32nsg8j.v" \
"../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v" \
"../../../../FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
