pr_debug	,	F_18
early_dma_memcpy_done	,	F_42
atomic_set	,	F_4
bfin_write_MDMA_S0_X_COUNT	,	F_62
mod	,	V_78
shift	,	V_76
channel	,	V_22
conf	,	V_72
inode	,	V_19
src_ch	,	V_53
clear_dma_buffer	,	F_26
DMA_ERR	,	V_63
bfin_write_MDMA_D0_START_ADDR	,	F_58
len	,	V_87
dma_size	,	V_88
defined	,	F_6
CH_UART2_RX	,	V_24
CONFIG_DEB_DMA_URGENT	,	V_11
KERN_WARNING	,	V_29
device_id	,	V_18
single_open	,	F_13
x_count	,	V_61
request_irq	,	F_25
x_modify	,	V_62
"BFIN_UART"	,	L_5
dma_channel_active	,	F_10
bfin_write_MDMA_D0_Y_COUNT	,	F_54
ANOMALY_05000480	,	V_3
DEFINE_SPINLOCK	,	F_52
dst_ch	,	V_52
dmod	,	V_68
"freedma() : BEGIN\n"	,	L_11
size	,	V_48
dma_memcpy_nocache	,	F_71
early_shadow_stamp	,	F_34
atomic_cmpxchg	,	F_20
bulk	,	V_81
channel2irq	,	F_24
psrc	,	V_47
bfin_addr_dcacheable	,	F_68
"dma"	,	L_4
DI_EN	,	V_66
proc_dma_operations	,	V_21
free_irq	,	F_30
flags	,	V_74
MDMA_D1_NEXT_DESC_PTR	,	V_55
_dma_out	,	F_74
chan_status	,	V_6
_dma_memcpy	,	F_66
seq_printf	,	F_11
bfin_write_EBIU_DDRQUE	,	F_7
file	,	V_20
EBUSY	,	V_35
bfin_write_MDMA_S0_START_ADDR	,	F_61
bfin_write_MDMA_S0_CONFIG	,	F_35
bfin_write_MDMA_S1_CONFIG	,	F_36
WNR	,	V_65
bfin_write_MDMA_D0_IRQ_STATUS	,	F_47
u16	,	T_6
bfin_write_MDMA_S0_IRQ_STATUS	,	F_64
proc_create	,	F_15
__builtin_bfin_ssync	,	F_40
"request_dma(%u): no device_id given\n"	,	L_7
pdst	,	V_46
atomic_read	,	F_23
DMAEN	,	V_42
cfg	,	V_40
MDMA_D0_NEXT_DESC_PTR	,	V_57
bfin_write_DMAC_TC_PER	,	F_3
seq_file	,	V_15
saddr	,	V_69
cnt	,	V_71
ycnt	,	V_77
i	,	V_1
irq	,	V_36
VERIFY_READ	,	V_84
regs	,	V_7
EFAULT	,	V_34
bfin_write32	,	F_41
bfin_write_MDMA_D0_CONFIG	,	F_49
mdma_lock	,	V_73
m	,	V_16
bfin_write_MDMA_S0_X_MODIFY	,	F_63
bfin_write_MDMA_D0_Y_MODIFY	,	F_56
"freedma() : END\n"	,	L_12
buf	,	V_86
"%2d: %s\n"	,	L_3
bfin_read_EBIU_DDRQUE	,	F_8
v	,	V_17
CH_IMEM_STREAM0_DEST	,	V_32
irq_handler_t	,	T_2
__init	,	T_1
access_ok	,	F_73
blackfin_dcache_invalidate_range	,	F_70
VERIFY_WRITE	,	V_83
bfin_read_MDMA_S1_CONFIG	,	F_45
DEB3_URGENT	,	V_14
DEB2_URGENT	,	V_13
data	,	V_38
bfin_read16	,	F_38
dma_memcpy	,	F_67
bfin_write_MDMA_D1_IRQ_STATUS	,	F_48
peripheral_map	,	V_28
bfin_write_MDMA_D0_X_COUNT	,	F_59
size_t	,	T_3
disable_dma	,	F_29
"request_dma() : BEGIN\n"	,	L_6
proc_dma_init	,	F_14
irq_status	,	V_58
u32	,	T_4
"DMA Channel %d failed to suspend\n"	,	L_13
DEB1_URGENT	,	V_12
set_dma_callback	,	F_21
smod	,	V_70
CH_IMEM_STREAM1_DEST	,	V_33
start_addr	,	V_60
__dma_memcpy	,	F_51
blackfin_dma_init	,	F_1
"request_dma() : END\n"	,	L_10
ret	,	V_39
dma_io_base_addr	,	V_8
bfin_write_MDMA_S0_Y_MODIFY	,	F_57
"Blackfin DMA Controller\n"	,	L_1
MAX_DMA_SUSPEND_CHANNELS	,	V_44
_dma_in	,	F_75
bfin_write_MDMA_D1_CONFIG	,	F_50
bfin_write16	,	F_39
WDSIZE_32	,	V_64
saved_peripheral_map	,	V_45
proc_dma_open	,	F_12
CONFIG_BF54x	,	F_17
spin_unlock_irqrestore	,	F_65
set_dma_peripheral_map	,	F_16
bfin_write_MDMA_D0_X_MODIFY	,	F_60
"Blackfin dma_memcpy"	,	L_2
blackfin_dma_resume	,	F_32
spin_lock_irqsave	,	F_53
CONFIG_BF561	,	V_30
per_map	,	V_23
bfin_read_MDMA_S0_CONFIG	,	F_43
CH_UART3_TX	,	V_27
KERN_INFO	,	V_2
dst	,	V_49
BUG_ON	,	F_22
printk	,	F_2
DMA2D	,	V_75
safe_dma_memcpy	,	F_72
MDMA_S1_NEXT_DESC_PTR	,	V_56
bfin_read_MDMA_D0_IRQ_STATUS	,	F_44
dma_register	,	V_51
SSYNC	,	F_27
blackfin_dma_early_init	,	F_33
request_dma	,	F_5
RESTART	,	V_41
s16	,	T_5
CH_UART2_TX	,	V_25
DMA_DONE	,	V_59
addr	,	V_85
early_dma_memcpy	,	F_37
blackfin_dcache_flush_range	,	F_69
dma_ch	,	V_5
"Request IMDMA failed due to ANOMALY 05000182\n"	,	L_8
get_cclk	,	F_19
rest	,	V_82
src	,	V_50
"DMA CHANNEL IN USE\n"	,	L_9
bfin_write_MDMA_S0_Y_COUNT	,	F_55
CH_MEM_STREAM0_SRC	,	V_10
MDMA_S0_NEXT_DESC_PTR	,	V_54
WDSIZE_16	,	V_79
ANOMALY_05000182	,	V_31
MAX_DMA_CHANNELS	,	V_4
blackfin_dma_suspend	,	F_31
free_dma	,	F_28
KERN_ERR	,	V_43
callback	,	V_37
WDSIZE_8	,	V_80
proc_dma_show	,	F_9
daddr	,	V_67
CH_UART3_RX	,	V_26
bfin_read_MDMA_D1_IRQ_STATUS	,	F_46
CH_MEM_STREAM0_DEST	,	V_9
