// Seed: 1286928617
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  parameter id_3 = (1);
  assign module_1.id_5 = 0;
  wire id_4;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    input wor id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri id_7,
    output supply1 id_8,
    input supply1 id_9,
    output tri id_10,
    output supply1 id_11
);
  wire id_13;
  assign id_13 = id_5;
  wire  id_14;
  logic id_15;
  ;
  module_0 modCall_1 (
      id_14,
      id_15
  );
  wire id_16;
  ;
  wire id_17;
endmodule
