{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725396489950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725396489951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 14:48:09 2024 " "Processing started: Tue Sep 03 14:48:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725396489951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725396489951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1725396489951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1725396490992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1725396490992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "core/PC_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs " "Found entity 1: mux_2inputs" {  } { { "core/mux_2inputs.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_2inputs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fetchdecode_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/fetchdecode_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchDecode_register " "Found entity 1: FetchDecode_register" {  } { { "core/FetchDecode_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/FetchDecode_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_tb " "Found entity 1: ROM_tb" {  } { { "testbenches/ROM_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/ROM_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/fetch_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/fetch_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Stage_tb " "Found entity 1: Fetch_Stage_tb" {  } { { "testbenches/Fetch_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/Fetch_Stage_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "memory/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "memory/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/regfile_scalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/regfile_scalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_scalar " "Found entity 1: Regfile_scalar" {  } { { "core/Regfile_scalar.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/Regfile_scalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "core/controlUnit.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/decodeexecute_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/decodeexecute_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeExecute_register " "Found entity 1: DecodeExecute_register" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/DecodeExecute_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "core/ALU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "core/adder.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/executememory_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/executememory_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteMemory_register " "Found entity 1: ExecuteMemory_register" {  } { { "core/ExecuteMemory_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/memorywriteback_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/memorywriteback_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryWriteback_register " "Found entity 1: MemoryWriteback_register" {  } { { "core/MemoryWriteback_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/MemoryWriteback_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/add_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/add_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_tb " "Found entity 1: Add_tb" {  } { { "testbenches/Add_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/Add_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "core/signExtend.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/signExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/comparator_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/comparator_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_branch " "Found entity 1: comparator_branch" {  } { { "core/comparator_branch.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/comparator_branch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_3inputs.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_3inputs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3inputs " "Found entity 1: mux_3inputs" {  } { { "core/mux_3inputs.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_3inputs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "core/hazard_detection_unit.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/hazard_detection_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "core/forwarding_unit.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/forwarding_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/cpu_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/cpu_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top_tb " "Found entity 1: cpu_top_tb" {  } { { "testbenches/cpu_top_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/cpu_top_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/zeroextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/zeroextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtend " "Found entity 1: zeroExtend" {  } { { "core/zeroExtend.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/zeroExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1725396510447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:pc_add " "Elaborating entity \"adder\" for hierarchy \"adder:pc_add\"" {  } { { "top.sv" "pc_add" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs mux_2inputs:mux_2inputs_PC " "Elaborating entity \"mux_2inputs\" for hierarchy \"mux_2inputs:mux_2inputs_PC\"" {  } { { "top.sv" "mux_2inputs_PC" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PC_register:pc_reg " "Elaborating entity \"PC_register\" for hierarchy \"PC_register:pc_reg\"" {  } { { "top.sv" "pc_reg" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom_memory " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom_memory\"" {  } { { "top.sv" "rom_memory" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:rom_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "memory/ROM.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:rom_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "memory/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1725396510721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:rom_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:rom_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM.mif " "Parameter \"init_file\" = \"./ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510723 ""}  } { { "memory/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1725396510723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q4g1 " "Found entity 1: altsyncram_q4g1" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/altsyncram_q4g1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q4g1 ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated " "Elaborating entity \"altsyncram_q4g1\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396510973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396510973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_q4g1.tdf" "rden_decode" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/altsyncram_q4g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396510974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396511068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396511068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_q4g1.tdf" "mux2" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/altsyncram_q4g1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchDecode_register FetchDecode_register:FetchDecode_register_instance " "Elaborating entity \"FetchDecode_register\" for hierarchy \"FetchDecode_register:FetchDecode_register_instance\"" {  } { { "top.sv" "FetchDecode_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit hazard_detection_unit:u_hazard_detection " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"hazard_detection_unit:u_hazard_detection\"" {  } { { "top.sv" "u_hazard_detection" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control_unit_instance " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control_unit_instance\"" {  } { { "top.sv" "control_unit_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroExtend zeroExtend:zero_extend_instance " "Elaborating entity \"zeroExtend\" for hierarchy \"zeroExtend:zero_extend_instance\"" {  } { { "top.sv" "zero_extend_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_scalar Regfile_scalar:regfile_instance " "Elaborating entity \"Regfile_scalar\" for hierarchy \"Regfile_scalar:regfile_instance\"" {  } { { "top.sv" "regfile_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_branch comparator_branch:comparator_instance " "Elaborating entity \"comparator_branch\" for hierarchy \"comparator_branch:comparator_instance\"" {  } { { "top.sv" "comparator_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeExecute_register DecodeExecute_register:DecodeExecute_register_instance " "Elaborating entity \"DecodeExecute_register\" for hierarchy \"DecodeExecute_register:DecodeExecute_register_instance\"" {  } { { "top.sv" "DecodeExecute_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 DecodeExecute_register.sv(40) " "Verilog HDL assignment warning at DecodeExecute_register.sv(40): truncated value with size 4 to match size of target (1)" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/DecodeExecute_register.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1725396511487 "|top|DecodeExecute_register:DecodeExecute_register_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3inputs mux_3inputs:mux_alu_forward_A " "Elaborating entity \"mux_3inputs\" for hierarchy \"mux_3inputs:mux_alu_forward_A\"" {  } { { "top.sv" "mux_alu_forward_A" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_instance " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_instance\"" {  } { { "top.sv" "ALU_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding_unit_instance " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding_unit_instance\"" {  } { { "top.sv" "forwarding_unit_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteMemory_register ExecuteMemory_register:ExecuteMemory_register_instance " "Elaborating entity \"ExecuteMemory_register\" for hierarchy \"ExecuteMemory_register:ExecuteMemory_register_instance\"" {  } { { "top.sv" "ExecuteMemory_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 ExecuteMemory_register.sv(38) " "Verilog HDL assignment warning at ExecuteMemory_register.sv(38): truncated value with size 16 to match size of target (4)" {  } { { "core/ExecuteMemory_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1725396511503 "|top|ExecuteMemory_register:ExecuteMemory_register_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 ExecuteMemory_register.sv(39) " "Verilog HDL assignment warning at ExecuteMemory_register.sv(39): truncated value with size 16 to match size of target (4)" {  } { { "core/ExecuteMemory_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1725396511503 "|top|ExecuteMemory_register:ExecuteMemory_register_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_instance " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_instance\"" {  } { { "top.sv" "RAM_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_instance\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./RAM.mif " "Parameter \"init_file\" = \"./RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511559 ""}  } { { "memory/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1725396511559 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 16 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 16" {  } { { "db/altsyncram_78n1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/altsyncram_78n1.tdf" 446 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1725396511659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_78n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_78n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_78n1 " "Found entity 1: altsyncram_78n1" {  } { { "db/altsyncram_78n1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/altsyncram_78n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725396511661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1725396511661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_78n1 RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_78n1:auto_generated " "Elaborating entity \"altsyncram_78n1\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_78n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryWriteback_register MemoryWriteback_register:MemoryWriteback_register_instance " "Elaborating entity \"MemoryWriteback_register\" for hierarchy \"MemoryWriteback_register:MemoryWriteback_register_instance\"" {  } { { "top.sv" "MemoryWriteback_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1725396511724 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511881 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511881 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511882 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511882 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511884 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511884 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511886 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511886 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511887 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511887 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511888 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511888 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511889 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511889 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511889 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511891 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511891 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511891 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511892 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511892 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511892 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511902 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511902 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511902 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511903 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511903 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511903 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511904 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511904 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511905 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511905 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511906 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511906 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511906 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511907 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511907 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511907 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511908 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511908 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511911 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511911 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511912 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511912 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511913 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511913 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511914 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511914 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725396511914 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1725396512112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725396512272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 14:48:32 2024 " "Processing ended: Tue Sep 03 14:48:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725396512272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725396512272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725396512272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1725396512272 ""}
