Fitter report for openMSP430_fpga
Sun Jul 14 06:42:16 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Ignored Assignments
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Fitter Resource Usage Summary
  9. Input Pins
 10. Output Pins
 11. Dual Purpose and Dedicated Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. I/O Assignment Warnings
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. I/O Rules Summary
 21. I/O Rules Details
 22. I/O Rules Matrix
 23. Fitter Device Options
 24. Operating Settings and Conditions
 25. Fitter Messages
 26. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Failed - Sun Jul 14 06:42:16 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; openMSP430_fpga                             ;
; Top-level Entity Name              ; omsp_qwark_periph                           ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,723 / 22,320 ( 8 % )                      ;
;     Total combinational functions  ; 1,393 / 22,320 ( 6 % )                      ;
;     Dedicated logic registers      ; 729 / 22,320 ( 3 % )                        ;
; Total registers                    ; 729                                         ;
; Total pins                         ; 173 / 154 ( 112 % )                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                             ;
+--------------+-------------------+--------------+--------------+---------------+----------------+
; Name         ; Ignored Entity    ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source ;
+--------------+-------------------+--------------+--------------+---------------+----------------+
; Location     ;                   ;              ; EX_RST       ; PIN_D3        ; QSF Assignment ;
; Location     ;                   ;              ; FPGA_CLK1_50 ; PIN_R8        ; QSF Assignment ;
; Location     ;                   ;              ; KEY[0]       ; PIN_J15       ; QSF Assignment ;
; Location     ;                   ;              ; KEY[1]       ; PIN_E1        ; QSF Assignment ;
; Location     ;                   ;              ; LED[0]       ; PIN_J16       ; QSF Assignment ;
; Location     ;                   ;              ; LED[1]       ; PIN_A13       ; QSF Assignment ;
; Location     ;                   ;              ; LED[2]       ; PIN_B13       ; QSF Assignment ;
; Location     ;                   ;              ; LED[3]       ; PIN_A11       ; QSF Assignment ;
; Location     ;                   ;              ; LED[4]       ; PIN_D1        ; QSF Assignment ;
; Location     ;                   ;              ; LED[5]       ; PIN_F3        ; QSF Assignment ;
; Location     ;                   ;              ; LED[6]       ; PIN_B1        ; QSF Assignment ;
; Location     ;                   ;              ; LED[7]       ; PIN_L3        ; QSF Assignment ;
; Location     ;                   ;              ; OUT_PLL_1MHZ ; PIN_J13       ; QSF Assignment ;
; Location     ;                   ;              ; OUT_PLL_4MHZ ; PIN_J14       ; QSF Assignment ;
; Location     ;                   ;              ; PER_UART_TX  ; PIN_K15       ; QSF Assignment ;
; Location     ;                   ;              ; SW[0]        ; PIN_M1        ; QSF Assignment ;
; Location     ;                   ;              ; SW[1]        ; PIN_T8        ; QSF Assignment ;
; Location     ;                   ;              ; SW[2]        ; PIN_B9        ; QSF Assignment ;
; Location     ;                   ;              ; SW[3]        ; PIN_M15       ; QSF Assignment ;
; Location     ;                   ;              ; UART_RX      ; PIN_B5        ; QSF Assignment ;
; Location     ;                   ;              ; UART_TX      ; PIN_B4        ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; EX_RST       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; FPGA_CLK1_50 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; KEY[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; KEY[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; LED[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; LED[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; LED[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; LED[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; LED[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; LED[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; LED[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; LED[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; OUT_PLL_1MHZ ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; OUT_PLL_4MHZ ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; PER_UART_TX  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; SW[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; SW[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; SW[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; SW[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; UART_RX      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; omsp_qwark_periph ;              ; UART_TX      ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+-------------------+--------------+--------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2481 ) ; 0.00 % ( 0 / 2481 )        ; 0.00 % ( 0 / 2481 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2481 ) ; 0.00 % ( 0 / 2481 )        ; 0.00 % ( 0 / 2481 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2471 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,723 / 22,320 ( 8 % ) ;
;     -- Combinational with no register       ; 994                    ;
;     -- Register only                        ; 330                    ;
;     -- Combinational with a register        ; 399                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 785                    ;
;     -- 3 input functions                    ; 499                    ;
;     -- <=2 input functions                  ; 109                    ;
;     -- Register only                        ; 330                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 1237                   ;
;     -- arithmetic mode                      ; 156                    ;
;                                             ;                        ;
; Total registers*                            ; 729 / 23,018 ( 3 % )   ;
;     -- Dedicated logic registers            ; 729 / 22,320 ( 3 % )   ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )        ;
;                                             ;                        ;
; Total LABs                                  ; Not available          ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 173 / 154 ( 112 % )    ;
;     -- Clock pins                           ; 0 / 7 ( 0 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )          ;
;                                             ;                        ;
; M9Ks                                        ; 0 / 66 ( 0 % )         ;
; Total block memory bits                     ; 0 / 608,256 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 608,256 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )        ;
; PLLs                                        ; 0 / 4 ( 0 % )          ;
; Global signals                              ; 3                      ;
;     -- Global clocks                        ; 3 / 20 ( 15 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )          ;
; Maximum fan-out                             ; 725                    ;
; Highest non-global fan-out                  ; 144                    ;
; Total fan-out                               ; 7507                   ;
; Average fan-out                             ; 3.03                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                              ;
+----------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name           ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; dbg_acc        ; Unassigned ; --       ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[0]     ; Unassigned ; --       ; 19                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[10]    ; Unassigned ; --       ; 40                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[11]    ; Unassigned ; --       ; 41                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[12]    ; Unassigned ; --       ; 49                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[13]    ; Unassigned ; --       ; 23                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[14]    ; Unassigned ; --       ; 30                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[15]    ; Unassigned ; --       ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[1]     ; Unassigned ; --       ; 40                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[2]     ; Unassigned ; --       ; 40                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[3]     ; Unassigned ; --       ; 40                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[4]     ; Unassigned ; --       ; 40                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[5]     ; Unassigned ; --       ; 40                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[6]     ; Unassigned ; --       ; 40                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[7]     ; Unassigned ; --       ; 40                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[8]     ; Unassigned ; --       ; 40                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_addr[9]     ; Unassigned ; --       ; 40                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_en          ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_mb_wr[0]    ; Unassigned ; --       ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eu_mb_wr[1]    ; Unassigned ; --       ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[0]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[10]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[11]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[12]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[13]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[14]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[15]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[1]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[2]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[3]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[4]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[5]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[6]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[7]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[8]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; inst_pc[9]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; irq_detect     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; irq_qwark_acc  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mb_rd_msk[0]   ; Unassigned ; --       ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mb_rd_msk[1]   ; Unassigned ; --       ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mclk           ; Unassigned ; --       ; 725                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mclk2          ; Unassigned ; --       ; 4                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[0]          ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[10]         ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[11]         ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[12]         ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[13]         ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[14]         ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[15]         ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[1]          ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[2]          ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[3]          ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[4]          ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[5]          ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[6]          ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[7]          ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[8]          ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pc[9]          ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[0]    ; Unassigned ; --       ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[10]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[11]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[12]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[13]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[1]    ; Unassigned ; --       ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[2]    ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[3]    ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[4]    ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[5]    ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[6]    ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[7]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[8]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_addr[9]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[0]     ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[10]    ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[11]    ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[12]    ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[13]    ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[14]    ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[15]    ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[1]     ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[2]     ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[3]     ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[4]     ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[5]     ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[6]     ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[7]     ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[8]     ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_din[9]     ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_en         ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_we[0]      ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; per_we[1]      ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; puc_rst        ; Unassigned ; --       ; 378                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_dec_out     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_out     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[0]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[10] ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[11] ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[12] ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[13] ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[14] ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[15] ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[1]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[2]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[3]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[4]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[5]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[6]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[7]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[8]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_inc_val[9]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[0]      ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[10]     ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[11]     ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[12]     ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[13]     ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[14]     ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[15]     ; Unassigned ; --       ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[1]      ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[2]      ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[3]      ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[4]      ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[5]      ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[6]      ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[7]      ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[8]      ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_val[9]      ; Unassigned ; --       ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_out      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[0]   ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[10]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[11]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[12]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[13]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[14]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[15]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[1]   ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[2]   ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[3]   ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[4]   ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[5]   ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[6]   ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[7]   ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[8]   ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; sp_wr_val[9]   ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+----------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; addr_out[0]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_out[10] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_out[11] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_out[12] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_out[1]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_out[2]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_out[3]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_out[4]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_out[5]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_out[6]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_out[7]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_out[8]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_out[9]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[0]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[10] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[11] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[12] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[13] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[14] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[15] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[1]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[2]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[3]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[4]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[5]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[6]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[7]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[8]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; per_dout[9]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; qwark_irq    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                   ;
+----------+-----------+-------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As ; User Signal Name ; Pin Type                  ;
+----------+-----------+-------------+------------------+---------------------------+
; F4       ; nSTATUS   ; -           ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG   ; -           ; -                ; Dedicated Programming Pin ;
; J3       ; nCE       ; -           ; -                ; Dedicated Programming Pin ;
; H14      ; CONF_DONE ; -           ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0     ; -           ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3     ; -           ; -                ; Dedicated Programming Pin ;
+----------+-----------+-------------+------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 25 ( 0 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 20 ( 0 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 18 ( 0 % ) ; 2.5V          ; --           ;
; 6        ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 24 ( 0 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 24 ( 0 % ) ; 2.5V          ; --           ;
; Unknown  ; 178            ; --            ;              ;
+----------+----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; per_dout[0]    ; Incomplete set of assignments ;
; per_dout[1]    ; Incomplete set of assignments ;
; per_dout[2]    ; Incomplete set of assignments ;
; per_dout[3]    ; Incomplete set of assignments ;
; per_dout[4]    ; Incomplete set of assignments ;
; per_dout[5]    ; Incomplete set of assignments ;
; per_dout[6]    ; Incomplete set of assignments ;
; per_dout[7]    ; Incomplete set of assignments ;
; per_dout[8]    ; Incomplete set of assignments ;
; per_dout[9]    ; Incomplete set of assignments ;
; per_dout[10]   ; Incomplete set of assignments ;
; per_dout[11]   ; Incomplete set of assignments ;
; per_dout[12]   ; Incomplete set of assignments ;
; per_dout[13]   ; Incomplete set of assignments ;
; per_dout[14]   ; Incomplete set of assignments ;
; per_dout[15]   ; Incomplete set of assignments ;
; addr_out[0]    ; Incomplete set of assignments ;
; addr_out[1]    ; Incomplete set of assignments ;
; addr_out[2]    ; Incomplete set of assignments ;
; addr_out[3]    ; Incomplete set of assignments ;
; addr_out[4]    ; Incomplete set of assignments ;
; addr_out[5]    ; Incomplete set of assignments ;
; addr_out[6]    ; Incomplete set of assignments ;
; addr_out[7]    ; Incomplete set of assignments ;
; addr_out[8]    ; Incomplete set of assignments ;
; addr_out[9]    ; Incomplete set of assignments ;
; addr_out[10]   ; Incomplete set of assignments ;
; addr_out[11]   ; Incomplete set of assignments ;
; addr_out[12]   ; Incomplete set of assignments ;
; qwark_irq      ; Incomplete set of assignments ;
; sp_inc_out     ; Incomplete set of assignments ;
; per_addr[0]    ; Incomplete set of assignments ;
; per_addr[1]    ; Incomplete set of assignments ;
; per_addr[2]    ; Incomplete set of assignments ;
; per_addr[4]    ; Incomplete set of assignments ;
; per_addr[6]    ; Incomplete set of assignments ;
; per_addr[5]    ; Incomplete set of assignments ;
; per_addr[8]    ; Incomplete set of assignments ;
; per_addr[7]    ; Incomplete set of assignments ;
; per_addr[9]    ; Incomplete set of assignments ;
; per_addr[10]   ; Incomplete set of assignments ;
; per_en         ; Incomplete set of assignments ;
; per_addr[11]   ; Incomplete set of assignments ;
; per_addr[12]   ; Incomplete set of assignments ;
; per_addr[13]   ; Incomplete set of assignments ;
; per_we[0]      ; Incomplete set of assignments ;
; per_we[1]      ; Incomplete set of assignments ;
; per_addr[3]    ; Incomplete set of assignments ;
; eu_addr[0]     ; Incomplete set of assignments ;
; mb_rd_msk[1]   ; Incomplete set of assignments ;
; mb_rd_msk[0]   ; Incomplete set of assignments ;
; eu_addr[2]     ; Incomplete set of assignments ;
; eu_addr[1]     ; Incomplete set of assignments ;
; eu_addr[4]     ; Incomplete set of assignments ;
; eu_addr[3]     ; Incomplete set of assignments ;
; eu_addr[6]     ; Incomplete set of assignments ;
; eu_addr[5]     ; Incomplete set of assignments ;
; eu_addr[11]    ; Incomplete set of assignments ;
; eu_addr[10]    ; Incomplete set of assignments ;
; eu_addr[9]     ; Incomplete set of assignments ;
; eu_addr[8]     ; Incomplete set of assignments ;
; eu_addr[7]     ; Incomplete set of assignments ;
; eu_addr[13]    ; Incomplete set of assignments ;
; eu_addr[12]    ; Incomplete set of assignments ;
; eu_addr[14]    ; Incomplete set of assignments ;
; eu_addr[15]    ; Incomplete set of assignments ;
; eu_mb_wr[0]    ; Incomplete set of assignments ;
; eu_mb_wr[1]    ; Incomplete set of assignments ;
; eu_en          ; Incomplete set of assignments ;
; dbg_acc        ; Incomplete set of assignments ;
; per_din[0]     ; Incomplete set of assignments ;
; mclk           ; Incomplete set of assignments ;
; puc_rst        ; Incomplete set of assignments ;
; per_din[1]     ; Incomplete set of assignments ;
; per_din[2]     ; Incomplete set of assignments ;
; per_din[3]     ; Incomplete set of assignments ;
; per_din[4]     ; Incomplete set of assignments ;
; per_din[5]     ; Incomplete set of assignments ;
; sp_wr_out      ; Incomplete set of assignments ;
; sp_wr_val[15]  ; Incomplete set of assignments ;
; sp_wr_val[14]  ; Incomplete set of assignments ;
; sp_wr_val[13]  ; Incomplete set of assignments ;
; sp_wr_val[12]  ; Incomplete set of assignments ;
; sp_wr_val[11]  ; Incomplete set of assignments ;
; sp_wr_val[10]  ; Incomplete set of assignments ;
; sp_wr_val[9]   ; Incomplete set of assignments ;
; sp_wr_val[8]   ; Incomplete set of assignments ;
; sp_wr_val[7]   ; Incomplete set of assignments ;
; sp_wr_val[6]   ; Incomplete set of assignments ;
; sp_wr_val[5]   ; Incomplete set of assignments ;
; sp_wr_val[4]   ; Incomplete set of assignments ;
; sp_wr_val[3]   ; Incomplete set of assignments ;
; sp_wr_val[2]   ; Incomplete set of assignments ;
; sp_wr_val[1]   ; Incomplete set of assignments ;
; sp_wr_val[0]   ; Incomplete set of assignments ;
; sp_dec_out     ; Incomplete set of assignments ;
; sp_inc_val[15] ; Incomplete set of assignments ;
; sp_inc_val[14] ; Incomplete set of assignments ;
; sp_inc_val[13] ; Incomplete set of assignments ;
; sp_inc_val[12] ; Incomplete set of assignments ;
; sp_inc_val[11] ; Incomplete set of assignments ;
; sp_inc_val[10] ; Incomplete set of assignments ;
; sp_inc_val[9]  ; Incomplete set of assignments ;
; sp_inc_val[8]  ; Incomplete set of assignments ;
; sp_inc_val[7]  ; Incomplete set of assignments ;
; sp_inc_val[6]  ; Incomplete set of assignments ;
; sp_inc_val[5]  ; Incomplete set of assignments ;
; sp_inc_val[4]  ; Incomplete set of assignments ;
; sp_inc_val[3]  ; Incomplete set of assignments ;
; sp_inc_val[2]  ; Incomplete set of assignments ;
; sp_inc_val[1]  ; Incomplete set of assignments ;
; sp_inc_val[0]  ; Incomplete set of assignments ;
; per_din[6]     ; Incomplete set of assignments ;
; per_din[7]     ; Incomplete set of assignments ;
; per_din[8]     ; Incomplete set of assignments ;
; per_din[9]     ; Incomplete set of assignments ;
; per_din[10]    ; Incomplete set of assignments ;
; per_din[11]    ; Incomplete set of assignments ;
; per_din[12]    ; Incomplete set of assignments ;
; per_din[13]    ; Incomplete set of assignments ;
; per_din[14]    ; Incomplete set of assignments ;
; per_din[15]    ; Incomplete set of assignments ;
; mclk2          ; Incomplete set of assignments ;
; sp_val[14]     ; Incomplete set of assignments ;
; sp_val[13]     ; Incomplete set of assignments ;
; sp_val[12]     ; Incomplete set of assignments ;
; sp_val[11]     ; Incomplete set of assignments ;
; sp_val[10]     ; Incomplete set of assignments ;
; sp_val[9]      ; Incomplete set of assignments ;
; sp_val[8]      ; Incomplete set of assignments ;
; sp_val[7]      ; Incomplete set of assignments ;
; sp_val[6]      ; Incomplete set of assignments ;
; sp_val[5]      ; Incomplete set of assignments ;
; sp_val[4]      ; Incomplete set of assignments ;
; sp_val[3]      ; Incomplete set of assignments ;
; sp_val[2]      ; Incomplete set of assignments ;
; sp_val[1]      ; Incomplete set of assignments ;
; sp_val[15]     ; Incomplete set of assignments ;
; sp_val[0]      ; Incomplete set of assignments ;
; inst_pc[0]     ; Incomplete set of assignments ;
; pc[0]          ; Incomplete set of assignments ;
; irq_detect     ; Incomplete set of assignments ;
; inst_pc[1]     ; Incomplete set of assignments ;
; pc[1]          ; Incomplete set of assignments ;
; inst_pc[2]     ; Incomplete set of assignments ;
; pc[2]          ; Incomplete set of assignments ;
; inst_pc[3]     ; Incomplete set of assignments ;
; pc[3]          ; Incomplete set of assignments ;
; inst_pc[4]     ; Incomplete set of assignments ;
; pc[4]          ; Incomplete set of assignments ;
; inst_pc[5]     ; Incomplete set of assignments ;
; pc[5]          ; Incomplete set of assignments ;
; inst_pc[6]     ; Incomplete set of assignments ;
; pc[6]          ; Incomplete set of assignments ;
; inst_pc[7]     ; Incomplete set of assignments ;
; pc[7]          ; Incomplete set of assignments ;
; inst_pc[8]     ; Incomplete set of assignments ;
; pc[8]          ; Incomplete set of assignments ;
; inst_pc[9]     ; Incomplete set of assignments ;
; pc[9]          ; Incomplete set of assignments ;
; inst_pc[10]    ; Incomplete set of assignments ;
; pc[10]         ; Incomplete set of assignments ;
; inst_pc[11]    ; Incomplete set of assignments ;
; pc[11]         ; Incomplete set of assignments ;
; inst_pc[12]    ; Incomplete set of assignments ;
; pc[12]         ; Incomplete set of assignments ;
; inst_pc[13]    ; Incomplete set of assignments ;
; pc[13]         ; Incomplete set of assignments ;
; inst_pc[14]    ; Incomplete set of assignments ;
; pc[14]         ; Incomplete set of assignments ;
; inst_pc[15]    ; Incomplete set of assignments ;
; pc[15]         ; Incomplete set of assignments ;
; irq_qwark_acc  ; Incomplete set of assignments ;
; per_dout[0]    ; Missing location assignment   ;
; per_dout[1]    ; Missing location assignment   ;
; per_dout[2]    ; Missing location assignment   ;
; per_dout[3]    ; Missing location assignment   ;
; per_dout[4]    ; Missing location assignment   ;
; per_dout[5]    ; Missing location assignment   ;
; per_dout[6]    ; Missing location assignment   ;
; per_dout[7]    ; Missing location assignment   ;
; per_dout[8]    ; Missing location assignment   ;
; per_dout[9]    ; Missing location assignment   ;
; per_dout[10]   ; Missing location assignment   ;
; per_dout[11]   ; Missing location assignment   ;
; per_dout[12]   ; Missing location assignment   ;
; per_dout[13]   ; Missing location assignment   ;
; per_dout[14]   ; Missing location assignment   ;
; per_dout[15]   ; Missing location assignment   ;
; addr_out[0]    ; Missing location assignment   ;
; addr_out[1]    ; Missing location assignment   ;
; addr_out[2]    ; Missing location assignment   ;
; addr_out[3]    ; Missing location assignment   ;
; addr_out[4]    ; Missing location assignment   ;
; addr_out[5]    ; Missing location assignment   ;
; addr_out[6]    ; Missing location assignment   ;
; addr_out[7]    ; Missing location assignment   ;
; addr_out[8]    ; Missing location assignment   ;
; addr_out[9]    ; Missing location assignment   ;
; addr_out[10]   ; Missing location assignment   ;
; addr_out[11]   ; Missing location assignment   ;
; addr_out[12]   ; Missing location assignment   ;
; qwark_irq      ; Missing location assignment   ;
; sp_inc_out     ; Missing location assignment   ;
; per_addr[0]    ; Missing location assignment   ;
; per_addr[1]    ; Missing location assignment   ;
; per_addr[2]    ; Missing location assignment   ;
; per_addr[4]    ; Missing location assignment   ;
; per_addr[6]    ; Missing location assignment   ;
; per_addr[5]    ; Missing location assignment   ;
; per_addr[8]    ; Missing location assignment   ;
; per_addr[7]    ; Missing location assignment   ;
; per_addr[9]    ; Missing location assignment   ;
; per_addr[10]   ; Missing location assignment   ;
; per_en         ; Missing location assignment   ;
; per_addr[11]   ; Missing location assignment   ;
; per_addr[12]   ; Missing location assignment   ;
; per_addr[13]   ; Missing location assignment   ;
; per_we[0]      ; Missing location assignment   ;
; per_we[1]      ; Missing location assignment   ;
; per_addr[3]    ; Missing location assignment   ;
; eu_addr[0]     ; Missing location assignment   ;
; mb_rd_msk[1]   ; Missing location assignment   ;
; mb_rd_msk[0]   ; Missing location assignment   ;
; eu_addr[2]     ; Missing location assignment   ;
; eu_addr[1]     ; Missing location assignment   ;
; eu_addr[4]     ; Missing location assignment   ;
; eu_addr[3]     ; Missing location assignment   ;
; eu_addr[6]     ; Missing location assignment   ;
; eu_addr[5]     ; Missing location assignment   ;
; eu_addr[11]    ; Missing location assignment   ;
; eu_addr[10]    ; Missing location assignment   ;
; eu_addr[9]     ; Missing location assignment   ;
; eu_addr[8]     ; Missing location assignment   ;
; eu_addr[7]     ; Missing location assignment   ;
; eu_addr[13]    ; Missing location assignment   ;
; eu_addr[12]    ; Missing location assignment   ;
; eu_addr[14]    ; Missing location assignment   ;
; eu_addr[15]    ; Missing location assignment   ;
; eu_mb_wr[0]    ; Missing location assignment   ;
; eu_mb_wr[1]    ; Missing location assignment   ;
; eu_en          ; Missing location assignment   ;
; dbg_acc        ; Missing location assignment   ;
; per_din[0]     ; Missing location assignment   ;
; mclk           ; Missing location assignment   ;
; puc_rst        ; Missing location assignment   ;
; per_din[1]     ; Missing location assignment   ;
; per_din[2]     ; Missing location assignment   ;
; per_din[3]     ; Missing location assignment   ;
; per_din[4]     ; Missing location assignment   ;
; per_din[5]     ; Missing location assignment   ;
; sp_wr_out      ; Missing location assignment   ;
; sp_wr_val[15]  ; Missing location assignment   ;
; sp_wr_val[14]  ; Missing location assignment   ;
; sp_wr_val[13]  ; Missing location assignment   ;
; sp_wr_val[12]  ; Missing location assignment   ;
; sp_wr_val[11]  ; Missing location assignment   ;
; sp_wr_val[10]  ; Missing location assignment   ;
; sp_wr_val[9]   ; Missing location assignment   ;
; sp_wr_val[8]   ; Missing location assignment   ;
; sp_wr_val[7]   ; Missing location assignment   ;
; sp_wr_val[6]   ; Missing location assignment   ;
; sp_wr_val[5]   ; Missing location assignment   ;
; sp_wr_val[4]   ; Missing location assignment   ;
; sp_wr_val[3]   ; Missing location assignment   ;
; sp_wr_val[2]   ; Missing location assignment   ;
; sp_wr_val[1]   ; Missing location assignment   ;
; sp_wr_val[0]   ; Missing location assignment   ;
; sp_dec_out     ; Missing location assignment   ;
; sp_inc_val[15] ; Missing location assignment   ;
; sp_inc_val[14] ; Missing location assignment   ;
; sp_inc_val[13] ; Missing location assignment   ;
; sp_inc_val[12] ; Missing location assignment   ;
; sp_inc_val[11] ; Missing location assignment   ;
; sp_inc_val[10] ; Missing location assignment   ;
; sp_inc_val[9]  ; Missing location assignment   ;
; sp_inc_val[8]  ; Missing location assignment   ;
; sp_inc_val[7]  ; Missing location assignment   ;
; sp_inc_val[6]  ; Missing location assignment   ;
; sp_inc_val[5]  ; Missing location assignment   ;
; sp_inc_val[4]  ; Missing location assignment   ;
; sp_inc_val[3]  ; Missing location assignment   ;
; sp_inc_val[2]  ; Missing location assignment   ;
; sp_inc_val[1]  ; Missing location assignment   ;
; sp_inc_val[0]  ; Missing location assignment   ;
; per_din[6]     ; Missing location assignment   ;
; per_din[7]     ; Missing location assignment   ;
; per_din[8]     ; Missing location assignment   ;
; per_din[9]     ; Missing location assignment   ;
; per_din[10]    ; Missing location assignment   ;
; per_din[11]    ; Missing location assignment   ;
; per_din[12]    ; Missing location assignment   ;
; per_din[13]    ; Missing location assignment   ;
; per_din[14]    ; Missing location assignment   ;
; per_din[15]    ; Missing location assignment   ;
; mclk2          ; Missing location assignment   ;
; sp_val[14]     ; Missing location assignment   ;
; sp_val[13]     ; Missing location assignment   ;
; sp_val[12]     ; Missing location assignment   ;
; sp_val[11]     ; Missing location assignment   ;
; sp_val[10]     ; Missing location assignment   ;
; sp_val[9]      ; Missing location assignment   ;
; sp_val[8]      ; Missing location assignment   ;
; sp_val[7]      ; Missing location assignment   ;
; sp_val[6]      ; Missing location assignment   ;
; sp_val[5]      ; Missing location assignment   ;
; sp_val[4]      ; Missing location assignment   ;
; sp_val[3]      ; Missing location assignment   ;
; sp_val[2]      ; Missing location assignment   ;
; sp_val[1]      ; Missing location assignment   ;
; sp_val[15]     ; Missing location assignment   ;
; sp_val[0]      ; Missing location assignment   ;
; inst_pc[0]     ; Missing location assignment   ;
; pc[0]          ; Missing location assignment   ;
; irq_detect     ; Missing location assignment   ;
; inst_pc[1]     ; Missing location assignment   ;
; pc[1]          ; Missing location assignment   ;
; inst_pc[2]     ; Missing location assignment   ;
; pc[2]          ; Missing location assignment   ;
; inst_pc[3]     ; Missing location assignment   ;
; pc[3]          ; Missing location assignment   ;
; inst_pc[4]     ; Missing location assignment   ;
; pc[4]          ; Missing location assignment   ;
; inst_pc[5]     ; Missing location assignment   ;
; pc[5]          ; Missing location assignment   ;
; inst_pc[6]     ; Missing location assignment   ;
; pc[6]          ; Missing location assignment   ;
; inst_pc[7]     ; Missing location assignment   ;
; pc[7]          ; Missing location assignment   ;
; inst_pc[8]     ; Missing location assignment   ;
; pc[8]          ; Missing location assignment   ;
; inst_pc[9]     ; Missing location assignment   ;
; pc[9]          ; Missing location assignment   ;
; inst_pc[10]    ; Missing location assignment   ;
; pc[10]         ; Missing location assignment   ;
; inst_pc[11]    ; Missing location assignment   ;
; pc[11]         ; Missing location assignment   ;
; inst_pc[12]    ; Missing location assignment   ;
; pc[12]         ; Missing location assignment   ;
; inst_pc[13]    ; Missing location assignment   ;
; pc[13]         ; Missing location assignment   ;
; inst_pc[14]    ; Missing location assignment   ;
; pc[14]         ; Missing location assignment   ;
; inst_pc[15]    ; Missing location assignment   ;
; pc[15]         ; Missing location assignment   ;
; irq_qwark_acc  ; Missing location assignment   ;
+----------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+----------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                   ; Entity Name       ; Library Name ;
+----------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------+-------------------+--------------+
; |omsp_qwark_periph         ; 0 (0)       ; 729 (230)                 ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 173  ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |omsp_qwark_periph                    ; omsp_qwark_periph ; work         ;
;    |omsp_qwark:qwark_0|    ; 0 (0)       ; 499 (499)                 ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |omsp_qwark_periph|omsp_qwark:qwark_0 ; omsp_qwark        ; work         ;
+----------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; per_dout[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; per_dout[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_out[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qwark_irq      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sp_inc_out     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; per_addr[0]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[1]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[2]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[4]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[6]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[5]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[8]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[7]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[9]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[10]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_en         ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[11]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[12]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[13]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_we[0]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_we[1]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_addr[3]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[0]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; mb_rd_msk[1]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; mb_rd_msk[0]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[2]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[1]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[4]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[3]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[6]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[5]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[11]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[10]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[9]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[8]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[7]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[13]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[12]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[14]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_addr[15]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_mb_wr[0]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_mb_wr[1]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eu_en          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; dbg_acc        ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[0]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; mclk           ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; puc_rst        ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[1]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[2]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[3]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[4]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[5]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_out      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[15]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[14]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[13]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[12]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[11]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[10]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[9]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[8]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[7]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[6]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[5]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[4]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[3]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[2]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[1]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_wr_val[0]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_dec_out     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[15] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[14] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[13] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[12] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[11] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[10] ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[9]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[8]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[7]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[6]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[5]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[4]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[3]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[2]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[1]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_inc_val[0]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[6]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[7]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[8]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[9]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[10]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[11]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[12]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[13]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[14]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; per_din[15]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; mclk2          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[14]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[13]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[12]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[11]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[10]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[9]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[8]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[7]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[6]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[5]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[4]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[3]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[2]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[1]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[15]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sp_val[0]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[0]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[0]          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; irq_detect     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[1]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[1]          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[2]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[2]          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[3]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[3]          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[4]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[4]          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[5]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[5]          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[6]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[6]          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[7]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[7]          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[8]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[8]          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[9]     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[9]          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[10]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[10]         ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[11]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[11]         ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[12]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[12]         ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[13]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[13]         ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[14]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[14]         ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; inst_pc[15]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pc[15]         ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; irq_qwark_acc  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; sp_inc_out          ;                   ;         ;
; per_addr[0]         ;                   ;         ;
; per_addr[1]         ;                   ;         ;
; per_addr[2]         ;                   ;         ;
; per_addr[4]         ;                   ;         ;
; per_addr[6]         ;                   ;         ;
; per_addr[5]         ;                   ;         ;
; per_addr[8]         ;                   ;         ;
; per_addr[7]         ;                   ;         ;
; per_addr[9]         ;                   ;         ;
; per_addr[10]        ;                   ;         ;
; per_en              ;                   ;         ;
; per_addr[11]        ;                   ;         ;
; per_addr[12]        ;                   ;         ;
; per_addr[13]        ;                   ;         ;
; per_we[0]           ;                   ;         ;
; per_we[1]           ;                   ;         ;
; per_addr[3]         ;                   ;         ;
; eu_addr[0]          ;                   ;         ;
; mb_rd_msk[1]        ;                   ;         ;
; mb_rd_msk[0]        ;                   ;         ;
; eu_addr[2]          ;                   ;         ;
; eu_addr[1]          ;                   ;         ;
; eu_addr[4]          ;                   ;         ;
; eu_addr[3]          ;                   ;         ;
; eu_addr[6]          ;                   ;         ;
; eu_addr[5]          ;                   ;         ;
; eu_addr[11]         ;                   ;         ;
; eu_addr[10]         ;                   ;         ;
; eu_addr[9]          ;                   ;         ;
; eu_addr[8]          ;                   ;         ;
; eu_addr[7]          ;                   ;         ;
; eu_addr[13]         ;                   ;         ;
; eu_addr[12]         ;                   ;         ;
; eu_addr[14]         ;                   ;         ;
; eu_addr[15]         ;                   ;         ;
; eu_mb_wr[0]         ;                   ;         ;
; eu_mb_wr[1]         ;                   ;         ;
; eu_en               ;                   ;         ;
; dbg_acc             ;                   ;         ;
; per_din[0]          ;                   ;         ;
; mclk                ;                   ;         ;
; puc_rst             ;                   ;         ;
; per_din[1]          ;                   ;         ;
; per_din[2]          ;                   ;         ;
; per_din[3]          ;                   ;         ;
; per_din[4]          ;                   ;         ;
; per_din[5]          ;                   ;         ;
; sp_wr_out           ;                   ;         ;
; sp_wr_val[15]       ;                   ;         ;
; sp_wr_val[14]       ;                   ;         ;
; sp_wr_val[13]       ;                   ;         ;
; sp_wr_val[12]       ;                   ;         ;
; sp_wr_val[11]       ;                   ;         ;
; sp_wr_val[10]       ;                   ;         ;
; sp_wr_val[9]        ;                   ;         ;
; sp_wr_val[8]        ;                   ;         ;
; sp_wr_val[7]        ;                   ;         ;
; sp_wr_val[6]        ;                   ;         ;
; sp_wr_val[5]        ;                   ;         ;
; sp_wr_val[4]        ;                   ;         ;
; sp_wr_val[3]        ;                   ;         ;
; sp_wr_val[2]        ;                   ;         ;
; sp_wr_val[1]        ;                   ;         ;
; sp_wr_val[0]        ;                   ;         ;
; sp_dec_out          ;                   ;         ;
; sp_inc_val[15]      ;                   ;         ;
; sp_inc_val[14]      ;                   ;         ;
; sp_inc_val[13]      ;                   ;         ;
; sp_inc_val[12]      ;                   ;         ;
; sp_inc_val[11]      ;                   ;         ;
; sp_inc_val[10]      ;                   ;         ;
; sp_inc_val[9]       ;                   ;         ;
; sp_inc_val[8]       ;                   ;         ;
; sp_inc_val[7]       ;                   ;         ;
; sp_inc_val[6]       ;                   ;         ;
; sp_inc_val[5]       ;                   ;         ;
; sp_inc_val[4]       ;                   ;         ;
; sp_inc_val[3]       ;                   ;         ;
; sp_inc_val[2]       ;                   ;         ;
; sp_inc_val[1]       ;                   ;         ;
; sp_inc_val[0]       ;                   ;         ;
; per_din[6]          ;                   ;         ;
; per_din[7]          ;                   ;         ;
; per_din[8]          ;                   ;         ;
; per_din[9]          ;                   ;         ;
; per_din[10]         ;                   ;         ;
; per_din[11]         ;                   ;         ;
; per_din[12]         ;                   ;         ;
; per_din[13]         ;                   ;         ;
; per_din[14]         ;                   ;         ;
; per_din[15]         ;                   ;         ;
; mclk2               ;                   ;         ;
; sp_val[14]          ;                   ;         ;
; sp_val[13]          ;                   ;         ;
; sp_val[12]          ;                   ;         ;
; sp_val[11]          ;                   ;         ;
; sp_val[10]          ;                   ;         ;
; sp_val[9]           ;                   ;         ;
; sp_val[8]           ;                   ;         ;
; sp_val[7]           ;                   ;         ;
; sp_val[6]           ;                   ;         ;
; sp_val[5]           ;                   ;         ;
; sp_val[4]           ;                   ;         ;
; sp_val[3]           ;                   ;         ;
; sp_val[2]           ;                   ;         ;
; sp_val[1]           ;                   ;         ;
; sp_val[15]          ;                   ;         ;
; sp_val[0]           ;                   ;         ;
; inst_pc[0]          ;                   ;         ;
; pc[0]               ;                   ;         ;
; irq_detect          ;                   ;         ;
; inst_pc[1]          ;                   ;         ;
; pc[1]               ;                   ;         ;
; inst_pc[2]          ;                   ;         ;
; pc[2]               ;                   ;         ;
; inst_pc[3]          ;                   ;         ;
; pc[3]               ;                   ;         ;
; inst_pc[4]          ;                   ;         ;
; pc[4]               ;                   ;         ;
; inst_pc[5]          ;                   ;         ;
; pc[5]               ;                   ;         ;
; inst_pc[6]          ;                   ;         ;
; pc[6]               ;                   ;         ;
; inst_pc[7]          ;                   ;         ;
; pc[7]               ;                   ;         ;
; inst_pc[8]          ;                   ;         ;
; pc[8]               ;                   ;         ;
; inst_pc[9]          ;                   ;         ;
; pc[9]               ;                   ;         ;
; inst_pc[10]         ;                   ;         ;
; pc[10]              ;                   ;         ;
; inst_pc[11]         ;                   ;         ;
; pc[11]              ;                   ;         ;
; inst_pc[12]         ;                   ;         ;
; pc[12]              ;                   ;         ;
; inst_pc[13]         ;                   ;         ;
; pc[13]              ;                   ;         ;
; inst_pc[14]         ;                   ;         ;
; pc[14]              ;                   ;         ;
; inst_pc[15]         ;                   ;         ;
; pc[15]              ;                   ;         ;
; irq_qwark_acc       ;                   ;         ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                               ;
+-----------------------------------------------+------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                          ; Location   ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------+------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; cntrl10[6]~1                                  ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl11[8]~1                                  ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl12[0]~1                                  ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl13[3]~1                                  ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl1[3]~3                                   ; Unassigned ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl1[6]                                     ; Unassigned ; 84      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; cntrl1~1                                      ; Unassigned ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl2[14]~2                                  ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl3[4]~2                                   ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl4[5]~1                                   ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl5[12]~1                                  ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl6[8]~1                                   ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl7[11]~1                                  ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl8[12]~1                                  ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; cntrl9[14]~2                                  ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mclk                                          ; Unassigned ; 725     ; Clock                   ; yes    ; Global Clock         ; Not Available    ; --                        ;
; mclk2                                         ; Unassigned ; 4       ; Clock                   ; yes    ; Global Clock         ; Not Available    ; --                        ;
; omsp_qwark:qwark_0|always20~0                 ; Unassigned ; 3       ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|init_sp_val[5]~2           ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|per_addr_wr_en~0           ; Unassigned ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff[110]~79            ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff[116]~81            ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff[128]~83            ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff[149]~86            ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff[162]~88            ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff[30]~69             ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff[39]~71             ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff[54]~73             ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff[70]~75             ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff[7]~85              ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff[84]~77             ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff_busy_writing[9]~2  ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff_ctr[4]~15          ; Unassigned ; 5       ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff_ctr[4]~16          ; Unassigned ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_buff_wr_en~0            ; Unassigned ; 18      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|rd_match_bus[4]~3          ; Unassigned ; 11      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|sp_per_seg_updt_dly        ; Unassigned ; 19      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|sp_seg_addr[15]~4          ; Unassigned ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|sp_seg_addr[4]~2           ; Unassigned ; 14      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|war_ctr[2]~1               ; Unassigned ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff[116]~55            ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff[12]~67             ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff[136]~57            ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff[158]~53            ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff[162]~59            ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff[23]~61             ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff[38]~63             ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff[60]~68             ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff[65]~65             ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff[93]~70             ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff[97]~72             ; Unassigned ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff_busy_writing[13]~2 ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff_ctr[3]~7           ; Unassigned ; 5       ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; omsp_qwark:qwark_0|wr_buff_ctr[3]~8           ; Unassigned ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; pc_inc[1]~18                                  ; Unassigned ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; puc_rst                                       ; Unassigned ; 145     ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; puc_rst                                       ; Unassigned ; 234     ; Async. clear            ; yes    ; Global Clock         ; Not Available    ; --                        ;
; reg_wr[160]~17                                ; Unassigned ; 17      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------+------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                 ;
+---------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name    ; Location   ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; mclk    ; Unassigned ; 725     ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; mclk2   ; Unassigned ; 4       ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; puc_rst ; Unassigned ; 234     ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
+---------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 2     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 7     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Unchecked    ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Unchecked    ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 3         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 30           ; 0            ; 0            ; 0            ; 0            ; 143          ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 3         ; 3         ; 3         ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 170       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 30           ; 0            ; 140          ; 0            ; 0            ; 30           ; 0            ; 170       ; 170       ; 170       ; 0            ; 0            ;
; Total Inapplicable ; 173          ; 173          ; 173          ; 173          ; 173          ; 0         ; 173          ; 173          ; 173          ; 173          ; 173          ; 173          ; 143          ; 173          ; 173          ; 173          ; 173          ; 30           ; 143          ; 173          ; 30           ; 173          ; 173          ; 143          ; 173          ; 0         ; 0         ; 0         ; 173          ; 173          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; per_dout[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_dout[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; addr_out[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; qwark_irq          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_out         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_en             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_we[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_we[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_addr[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; mb_rd_msk[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; mb_rd_msk[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_addr[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_mb_wr[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_mb_wr[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; eu_en              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; dbg_acc            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; mclk               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; puc_rst            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; per_din[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_out          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_wr_val[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_dec_out         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_inc_val[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; per_din[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; mclk2              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sp_val[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; sp_val[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; irq_detect         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; inst_pc[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; pc[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
; irq_qwark_acc      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (119006): Selected device EP4CE22F17C6 for design "openMSP430_fpga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 173 pins of 173 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: '../scripts/design.sdc'
Warning (332174): Ignored filter at design.sdc(41): FPGA_CLK1_50 could not be matched with a port File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 41
Warning (332049): Ignored create_clock at design.sdc(41): Argument <targets> is an empty collection File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 41
    Info (332050): create_clock -name {FPGA_CLK1_50} -period 1000.000 -waveform { 0.000 10.000 } [get_ports { FPGA_CLK1_50 }] File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 41
Warning (332174): Ignored filter at design.sdc(60): FPGA_CLK1_50 could not be matched with a clock File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 60
Warning (332049): Ignored set_clock_uncertainty at design.sdc(60): Argument -rise_from with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 60
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {FPGA_CLK1_50}] -rise_to [get_clocks {FPGA_CLK1_50}]  0.020   File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 60
Warning (332049): Ignored set_clock_uncertainty at design.sdc(60): Argument -rise_to with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 60
Warning (332049): Ignored set_clock_uncertainty at design.sdc(61): Argument -rise_from with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 61
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {FPGA_CLK1_50}] -fall_to [get_clocks {FPGA_CLK1_50}]  0.020   File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at design.sdc(61): Argument -fall_to with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at design.sdc(62): Argument -fall_from with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 62
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {FPGA_CLK1_50}] -rise_to [get_clocks {FPGA_CLK1_50}]  0.020   File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 62
Warning (332049): Ignored set_clock_uncertainty at design.sdc(62): Argument -rise_to with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 62
Warning (332049): Ignored set_clock_uncertainty at design.sdc(63): Argument -fall_from with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 63
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {FPGA_CLK1_50}] -fall_to [get_clocks {FPGA_CLK1_50}]  0.020   File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 63
Warning (332049): Ignored set_clock_uncertainty at design.sdc(63): Argument -fall_to with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 63
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node mclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 89
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node mclk2~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 90
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node puc_rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 106
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node omsp_qwark:qwark_0|sp_r1_syn File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 215
        Info (176357): Destination node omsp_qwark:qwark_0|sp_seg_addr[1] File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 248
        Info (176357): Destination node omsp_qwark:qwark_0|sp_seg_addr[2] File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 248
        Info (176357): Destination node omsp_qwark:qwark_0|sp_seg_addr[3] File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 248
        Info (176357): Destination node omsp_qwark:qwark_0|sp_seg_addr[4] File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 248
        Info (176357): Destination node omsp_qwark:qwark_0|sp_seg_addr[5] File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 248
        Info (176357): Destination node omsp_qwark:qwark_0|sp_seg_addr[6] File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 248
        Info (176357): Destination node omsp_qwark:qwark_0|sp_seg_addr[7] File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 248
        Info (176357): Destination node omsp_qwark:qwark_0|sp_seg_addr[8] File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 248
        Info (176357): Destination node omsp_qwark:qwark_0|sp_seg_addr[9] File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 248
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 170 (unused VREF, 2.5V VCCIO, 140 input, 30 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (176215): I/O bank details after I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Error (176205): Can't place 170 pins with 2.5 V I/O standard because Fitter has only 146 such free pins available for general purpose I/O placement
Error (176204): Can't place pins due to device constraints
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Error (171000): Can't fit design in device
Info (144001): Generated suppressed messages file /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.fit.smsg
Error: Quartus Prime Fitter was unsuccessful. 3 errors, 16 warnings
    Error: Peak virtual memory: 1012 megabytes
    Error: Processing ended: Sun Jul 14 06:42:16 2019
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:03


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.fit.smsg.


