Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec  9 16:13:11 2023
| Host         : JohnDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.056        0.000                      0                  294        0.068        0.000                      0                  294        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.056        0.000                      0                  239        0.068        0.000                      0                  239        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.805        0.000                      0                   55        0.603        0.000                      0                   55  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.730ns (17.930%)  route 3.341ns (82.070%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.722     5.325    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/Q
                         net (fo=1, routed)           0.510     6.290    design_1_i/pkt_display_wrapper_0/inst/display/BTNU_Q
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     7.872    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     8.022 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          1.374     9.396    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.562    14.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.756    14.452    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.730ns (18.365%)  route 3.245ns (81.635%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.722     5.325    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/Q
                         net (fo=1, routed)           0.510     6.290    design_1_i/pkt_display_wrapper_0/inst/display/BTNU_Q
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     7.872    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     8.022 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          1.277     9.300    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.562    14.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.756    14.452    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.730ns (18.365%)  route 3.245ns (81.635%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.722     5.325    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/Q
                         net (fo=1, routed)           0.510     6.290    design_1_i/pkt_display_wrapper_0/inst/display/BTNU_Q
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     7.872    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     8.022 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          1.277     9.300    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.562    14.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.756    14.452    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.730ns (19.447%)  route 3.024ns (80.553%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.722     5.325    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/Q
                         net (fo=1, routed)           0.510     6.290    design_1_i/pkt_display_wrapper_0/inst/display/BTNU_Q
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     7.872    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     8.022 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          1.056     9.079    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.562    14.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.667    14.541    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.730ns (20.560%)  route 2.821ns (79.440%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.722     5.325    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/Q
                         net (fo=1, routed)           0.510     6.290    design_1_i/pkt_display_wrapper_0/inst/display/BTNU_Q
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     7.872    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     8.022 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          0.853     8.875    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.562    14.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.756    14.452    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.828ns (20.189%)  route 3.273ns (79.811%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.722     5.325    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/Q
                         net (fo=1, routed)           0.510     6.290    design_1_i/pkt_display_wrapper_0/inst/display/BTNU_Q
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.277     7.691    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_en
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.815 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.817     8.632    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124     8.756 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.670     9.426    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.517    14.940    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)       -0.058    15.105    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.166%)  route 3.084ns (78.834%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.722     5.325    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/Q
                         net (fo=1, routed)           0.510     6.290    design_1_i/pkt_display_wrapper_0/inst/display/BTNU_Q
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.277     7.691    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_en
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.815 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.817     8.632    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124     8.756 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.480     9.237    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.517    14.940    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)       -0.061    15.102    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.828ns (21.209%)  route 3.076ns (78.791%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.722     5.325    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/Q
                         net (fo=1, routed)           0.510     6.290    design_1_i/pkt_display_wrapper_0/inst/display/BTNU_Q
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.414 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     7.872    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.124     7.996 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.729     8.726    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_reg_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.850 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.379     9.229    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.517    14.940    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)       -0.067    15.096    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.730ns (22.639%)  route 2.494ns (77.361%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.722     5.325    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/Q
                         net (fo=1, routed)           0.510     6.290    design_1_i/pkt_display_wrapper_0/inst/display/BTNU_Q
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     7.872    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     8.022 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          0.527     8.549    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.518    14.941    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X9Y84          FDRE (Setup_fdre_C_CE)      -0.429    14.735    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.730ns (22.639%)  route 2.494ns (77.361%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.722     5.325    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/Q
                         net (fo=1, routed)           0.510     6.290    design_1_i/pkt_display_wrapper_0/inst/display/BTNU_Q
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     7.872    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     8.022 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          0.527     8.549    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.518    14.941    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X9Y84          FDRE (Setup_fdre_C_CE)      -0.429    14.735    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  6.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.373%)  route 0.117ns (41.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y86          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164     1.654 r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[18]/Q
                         net (fo=2, routed)           0.117     1.771    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[18]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.703    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.373%)  route 0.117ns (41.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.572     1.491    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.164     1.655 r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[22]/Q
                         net (fo=2, routed)           0.117     1.772    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.703    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.104%)  route 0.118ns (41.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y86          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164     1.654 r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[17]/Q
                         net (fo=2, routed)           0.118     1.773    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.703    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.104%)  route 0.118ns (41.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y86          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164     1.654 r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.773    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[19]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.703    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.117%)  route 0.118ns (41.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.572     1.491    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.164     1.655 r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[20]/Q
                         net (fo=2, routed)           0.118     1.774    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[20]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.703    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.104%)  route 0.118ns (41.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.572     1.491    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.164     1.655 r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[21]/Q
                         net (fo=2, routed)           0.118     1.774    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[21]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.703    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y85          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=3, routed)           0.216     1.848    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.886     2.051    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.551    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.734    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.728%)  route 0.173ns (51.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE (Prop_fdce_C_Q)         0.164     1.654 r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[8]/Q
                         net (fo=2, routed)           0.173     1.827    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.703    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.083%)  route 0.177ns (51.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.569     1.488    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y82          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.164     1.652 r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[1]/Q
                         net (fo=2, routed)           0.177     1.829    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.703    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.918%)  route 0.178ns (52.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.569     1.488    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y82          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.164     1.652 r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[2]/Q
                         net (fo=2, routed)           0.178     1.831    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.703    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y34    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y34    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y83     design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y83     design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y89     design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y82     design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y84     design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y84     design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y85     design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y89     design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y89     design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82     design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82     design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y84     design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y84     design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y89     design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y89     design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82     design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82     design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y84     design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y84     design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.580ns (21.276%)  route 2.146ns (78.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.716     5.319    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.502     6.276    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     6.400 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          1.644     8.045    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X8Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522    14.945    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[28]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y89          FDCE (Recov_fdce_C_CLR)     -0.319    14.849    design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.580ns (21.276%)  route 2.146ns (78.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.716     5.319    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.502     6.276    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     6.400 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          1.644     8.045    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X8Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522    14.945    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[29]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y89          FDCE (Recov_fdce_C_CLR)     -0.319    14.849    design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.580ns (21.276%)  route 2.146ns (78.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.716     5.319    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.502     6.276    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     6.400 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          1.644     8.045    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X8Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522    14.945    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[30]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y89          FDCE (Recov_fdce_C_CLR)     -0.319    14.849    design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.580ns (21.276%)  route 2.146ns (78.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.716     5.319    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.502     6.276    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     6.400 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          1.644     8.045    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X8Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522    14.945    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[31]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y89          FDCE (Recov_fdce_C_CLR)     -0.319    14.849    design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.580ns (22.414%)  route 2.008ns (77.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.716     5.319    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.502     6.276    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     6.400 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          1.506     7.906    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X8Y88          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.521    14.944    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[24]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y88          FDCE (Recov_fdce_C_CLR)     -0.319    14.848    design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.580ns (22.414%)  route 2.008ns (77.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.716     5.319    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.502     6.276    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     6.400 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          1.506     7.906    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X8Y88          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.521    14.944    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[25]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y88          FDCE (Recov_fdce_C_CLR)     -0.319    14.848    design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.580ns (22.414%)  route 2.008ns (77.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.716     5.319    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.502     6.276    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     6.400 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          1.506     7.906    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X8Y88          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.521    14.944    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[26]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y88          FDCE (Recov_fdce_C_CLR)     -0.319    14.848    design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.580ns (22.414%)  route 2.008ns (77.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.716     5.319    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.502     6.276    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     6.400 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          1.506     7.906    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X8Y88          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.521    14.944    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[27]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y88          FDCE (Recov_fdce_C_CLR)     -0.319    14.848    design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[27]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.580ns (23.460%)  route 1.892ns (76.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.716     5.319    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.502     6.276    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     6.400 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          1.391     7.791    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X4Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.601    15.024    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.859    design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  7.068    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.580ns (23.776%)  route 1.859ns (76.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.716     5.319    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.502     6.276    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     6.400 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          1.358     7.758    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X8Y87          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.520    14.943    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[20]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X8Y87          FDCE (Recov_fdce_C_CLR)     -0.319    14.847    design_1_i/pkt_display_wrapper_0/inst/data_in_q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.782%)  route 0.365ns (66.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.162     1.820    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.865 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.203     2.068    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y84          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     2.033    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y84          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.782%)  route 0.365ns (66.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.162     1.820    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.865 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.203     2.068    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y84          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     2.033    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y84          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.782%)  route 0.365ns (66.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.162     1.820    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.865 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.203     2.068    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y84          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     2.033    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y84          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.782%)  route 0.365ns (66.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.162     1.820    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.865 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.203     2.068    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y84          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     2.033    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y84          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.300%)  route 0.428ns (69.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.162     1.820    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.865 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.266     2.131    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y85          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     2.034    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y85          FDCE (Remov_fdce_C_CLR)     -0.067     1.466    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.300%)  route 0.428ns (69.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.162     1.820    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.865 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.266     2.131    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y85          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     2.034    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y85          FDCE (Remov_fdce_C_CLR)     -0.067     1.466    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.300%)  route 0.428ns (69.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.162     1.820    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.865 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.266     2.131    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y85          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     2.034    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y85          FDCE (Remov_fdce_C_CLR)     -0.067     1.466    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.300%)  route 0.428ns (69.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.162     1.820    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.865 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.266     2.131    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y85          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     2.034    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y85          FDCE (Remov_fdce_C_CLR)     -0.067     1.466    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.049%)  route 0.413ns (68.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.162     1.820    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.865 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.251     2.116    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X4Y83          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                         clock pessimism             -0.514     1.517    
    SLICE_X4Y83          FDCE (Remov_fdce_C_CLR)     -0.092     1.425    design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.049%)  route 0.413ns (68.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/Q
                         net (fo=1, routed)           0.162     1.820    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC_Q
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.865 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.251     2.116    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X4Y83          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
                         clock pessimism             -0.514     1.517    
    SLICE_X4Y83          FDCE (Remov_fdce_C_CLR)     -0.092     1.425    design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.691    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.680ns  (logic 6.907ns (54.471%)  route 5.773ns (45.529%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     7.742 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           1.450     9.193    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[27]
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.317 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.317    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10_n_0
    SLICE_X9Y87          MUXF7 (Prop_muxf7_I1_O)      0.217     9.534 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_3/O
                         net (fo=7, routed)           1.394    10.927    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[3]
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.327    11.254 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0/O
                         net (fo=1, routed)           2.929    14.183    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.785    17.968 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    17.968    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.577ns  (logic 6.649ns (52.871%)  route 5.927ns (47.129%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     7.742 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           1.450     9.193    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[27]
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.317 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.317    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10_n_0
    SLICE_X9Y87          MUXF7 (Prop_muxf7_I1_O)      0.217     9.534 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_3/O
                         net (fo=7, routed)           1.391    10.925    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[3]
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.299    11.224 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cb_INST_0/O
                         net (fo=1, routed)           3.086    14.310    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.865 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    17.865    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.084ns  (logic 6.671ns (55.206%)  route 5.413ns (44.794%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     7.742 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.622     9.364    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[24]
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.488 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.488    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_6_n_0
    SLICE_X9Y87          MUXF7 (Prop_muxf7_I1_O)      0.245     9.733 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1/O
                         net (fo=7, routed)           1.087    10.820    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[0]
    SLICE_X4Y87          LUT4 (Prop_lut4_I0_O)        0.298    11.118 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cd_INST_0/O
                         net (fo=1, routed)           2.704    13.822    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.373 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    17.373    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.938ns  (logic 6.817ns (57.106%)  route 5.121ns (42.894%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     7.742 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           1.450     9.193    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[27]
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.317 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.317    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10_n_0
    SLICE_X9Y87          MUXF7 (Prop_muxf7_I1_O)      0.217     9.534 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_3/O
                         net (fo=7, routed)           1.391    10.925    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[3]
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.327    11.252 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cc_INST_0/O
                         net (fo=1, routed)           2.279    13.531    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.695    17.226 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    17.226    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.924ns  (logic 6.675ns (55.976%)  route 5.250ns (44.024%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.742 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           1.349     9.091    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[10]
    SLICE_X9Y86          LUT6 (Prop_lut6_I1_O)        0.124     9.215 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.215    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_7_n_0
    SLICE_X9Y86          MUXF7 (Prop_muxf7_I0_O)      0.238     9.453 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_2/O
                         net (fo=7, routed)           1.352    10.805    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[2]
    SLICE_X4Y87          LUT4 (Prop_lut4_I3_O)        0.298    11.103 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cf_INST_0/O
                         net (fo=1, routed)           2.549    13.652    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.212 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    17.212    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.594ns  (logic 6.628ns (57.161%)  route 4.967ns (42.839%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     7.742 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           1.450     9.193    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[27]
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.317 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.317    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10_n_0
    SLICE_X9Y87          MUXF7 (Prop_muxf7_I1_O)      0.217     9.534 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_3/O
                         net (fo=7, routed)           1.394    10.927    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[3]
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.299    11.226 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ce_INST_0/O
                         net (fo=1, routed)           2.123    13.349    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.883 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    16.883    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.453ns  (logic 6.887ns (60.134%)  route 4.566ns (39.866%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.742 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           1.349     9.091    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[10]
    SLICE_X9Y86          LUT6 (Prop_lut6_I1_O)        0.124     9.215 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.215    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_7_n_0
    SLICE_X9Y86          MUXF7 (Prop_muxf7_I0_O)      0.238     9.453 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_2/O
                         net (fo=7, routed)           1.352    10.805    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[2]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.326    11.131 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cg_INST_0/O
                         net (fo=1, routed)           1.865    12.996    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745    16.742 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    16.742    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.655ns  (logic 4.160ns (43.081%)  route 5.496ns (56.919%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.721     5.324    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.518     5.842 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.832     6.674    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.798 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[6]_INST_0/O
                         net (fo=1, routed)           4.663    11.461    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.979 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.979    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.221ns  (logic 4.216ns (51.286%)  route 4.005ns (48.714%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.721     5.324    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.518     5.842 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/Q
                         net (fo=17, routed)          0.916     6.758    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.882 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[2]_INST_0/O
                         net (fo=1, routed)           3.089     9.971    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.545 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.545    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.176ns  (logic 4.425ns (54.129%)  route 3.750ns (45.871%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.721     5.324    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.518     5.842 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.832     6.674    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.152     6.826 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[7]_INST_0/O
                         net (fo=1, routed)           2.918     9.744    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    13.499 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.499    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.445ns (65.720%)  route 0.754ns (34.280%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.520    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=13, routed)          0.184     1.868    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.045     1.913 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[1]_INST_0/O
                         net (fo=1, routed)           0.570     2.483    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.720 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.720    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.460ns (65.655%)  route 0.764ns (34.345%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.520    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.353     2.038    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X4Y86          LUT3 (Prop_lut3_I1_O)        0.045     2.083 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[4]_INST_0/O
                         net (fo=1, routed)           0.410     2.493    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.744 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.744    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.510ns (66.322%)  route 0.767ns (33.678%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.520    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=13, routed)          0.184     1.868    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.048     1.916 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[0]_INST_0/O
                         net (fo=1, routed)           0.583     2.499    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.798 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.798    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.524ns (62.456%)  route 0.916ns (37.544%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.520    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.353     2.038    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X4Y86          LUT3 (Prop_lut3_I1_O)        0.046     2.084 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[5]_INST_0/O
                         net (fo=1, routed)           0.563     2.647    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.961 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.961    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.525ns (60.550%)  route 0.993ns (39.450%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.520    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.300     1.985    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.046     2.031 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[3]_INST_0/O
                         net (fo=1, routed)           0.693     2.724    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     4.038 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.038    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.528ns (57.133%)  route 1.146ns (42.867%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.520    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=13, routed)          0.269     1.953    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X7Y87          LUT3 (Prop_lut3_I0_O)        0.048     2.001 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[7]_INST_0/O
                         net (fo=1, routed)           0.878     2.879    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     4.195 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.195    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.668ns (61.239%)  route 1.056ns (38.761%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.520    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=13, routed)          0.265     1.949    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X9Y87          MUXF7 (Prop_muxf7_S_O)       0.093     2.042 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1/O
                         net (fo=7, routed)           0.374     2.416    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[0]
    SLICE_X4Y87          LUT4 (Prop_lut4_I0_O)        0.106     2.522 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cg_INST_0/O
                         net (fo=1, routed)           0.417     2.939    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.305     4.244 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     4.244    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.484ns (54.451%)  route 1.241ns (45.549%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.520    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.300     1.985    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.045     2.030 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[2]_INST_0/O
                         net (fo=1, routed)           0.941     2.971    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.245 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.245    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.599ns (56.099%)  route 1.252ns (43.901%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.520    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=13, routed)          0.265     1.949    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X9Y87          MUXF7 (Prop_muxf7_S_O)       0.093     2.042 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1/O
                         net (fo=7, routed)           0.442     2.484    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[0]
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.108     2.592 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ce_INST_0/O
                         net (fo=1, routed)           0.545     3.137    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.371 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     4.371    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.618ns (55.361%)  route 1.305ns (44.639%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.520    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=13, routed)          0.265     1.949    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X9Y87          MUXF7 (Prop_muxf7_S_O)       0.093     2.042 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1/O
                         net (fo=7, routed)           0.453     2.495    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[0]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.105     2.600 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cc_INST_0/O
                         net (fo=1, routed)           0.587     3.187    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.256     4.444 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     4.444    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.013ns  (logic 1.858ns (30.898%)  route 4.155ns (69.102%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.391     2.877    design_1_i/pkt_display_wrapper_0/inst/display/BTNU
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.001 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.277     4.278    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_en
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124     4.402 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.817     5.219    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124     5.343 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.670     6.013    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.517     4.940    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.983ns  (logic 1.760ns (29.414%)  route 4.223ns (70.586%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.391     2.877    design_1_i/pkt_display_wrapper_0/inst/display/BTNU
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.001 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     4.459    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     4.609 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          1.374     5.983    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.562     4.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.760ns (29.895%)  route 4.127ns (70.105%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.391     2.877    design_1_i/pkt_display_wrapper_0/inst/display/BTNU
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.001 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     4.459    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     4.609 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          1.277     5.886    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.562     4.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.760ns (29.895%)  route 4.127ns (70.105%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.391     2.877    design_1_i/pkt_display_wrapper_0/inst/display/BTNU
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.001 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     4.459    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     4.609 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          1.277     5.886    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.562     4.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.823ns  (logic 1.858ns (31.902%)  route 3.966ns (68.098%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.391     2.877    design_1_i/pkt_display_wrapper_0/inst/display/BTNU
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.001 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.277     4.278    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_en
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124     4.402 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.817     5.219    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124     5.343 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.480     5.823    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.517     4.940    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.815ns  (logic 1.858ns (31.946%)  route 3.958ns (68.054%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.391     2.877    design_1_i/pkt_display_wrapper_0/inst/display/BTNU
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.001 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     4.459    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.124     4.583 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.729     5.312    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_reg_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.124     5.436 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.379     5.815    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.517     4.940    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.665ns  (logic 1.760ns (31.062%)  route 3.906ns (68.938%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.391     2.877    design_1_i/pkt_display_wrapper_0/inst/display/BTNU
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.001 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     4.459    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     4.609 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          1.056     5.665    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.562     4.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.462ns  (logic 1.760ns (32.219%)  route 3.702ns (67.781%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.391     2.877    design_1_i/pkt_display_wrapper_0/inst/display/BTNU
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.001 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     4.459    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     4.609 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          0.853     5.462    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.562     4.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.436ns  (logic 1.858ns (34.173%)  route 3.579ns (65.827%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.391     2.877    design_1_i/pkt_display_wrapper_0/inst/display/BTNU
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.001 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     4.459    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.124     4.583 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.729     5.312    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_reg_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.124     5.436 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.000     5.436    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.517     4.940    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X9Y83          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.136ns  (logic 1.760ns (34.264%)  route 3.376ns (65.736%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.391     2.877    design_1_i/pkt_display_wrapper_0/inst/display/BTNU
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.001 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=36, routed)          1.458     4.459    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.150     4.609 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          0.527     5.136    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.518     4.941    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.244ns (40.194%)  route 0.364ns (59.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=2, routed)           0.364     0.608    design_1_i/pkt_display_wrapper_0/inst/BTNC
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.254ns (40.786%)  route 0.368ns (59.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.368     0.622    design_1_i/pkt_display_wrapper_0/inst/BTNU
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.872     2.037    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNU_Q_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.248ns (34.217%)  route 0.476ns (65.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           0.476     0.724    design_1_i/pkt_display_wrapper_0/inst/BTND
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.289ns (32.450%)  route 0.603ns (67.550%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           0.400     0.644    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.689 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.203     0.892    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y84          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     2.033    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.289ns (32.450%)  route 0.603ns (67.550%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           0.400     0.644    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.689 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.203     0.892    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y84          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     2.033    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.289ns (32.450%)  route 0.603ns (67.550%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           0.400     0.644    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.689 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.203     0.892    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y84          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     2.033    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.289ns (32.450%)  route 0.603ns (67.550%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           0.400     0.644    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.689 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.203     0.892    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y84          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     2.033    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.289ns (30.778%)  route 0.651ns (69.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           0.400     0.644    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.689 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.251     0.940    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X4Y83          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTNC_Q_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.289ns (30.778%)  route 0.651ns (69.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           0.400     0.644    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.689 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.251     0.940    design_1_i/pkt_display_wrapper_0/inst/rst
    SLICE_X4Y83          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.289ns (30.301%)  route 0.666ns (69.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           0.400     0.644    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.689 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/data_fifo_i_1/O
                         net (fo=91, routed)          0.266     0.955    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/srst
    SLICE_X6Y85          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     2.034    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X6Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/C





