# systemVerilog_examples
This repository contains systemverilog codes for the purpose of  learning modeling and design verification.
