// Seed: 960937805
module module_0 (
    output id_0,
    output id_1
);
  always begin
    id_1 <= #1 1;
  end
  logic id_2;
  logic id_3;
  logic id_5, id_6;
  assign id_3 = id_4;
endmodule
