	component eth4to1 is
		port (
			clk_clk                              : in  std_logic                      := 'X';             -- clk
			clk_100_clk                          : in  std_logic                      := 'X';             -- clk
			clk_312_out_clk_clk                  : out std_logic;                                         -- clk
			eth_in_mux_out_data                  : out std_logic_vector(127 downto 0);                    -- data
			eth_in_mux_out_valid                 : out std_logic;                                         -- valid
			eth_in_mux_out_ready                 : in  std_logic                      := 'X';             -- ready
			eth_in_mux_out_startofpacket         : out std_logic;                                         -- startofpacket
			eth_in_mux_out_endofpacket           : out std_logic;                                         -- endofpacket
			eth_in_mux_out_empty                 : out std_logic_vector(3 downto 0);                      -- empty
			eth_in_mux_out_channel               : out std_logic_vector(7 downto 0);                      -- channel
			ethpack_control_region_enable_export : out std_logic_vector(7 downto 0);                      -- export
			ethpack_control_region_freeze_export : out std_logic_vector(7 downto 0);                      -- export
			ethpack_tagin_data                   : in  std_logic_vector(9 downto 0)   := (others => 'X'); -- data
			ethpack_tagin_valid                  : in  std_logic                      := 'X';             -- valid
			ethpack_tagin_ready                  : out std_logic;                                         -- ready
			pcie_clk_in_clk_clk                  : in  std_logic                      := 'X';             -- clk
			pcie_hip_serial_rx_in0               : in  std_logic                      := 'X';             -- rx_in0
			pcie_hip_serial_rx_in1               : in  std_logic                      := 'X';             -- rx_in1
			pcie_hip_serial_rx_in2               : in  std_logic                      := 'X';             -- rx_in2
			pcie_hip_serial_rx_in3               : in  std_logic                      := 'X';             -- rx_in3
			pcie_hip_serial_rx_in4               : in  std_logic                      := 'X';             -- rx_in4
			pcie_hip_serial_rx_in5               : in  std_logic                      := 'X';             -- rx_in5
			pcie_hip_serial_rx_in6               : in  std_logic                      := 'X';             -- rx_in6
			pcie_hip_serial_rx_in7               : in  std_logic                      := 'X';             -- rx_in7
			pcie_hip_serial_tx_out0              : out std_logic;                                         -- tx_out0
			pcie_hip_serial_tx_out1              : out std_logic;                                         -- tx_out1
			pcie_hip_serial_tx_out2              : out std_logic;                                         -- tx_out2
			pcie_hip_serial_tx_out3              : out std_logic;                                         -- tx_out3
			pcie_hip_serial_tx_out4              : out std_logic;                                         -- tx_out4
			pcie_hip_serial_tx_out5              : out std_logic;                                         -- tx_out5
			pcie_hip_serial_tx_out6              : out std_logic;                                         -- tx_out6
			pcie_hip_serial_tx_out7              : out std_logic;                                         -- tx_out7
			pcie_npor_npor                       : in  std_logic                      := 'X';             -- npor
			pcie_npor_pin_perst                  : in  std_logic                      := 'X';             -- pin_perst
			pr_freeze_freeze                     : out std_logic;                                         -- freeze
			reset_reset_n                        : in  std_logic                      := 'X';             -- reset_n
			reset_0_reset_n                      : in  std_logic                      := 'X';             -- reset_n
			xgmii_rx_data_0_data                 : in  std_logic_vector(71 downto 0)  := (others => 'X'); -- data
			xgmii_rx_data_1_data                 : in  std_logic_vector(71 downto 0)  := (others => 'X'); -- data
			xgmii_rx_data_2_data                 : in  std_logic_vector(71 downto 0)  := (others => 'X'); -- data
			xgmii_rx_data_3_data                 : in  std_logic_vector(71 downto 0)  := (others => 'X'); -- data
			xgmii_tx_data_0_data                 : out std_logic_vector(71 downto 0);                     -- data
			xgmii_tx_data_1_data                 : out std_logic_vector(71 downto 0);                     -- data
			xgmii_tx_data_2_data                 : out std_logic_vector(71 downto 0);                     -- data
			xgmii_tx_data_3_data                 : out std_logic_vector(71 downto 0)                      -- data
		);
	end component eth4to1;

