D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -mp  4  -prjfile  C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\scratchproject.prs  -implementation  synthesis  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\synlog\report\lzy_SSD1_premap.xml  -oedif  C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.edn  -conchk_prepass  C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1_cck.rpt   -freq 100.000   C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\synwork\lzy_SSD1_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\synwork\lzy_SSD1_prem.srd  -qsap  C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.sap  -devicelib  D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -ologparam  C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\syntmp\lzy_SSD1.plg  -osyn  C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\synwork\lzy_SSD1_prem.srd  -prjdir  C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\  -prjname  lzy_SSD1_syn  -log  C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\synlog\lzy_SSD1_premap.srr 
relcom:D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\lzy_SSD1_premap.xml -oedif ..\lzy_SSD1.edn -conchk_prepass ..\lzy_SSD1_cck.rpt -freq 100.000 ..\synwork\lzy_SSD1_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\lzy_SSD1_prem.srd -qsap ..\lzy_SSD1.sap -devicelib D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -ologparam lzy_SSD1.plg -osyn ..\synwork\lzy_SSD1_prem.srd -prjdir ..\ -prjname lzy_SSD1_syn -log ..\synlog\lzy_SSD1_premap.srr
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1734428476|size:1874|exec:0|csum:
file:..\lzy_SSD1.edn|io:o|time:1734424811|size:16931|exec:0|csum:
file:..\lzy_SSD1_cck.rpt|io:o|time:1734428478|size:20144|exec:0|csum:
file:..\synwork\lzy_SSD1_mult.srs|io:i|time:1734428477|size:2602|exec:0|csum:6EBD6254CAF4DDDCAE74CAB6D6168242
file:..\synwork\lzy_SSD1_prem.srd|io:o|time:1734428477|size:5479|exec:0|csum:
file:..\lzy_SSD1.sap|io:o|time:1734428478|size:321|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:lzy_SSD1.plg|io:o|time:1734428477|size:0|exec:0|csum:
file:..\synwork\lzy_SSD1_prem.srd|io:o|time:1734428477|size:5479|exec:0|csum:
file:..\synlog\lzy_SSD1_premap.srr|io:o|time:1734428478|size:3157|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
