// Seed: 646968725
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_1 or 1) begin : LABEL_0
    $unsigned(59);
    ;
  end
  logic id_4 = id_2 - id_3;
  assign id_4 = {id_4, -1};
  localparam id_5 = 1 == 1'b0;
  logic id_6, id_7, id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout tri id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1
  );
  logic ['b0 : -1] id_8;
endmodule
