\hypertarget{struct_a_d_c___mem_map}{}\doxysection{A\+D\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_a_d_c___mem_map}\index{ADC\_MemMap@{ADC\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_ab3900b4bfe889cd9d04850d121394741}{S\+C1}} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_a2320de82d9559e930bc71650b02993b7}{C\+F\+G1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_aa39dedc8da290763fa121dc4c99dc5a4}{C\+F\+G2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_acbd8ded0e3f30d8502e9b9229e092fe8}{R}} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_af687bec25a698b31731350c05cd5ba05}{C\+V1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_acf6745fccc765451358e179f7131e645}{C\+V2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_ad7caff2bf5e2dfb2159d174af24dc693}{S\+C2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_a68295218c104f78bc2b11f04c06ce55e}{S\+C3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_a89e51c569b4a0e4298bc4524afabb594}{O\+FS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_aa63b6cd61d17dda7d69bdc02c7f5204a}{PG}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_ae615bad0b39c73a03fdebeb83f4beb91}{MG}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_a33d6e852c48cf68ba5b7db5f96e284f8}{C\+L\+PD}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_a6c8a55400c2b32d7018d37b23a6f3ec1}{C\+L\+PS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_ac5abb63ee92fd5bef99367385b258b20}{C\+L\+P4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_a6c77f6b67fa1eccf3549bcf27933f5e7}{C\+L\+P3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_aac028a79faac6929bebb1b677b2fbf8b}{C\+L\+P2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_ae99b44e06b93a2b62451162abe0aae92}{C\+L\+P1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_a936082703bd7b18447b8edeeaa3c0c4f}{C\+L\+P0}}
\item 
\mbox{\Hypertarget{struct_a_d_c___mem_map_ab6a26e3e3250e5cf4ee9d2fe63d28a82}\label{struct_a_d_c___mem_map_ab6a26e3e3250e5cf4ee9d2fe63d28a82}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_ad78aef04412250c47f943c007ad2eed2}{C\+L\+MD}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_ad4519a320afe549d5b275b534be9bc39}{C\+L\+MS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_a7b8d8ae0f052a3824d3b34dffdf471e0}{C\+L\+M4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_a326c171566746f11f9b808930253df85}{C\+L\+M3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_a2794a4dac3b6ec18535eeae7c7e2d4e3}{C\+L\+M2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_a6c07d3719b54b23926239b53919f36d2}{C\+L\+M1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___mem_map_a1b8eeb87fa8308fe93200b6e82985c25}{C\+L\+M0}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
A\+DC -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___mem_map_a2320de82d9559e930bc71650b02993b7}\label{struct_a_d_c___mem_map_a2320de82d9559e930bc71650b02993b7}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CFG1@{CFG1}}
\index{CFG1@{CFG1}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CFG1}{CFG1}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+F\+G1}

A\+DC Configuration Register 1, offset\+: 0x8 \mbox{\Hypertarget{struct_a_d_c___mem_map_aa39dedc8da290763fa121dc4c99dc5a4}\label{struct_a_d_c___mem_map_aa39dedc8da290763fa121dc4c99dc5a4}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CFG2@{CFG2}}
\index{CFG2@{CFG2}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CFG2}{CFG2}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+F\+G2}

A\+DC Configuration Register 2, offset\+: 0xC \mbox{\Hypertarget{struct_a_d_c___mem_map_a1b8eeb87fa8308fe93200b6e82985c25}\label{struct_a_d_c___mem_map_a1b8eeb87fa8308fe93200b6e82985c25}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLM0@{CLM0}}
\index{CLM0@{CLM0}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLM0}{CLM0}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M0}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x6C \mbox{\Hypertarget{struct_a_d_c___mem_map_a6c07d3719b54b23926239b53919f36d2}\label{struct_a_d_c___mem_map_a6c07d3719b54b23926239b53919f36d2}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLM1@{CLM1}}
\index{CLM1@{CLM1}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLM1}{CLM1}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M1}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x68 \mbox{\Hypertarget{struct_a_d_c___mem_map_a2794a4dac3b6ec18535eeae7c7e2d4e3}\label{struct_a_d_c___mem_map_a2794a4dac3b6ec18535eeae7c7e2d4e3}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLM2@{CLM2}}
\index{CLM2@{CLM2}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLM2}{CLM2}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M2}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x64 \mbox{\Hypertarget{struct_a_d_c___mem_map_a326c171566746f11f9b808930253df85}\label{struct_a_d_c___mem_map_a326c171566746f11f9b808930253df85}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLM3@{CLM3}}
\index{CLM3@{CLM3}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLM3}{CLM3}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M3}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x60 \mbox{\Hypertarget{struct_a_d_c___mem_map_a7b8d8ae0f052a3824d3b34dffdf471e0}\label{struct_a_d_c___mem_map_a7b8d8ae0f052a3824d3b34dffdf471e0}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLM4@{CLM4}}
\index{CLM4@{CLM4}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLM4}{CLM4}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M4}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x5C \mbox{\Hypertarget{struct_a_d_c___mem_map_ad78aef04412250c47f943c007ad2eed2}\label{struct_a_d_c___mem_map_ad78aef04412250c47f943c007ad2eed2}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLMD@{CLMD}}
\index{CLMD@{CLMD}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLMD}{CLMD}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+MD}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x54 \mbox{\Hypertarget{struct_a_d_c___mem_map_ad4519a320afe549d5b275b534be9bc39}\label{struct_a_d_c___mem_map_ad4519a320afe549d5b275b534be9bc39}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLMS@{CLMS}}
\index{CLMS@{CLMS}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLMS}{CLMS}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+MS}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x58 \mbox{\Hypertarget{struct_a_d_c___mem_map_a936082703bd7b18447b8edeeaa3c0c4f}\label{struct_a_d_c___mem_map_a936082703bd7b18447b8edeeaa3c0c4f}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLP0@{CLP0}}
\index{CLP0@{CLP0}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLP0}{CLP0}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P0}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x4C \mbox{\Hypertarget{struct_a_d_c___mem_map_ae99b44e06b93a2b62451162abe0aae92}\label{struct_a_d_c___mem_map_ae99b44e06b93a2b62451162abe0aae92}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLP1@{CLP1}}
\index{CLP1@{CLP1}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLP1}{CLP1}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P1}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x48 \mbox{\Hypertarget{struct_a_d_c___mem_map_aac028a79faac6929bebb1b677b2fbf8b}\label{struct_a_d_c___mem_map_aac028a79faac6929bebb1b677b2fbf8b}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLP2@{CLP2}}
\index{CLP2@{CLP2}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLP2}{CLP2}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P2}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x44 \mbox{\Hypertarget{struct_a_d_c___mem_map_a6c77f6b67fa1eccf3549bcf27933f5e7}\label{struct_a_d_c___mem_map_a6c77f6b67fa1eccf3549bcf27933f5e7}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLP3@{CLP3}}
\index{CLP3@{CLP3}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLP3}{CLP3}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P3}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x40 \mbox{\Hypertarget{struct_a_d_c___mem_map_ac5abb63ee92fd5bef99367385b258b20}\label{struct_a_d_c___mem_map_ac5abb63ee92fd5bef99367385b258b20}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLP4@{CLP4}}
\index{CLP4@{CLP4}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLP4}{CLP4}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P4}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x3C \mbox{\Hypertarget{struct_a_d_c___mem_map_a33d6e852c48cf68ba5b7db5f96e284f8}\label{struct_a_d_c___mem_map_a33d6e852c48cf68ba5b7db5f96e284f8}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLPD@{CLPD}}
\index{CLPD@{CLPD}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLPD}{CLPD}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+PD}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x34 \mbox{\Hypertarget{struct_a_d_c___mem_map_a6c8a55400c2b32d7018d37b23a6f3ec1}\label{struct_a_d_c___mem_map_a6c8a55400c2b32d7018d37b23a6f3ec1}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CLPS@{CLPS}}
\index{CLPS@{CLPS}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CLPS}{CLPS}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+PS}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x38 \mbox{\Hypertarget{struct_a_d_c___mem_map_af687bec25a698b31731350c05cd5ba05}\label{struct_a_d_c___mem_map_af687bec25a698b31731350c05cd5ba05}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CV1@{CV1}}
\index{CV1@{CV1}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CV1}{CV1}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+V1}

Compare Value Registers, offset\+: 0x18 \mbox{\Hypertarget{struct_a_d_c___mem_map_acf6745fccc765451358e179f7131e645}\label{struct_a_d_c___mem_map_acf6745fccc765451358e179f7131e645}} 
\index{ADC\_MemMap@{ADC\_MemMap}!CV2@{CV2}}
\index{CV2@{CV2}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CV2}{CV2}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+V2}

Compare Value Registers, offset\+: 0x1C \mbox{\Hypertarget{struct_a_d_c___mem_map_ae615bad0b39c73a03fdebeb83f4beb91}\label{struct_a_d_c___mem_map_ae615bad0b39c73a03fdebeb83f4beb91}} 
\index{ADC\_MemMap@{ADC\_MemMap}!MG@{MG}}
\index{MG@{MG}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{MG}{MG}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+MG}

A\+DC Minus-\/\+Side Gain Register, offset\+: 0x30 \mbox{\Hypertarget{struct_a_d_c___mem_map_a89e51c569b4a0e4298bc4524afabb594}\label{struct_a_d_c___mem_map_a89e51c569b4a0e4298bc4524afabb594}} 
\index{ADC\_MemMap@{ADC\_MemMap}!OFS@{OFS}}
\index{OFS@{OFS}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{OFS}{OFS}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+O\+FS}

A\+DC Offset Correction Register, offset\+: 0x28 \mbox{\Hypertarget{struct_a_d_c___mem_map_aa63b6cd61d17dda7d69bdc02c7f5204a}\label{struct_a_d_c___mem_map_aa63b6cd61d17dda7d69bdc02c7f5204a}} 
\index{ADC\_MemMap@{ADC\_MemMap}!PG@{PG}}
\index{PG@{PG}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{PG}{PG}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+PG}

A\+DC Plus-\/\+Side Gain Register, offset\+: 0x2C \mbox{\Hypertarget{struct_a_d_c___mem_map_acbd8ded0e3f30d8502e9b9229e092fe8}\label{struct_a_d_c___mem_map_acbd8ded0e3f30d8502e9b9229e092fe8}} 
\index{ADC\_MemMap@{ADC\_MemMap}!R@{R}}
\index{R@{R}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{R}{R}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::R\mbox{[}2\mbox{]}}

A\+DC Data Result Register, array offset\+: 0x10, array step\+: 0x4 \mbox{\Hypertarget{struct_a_d_c___mem_map_ab3900b4bfe889cd9d04850d121394741}\label{struct_a_d_c___mem_map_ab3900b4bfe889cd9d04850d121394741}} 
\index{ADC\_MemMap@{ADC\_MemMap}!SC1@{SC1}}
\index{SC1@{SC1}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{SC1}{SC1}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+S\+C1\mbox{[}2\mbox{]}}

A\+DC Status and Control Registers 1, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{struct_a_d_c___mem_map_ad7caff2bf5e2dfb2159d174af24dc693}\label{struct_a_d_c___mem_map_ad7caff2bf5e2dfb2159d174af24dc693}} 
\index{ADC\_MemMap@{ADC\_MemMap}!SC2@{SC2}}
\index{SC2@{SC2}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{SC2}{SC2}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+S\+C2}

Status and Control Register 2, offset\+: 0x20 \mbox{\Hypertarget{struct_a_d_c___mem_map_a68295218c104f78bc2b11f04c06ce55e}\label{struct_a_d_c___mem_map_a68295218c104f78bc2b11f04c06ce55e}} 
\index{ADC\_MemMap@{ADC\_MemMap}!SC3@{SC3}}
\index{SC3@{SC3}!ADC\_MemMap@{ADC\_MemMap}}
\doxysubsubsection{\texorpdfstring{SC3}{SC3}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+S\+C3}

Status and Control Register 3, offset\+: 0x24 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
