digraph "CFG for '_Z21gradientColumnsKernelPfS_iii' function" {
	label="CFG for '_Z21gradientColumnsKernelPfS_iii' function";

	Node0x4917fb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = shl i32 %6, 2\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = add i32 %7, %8\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %11 = mul i32 %10, 144\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %13 = add nsw i32 %12, -16\l  %14 = add i32 %13, %11\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %16 = shl i32 %15, 2\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.z(), !range !4\l  %18 = add i32 %16, %17\l  %19 = mul nsw i32 %18, %3\l  %20 = add nsw i32 %19, %14\l  %21 = mul nsw i32 %20, %2\l  %22 = add nsw i32 %9, %21\l  %23 = sext i32 %22 to i64\l  %24 = getelementptr inbounds float, float addrspace(1)* %1, i64 %23\l  %25 = shl nsw i32 %2, 4\l  %26 = sext i32 %25 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %24, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %29 = add nuw nsw i32 %12, 16\l  %30 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %29\l  store float %28, float addrspace(3)* %30, align 4, !tbaa !5\l  %31 = shl nsw i32 %2, 5\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %24, i64 %32\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %35 = add nuw nsw i32 %12, 32\l  %36 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %35\l  store float %34, float addrspace(3)* %36, align 4, !tbaa !5\l  %37 = mul nsw i32 %2, 48\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %24, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %41 = add nuw nsw i32 %12, 48\l  %42 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %41\l  store float %40, float addrspace(3)* %42, align 4, !tbaa !5\l  %43 = shl nsw i32 %2, 6\l  %44 = sext i32 %43 to i64\l  %45 = getelementptr inbounds float, float addrspace(1)* %24, i64 %44\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %47 = add nuw nsw i32 %12, 64\l  %48 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %47\l  store float %46, float addrspace(3)* %48, align 4, !tbaa !5\l  %49 = mul nsw i32 %2, 80\l  %50 = sext i32 %49 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %24, i64 %50\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %53 = add nuw nsw i32 %12, 80\l  %54 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %53\l  store float %52, float addrspace(3)* %54, align 4, !tbaa !5\l  %55 = mul nsw i32 %2, 96\l  %56 = sext i32 %55 to i64\l  %57 = getelementptr inbounds float, float addrspace(1)* %24, i64 %56\l  %58 = load float, float addrspace(1)* %57, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %59 = add nuw nsw i32 %12, 96\l  %60 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %59\l  store float %58, float addrspace(3)* %60, align 4, !tbaa !5\l  %61 = mul nsw i32 %2, 112\l  %62 = sext i32 %61 to i64\l  %63 = getelementptr inbounds float, float addrspace(1)* %24, i64 %62\l  %64 = load float, float addrspace(1)* %63, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %65 = add nuw nsw i32 %12, 112\l  %66 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %65\l  store float %64, float addrspace(3)* %66, align 4, !tbaa !5\l  %67 = shl nsw i32 %2, 7\l  %68 = sext i32 %67 to i64\l  %69 = getelementptr inbounds float, float addrspace(1)* %24, i64 %68\l  %70 = load float, float addrspace(1)* %69, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %71 = add nuw nsw i32 %12, 128\l  %72 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %71\l  store float %70, float addrspace(3)* %72, align 4, !tbaa !5\l  %73 = mul nsw i32 %2, 144\l  %74 = sext i32 %73 to i64\l  %75 = getelementptr inbounds float, float addrspace(1)* %24, i64 %74\l  %76 = load float, float addrspace(1)* %75, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %77 = add nuw nsw i32 %12, 144\l  %78 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %77\l  store float %76, float addrspace(3)* %78, align 4, !tbaa !5\l  %79 = getelementptr inbounds float, float addrspace(1)* %0, i64 %23\l  %80 = icmp sgt i32 %14, -1\l  br i1 %80, label %81, label %83\l|{<s0>T|<s1>F}}"];
	Node0x4917fb0:s0 -> Node0x491c490;
	Node0x4917fb0:s1 -> Node0x491eab0;
	Node0x491c490 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e97a5f70",label="{%81:\l81:                                               \l  %82 = load float, float addrspace(1)* %24, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %83\l}"];
	Node0x491c490 -> Node0x491eab0;
	Node0x491eab0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%83:\l83:                                               \l  %84 = phi contract float [ %82, %81 ], [ 0.000000e+00, %5 ]\l  %85 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %12\l  store float %84, float addrspace(3)* %85, align 4, !tbaa !5\l  %86 = add nsw i32 %14, 160\l  %87 = icmp slt i32 %86, %3\l  br i1 %87, label %88, label %93\l|{<s0>T|<s1>F}}"];
	Node0x491eab0:s0 -> Node0x491f7c0;
	Node0x491eab0:s1 -> Node0x491fb00;
	Node0x491f7c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%88:\l88:                                               \l  %89 = mul nsw i32 %2, 160\l  %90 = sext i32 %89 to i64\l  %91 = getelementptr inbounds float, float addrspace(1)* %24, i64 %90\l  %92 = load float, float addrspace(1)* %91, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %93\l}"];
	Node0x491f7c0 -> Node0x491fb00;
	Node0x491fb00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%93:\l93:                                               \l  %94 = phi contract float [ %92, %88 ], [ 0.000000e+00, %83 ]\l  %95 = add nuw nsw i32 %12, 160\l  %96 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %95\l  store float %94, float addrspace(3)* %96, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %97 = add nuw nsw i32 %12, 17\l  %98 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %97\l  %99 = load float, float addrspace(3)* %98, align 4, !tbaa !5\l  %100 = fadd contract float %99, 0.000000e+00\l  %101 = add nuw nsw i32 %12, 15\l  %102 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %101\l  %103 = load float, float addrspace(3)* %102, align 4, !tbaa !5\l  %104 = fsub contract float %100, %103\l  %105 = fmul contract float %104, 5.000000e-01\l  %106 = getelementptr inbounds float, float addrspace(1)* %79, i64 %26\l  store float %105, float addrspace(1)* %106, align 4, !tbaa !5\l  %107 = add nuw nsw i32 %12, 33\l  %108 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %107\l  %109 = load float, float addrspace(3)* %108, align 4, !tbaa !5\l  %110 = fadd contract float %109, 0.000000e+00\l  %111 = add nuw nsw i32 %12, 31\l  %112 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %111\l  %113 = load float, float addrspace(3)* %112, align 4, !tbaa !5\l  %114 = fsub contract float %110, %113\l  %115 = fmul contract float %114, 5.000000e-01\l  %116 = getelementptr inbounds float, float addrspace(1)* %79, i64 %32\l  store float %115, float addrspace(1)* %116, align 4, !tbaa !5\l  %117 = add nuw nsw i32 %12, 49\l  %118 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %117\l  %119 = load float, float addrspace(3)* %118, align 4, !tbaa !5\l  %120 = fadd contract float %119, 0.000000e+00\l  %121 = add nuw nsw i32 %12, 47\l  %122 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %121\l  %123 = load float, float addrspace(3)* %122, align 4, !tbaa !5\l  %124 = fsub contract float %120, %123\l  %125 = fmul contract float %124, 5.000000e-01\l  %126 = getelementptr inbounds float, float addrspace(1)* %79, i64 %38\l  store float %125, float addrspace(1)* %126, align 4, !tbaa !5\l  %127 = add nuw nsw i32 %12, 65\l  %128 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %127\l  %129 = load float, float addrspace(3)* %128, align 4, !tbaa !5\l  %130 = fadd contract float %129, 0.000000e+00\l  %131 = add nuw nsw i32 %12, 63\l  %132 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %131\l  %133 = load float, float addrspace(3)* %132, align 4, !tbaa !5\l  %134 = fsub contract float %130, %133\l  %135 = fmul contract float %134, 5.000000e-01\l  %136 = getelementptr inbounds float, float addrspace(1)* %79, i64 %44\l  store float %135, float addrspace(1)* %136, align 4, !tbaa !5\l  %137 = add nuw nsw i32 %12, 81\l  %138 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %137\l  %139 = load float, float addrspace(3)* %138, align 4, !tbaa !5\l  %140 = fadd contract float %139, 0.000000e+00\l  %141 = add nuw nsw i32 %12, 79\l  %142 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %141\l  %143 = load float, float addrspace(3)* %142, align 4, !tbaa !5\l  %144 = fsub contract float %140, %143\l  %145 = fmul contract float %144, 5.000000e-01\l  %146 = getelementptr inbounds float, float addrspace(1)* %79, i64 %50\l  store float %145, float addrspace(1)* %146, align 4, !tbaa !5\l  %147 = add nuw nsw i32 %12, 97\l  %148 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %147\l  %149 = load float, float addrspace(3)* %148, align 4, !tbaa !5\l  %150 = fadd contract float %149, 0.000000e+00\l  %151 = add nuw nsw i32 %12, 95\l  %152 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %151\l  %153 = load float, float addrspace(3)* %152, align 4, !tbaa !5\l  %154 = fsub contract float %150, %153\l  %155 = fmul contract float %154, 5.000000e-01\l  %156 = getelementptr inbounds float, float addrspace(1)* %79, i64 %56\l  store float %155, float addrspace(1)* %156, align 4, !tbaa !5\l  %157 = add nuw nsw i32 %12, 113\l  %158 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %157\l  %159 = load float, float addrspace(3)* %158, align 4, !tbaa !5\l  %160 = fadd contract float %159, 0.000000e+00\l  %161 = add nuw nsw i32 %12, 111\l  %162 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %161\l  %163 = load float, float addrspace(3)* %162, align 4, !tbaa !5\l  %164 = fsub contract float %160, %163\l  %165 = fmul contract float %164, 5.000000e-01\l  %166 = getelementptr inbounds float, float addrspace(1)* %79, i64 %62\l  store float %165, float addrspace(1)* %166, align 4, !tbaa !5\l  %167 = add nuw nsw i32 %12, 129\l  %168 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %167\l  %169 = load float, float addrspace(3)* %168, align 4, !tbaa !5\l  %170 = fadd contract float %169, 0.000000e+00\l  %171 = add nuw nsw i32 %12, 127\l  %172 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %171\l  %173 = load float, float addrspace(3)* %172, align 4, !tbaa !5\l  %174 = fsub contract float %170, %173\l  %175 = fmul contract float %174, 5.000000e-01\l  %176 = getelementptr inbounds float, float addrspace(1)* %79, i64 %68\l  store float %175, float addrspace(1)* %176, align 4, !tbaa !5\l  %177 = add nuw nsw i32 %12, 145\l  %178 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %177\l  %179 = load float, float addrspace(3)* %178, align 4, !tbaa !5\l  %180 = fadd contract float %179, 0.000000e+00\l  %181 = add nuw nsw i32 %12, 143\l  %182 = getelementptr inbounds [4 x [4 x [177 x float]]], [4 x [4 x [177 x\l... float]]] addrspace(3)* @_ZZ21gradientColumnsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %8, i32 %181\l  %183 = load float, float addrspace(3)* %182, align 4, !tbaa !5\l  %184 = fsub contract float %180, %183\l  %185 = fmul contract float %184, 5.000000e-01\l  %186 = getelementptr inbounds float, float addrspace(1)* %79, i64 %74\l  store float %185, float addrspace(1)* %186, align 4, !tbaa !5\l  ret void\l}"];
}
