{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579492668245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579492668250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 11:57:48 2020 " "Processing started: Mon Jan 20 11:57:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579492668250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579492668250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579492668250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579492669086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579492669086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/aessentials/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676662 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676662 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676662 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676662 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676662 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579492676662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/mux.v 9 9 " "Found 9 design units, including 9 entities, in source file /verilog/aessentials/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3to1 " "Found entity 1: MUX3to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676670 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4to1 " "Found entity 2: MUX4to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676670 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX5to1 " "Found entity 3: MUX5to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676670 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX6to1 " "Found entity 4: MUX6to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676670 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX7to1 " "Found entity 5: MUX7to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676670 ""} { "Info" "ISGN_ENTITY_NAME" "6 MUX8to1 " "Found entity 6: MUX8to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676670 ""} { "Info" "ISGN_ENTITY_NAME" "7 MUX9to1 " "Found entity 7: MUX9to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676670 ""} { "Info" "ISGN_ENTITY_NAME" "8 MUX10to1 " "Found entity 8: MUX10to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676670 ""} { "Info" "ISGN_ENTITY_NAME" "9 MUX16to1 " "Found entity 9: MUX16to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579492676670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/aessentials/baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "../aESSENTIALS/baud_counter.v" "" { Text "D:/Verilog/aESSENTIALS/baud_counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579492676675 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "test.v(43) " "Verilog HDL syntax warning at test.v(43): extra block comment delimiter characters /* within block comment" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 43 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1579492676679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579492676681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_tb " "Found entity 1: test_tb" {  } { { "test_tb.v" "" { Text "D:/Verilog/test_code/test_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579492676686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579492676686 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "out1 test.v(58) " "Verilog HDL Continuous Assignment error at test.v(58): object \"out1\" on left-hand side of assignment must have a net type" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 58 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1579492676688 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579492676730 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 20 11:57:56 2020 " "Processing ended: Mon Jan 20 11:57:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579492676730 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579492676730 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579492676730 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579492676730 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579492677310 ""}
