Overview
  -- design goals
  -- bandwidth requirements and TX/RX goals
  -- protocol implementation
  -- prioritization

design : high-level overview:
    clock stuff


\implementation
    generic components


Overview
Common Modules [done] 
  IP Checksum
  UDP Header Writer


TX Multiplexer [done]

Input control [done]

Data Bus Transmission
  overview
  data bus alignment
  data packet generation
  data bus memory arbitration
  

Event bus I/O

ARP Who-has query

ICMP Echo-Response

