xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../XilinxVitis/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../XilinxVitis/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,
xadc_fpro.v,verilog,xil_defaultlib,../../../../Final_Project.gen/sources_1/ip/xadc_fpro/xadc_fpro.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
