Single-Port RAM
single_port_ram
-> clock
-> resetn
-> write_enable
-> read_enable
=> address
=> write_data     read_data =>