//----------------------------------------------------------------------
// Created with uvmf_gen version 2026.1
// File: dmem_responder_sequence.svh
// Description: Data Memory Responder Sequence with RAM backing model 
//              for LC-3 loads and stores.
//----------------------------------------------------------------------
// pragma uvmf custom header begin
// pragma uvmf custom header end
//----------------------------------------------------------------------

class dmem_lc3_startup_sequence extends dmem_responder_sequence;

  `uvm_object_utils( dmem_lc3_startup_sequence )

  // -------------------------------------------------------------------
  // Memory Backing Model: Associative array mapping 16-bit address to 16-bit data
  // -------------------------------------------------------------------
  protected bit [15:0] ram[bit [15:0]];

  // pragma uvmf custom class_item_additional begin
  // -------------------------------------------------------------------
  // Optional Helper: Pre-load memory address with initial data
  // -------------------------------------------------------------------
  function void write_mem(bit [15:0] addr, bit [15:0] data);
    ram[addr] = data;
  endfunction

  function bit [15:0] read_mem(bit [15:0] addr);
    if (ram.exists(addr)) return ram[addr];
    return 16'h0000;
  endfunction
  // pragma uvmf custom class_item_additional end

  function new(string name = "dmem_responder_sequence");
    super.new(name);
  endfunction

  task body();
    req = dmem_transaction::type_id::create("req");

    forever begin
      // 1. Block until Driver BFM detects a data memory access from DUT
      start_item(req);

      // pragma uvmf custom body begin
      // 2. Process Memory Transaction based on Data_rd (1 = Read, 0 = Write)
      if (req.Data_rd == 1'b1) begin
        // -------------------------------------------------------------
        // READ OPERATION (LD, LDR, LDI)
        // -------------------------------------------------------------
        if (ram.exists(req.Data_addr)) begin
          req.Data_dout = ram[req.Data_addr];
        end else begin
          // Default uninitialized read returning 16'h0000
          req.Data_dout = 16'h0000;
        end

        `uvm_info("DMEM_RESP", 
          $sformatf("READ  @ Addr 0x%04h -> Dout 0x%04h", req.Data_addr, req.Data_dout), UVM_MEDIUM)
      end 
      else if (req.Data_rd == 1'b0) begin
        // -------------------------------------------------------------
        // WRITE OPERATION (ST, STR, STI)
        // -------------------------------------------------------------
        ram[req.Data_addr] = req.Data_din;

        `uvm_info("DMEM_RESP", 
          $sformatf("WRITE @ Addr 0x%04h <- Din 0x%04h", req.Data_addr, req.Data_din), UVM_MEDIUM)
      end

      // 3. Handshake Handlers: Assert completion signal to LC-3 Controller
      req.complete_data = 1'b1;

      // 4. Send response payload back to Driver BFM to drive onto pins
      finish_item(req);
      // pragma uvmf custom body end
    end
  endtask

endclass

// pragma uvmf custom external begin
// pragma uvmf custom external end