********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : May 29 2020
DATE   : 2020-06-04.17:08:46
COMMAND: -cd chapter-22 22.4--include_two_in_one_line.sv -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l 22.4--include_two_in_one_line.sv.log

[SNT:PP0106] 22.4--include_two_in_one_line.sv:8:9: Syntax error: extraneous input '<' expecting {Macro_identifier, Macro_Escaped_identifier, String, Simple_identifier, Escaped_identifier},
`include <dummy_include.sv> `include <dummy_include.sv>
         ^-- 22.4--include_two_in_one_line.sv:8:9:.

[SNT:PP0106] 22.4--include_two_in_one_line.sv:8:37: Syntax error: extraneous input '<' expecting {Macro_identifier, Macro_Escaped_identifier, String, Simple_identifier, Escaped_identifier},
`include <dummy_include.sv> `include <dummy_include.sv>
                                     ^-- 22.4--include_two_in_one_line.sv:8:37:.

[ERR:PP0119] 22.4--include_two_in_one_line.sv:8: Invalid include filename.

[SNT:PA0207] 22.4--include_two_in_one_line.sv:8: Syntax error: mismatched input '.' expecting <EOF>,
.sv> .sv>
^-- ./slpp_all/work/22.4--include_two_in_one_line.sv:8:0:.

[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

