{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 14 22:22:13 2014 " "Info: Processing started: Sun Dec 14 22:22:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP_LEVEL_MIPS -c TOP_LEVEL_MIPS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TOP_LEVEL_MIPS -c TOP_LEVEL_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_mips.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_level_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_mips-structure " "Info: Found design unit 1: top_level_mips-structure" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_level_mips " "Info: Found entity 1: top_level_mips" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavior " "Info: Found design unit 1: ALU-behavior" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_merger.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_merger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_merger-bmerge " "Info: Found design unit 1: bus_merger-bmerge" {  } { { "bus_merger.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/bus_merger.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bus_merger " "Info: Found entity 1: bus_merger" {  } { { "bus_merger.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/bus_merger.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cla_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_32-BEHAVIORAL " "Info: Found design unit 1: cla_32-BEHAVIORAL" {  } { { "cla_32.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/cla_32.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla_32 " "Info: Found entity 1: cla_32" {  } { { "cla_32.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/cla_32.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comp " "Info: Found design unit 1: comparator-comp" {  } { { "comparator.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/comparator.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/comparator.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu-behavior " "Info: Found design unit 1: cu-behavior" {  } { { "cu.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/cu.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cu " "Info: Found entity 1: cu" {  } { { "cu.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/cu.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-structural " "Info: Found design unit 1: data_memory-structural" {  } { { "data_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/data_memory.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Info: Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/data_memory.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-behavior " "Info: Found design unit 1: instruction_memory-behavior" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Info: Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instructmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructMEM-behavior " "Info: Found design unit 1: instructMEM-behavior" {  } { { "instructMEM.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instructMEM.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instructMEM " "Info: Found entity 1: instructMEM" {  } { { "instructMEM.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instructMEM.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshift_26_28.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lshift_26_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lshift_26_28-BEHAVIORAL " "Info: Found design unit 1: lshift_26_28-BEHAVIORAL" {  } { { "lshift_26_28.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/lshift_26_28.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lshift_26_28 " "Info: Found entity 1: lshift_26_28" {  } { { "lshift_26_28.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/lshift_26_28.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshift_32_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lshift_32_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lshift_32_32-behavior " "Info: Found design unit 1: lshift_32_32-behavior" {  } { { "lshift_32_32.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/lshift_32_32.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lshift_32_32 " "Info: Found entity 1: lshift_32_32" {  } { { "lshift_32_32.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/lshift_32_32.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_2to1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_32bit-arch " "Info: Found design unit 1: mux_2to1_32bit-arch" {  } { { "mux_2to1_32bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_2to1_32bit.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_32bit " "Info: Found entity 1: mux_2to1_32bit" {  } { { "mux_2to1_32bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_2to1_32bit.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_5bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_4to1_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_5bit-arch " "Info: Found design unit 1: mux_4to1_5bit-arch" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_5bit " "Info: Found entity 1: mux_4to1_5bit" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_4to1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_32bit-arch " "Info: Found design unit 1: mux_4to1_32bit-arch" {  } { { "mux_4to1_32bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_32bit.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_32bit " "Info: Found entity 1: mux_4to1_32bit" {  } { { "mux_4to1_32bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_32bit.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-BEHAVIORAL " "Info: Found design unit 1: program_counter-BEHAVIORAL" {  } { { "program_counter.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/program_counter.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Info: Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/program_counter.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behavioral " "Info: Found design unit 1: reg_file-behavioral" {  } { { "reg_file.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/reg_file.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/reg_file.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-BEHAVIORAL " "Info: Found design unit 1: sign_extender-BEHAVIORAL" {  } { { "sign_extender.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/sign_extender.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Info: Found entity 1: sign_extender" {  } { { "sign_extender.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/sign_extender.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_LEVEL_MIPS " "Info: Elaborating entity \"TOP_LEVEL_MIPS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryout1 TOP_LEVEL_MIPS.vhd(229) " "Warning (10036): Verilog HDL or VHDL warning at TOP_LEVEL_MIPS.vhd(229): object \"carryout1\" assigned a value but never read" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryout2 TOP_LEVEL_MIPS.vhd(230) " "Warning (10036): Verilog HDL or VHDL warning at TOP_LEVEL_MIPS.vhd(230): object \"carryout2\" assigned a value but never read" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_1 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "ALU_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout1 ALU.vhd(36) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(36): signal \"cout1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout1 ALU.vhd(37) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(37): signal \"cout1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp1 ALU.vhd(43) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(43): signal \"temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp1 ALU.vhd(44) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(44): signal \"temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp1 ALU.vhd(46) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(46): signal \"temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout1 ALU.vhd(46) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(46): signal \"cout1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp1 ALU.vhd(47) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(47): signal \"temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout1 ALU.vhd(47) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(47): signal \"cout1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp2 ALU.vhd(49) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(49): signal \"temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp2 ALU.vhd(50) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(50): signal \"temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp2 ALU.vhd(52) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(52): signal \"temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout2 ALU.vhd(52) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(52): signal \"cout2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp2 ALU.vhd(53) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(53): signal \"temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout2 ALU.vhd(53) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(53): signal \"cout2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout1 ALU.vhd(30) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(30): inferring latch(es) for signal or variable \"cout1\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT ALU.vhd(30) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(30): inferring latch(es) for signal or variable \"RESULT\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp1 ALU.vhd(30) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(30): inferring latch(es) for signal or variable \"temp1\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp2 ALU.vhd(30) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(30): inferring latch(es) for signal or variable \"temp2\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout2 ALU.vhd(30) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(30): inferring latch(es) for signal or variable \"cout2\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[0\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[0\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[1\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[1\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[2\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[2\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[3\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[3\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[4\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[4\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[5\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[5\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[6\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[6\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[7\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[7\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[8\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[8\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[9\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[9\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[10\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[10\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[11\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[11\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[12\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[12\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[13\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[13\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[14\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[14\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[15\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[15\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[16\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[16\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[17\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[17\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[18\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[18\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[19\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[19\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[20\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[20\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[21\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[21\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[22\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[22\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[23\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[23\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[24\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[24\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[25\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[25\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[26\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[26\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[27\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[27\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[28\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[28\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[29\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[29\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout2\[30\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout2\[30\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[0\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[0\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[1\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[1\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[2\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[2\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[3\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[3\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[4\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[4\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[5\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[5\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[6\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[6\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[7\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[7\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[8\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[8\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[9\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[9\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[10\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[10\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[11\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[11\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[12\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[12\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[13\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[13\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[14\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[14\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[15\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[15\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[16\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[16\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[17\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[17\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[18\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[18\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[19\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[19\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[20\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[20\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[21\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[21\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[22\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[22\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[23\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[23\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[24\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[24\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[25\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[25\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[26\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[26\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[27\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[27\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[28\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[28\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[29\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[29\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[30\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[30\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[31\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp2\[31\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[0\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[0\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[1\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[1\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[2\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[2\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[3\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[3\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[4\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[4\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[5\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[5\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[6\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[6\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[7\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[7\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[8\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[8\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[9\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[9\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[10\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[10\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[11\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[11\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[12\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[12\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[13\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[13\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[14\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[14\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[15\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[15\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[16\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[16\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[17\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[17\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[18\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[18\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[19\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[19\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[20\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[20\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[21\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[21\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[22\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[22\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[23\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[23\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[24\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[24\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[25\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[25\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[26\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[26\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[27\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[27\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[28\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[28\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[29\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[29\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[30\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[30\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[31\] ALU.vhd(30) " "Info (10041): Inferred latch for \"temp1\[31\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[0\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[1\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[2\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[3\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[4\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[5\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[6\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[7\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[8\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[8\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[9\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[9\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[10\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[10\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[11\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[11\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[12\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[12\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[13\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[13\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[14\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[14\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[15\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[15\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[16\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[16\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[17\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[17\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[18\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[18\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[19\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[19\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[20\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[20\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[21\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[21\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[22\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[22\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[23\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[23\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[24\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[24\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[25\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[25\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[26\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[26\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[27\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[27\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[28\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[28\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[29\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[29\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[30\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[30\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[31\] ALU.vhd(30) " "Info (10041): Inferred latch for \"RESULT\[31\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[0\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[0\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[1\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[1\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[2\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[2\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[3\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[3\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[4\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[4\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[5\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[5\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[6\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[6\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[7\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[7\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[8\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[8\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[9\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[9\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[10\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[10\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[11\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[11\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[12\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[12\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[13\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[13\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[14\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[14\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[15\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[15\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[16\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[16\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[17\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[17\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[18\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[18\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[19\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[19\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[20\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[20\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[21\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[21\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[22\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[22\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[23\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[23\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[24\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[24\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[25\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[25\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[26\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[26\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[27\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[27\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[28\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[28\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[29\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[29\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout1\[30\] ALU.vhd(30) " "Info (10041): Inferred latch for \"cout1\[30\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_merger bus_merger:bus_merger_1 " "Info: Elaborating entity \"bus_merger\" for hierarchy \"bus_merger:bus_merger_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "bus_merger_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32 cla_32:cla_32_1 " "Info: Elaborating entity \"cla_32\" for hierarchy \"cla_32:cla_32_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "cla_32_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x cla_32.vhd(35) " "Warning (10492): VHDL Process Statement warning at cla_32.vhd(35): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/cla_32.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x cla_32.vhd(36) " "Warning (10492): VHDL Process Statement warning at cla_32.vhd(36): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/cla_32.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x cla_32.vhd(38) " "Warning (10492): VHDL Process Statement warning at cla_32.vhd(38): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/cla_32.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comparator_1 " "Info: Elaborating entity \"comparator\" for hierarchy \"comparator:comparator_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "comparator_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cu:cu_1 " "Info: Elaborating entity \"cu\" for hierarchy \"cu:cu_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "cu_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 277 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_1 " "Info: Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "data_memory_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_memory_1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_memory_1\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "altsyncram_component" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/data_memory.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_memory_1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"data_memory:data_memory_1\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/data_memory.vhd" 50 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_memory_1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"data_memory:data_memory_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmemory.mif " "Info: Parameter \"init_file\" = \"dmemory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "data_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/data_memory.vhd" 50 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sr01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sr01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sr01 " "Info: Found entity 1: altsyncram_sr01" {  } { { "db/altsyncram_sr01.tdf" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/db/altsyncram_sr01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sr01 data_memory:data_memory_1\|altsyncram:altsyncram_component\|altsyncram_sr01:auto_generated " "Info: Elaborating entity \"altsyncram_sr01\" for hierarchy \"data_memory:data_memory_1\|altsyncram:altsyncram_component\|altsyncram_sr01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory_1 " "Info: Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "instruction_memory_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset instruction_memory.vhd(34) " "Warning (10492): VHDL Process Statement warning at instruction_memory.vhd(34): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[255..53\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[255..53\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[51..49\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[51..49\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[47..45\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[47..45\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[43..41\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[43..41\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[39..37\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[39..37\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[35..33\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[35..33\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[31..29\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[31..29\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[27..25\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[27..25\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[23..21\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[23..21\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[19..17\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[19..17\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[15..13\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[15..13\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[11..9\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[11..9\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[7..5\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[7..5\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[3..1\] instruction_memory.vhd(30) " "Warning (10873): Using initial value X (don't care) for net \"mem\[3..1\]\" at instruction_memory.vhd(30)" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/instruction_memory.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshift_26_28 lshift_26_28:lshift_26_28_1 " "Info: Elaborating entity \"lshift_26_28\" for hierarchy \"lshift_26_28:lshift_26_28_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "lshift_26_28_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 311 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshift_32_32 lshift_32_32:lshift_32_32_1 " "Info: Elaborating entity \"lshift_32_32\" for hierarchy \"lshift_32_32:lshift_32_32_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "lshift_32_32_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 317 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_32bit mux_2to1_32bit:mux_2to1_32bit_1 " "Info: Elaborating entity \"mux_2to1_32bit\" for hierarchy \"mux_2to1_32bit:mux_2to1_32bit_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "mux_2to1_32bit_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 323 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_5bit mux_4to1_5bit:mux_4to1_5bit_1 " "Info: Elaborating entity \"mux_4to1_5bit\" for hierarchy \"mux_4to1_5bit:mux_4to1_5bit_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "mux_4to1_5bit_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 363 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y mux_4to1_5bit.vhd(33) " "Warning (10631): VHDL Process Statement warning at mux_4to1_5bit.vhd(33): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] mux_4to1_5bit.vhd(33) " "Info (10041): Inferred latch for \"Y\[0\]\" at mux_4to1_5bit.vhd(33)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] mux_4to1_5bit.vhd(33) " "Info (10041): Inferred latch for \"Y\[1\]\" at mux_4to1_5bit.vhd(33)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] mux_4to1_5bit.vhd(33) " "Info (10041): Inferred latch for \"Y\[2\]\" at mux_4to1_5bit.vhd(33)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] mux_4to1_5bit.vhd(33) " "Info (10041): Inferred latch for \"Y\[3\]\" at mux_4to1_5bit.vhd(33)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] mux_4to1_5bit.vhd(33) " "Info (10041): Inferred latch for \"Y\[4\]\" at mux_4to1_5bit.vhd(33)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_1 " "Info: Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "program_counter_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 373 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset program_counter.vhd(31) " "Warning (10492): VHDL Process Statement warning at program_counter.vhd(31): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/program_counter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file_1 " "Info: Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "reg_file_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 381 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:sign_extender_1 " "Info: Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:sign_extender_1\"" {  } { { "TOP_LEVEL_MIPS.vhd" "sign_extender_1" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 393 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[0\] " "Warning: LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[0\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[1\] " "Warning: LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[1\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[2\] " "Warning: LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[2\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[3\] " "Warning: LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[3\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[4\] " "Warning: LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[4\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[0\] " "Warning: LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[0\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[1\] " "Warning: LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[1\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[2\] " "Warning: LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[2\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[3\] " "Warning: LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[3\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[4\] " "Warning: LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[4\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/mux_4to1_5bit.vhd" 33 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_file:reg_file_1\|mem~38 " "Warning: Inferred dual-clock RAM node \"reg_file:reg_file_1\|mem~38\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "reg_file.vhd" "mem~38" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/reg_file.vhd" 30 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_file:reg_file_1\|mem~39 " "Warning: Inferred dual-clock RAM node \"reg_file:reg_file_1\|mem~39\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "reg_file.vhd" "mem~39" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/reg_file.vhd" 30 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "reg_file:reg_file_1\|mem~38 " "Info: Inferred altsyncram megafunction from the following design logic: \"reg_file:reg_file_1\|mem~38\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "reg_file.vhd" "mem~38" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/reg_file.vhd" 30 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "reg_file:reg_file_1\|mem~39 " "Info: Inferred altsyncram megafunction from the following design logic: \"reg_file:reg_file_1\|mem~39\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "reg_file.vhd" "mem~39" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/reg_file.vhd" 30 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:reg_file_1\|altsyncram:mem_rtl_0 " "Info: Elaborated megafunction instantiation \"reg_file:reg_file_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:reg_file_1\|altsyncram:mem_rtl_0 " "Info: Instantiated megafunction \"reg_file:reg_file_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bdj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bdj1 " "Info: Found entity 1: altsyncram_bdj1" {  } { { "db/altsyncram_bdj1.tdf" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/db/altsyncram_bdj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[0\] " "Warning: Latch ALU:ALU_1\|temp1\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[1\] " "Warning: Latch ALU:ALU_1\|temp1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[2\] " "Warning: Latch ALU:ALU_1\|temp1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[3\] " "Warning: Latch ALU:ALU_1\|temp1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[4\] " "Warning: Latch ALU:ALU_1\|temp1\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[5\] " "Warning: Latch ALU:ALU_1\|temp1\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[6\] " "Warning: Latch ALU:ALU_1\|temp1\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[7\] " "Warning: Latch ALU:ALU_1\|temp1\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[8\] " "Warning: Latch ALU:ALU_1\|temp1\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[9\] " "Warning: Latch ALU:ALU_1\|temp1\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[10\] " "Warning: Latch ALU:ALU_1\|temp1\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[11\] " "Warning: Latch ALU:ALU_1\|temp1\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[12\] " "Warning: Latch ALU:ALU_1\|temp1\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[13\] " "Warning: Latch ALU:ALU_1\|temp1\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[14\] " "Warning: Latch ALU:ALU_1\|temp1\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[15\] " "Warning: Latch ALU:ALU_1\|temp1\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[16\] " "Warning: Latch ALU:ALU_1\|temp1\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[17\] " "Warning: Latch ALU:ALU_1\|temp1\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[18\] " "Warning: Latch ALU:ALU_1\|temp1\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[19\] " "Warning: Latch ALU:ALU_1\|temp1\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[20\] " "Warning: Latch ALU:ALU_1\|temp1\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[21\] " "Warning: Latch ALU:ALU_1\|temp1\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[22\] " "Warning: Latch ALU:ALU_1\|temp1\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[23\] " "Warning: Latch ALU:ALU_1\|temp1\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[24\] " "Warning: Latch ALU:ALU_1\|temp1\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[25\] " "Warning: Latch ALU:ALU_1\|temp1\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[26\] " "Warning: Latch ALU:ALU_1\|temp1\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[27\] " "Warning: Latch ALU:ALU_1\|temp1\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[28\] " "Warning: Latch ALU:ALU_1\|temp1\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[29\] " "Warning: Latch ALU:ALU_1\|temp1\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[30\] " "Warning: Latch ALU:ALU_1\|temp1\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_1\|temp1\[31\] " "Warning: Latch ALU:ALU_1\|temp1\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PCin_out\[1\] GND " "Warning (13410): Pin \"PCin_out\[1\]\" is stuck at GND" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCout_out\[1\] GND " "Warning (13410): Pin \"PCout_out\[1\]\" is stuck at GND" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcplus4_out\[1\] GND " "Warning (13410): Pin \"pcplus4_out\[1\]\" is stuck at GND" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signRegdest_out\[1\] GND " "Warning (13410): Pin \"signRegdest_out\[1\]\" is stuck at GND" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leftshift28_out\[24\] GND " "Warning (13410): Pin \"leftshift28_out\[24\]\" is stuck at GND" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leftshift28_out\[25\] GND " "Warning (13410): Pin \"leftshift28_out\[25\]\" is stuck at GND" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leftshift28_out\[26\] GND " "Warning (13410): Pin \"leftshift28_out\[26\]\" is stuck at GND" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leftshift28_out\[27\] GND " "Warning (13410): Pin \"leftshift28_out\[27\]\" is stuck at GND" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leftshift32_out\[0\] GND " "Warning (13410): Pin \"leftshift32_out\[0\]\" is stuck at GND" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leftshift32_out\[1\] GND " "Warning (13410): Pin \"leftshift32_out\[1\]\" is stuck at GND" {  } { { "TOP_LEVEL_MIPS.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/TOP_LEVEL_MIPS.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1074 " "Info: Implemented 1074 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "395 " "Info: Implemented 395 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "605 " "Info: Implemented 605 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Info: Implemented 72 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 14 22:22:33 2014 " "Info: Processing ended: Sun Dec 14 22:22:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
