

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5'
================================================================
* Date:           Sat Jun  1 06:31:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.925 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1348|     1348|  13.480 us|  13.480 us|  1348|  1348|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_5_loop_for_channel_pad_5  |     1346|     1346|         4|          1|          1|  1344|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:135->CNN.cpp:41]   --->   Operation 7 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten76 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten76"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln133 = store i5 0, i5 %c" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 11 'store' 'store_ln133' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln135 = store i7 0, i7 %n" [Conv.cpp:135->CNN.cpp:41]   --->   Operation 12 'store' 'store_ln135' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i207"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten76_load = load i11 %indvar_flatten76" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 14 'load' 'indvar_flatten76_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%icmp_ln133 = icmp_eq  i11 %indvar_flatten76_load, i11 1344" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 15 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%add_ln133 = add i11 %indvar_flatten76_load, i11 1" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 16 'add' 'add_ln133' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %for.inc15.i218, void %for.inc.i232.preheader.exitStub" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 17 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n_load = load i7 %n" [Conv.cpp:135->CNN.cpp:41]   --->   Operation 18 'load' 'n_load' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 19 'load' 'c_load' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%icmp_ln135 = icmp_eq  i7 %n_load, i7 84" [Conv.cpp:135->CNN.cpp:41]   --->   Operation 20 'icmp' 'icmp_ln135' <Predicate = (!icmp_ln133)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.36ns)   --->   "%select_ln133 = select i1 %icmp_ln135, i7 0, i7 %n_load" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 21 'select' 'select_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln133_1 = add i5 %c_load, i5 1" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 22 'add' 'add_ln133_1' <Predicate = (!icmp_ln133)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%select_ln133_1 = select i1 %icmp_ln135, i5 %add_ln133_1, i5 %c_load" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 23 'select' 'select_ln133_1' <Predicate = (!icmp_ln133)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c_4_cast = zext i5 %select_ln133_1" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 24 'zext' 'c_4_cast' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 25 [3/3] (0.99ns) (grouped into DSP with root node add_ln136)   --->   "%empty = mul i11 %c_4_cast, i11 84" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 25 'mul' 'empty' <Predicate = (!icmp_ln133)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_137 = trunc i5 %select_ln133_1" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 26 'trunc' 'empty_137' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln133, i32 1, i32 6" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln136 = icmp_eq  i6 %tmp, i6 0" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 28 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln133)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.77ns)   --->   "%add_ln135 = add i7 %select_ln133, i7 1" [Conv.cpp:135->CNN.cpp:41]   --->   Operation 29 'add' 'add_ln135' <Predicate = (!icmp_ln133)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln133 = store i11 %add_ln133, i11 %indvar_flatten76" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 30 'store' 'store_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln133 = store i5 %select_ln133_1, i5 %c" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 31 'store' 'store_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln135 = store i7 %add_ln135, i7 %n" [Conv.cpp:135->CNN.cpp:41]   --->   Operation 32 'store' 'store_ln135' <Predicate = (!icmp_ln133)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 33 [2/3] (0.99ns) (grouped into DSP with root node add_ln136)   --->   "%empty = mul i11 %c_4_cast, i11 84" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 33 'mul' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 34 [1/3] (0.00ns) (grouped into DSP with root node add_ln136)   --->   "%empty = mul i11 %c_4_cast, i11 84" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 34 'mul' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_137, i6 0" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 35 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl35_cast = zext i10 %p_shl" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 36 'zext' 'p_shl35_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_137, i4 0" [Conv.cpp:133->CNN.cpp:41]   --->   Operation 37 'bitconcatenate' 'p_shl13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i8 %p_shl13" [Conv.cpp:135->CNN.cpp:41]   --->   Operation 38 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i7 %select_ln133" [Conv.cpp:135->CNN.cpp:41]   --->   Operation 39 'zext' 'zext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i7 %select_ln133" [Conv.cpp:135->CNN.cpp:41]   --->   Operation 40 'zext' 'zext_ln135_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.77ns)   --->   "%icmp_ln136_1 = icmp_ugt  i7 %select_ln133, i7 81" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 41 'icmp' 'icmp_ln136_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln136 = add i11 %zext_ln135_1, i11 %empty" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 42 'add' 'add_ln136' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_1 = add i11 %p_shl35_cast, i11 %zext_ln135" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 43 'add' 'add_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.77ns)   --->   "%add_ln136_3 = add i8 %zext_ln135_2, i8 254" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 44 'add' 'add_ln136_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i8 %add_ln136_3" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 45 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln136_2 = add i11 %sext_ln136, i11 %add_ln136_1" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 46 'add' 'add_ln136_2' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i11 %add_ln136_2" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 47 'zext' 'zext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%OutConv4_addr = getelementptr i32 %OutConv4, i64 0, i64 %zext_ln136_1" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 48 'getelementptr' 'OutConv4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.23ns)   --->   "%OutConv4_load = load i11 %OutConv4_addr" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 49 'load' 'OutConv4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_5_loop_for_channel_pad_5_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1344, i64 1344, i64 1344"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:135->CNN.cpp:41]   --->   Operation 52 'specpipeline' 'specpipeline_ln135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%or_ln136 = or i1 %icmp_ln136, i1 %icmp_ln136_1" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 53 'or' 'or_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln136 = add i11 %zext_ln135_1, i11 %empty" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 54 'add' 'add_ln136' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i11 %add_ln136" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 55 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%OutPadConv5_addr = getelementptr i32 %OutPadConv5, i64 0, i64 %zext_ln136" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 56 'getelementptr' 'OutPadConv5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (1.23ns)   --->   "%OutConv4_load = load i11 %OutConv4_addr" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 57 'load' 'OutConv4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_4 : Operation 58 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln136 = select i1 %or_ln136, i32 0, i32 %OutConv4_load" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 58 'select' 'select_ln136' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln136 = store i32 %select_ln136, i11 %OutPadConv5_addr" [Conv.cpp:136->CNN.cpp:41]   --->   Operation 59 'store' 'store_ln136' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1344> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln135 = br void %for.body4.i207" [Conv.cpp:135->CNN.cpp:41]   --->   Operation 60 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutPadConv5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OutConv4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 01000]
c                     (alloca           ) [ 01000]
indvar_flatten76      (alloca           ) [ 01000]
store_ln0             (store            ) [ 00000]
store_ln133           (store            ) [ 00000]
store_ln135           (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten76_load (load             ) [ 00000]
icmp_ln133            (icmp             ) [ 01110]
add_ln133             (add              ) [ 00000]
br_ln133              (br               ) [ 00000]
n_load                (load             ) [ 00000]
c_load                (load             ) [ 00000]
icmp_ln135            (icmp             ) [ 00000]
select_ln133          (select           ) [ 01110]
add_ln133_1           (add              ) [ 00000]
select_ln133_1        (select           ) [ 00000]
c_4_cast              (zext             ) [ 01110]
empty_137             (trunc            ) [ 01110]
tmp                   (partselect       ) [ 00000]
icmp_ln136            (icmp             ) [ 01111]
add_ln135             (add              ) [ 00000]
store_ln133           (store            ) [ 00000]
store_ln133           (store            ) [ 00000]
store_ln135           (store            ) [ 00000]
empty                 (mul              ) [ 01001]
p_shl                 (bitconcatenate   ) [ 00000]
p_shl35_cast          (zext             ) [ 00000]
p_shl13               (bitconcatenate   ) [ 00000]
zext_ln135            (zext             ) [ 00000]
zext_ln135_1          (zext             ) [ 01001]
zext_ln135_2          (zext             ) [ 00000]
icmp_ln136_1          (icmp             ) [ 01001]
add_ln136_1           (add              ) [ 00000]
add_ln136_3           (add              ) [ 00000]
sext_ln136            (sext             ) [ 00000]
add_ln136_2           (add              ) [ 00000]
zext_ln136_1          (zext             ) [ 00000]
OutConv4_addr         (getelementptr    ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specpipeline_ln135    (specpipeline     ) [ 00000]
or_ln136              (or               ) [ 00000]
add_ln136             (add              ) [ 00000]
zext_ln136            (zext             ) [ 00000]
OutPadConv5_addr      (getelementptr    ) [ 00000]
OutConv4_load         (load             ) [ 00000]
select_ln136          (select           ) [ 00000]
store_ln136           (store            ) [ 00000]
br_ln135              (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutPadConv5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutConv4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutConv4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_3_channel_pad_5_loop_for_channel_pad_5_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="n_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="c_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten76_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten76/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="OutConv4_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv4_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="11" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutConv4_load/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="OutPadConv5_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="11" slack="0"/>
<pin id="89" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv5_addr/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln136_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="11" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln133_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="5" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln135_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="7" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvar_flatten76_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten76_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln133_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="11" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln133_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="n_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="c_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln135_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln133_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln133/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln133_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln133_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln133_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="c_4_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_4_cast/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="empty_137_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_137/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="4" slack="0"/>
<pin id="175" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln136_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln135_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln133_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="11" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln133_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="5" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln135_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="7" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_shl_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="2"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_shl35_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl35_cast/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_shl13_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="2"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl13/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln135_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln135_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="2"/>
<pin id="231" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_1/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln135_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="2"/>
<pin id="234" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_2/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln136_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="2"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln136_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln136_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="0" index="1" bw="2" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_3/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln136_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln136/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln136_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="11" slack="0"/>
<pin id="259" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_2/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln136_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="or_ln136_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="3"/>
<pin id="269" dir="0" index="1" bw="1" slack="1"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln136_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln136_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136/4 "/>
</bind>
</comp>

<comp id="284" class="1007" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="7" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty/1 add_ln136/3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="n_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="300" class="1005" name="c_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="307" class="1005" name="indvar_flatten76_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten76 "/>
</bind>
</comp>

<comp id="314" class="1005" name="icmp_ln133_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="2"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln133 "/>
</bind>
</comp>

<comp id="318" class="1005" name="select_ln133_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="2"/>
<pin id="320" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln133 "/>
</bind>
</comp>

<comp id="325" class="1005" name="c_4_cast_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="1"/>
<pin id="327" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c_4_cast "/>
</bind>
</comp>

<comp id="330" class="1005" name="empty_137_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="2"/>
<pin id="332" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_137 "/>
</bind>
</comp>

<comp id="336" class="1005" name="icmp_ln136_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="3"/>
<pin id="338" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="341" class="1005" name="zext_ln135_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="1"/>
<pin id="343" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln135_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="icmp_ln136_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln136_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="OutConv4_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="1"/>
<pin id="353" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutConv4_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="128" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="131" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="134" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="148" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="131" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="154" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="140" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="184"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="140" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="122" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="154" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="186" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="214" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="225" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="232" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="240" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="280"><net_src comp="267" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="79" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="283"><net_src comp="275" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="289"><net_src comp="162" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="229" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="292"><net_src comp="284" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="296"><net_src comp="60" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="303"><net_src comp="64" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="310"><net_src comp="68" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="317"><net_src comp="116" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="140" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="328"><net_src comp="162" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="333"><net_src comp="166" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="339"><net_src comp="180" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="344"><net_src comp="229" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="349"><net_src comp="235" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="354"><net_src comp="72" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPadConv5 | {4 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 : OutConv4 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln133 : 1
		store_ln135 : 1
		indvar_flatten76_load : 1
		icmp_ln133 : 2
		add_ln133 : 2
		br_ln133 : 3
		n_load : 1
		c_load : 1
		icmp_ln135 : 2
		select_ln133 : 3
		add_ln133_1 : 2
		select_ln133_1 : 3
		c_4_cast : 4
		empty : 5
		empty_137 : 4
		tmp : 4
		icmp_ln136 : 5
		add_ln135 : 4
		store_ln133 : 3
		store_ln133 : 4
		store_ln135 : 5
	State 2
	State 3
		p_shl35_cast : 1
		zext_ln135 : 1
		add_ln136 : 1
		add_ln136_1 : 2
		add_ln136_3 : 1
		sext_ln136 : 2
		add_ln136_2 : 3
		zext_ln136_1 : 4
		OutConv4_addr : 5
		OutConv4_load : 6
	State 4
		zext_ln136 : 1
		OutPadConv5_addr : 2
		select_ln136 : 1
		store_ln136 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln133_fu_122   |    0    |    0    |    18   |
|          |   add_ln133_1_fu_148  |    0    |    0    |    12   |
|    add   |    add_ln135_fu_186   |    0    |    0    |    14   |
|          |   add_ln136_1_fu_240  |    0    |    0    |    18   |
|          |   add_ln136_3_fu_246  |    0    |    0    |    14   |
|          |   add_ln136_2_fu_256  |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln133_fu_116   |    0    |    0    |    18   |
|   icmp   |   icmp_ln135_fu_134   |    0    |    0    |    14   |
|          |   icmp_ln136_fu_180   |    0    |    0    |    13   |
|          |  icmp_ln136_1_fu_235  |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln133_fu_140  |    0    |    0    |    7    |
|  select  | select_ln133_1_fu_154 |    0    |    0    |    5    |
|          |  select_ln136_fu_275  |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln136_fu_267    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_284      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    c_4_cast_fu_162    |    0    |    0    |    0    |
|          |  p_shl35_cast_fu_214  |    0    |    0    |    0    |
|          |   zext_ln135_fu_225   |    0    |    0    |    0    |
|   zext   |  zext_ln135_1_fu_229  |    0    |    0    |    0    |
|          |  zext_ln135_2_fu_232  |    0    |    0    |    0    |
|          |  zext_ln136_1_fu_262  |    0    |    0    |    0    |
|          |   zext_ln136_fu_271   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |    empty_137_fu_166   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|       tmp_fu_170      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      p_shl_fu_207     |    0    |    0    |    0    |
|          |     p_shl13_fu_218    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln136_fu_252   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   198   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  OutConv4_addr_reg_351 |   11   |
|    c_4_cast_reg_325    |   11   |
|        c_reg_300       |    5   |
|    empty_137_reg_330   |    4   |
|   icmp_ln133_reg_314   |    1   |
|  icmp_ln136_1_reg_346  |    1   |
|   icmp_ln136_reg_336   |    1   |
|indvar_flatten76_reg_307|   11   |
|        n_reg_293       |    7   |
|  select_ln133_reg_318  |    7   |
|  zext_ln135_1_reg_341  |   11   |
+------------------------+--------+
|          Total         |   70   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_284    |  p0  |   3  |   5  |   15   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   37   ||  0.903  ||    23   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   198  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   23   |
|  Register |    -   |    -   |   70   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   70   |   221  |
+-----------+--------+--------+--------+--------+
