https://purdue0.sharepoint.com/sites/ENGR-ECE-O-SOCET/_layouts/15/Doc.aspx?sourcedoc={6879e7ba-26c2-4001-91ee-178d20ba090b}&action=edit&wd=target%28Untitled%20Section.one%7C485d0db2-4e39-44c0-80c6-8c9d7212d8f0%2FAppendix%20and%20Reference%7C9c836da2-c3cd-478c-9ac1-643199d5e16a%2F%29&wdorigin=NavigationUrl

![image](https://github.com/user-attachments/assets/02e28a13-24f2-4995-93ac-91a466fdc6d6)

![image](https://github.com/user-attachments/assets/37fa2a42-4689-4ede-acb8-7ddb3a420593)

There is a software called fence.i used to flush/invalidate caches if the DMA is built without cache coherence considerations.

DMA with cache coherence will invalidate other caches.

![image](https://github.com/user-attachments/assets/eddd5b33-f136-4cf4-894c-48d4c322d98e)
