
Introduction:
-------------
The J721S2 family of SoCs are part of K3 Multicore SoC architecture platform
targeting automotive applications. They are designed as a low power, high
performance and highly integrated device architecture, adding significant
enhancement on processing power, graphics capability, video and imaging
processing, virtualization and coherent memory support.

The device is partitioned into three functional domains, each containing
specific processing cores and peripherals:
1. Wake-up (WKUP) domain:
	- Device Management and Security Controller (DMSC)
2. Microcontroller (MCU) domain:
	- Dual Core ARM Cortex-R5F processor
3. MAIN domain:
	- Dual core 64-bit ARM Cortex-A72
	- 3 x Dual cortex ARM Cortex-R5 subsystem
	- 1 x C7x floating point Vector DSP with MMA
	- 1 X C7x floating poing vector DSP

More info can be found in TRM: http://www.ti.com/lit/pdf/spruj28

Boot Flow:
----------
Boot flow is similar to that of J721e with a difference in loading TIFS.
Below is the pictorial representation of boot flow:

+------------------------------------------------------------------------+-----------------------+
|        SMS             |      MCU R5           |        A72            |  MAIN R5/C7x          |
+------------------------------------------------------------------------+-----------------------+
|    +--------+          |                       |                       |                       |
|    |  Reset |          |                       |                       |                       |
|    +--------+          |                       |                       |                       |
|         :              |                       |                       |                       |
|    +--------+          |   +-----------+       |                       |                       |
|    | *ROM*  |----------|-->| Reset rls |       |                       |                       |
|    +--------+          |   +-----------+       |                       |                       |
|    |        |          |         :             |                       |                       |
|    |  ROM   |          |         :             |                       |                       |
|    |services|          |         :             |                       |                       |
|    |        |          |   +-------------+     |                       |                       |
|    |        |          |   |  *R5 ROM*   |     |                       |                       |
|    |        |          |   +-------------+     |                       |                       |
|    |        |<---------|---|Load and auth|     |                       |                       |
|    |        |          |   | tiboot3.bin |     |                       |                       |
|    | Start  |          |   +-------------+     |                       |                       |
|    |  TIFS  |<---------|---|    Start    |     |                       |                       |
|    |        |          |   |    TIFS     |     |                       |                       |
|    +--------+          |   +-------------+     |                       |                       |
|        :               |   |             |     |                       |                       |
|    +---------+         |   |   Load      |     |                       |                       |
|    | *TIFS*  |         |   |   system    |     |                       |                       |
|    +---------+         |   | Config data |     |                       |                       |
|    |         |<--------|---|             |     |                       |                       |
|    |         |         |   +-------------+     |                       |                       |
|    |         |         |         :             |                       |                       |
|    |         |         |         :             |                       |                       |
|    |         |         |         :             |                       |                       |
|    |         |         |   +-------------+     |                       |                       |
|    |         |         |   |  *R5 SPL*   |     |                       |                       |
|    |         |         |   +-------------+     |                       |                       |
|    |         |         |   |    DDR      |     |                       |                       |
|    |         |         |   |   config    |     |                       |                       |
|    |         |         |   +-------------+     |                       |                       |
|    |         |         |   |    Load     |     |                       |                       |
|    |         |         |   |  tispl.bin  |     |                       |                       |
|    |         |         |   +-------------+     |                       |                       |
|    |         |         |   |   Load R5   |     |                       |                       |
|    |         |         |   |   firmware  |     |                       |                       |
|    |         |         |   +-------------+     |                       |                       |
|    |         |<--------|---| Start A72   |     |                       |                       |
|    |         |         |   | and jump to |     |                       |                       |
|    |         |         |   | DM fw image |     |                       |                       |
|    |         |         |   +-------------+     |                       |                       |
|    |         |         |                       |     +-----------+     |                       |
|    |         |---------|-----------------------|---->| Reset rls |     |                       |
|    |         |         |                       |     +-----------+     |                       |
|    |  TIFS   |         |                       |          :            |                       |
|    |Services |         |                       |     +-----------+     |                       |
|    |         |<--------|-----------------------|---->|*ATF/OPTEE*|     |                       |
|    |         |         |                       |     +-----------+     |                       |
|    |         |         |                       |          :            |                       |
|    |         |         |                       |     +-----------+     |                       |
|    |         |<--------|-----------------------|---->| *A72 SPL* |     |                       |
|    |         |         |                       |     +-----------+     |                       |
|    |         |         |                       |     |   Load    |     |                       |
|    |         |         |                       |     | u-boot.img|     |                       |
|    |         |         |                       |     +-----------+     |                       |
|    |         |         |                       |          :            |                       |
|    |         |         |                       |     +-----------+     |                       |
|    |         |<--------|-----------------------|---->| *U-Boot*  |     |                       |
|    |         |         |                       |     +-----------+     |                       |
|    |         |         |                       |     |  prompt   |     |                       |
|    |         |         |                       |     +-----------+     |                       |
|    |         |         |                       |     |  Load R5  |     |                       |
|    |         |         |                       |     |  Firmware |     |                       |
|    |         |         |                       |     +-----------+     |                       |
|    |         |<--------|-----------------------|-----|  Start R5 |     |      +-----------+    |
|    |         |---------|-----------------------|-----+-----------+-----|----->| R5 starts |    |
|    |         |         |                       |     |  Load C7  |     |      +-----------+    |
|    |         |         |                       |     |  Firmware |     |                       |
|    |         |         |                       |     +-----------+     |                       |
|    |         |<--------|-----------------------|-----|  Start C7 |     |      +-----------+    |
|    |         |---------|-----------------------|-----+-----------+-----|----->| C7 starts |    |
|    |         |         |                       |                       |      +-----------+    |
|    |         |         |                       |                       |                       |
|    +---------+         |                       |                       |                       |
|                        |                       |                       |                       |
+------------------------------------------------------------------------+-----------------------+

- Here SMS acts as master and provides all the critical services. R5/A72
requests SMS to get these services done as shown in the above diagram.

Sources:
--------
1. ATF:
	Tree: https://github.com/ARM-software/arm-trusted-firmware.git
	Branch: master

2. OPTEE:
	Tree: https://github.com/OP-TEE/optee_os.git
	Branch: master

3. U-Boot:
	Tree: https://gitlab.denx.de/u-boot/u-boot
	Branch: master

4. KIG:
	Tree: git://git.ti.com/k3-image-gen/k3-image-gen.git
	Branch: master

Build procedure:
----------------

1. ATF:
$ make CROSS_COMPILE=aarch64-linux-gnu- ARCH=aarch64 PLAT=k3 TARGET_BOARD=generic SPD=opteed K3_USART=0x8

2. OPTEE:
$ make PLATFORM=k3-j721e CFG_ARM64_core=y CFG_CONSOLE_UART=0x8

3. U-Boot:

3.1. R5:
$ make CROSS_COMPILE=arm-linux-gnueabihf- j721s2_evm_r5_defconfig O=/tmp/r5
$ make CROSS_COMPILE=arm-linux-gnueabihf- O=/tmp/r5

3.2. A72:
$ make CROSS_COMPILE=aarch64-linux-gnu- j721s2_evm_a72_defconfig O=/tmp/a72
$ make CROSS_COMPILE=aarch64-linux-gnu- ATF=<path to ATF dir>/build/k3/generic/release/bl31.bin TEE=<path to OPTEE OS dir>/out/arm-plat-k3/core/tee-pager_v2.bin DM=<path to DM firmware image> O=/tmp/a72

4. KIG:
$ make SOC=j721s2 SBL=/tmp/r5/spl/u-boot-spl.bin CROSS_COMPILE=arm-linux-gnueabihf- O=/tmp/out

Target Images
--------------
Copy the below images to an SD card and boot:
- tiboot3.bin from step 4
- tispl.bin, u-boot.img from 3.2

Image formats:
--------------

- tiboot3.bin:
                +-----------------------+
                |        X.509          |
                |      Certificate      |
                | +-------------------+ |
                | |                   | |
                | |        R5         | |
                | |   u-boot-spl.bin  | |
                | |                   | |
                | +-------------------+ |
                | |                   | |
                | |     FIT header    | |
                | | +---------------+ | |
                | | |               | | |
                | | |   DTB 1...N   | | |
                | | +---------------+ | |
                | +-------------------+ |
                | |                   | |
                | |      FIT HEADER   | |
                | | +---------------+ | |
                | | |               | | |
                | | |   sysfw.bin   | | |
                | | +---------------+ | |
                | | |               | | |
                | | |  board config | | |
                | | +---------------+ | |
                | | |               | | |
                | | |   PM config   | | |
                | | +---------------+ | |
                | | |               | | |
                | | |   RM config   | | |
                | | +---------------+ | |
                | | |               | | |
                | | | Secure config | | |
                | | +---------------+ | |
                | +-------------------+ |
                +-----------------------+
- tispl.bin
                +-----------------------+
                |                       |
                |       FIT HEADER      |
                | +-------------------+ |
                | |                   | |
                | |      A72 ATF      | |
                | +-------------------+ |
                | |                   | |
                | |     A72 OPTEE     | |
                | +-------------------+ |
                | |                   | |
                | |      R5 DM FW     | |
                | +-------------------+ |
                | |                   | |
                | |      A72 SPL      | |
                | +-------------------+ |
                | |                   | |
                | |   SPL DTB 1...N   | |
                | +-------------------+ |
                +-----------------------+


OSPI:
-----
ROM supports booting from OSPI from offset 0x0.

Flashing images to OSPI:

Below commands can be used to download tiboot3.bin, tispl.bin, u-boot.img,
and sysfw.itb over tftp and then flash those to OSPI at their respective
addresses.

=> sf probe
=> tftp ${loadaddr} tiboot3.bin
=> sf update $loadaddr 0x0 $filesize
=> tftp ${loadaddr} tispl.bin
=> sf update $loadaddr 0x80000 $filesize
=> tftp ${loadaddr} u-boot.img
=> sf update $loadaddr 0x280000 $filesize

Flash layout for OSPI:

         0x0 +----------------------------+
             |     ospi.tiboot3(512K)     |
             |                            |
     0x80000 +----------------------------+
             |     ospi.tispl(2M)         |
             |                            |
    0x280000 +----------------------------+
             |     ospi.u-boot(4M)        |
             |                            |
    0x680000 +----------------------------+
             |     ospi.env(128K)         |
             |                            |
    0x6A0000 +----------------------------+
             |   ospi.env.backup (128K)   |
             |                            |
    0x6C0000 +----------------------------+
             |      padding (1280K)       |
             |                            |
    0x800000 +----------------------------+
             |     ospi.rootfs(UBIFS)     |
             |                            |
             +----------------------------+


eMMC:
-----
ROM supports booting from eMMC from boot0 partition offset 0x0

Flashing images to eMMC:

The following commands can be used to download tiboot3.bin, tispl.bin,
and u-boot.img from an SD card and write them to the eMMC boot0
partition at respective addresses.

=> mmc dev 0 1
=> fatload mmc 1 ${loadaddr} tiboot3.bin
=> mmc write ${loadaddr} 0x0 0x400
=> fatload mmc 1 ${loadaddr} tispl.bin
=> mmc write ${loadaddr} 0x400 0x1000
=> fatload mmc 1 ${loadaddr} u-boot.img
=> mmc write ${loadaddr} 0x1400 0x2000

To give the ROM access to the boot partition, the following command must be
used for the first time:

=> mmc partconf 0 1 1 1

To set bus width, reset bus width and data rate during boot, the following
command must be used for the first time:

=> mmc bootbus 0 2 0 0

eMMC layout:

           boot0 partition (8 MB)                        user partition
   0x0+----------------------------------+      0x0+-------------------------+
      |     tiboot3.bin (512 KB)         |         |                         |
 0x400+----------------------------------+         |                         |
      |       tispl.bin (2 MB)           |         |                         |
0x1400+----------------------------------+         |        rootfs           |
      |       u-boot.img (4 MB)          |         |                         |
0x3400+----------------------------------+         |                         |
      |      environment (128 KB)        |         |                         |
0x3500+----------------------------------+         |                         |
      |   backup environment (128 KB)    |         |                         |
0x3600+----------------------------------+         +-------------------------+

Kernel image and DT are expected to be present in the /boot folder of rootfs.
To boot kernel from eMMC, use the following commands:

=> setenv mmcdev 0
=> setenv bootpart 0
=> boot
