Analog Mux: Mux_HG
CITIROC1:
  8-bit DAC reference: 2.5V
  DAC1 code: 1000
  DAC2 code: 390
  EN_LG_Pdet: Enable
  EN_LG_T&H(Widlar SCA): Enable
  EN_Low_Gain_PA: Enable
  EN_Probe OTAq: Enable
  En_High_Gain_Slow Shaper: Enable
  En_Low_Gain_Slow Shaper: Enable
  LG PA bias: weakbias
  PreAMP: LGCf_200fF
  SCA bias: highbias
  Sel Trig Ext PSC: Enable
  Time Constant HG Shaper: 50.0ns
  Time Constant LG Shaper: 50.0ns
  bypass PSC: Enable
CITIROC2:
  8-bit DAC reference: 2.5V
  DAC1 code: 1000
  DAC2 code: 390
  EN_LG_Pdet: Enable
  EN_LG_T&H(Widlar SCA): Enable
  EN_Low_Gain_PA: Enable
  EN_Probe OTAq: Enable
  En_High_Gain_Slow Shaper: Enable
  En_Low_Gain_Slow Shaper: Enable
  LG PA bias: weakbias
  PreAMP: LGCf_200fF
  SCA bias: highbias
  Sel Trig Ext PSC: Enable
  Time Constant HG Shaper: 50.0ns
  Time Constant LG Shaper: 50.0ns
  bypass PSC: Enable
CITIROC3:
  8-bit DAC reference: 2.5V
  DAC1 code: 1000
  DAC2 code: 390
  EN_LG_Pdet: Enable
  EN_LG_T&H(Widlar SCA): Enable
  EN_Low_Gain_PA: Enable
  EN_Probe OTAq: Enable
  En_High_Gain_Slow Shaper: Enable
  En_Low_Gain_Slow Shaper: Enable
  LG PA bias: weakbias
  PreAMP: LGCf_200fF
  SCA bias: highbias
  Sel Trig Ext PSC: Enable
  Time Constant HG Shaper: 50.0ns
  Time Constant LG Shaper: 50.0ns
  bypass PSC: Enable
CITIROC4:
  8-bit DAC reference: 2.5V
  DAC1 code: 1000
  DAC2 code: 390
  EN_LG_Pdet: Enable
  EN_LG_T&H(Widlar SCA): Enable
  EN_Low_Gain_PA: Enable
  EN_Probe OTAq: Enable
  En_High_Gain_Slow Shaper: Enable
  En_Low_Gain_Slow Shaper: Enable
  LG PA bias: weakbias
  PreAMP: LGCf_200fF
  SCA bias: highbias
  Sel Trig Ext PSC: Enable
  Time Constant HG Shaper: 50.0ns
  Time Constant LG Shaper: 50.0ns
  bypass PSC: Enable
High Gain Channel: 22
Probe: Out_fs
Probe Channel: 96
Probe Mux: 4
