{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1705453148648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705453148649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 21:59:08 2024 " "Processing started: Tue Jan 16 21:59:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705453148649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1705453148649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dsf_ALU -c dsf_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off dsf_ALU -c dsf_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1705453148649 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1705453148863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_mult3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file dsf_mult3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_Mult3to1 " "Found entity 1: dsf_Mult3to1" {  } { { "dsf_Mult3to1.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_Mult3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705453148895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705453148895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_mult2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file dsf_mult2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_Mult2to1 " "Found entity 1: dsf_Mult2to1" {  } { { "dsf_Mult2to1.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_Mult2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705453148896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705453148896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_somador_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file dsf_somador_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_somador_completo " "Found entity 1: dsf_somador_completo" {  } { { "dsf_somador_completo.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_somador_completo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705453148898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705453148898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_mult4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file dsf_mult4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_Mult4to1 " "Found entity 1: dsf_Mult4to1" {  } { { "dsf_Mult4to1.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_Mult4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705453148899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705453148899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dsf_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_ALU " "Found entity 1: dsf_ALU" {  } { { "dsf_ALU.bdf" "" { Schematic "C:/altera/ASD/dsf_ALU/dsf_ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705453148900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705453148900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsf_ALU " "Elaborating entity \"dsf_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1705453148920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_Mult3to1 dsf_Mult3to1:inst " "Elaborating entity \"dsf_Mult3to1\" for hierarchy \"dsf_Mult3to1:inst\"" {  } { { "dsf_ALU.bdf" "inst" { Schematic "C:/altera/ASD/dsf_ALU/dsf_ALU.bdf" { { 184 672 816 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705453148927 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dsf_Mult3to1.v(6) " "Verilog HDL Case Statement warning at dsf_Mult3to1.v(6): incomplete case statement has no default case item" {  } { { "dsf_Mult3to1.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_Mult3to1.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1705453148927 "|dsf_ALU|dsf_Mult3to1:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out dsf_Mult3to1.v(5) " "Verilog HDL Always Construct warning at dsf_Mult3to1.v(5): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "dsf_Mult3to1.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_Mult3to1.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1705453148928 "|dsf_ALU|dsf_Mult3to1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out dsf_Mult3to1.v(5) " "Inferred latch for \"Out\" at dsf_Mult3to1.v(5)" {  } { { "dsf_Mult3to1.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_Mult3to1.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705453148928 "|dsf_ALU|dsf_Mult3to1:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_somador_completo dsf_somador_completo:inst1 " "Elaborating entity \"dsf_somador_completo\" for hierarchy \"dsf_somador_completo:inst1\"" {  } { { "dsf_ALU.bdf" "inst1" { Schematic "C:/altera/ASD/dsf_ALU/dsf_ALU.bdf" { { 280 432 600 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705453148936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dsf_Mult3to1:inst\|Out " "Latch dsf_Mult3to1:inst\|Out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operacao\[0\] " "Ports D and ENA on the latch are fed by the same signal operacao\[0\]" {  } { { "dsf_ALU.bdf" "" { Schematic "C:/altera/ASD/dsf_ALU/dsf_ALU.bdf" { { 64 472 640 80 "operacao\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1705453149175 ""}  } { { "dsf_Mult3to1.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_Mult3to1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1705453149175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1705453149266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1705453149436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705453149436 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1705453149463 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1705453149463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1705453149463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1705453149463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705453149481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 21:59:09 2024 " "Processing ended: Tue Jan 16 21:59:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705453149481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705453149481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705453149481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1705453149481 ""}
