
IO_Tile_16_33

 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_gbuf/in
 (5 6)  (833 535)  (833 535)  routing T_16_33.span4_vert_31 <X> T_16_33.lc_trk_g0_7
 (6 6)  (834 535)  (834 535)  routing T_16_33.span4_vert_31 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (8 7)  (836 534)  (836 534)  routing T_16_33.span4_vert_31 <X> T_16_33.lc_trk_g0_7


LogicTile_16_31

 (8 11)  (824 507)  (824 507)  routing T_16_31.sp4_h_r_1 <X> T_16_31.sp4_v_t_42
 (9 11)  (825 507)  (825 507)  routing T_16_31.sp4_h_r_1 <X> T_16_31.sp4_v_t_42
 (10 11)  (826 507)  (826 507)  routing T_16_31.sp4_h_r_1 <X> T_16_31.sp4_v_t_42


LogicTile_17_31

 (3 4)  (877 500)  (877 500)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_r_0
 (3 5)  (877 501)  (877 501)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_r_0
 (19 13)  (893 509)  (893 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (6 6)  (11 406)  (11 406)  routing T_0_25.span12_horz_15 <X> T_0_25.lc_trk_g0_7
 (7 6)  (10 406)  (10 406)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (19 9)  (91 409)  (91 409)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (3 2)  (237 402)  (237 402)  routing T_5_25.sp12_h_r_0 <X> T_5_25.sp12_h_l_23
 (3 3)  (237 403)  (237 403)  routing T_5_25.sp12_h_r_0 <X> T_5_25.sp12_h_l_23


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25

 (3 2)  (877 402)  (877 402)  routing T_17_25.sp12_h_r_0 <X> T_17_25.sp12_h_l_23
 (3 3)  (877 403)  (877 403)  routing T_17_25.sp12_h_r_0 <X> T_17_25.sp12_h_l_23


LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25

 (3 3)  (1513 403)  (1513 403)  routing T_29_25.sp12_v_b_0 <X> T_29_25.sp12_h_l_23


LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24

 (7 13)  (1355 397)  (1355 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1355 399)  (1355 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_27_24

 (7 13)  (1409 397)  (1409 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1409 399)  (1409 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_28_24

 (7 13)  (1463 397)  (1463 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1463 399)  (1463 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_29_24



LogicTile_30_24

 (7 11)  (1571 395)  (1571 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1571 399)  (1571 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 354)  (12 354)  routing T_0_22.span4_horz_27 <X> T_0_22.lc_trk_g0_3
 (6 2)  (11 354)  (11 354)  routing T_0_22.span4_horz_27 <X> T_0_22.lc_trk_g0_3
 (7 2)  (10 354)  (10 354)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (9 355)  (9 355)  routing T_0_22.span4_horz_27 <X> T_0_22.lc_trk_g0_3
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g0_3 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_2_22

 (5 6)  (77 358)  (77 358)  routing T_2_22.sp4_v_t_44 <X> T_2_22.sp4_h_l_38
 (4 7)  (76 359)  (76 359)  routing T_2_22.sp4_v_t_44 <X> T_2_22.sp4_h_l_38
 (6 7)  (78 359)  (78 359)  routing T_2_22.sp4_v_t_44 <X> T_2_22.sp4_h_l_38


LogicTile_2_21

 (3 14)  (75 350)  (75 350)  routing T_2_21.sp12_h_r_1 <X> T_2_21.sp12_v_t_22
 (3 15)  (75 351)  (75 351)  routing T_2_21.sp12_h_r_1 <X> T_2_21.sp12_v_t_22


LogicTile_14_21

 (3 10)  (711 346)  (711 346)  routing T_14_21.sp12_h_r_1 <X> T_14_21.sp12_h_l_22
 (3 11)  (711 347)  (711 347)  routing T_14_21.sp12_h_r_1 <X> T_14_21.sp12_h_l_22


LogicTile_26_21

 (32 0)  (1380 336)  (1380 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 336)  (1384 336)  LC_0 Logic Functioning bit
 (37 0)  (1385 336)  (1385 336)  LC_0 Logic Functioning bit
 (38 0)  (1386 336)  (1386 336)  LC_0 Logic Functioning bit
 (39 0)  (1387 336)  (1387 336)  LC_0 Logic Functioning bit
 (36 1)  (1384 337)  (1384 337)  LC_0 Logic Functioning bit
 (37 1)  (1385 337)  (1385 337)  LC_0 Logic Functioning bit
 (38 1)  (1386 337)  (1386 337)  LC_0 Logic Functioning bit
 (39 1)  (1387 337)  (1387 337)  LC_0 Logic Functioning bit
 (49 1)  (1397 337)  (1397 337)  Carry_In_Mux bit 

 (52 1)  (1400 337)  (1400 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (3 10)  (1351 346)  (1351 346)  routing T_26_21.sp12_h_r_1 <X> T_26_21.sp12_h_l_22
 (3 11)  (1351 347)  (1351 347)  routing T_26_21.sp12_h_r_1 <X> T_26_21.sp12_h_l_22


LogicTile_27_21

 (21 4)  (1423 340)  (1423 340)  routing T_27_21.sp4_v_b_3 <X> T_27_21.lc_trk_g1_3
 (22 4)  (1424 340)  (1424 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1425 340)  (1425 340)  routing T_27_21.sp4_v_b_3 <X> T_27_21.lc_trk_g1_3
 (25 10)  (1427 346)  (1427 346)  routing T_27_21.sp4_v_b_30 <X> T_27_21.lc_trk_g2_6
 (27 10)  (1429 346)  (1429 346)  routing T_27_21.lc_trk_g1_3 <X> T_27_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1431 346)  (1431 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1433 346)  (1433 346)  routing T_27_21.lc_trk_g2_6 <X> T_27_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1434 346)  (1434 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1435 346)  (1435 346)  routing T_27_21.lc_trk_g2_6 <X> T_27_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1438 346)  (1438 346)  LC_5 Logic Functioning bit
 (37 10)  (1439 346)  (1439 346)  LC_5 Logic Functioning bit
 (38 10)  (1440 346)  (1440 346)  LC_5 Logic Functioning bit
 (39 10)  (1441 346)  (1441 346)  LC_5 Logic Functioning bit
 (40 10)  (1442 346)  (1442 346)  LC_5 Logic Functioning bit
 (42 10)  (1444 346)  (1444 346)  LC_5 Logic Functioning bit
 (47 10)  (1449 346)  (1449 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (1424 347)  (1424 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1425 347)  (1425 347)  routing T_27_21.sp4_v_b_30 <X> T_27_21.lc_trk_g2_6
 (30 11)  (1432 347)  (1432 347)  routing T_27_21.lc_trk_g1_3 <X> T_27_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1433 347)  (1433 347)  routing T_27_21.lc_trk_g2_6 <X> T_27_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (1438 347)  (1438 347)  LC_5 Logic Functioning bit
 (37 11)  (1439 347)  (1439 347)  LC_5 Logic Functioning bit
 (38 11)  (1440 347)  (1440 347)  LC_5 Logic Functioning bit
 (39 11)  (1441 347)  (1441 347)  LC_5 Logic Functioning bit
 (40 11)  (1442 347)  (1442 347)  LC_5 Logic Functioning bit
 (42 11)  (1444 347)  (1444 347)  LC_5 Logic Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (13 4)  (4 324)  (4 324)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 324)  (1 324)  IOB_0 IO Functioning bit
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 326)  (13 326)  routing T_0_20.span4_vert_b_14 <X> T_0_20.lc_trk_g0_6
 (5 7)  (12 327)  (12 327)  routing T_0_20.span4_vert_b_14 <X> T_0_20.lc_trk_g0_6
 (7 7)  (10 327)  (10 327)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6


LogicTile_26_20

 (27 0)  (1375 320)  (1375 320)  routing T_26_20.lc_trk_g3_0 <X> T_26_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 320)  (1376 320)  routing T_26_20.lc_trk_g3_0 <X> T_26_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 320)  (1377 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 320)  (1380 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 320)  (1384 320)  LC_0 Logic Functioning bit
 (37 0)  (1385 320)  (1385 320)  LC_0 Logic Functioning bit
 (38 0)  (1386 320)  (1386 320)  LC_0 Logic Functioning bit
 (39 0)  (1387 320)  (1387 320)  LC_0 Logic Functioning bit
 (44 0)  (1392 320)  (1392 320)  LC_0 Logic Functioning bit
 (32 1)  (1380 321)  (1380 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1381 321)  (1381 321)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.input_2_0
 (34 1)  (1382 321)  (1382 321)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.input_2_0
 (35 1)  (1383 321)  (1383 321)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.input_2_0
 (36 1)  (1384 321)  (1384 321)  LC_0 Logic Functioning bit
 (37 1)  (1385 321)  (1385 321)  LC_0 Logic Functioning bit
 (38 1)  (1386 321)  (1386 321)  LC_0 Logic Functioning bit
 (39 1)  (1387 321)  (1387 321)  LC_0 Logic Functioning bit
 (49 1)  (1397 321)  (1397 321)  Carry_In_Mux bit 

 (51 1)  (1399 321)  (1399 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (27 2)  (1375 322)  (1375 322)  routing T_26_20.lc_trk_g1_3 <X> T_26_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 322)  (1377 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 322)  (1380 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 322)  (1384 322)  LC_1 Logic Functioning bit
 (37 2)  (1385 322)  (1385 322)  LC_1 Logic Functioning bit
 (38 2)  (1386 322)  (1386 322)  LC_1 Logic Functioning bit
 (39 2)  (1387 322)  (1387 322)  LC_1 Logic Functioning bit
 (44 2)  (1392 322)  (1392 322)  LC_1 Logic Functioning bit
 (14 3)  (1362 323)  (1362 323)  routing T_26_20.sp4_h_r_4 <X> T_26_20.lc_trk_g0_4
 (15 3)  (1363 323)  (1363 323)  routing T_26_20.sp4_h_r_4 <X> T_26_20.lc_trk_g0_4
 (16 3)  (1364 323)  (1364 323)  routing T_26_20.sp4_h_r_4 <X> T_26_20.lc_trk_g0_4
 (17 3)  (1365 323)  (1365 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (30 3)  (1378 323)  (1378 323)  routing T_26_20.lc_trk_g1_3 <X> T_26_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (1380 323)  (1380 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1381 323)  (1381 323)  routing T_26_20.lc_trk_g2_3 <X> T_26_20.input_2_1
 (35 3)  (1383 323)  (1383 323)  routing T_26_20.lc_trk_g2_3 <X> T_26_20.input_2_1
 (36 3)  (1384 323)  (1384 323)  LC_1 Logic Functioning bit
 (37 3)  (1385 323)  (1385 323)  LC_1 Logic Functioning bit
 (38 3)  (1386 323)  (1386 323)  LC_1 Logic Functioning bit
 (39 3)  (1387 323)  (1387 323)  LC_1 Logic Functioning bit
 (21 4)  (1369 324)  (1369 324)  routing T_26_20.bnr_op_3 <X> T_26_20.lc_trk_g1_3
 (22 4)  (1370 324)  (1370 324)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (1375 324)  (1375 324)  routing T_26_20.lc_trk_g1_6 <X> T_26_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 324)  (1377 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1378 324)  (1378 324)  routing T_26_20.lc_trk_g1_6 <X> T_26_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 324)  (1380 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 324)  (1384 324)  LC_2 Logic Functioning bit
 (37 4)  (1385 324)  (1385 324)  LC_2 Logic Functioning bit
 (38 4)  (1386 324)  (1386 324)  LC_2 Logic Functioning bit
 (39 4)  (1387 324)  (1387 324)  LC_2 Logic Functioning bit
 (44 4)  (1392 324)  (1392 324)  LC_2 Logic Functioning bit
 (14 5)  (1362 325)  (1362 325)  routing T_26_20.sp4_h_r_0 <X> T_26_20.lc_trk_g1_0
 (15 5)  (1363 325)  (1363 325)  routing T_26_20.sp4_h_r_0 <X> T_26_20.lc_trk_g1_0
 (16 5)  (1364 325)  (1364 325)  routing T_26_20.sp4_h_r_0 <X> T_26_20.lc_trk_g1_0
 (17 5)  (1365 325)  (1365 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (1369 325)  (1369 325)  routing T_26_20.bnr_op_3 <X> T_26_20.lc_trk_g1_3
 (30 5)  (1378 325)  (1378 325)  routing T_26_20.lc_trk_g1_6 <X> T_26_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (1380 325)  (1380 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1381 325)  (1381 325)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.input_2_2
 (34 5)  (1382 325)  (1382 325)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.input_2_2
 (35 5)  (1383 325)  (1383 325)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.input_2_2
 (36 5)  (1384 325)  (1384 325)  LC_2 Logic Functioning bit
 (37 5)  (1385 325)  (1385 325)  LC_2 Logic Functioning bit
 (38 5)  (1386 325)  (1386 325)  LC_2 Logic Functioning bit
 (39 5)  (1387 325)  (1387 325)  LC_2 Logic Functioning bit
 (14 6)  (1362 326)  (1362 326)  routing T_26_20.sp4_h_l_1 <X> T_26_20.lc_trk_g1_4
 (17 6)  (1365 326)  (1365 326)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1366 326)  (1366 326)  routing T_26_20.bnr_op_5 <X> T_26_20.lc_trk_g1_5
 (25 6)  (1373 326)  (1373 326)  routing T_26_20.bnr_op_6 <X> T_26_20.lc_trk_g1_6
 (27 6)  (1375 326)  (1375 326)  routing T_26_20.lc_trk_g1_5 <X> T_26_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 326)  (1377 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1378 326)  (1378 326)  routing T_26_20.lc_trk_g1_5 <X> T_26_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 326)  (1380 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 326)  (1384 326)  LC_3 Logic Functioning bit
 (37 6)  (1385 326)  (1385 326)  LC_3 Logic Functioning bit
 (38 6)  (1386 326)  (1386 326)  LC_3 Logic Functioning bit
 (39 6)  (1387 326)  (1387 326)  LC_3 Logic Functioning bit
 (44 6)  (1392 326)  (1392 326)  LC_3 Logic Functioning bit
 (15 7)  (1363 327)  (1363 327)  routing T_26_20.sp4_h_l_1 <X> T_26_20.lc_trk_g1_4
 (16 7)  (1364 327)  (1364 327)  routing T_26_20.sp4_h_l_1 <X> T_26_20.lc_trk_g1_4
 (17 7)  (1365 327)  (1365 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (1366 327)  (1366 327)  routing T_26_20.bnr_op_5 <X> T_26_20.lc_trk_g1_5
 (22 7)  (1370 327)  (1370 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1373 327)  (1373 327)  routing T_26_20.bnr_op_6 <X> T_26_20.lc_trk_g1_6
 (32 7)  (1380 327)  (1380 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1381 327)  (1381 327)  routing T_26_20.lc_trk_g2_3 <X> T_26_20.input_2_3
 (35 7)  (1383 327)  (1383 327)  routing T_26_20.lc_trk_g2_3 <X> T_26_20.input_2_3
 (36 7)  (1384 327)  (1384 327)  LC_3 Logic Functioning bit
 (37 7)  (1385 327)  (1385 327)  LC_3 Logic Functioning bit
 (38 7)  (1386 327)  (1386 327)  LC_3 Logic Functioning bit
 (39 7)  (1387 327)  (1387 327)  LC_3 Logic Functioning bit
 (22 8)  (1370 328)  (1370 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1371 328)  (1371 328)  routing T_26_20.sp12_v_b_11 <X> T_26_20.lc_trk_g2_3
 (27 8)  (1375 328)  (1375 328)  routing T_26_20.lc_trk_g1_0 <X> T_26_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 328)  (1377 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 328)  (1380 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 328)  (1384 328)  LC_4 Logic Functioning bit
 (37 8)  (1385 328)  (1385 328)  LC_4 Logic Functioning bit
 (38 8)  (1386 328)  (1386 328)  LC_4 Logic Functioning bit
 (39 8)  (1387 328)  (1387 328)  LC_4 Logic Functioning bit
 (44 8)  (1392 328)  (1392 328)  LC_4 Logic Functioning bit
 (32 9)  (1380 329)  (1380 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1381 329)  (1381 329)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.input_2_4
 (34 9)  (1382 329)  (1382 329)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.input_2_4
 (35 9)  (1383 329)  (1383 329)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.input_2_4
 (36 9)  (1384 329)  (1384 329)  LC_4 Logic Functioning bit
 (37 9)  (1385 329)  (1385 329)  LC_4 Logic Functioning bit
 (38 9)  (1386 329)  (1386 329)  LC_4 Logic Functioning bit
 (39 9)  (1387 329)  (1387 329)  LC_4 Logic Functioning bit
 (46 9)  (1394 329)  (1394 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (29 10)  (1377 330)  (1377 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 330)  (1378 330)  routing T_26_20.lc_trk_g0_4 <X> T_26_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 330)  (1380 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 330)  (1384 330)  LC_5 Logic Functioning bit
 (37 10)  (1385 330)  (1385 330)  LC_5 Logic Functioning bit
 (38 10)  (1386 330)  (1386 330)  LC_5 Logic Functioning bit
 (39 10)  (1387 330)  (1387 330)  LC_5 Logic Functioning bit
 (44 10)  (1392 330)  (1392 330)  LC_5 Logic Functioning bit
 (32 11)  (1380 331)  (1380 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1381 331)  (1381 331)  routing T_26_20.lc_trk_g2_3 <X> T_26_20.input_2_5
 (35 11)  (1383 331)  (1383 331)  routing T_26_20.lc_trk_g2_3 <X> T_26_20.input_2_5
 (36 11)  (1384 331)  (1384 331)  LC_5 Logic Functioning bit
 (37 11)  (1385 331)  (1385 331)  LC_5 Logic Functioning bit
 (38 11)  (1386 331)  (1386 331)  LC_5 Logic Functioning bit
 (39 11)  (1387 331)  (1387 331)  LC_5 Logic Functioning bit
 (46 11)  (1394 331)  (1394 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (1370 332)  (1370 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1371 332)  (1371 332)  routing T_26_20.sp12_v_b_11 <X> T_26_20.lc_trk_g3_3
 (27 12)  (1375 332)  (1375 332)  routing T_26_20.lc_trk_g1_4 <X> T_26_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 332)  (1377 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 332)  (1378 332)  routing T_26_20.lc_trk_g1_4 <X> T_26_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 332)  (1380 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 332)  (1384 332)  LC_6 Logic Functioning bit
 (37 12)  (1385 332)  (1385 332)  LC_6 Logic Functioning bit
 (38 12)  (1386 332)  (1386 332)  LC_6 Logic Functioning bit
 (39 12)  (1387 332)  (1387 332)  LC_6 Logic Functioning bit
 (44 12)  (1392 332)  (1392 332)  LC_6 Logic Functioning bit
 (47 12)  (1395 332)  (1395 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (1362 333)  (1362 333)  routing T_26_20.sp4_h_r_24 <X> T_26_20.lc_trk_g3_0
 (15 13)  (1363 333)  (1363 333)  routing T_26_20.sp4_h_r_24 <X> T_26_20.lc_trk_g3_0
 (16 13)  (1364 333)  (1364 333)  routing T_26_20.sp4_h_r_24 <X> T_26_20.lc_trk_g3_0
 (17 13)  (1365 333)  (1365 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (32 13)  (1380 333)  (1380 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1381 333)  (1381 333)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.input_2_6
 (34 13)  (1382 333)  (1382 333)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.input_2_6
 (35 13)  (1383 333)  (1383 333)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.input_2_6
 (36 13)  (1384 333)  (1384 333)  LC_6 Logic Functioning bit
 (37 13)  (1385 333)  (1385 333)  LC_6 Logic Functioning bit
 (38 13)  (1386 333)  (1386 333)  LC_6 Logic Functioning bit
 (39 13)  (1387 333)  (1387 333)  LC_6 Logic Functioning bit
 (21 14)  (1369 334)  (1369 334)  routing T_26_20.rgt_op_7 <X> T_26_20.lc_trk_g3_7
 (22 14)  (1370 334)  (1370 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1372 334)  (1372 334)  routing T_26_20.rgt_op_7 <X> T_26_20.lc_trk_g3_7
 (27 14)  (1375 334)  (1375 334)  routing T_26_20.lc_trk_g3_7 <X> T_26_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (1376 334)  (1376 334)  routing T_26_20.lc_trk_g3_7 <X> T_26_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 334)  (1377 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 334)  (1378 334)  routing T_26_20.lc_trk_g3_7 <X> T_26_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 334)  (1380 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 334)  (1384 334)  LC_7 Logic Functioning bit
 (37 14)  (1385 334)  (1385 334)  LC_7 Logic Functioning bit
 (38 14)  (1386 334)  (1386 334)  LC_7 Logic Functioning bit
 (39 14)  (1387 334)  (1387 334)  LC_7 Logic Functioning bit
 (44 14)  (1392 334)  (1392 334)  LC_7 Logic Functioning bit
 (30 15)  (1378 335)  (1378 335)  routing T_26_20.lc_trk_g3_7 <X> T_26_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (1380 335)  (1380 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1381 335)  (1381 335)  routing T_26_20.lc_trk_g2_3 <X> T_26_20.input_2_7
 (35 15)  (1383 335)  (1383 335)  routing T_26_20.lc_trk_g2_3 <X> T_26_20.input_2_7
 (36 15)  (1384 335)  (1384 335)  LC_7 Logic Functioning bit
 (37 15)  (1385 335)  (1385 335)  LC_7 Logic Functioning bit
 (38 15)  (1386 335)  (1386 335)  LC_7 Logic Functioning bit
 (39 15)  (1387 335)  (1387 335)  LC_7 Logic Functioning bit


LogicTile_27_20

 (0 2)  (1402 322)  (1402 322)  routing T_27_20.glb_netwk_6 <X> T_27_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1403 322)  (1403 322)  routing T_27_20.glb_netwk_6 <X> T_27_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 322)  (1404 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1423 322)  (1423 322)  routing T_27_20.lft_op_7 <X> T_27_20.lc_trk_g0_7
 (22 2)  (1424 322)  (1424 322)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1426 322)  (1426 322)  routing T_27_20.lft_op_7 <X> T_27_20.lc_trk_g0_7
 (25 2)  (1427 322)  (1427 322)  routing T_27_20.bnr_op_6 <X> T_27_20.lc_trk_g0_6
 (22 3)  (1424 323)  (1424 323)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1427 323)  (1427 323)  routing T_27_20.bnr_op_6 <X> T_27_20.lc_trk_g0_6
 (21 6)  (1423 326)  (1423 326)  routing T_27_20.wire_logic_cluster/lc_7/out <X> T_27_20.lc_trk_g1_7
 (22 6)  (1424 326)  (1424 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (0 14)  (1402 334)  (1402 334)  routing T_27_20.glb_netwk_4 <X> T_27_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 334)  (1403 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1428 334)  (1428 334)  routing T_27_20.lc_trk_g0_7 <X> T_27_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (1431 334)  (1431 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1432 334)  (1432 334)  routing T_27_20.lc_trk_g0_6 <X> T_27_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1433 334)  (1433 334)  routing T_27_20.lc_trk_g1_7 <X> T_27_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1434 334)  (1434 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1436 334)  (1436 334)  routing T_27_20.lc_trk_g1_7 <X> T_27_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1438 334)  (1438 334)  LC_7 Logic Functioning bit
 (37 14)  (1439 334)  (1439 334)  LC_7 Logic Functioning bit
 (38 14)  (1440 334)  (1440 334)  LC_7 Logic Functioning bit
 (39 14)  (1441 334)  (1441 334)  LC_7 Logic Functioning bit
 (45 14)  (1447 334)  (1447 334)  LC_7 Logic Functioning bit
 (26 15)  (1428 335)  (1428 335)  routing T_27_20.lc_trk_g0_7 <X> T_27_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1431 335)  (1431 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1432 335)  (1432 335)  routing T_27_20.lc_trk_g0_6 <X> T_27_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1433 335)  (1433 335)  routing T_27_20.lc_trk_g1_7 <X> T_27_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (1439 335)  (1439 335)  LC_7 Logic Functioning bit
 (39 15)  (1441 335)  (1441 335)  LC_7 Logic Functioning bit
 (41 15)  (1443 335)  (1443 335)  LC_7 Logic Functioning bit
 (43 15)  (1445 335)  (1445 335)  LC_7 Logic Functioning bit


LogicTile_28_20

 (21 0)  (1477 320)  (1477 320)  routing T_28_20.sp4_v_b_11 <X> T_28_20.lc_trk_g0_3
 (22 0)  (1478 320)  (1478 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1479 320)  (1479 320)  routing T_28_20.sp4_v_b_11 <X> T_28_20.lc_trk_g0_3
 (16 1)  (1472 321)  (1472 321)  routing T_28_20.sp12_h_r_8 <X> T_28_20.lc_trk_g0_0
 (17 1)  (1473 321)  (1473 321)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (1477 321)  (1477 321)  routing T_28_20.sp4_v_b_11 <X> T_28_20.lc_trk_g0_3
 (0 2)  (1456 322)  (1456 322)  routing T_28_20.glb_netwk_6 <X> T_28_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1457 322)  (1457 322)  routing T_28_20.glb_netwk_6 <X> T_28_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 322)  (1458 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1461 322)  (1461 322)  routing T_28_20.sp4_v_b_0 <X> T_28_20.sp4_h_l_37
 (14 2)  (1470 322)  (1470 322)  routing T_28_20.bnr_op_4 <X> T_28_20.lc_trk_g0_4
 (14 3)  (1470 323)  (1470 323)  routing T_28_20.bnr_op_4 <X> T_28_20.lc_trk_g0_4
 (17 3)  (1473 323)  (1473 323)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 4)  (1482 324)  (1482 324)  routing T_28_20.lc_trk_g0_4 <X> T_28_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1483 324)  (1483 324)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1484 324)  (1484 324)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 324)  (1485 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 324)  (1488 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 324)  (1492 324)  LC_2 Logic Functioning bit
 (38 4)  (1494 324)  (1494 324)  LC_2 Logic Functioning bit
 (40 4)  (1496 324)  (1496 324)  LC_2 Logic Functioning bit
 (43 4)  (1499 324)  (1499 324)  LC_2 Logic Functioning bit
 (45 4)  (1501 324)  (1501 324)  LC_2 Logic Functioning bit
 (29 5)  (1485 325)  (1485 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1486 325)  (1486 325)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1487 325)  (1487 325)  routing T_28_20.lc_trk_g0_3 <X> T_28_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1488 325)  (1488 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1492 325)  (1492 325)  LC_2 Logic Functioning bit
 (37 5)  (1493 325)  (1493 325)  LC_2 Logic Functioning bit
 (38 5)  (1494 325)  (1494 325)  LC_2 Logic Functioning bit
 (39 5)  (1495 325)  (1495 325)  LC_2 Logic Functioning bit
 (40 5)  (1496 325)  (1496 325)  LC_2 Logic Functioning bit
 (43 5)  (1499 325)  (1499 325)  LC_2 Logic Functioning bit
 (47 5)  (1503 325)  (1503 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (25 6)  (1481 326)  (1481 326)  routing T_28_20.wire_logic_cluster/lc_6/out <X> T_28_20.lc_trk_g1_6
 (22 7)  (1478 327)  (1478 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (14 8)  (1470 328)  (1470 328)  routing T_28_20.sp4_h_l_21 <X> T_28_20.lc_trk_g2_0
 (25 8)  (1481 328)  (1481 328)  routing T_28_20.sp4_h_r_34 <X> T_28_20.lc_trk_g2_2
 (26 8)  (1482 328)  (1482 328)  routing T_28_20.lc_trk_g0_4 <X> T_28_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (1483 328)  (1483 328)  routing T_28_20.lc_trk_g3_4 <X> T_28_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 328)  (1484 328)  routing T_28_20.lc_trk_g3_4 <X> T_28_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 328)  (1485 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 328)  (1486 328)  routing T_28_20.lc_trk_g3_4 <X> T_28_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 328)  (1488 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 328)  (1492 328)  LC_4 Logic Functioning bit
 (38 8)  (1494 328)  (1494 328)  LC_4 Logic Functioning bit
 (40 8)  (1496 328)  (1496 328)  LC_4 Logic Functioning bit
 (43 8)  (1499 328)  (1499 328)  LC_4 Logic Functioning bit
 (45 8)  (1501 328)  (1501 328)  LC_4 Logic Functioning bit
 (46 8)  (1502 328)  (1502 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (1471 329)  (1471 329)  routing T_28_20.sp4_h_l_21 <X> T_28_20.lc_trk_g2_0
 (16 9)  (1472 329)  (1472 329)  routing T_28_20.sp4_h_l_21 <X> T_28_20.lc_trk_g2_0
 (17 9)  (1473 329)  (1473 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1478 329)  (1478 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1479 329)  (1479 329)  routing T_28_20.sp4_h_r_34 <X> T_28_20.lc_trk_g2_2
 (24 9)  (1480 329)  (1480 329)  routing T_28_20.sp4_h_r_34 <X> T_28_20.lc_trk_g2_2
 (29 9)  (1485 329)  (1485 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1487 329)  (1487 329)  routing T_28_20.lc_trk_g0_3 <X> T_28_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (1488 329)  (1488 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1489 329)  (1489 329)  routing T_28_20.lc_trk_g2_0 <X> T_28_20.input_2_4
 (36 9)  (1492 329)  (1492 329)  LC_4 Logic Functioning bit
 (37 9)  (1493 329)  (1493 329)  LC_4 Logic Functioning bit
 (38 9)  (1494 329)  (1494 329)  LC_4 Logic Functioning bit
 (39 9)  (1495 329)  (1495 329)  LC_4 Logic Functioning bit
 (40 9)  (1496 329)  (1496 329)  LC_4 Logic Functioning bit
 (43 9)  (1499 329)  (1499 329)  LC_4 Logic Functioning bit
 (25 12)  (1481 332)  (1481 332)  routing T_28_20.wire_logic_cluster/lc_2/out <X> T_28_20.lc_trk_g3_2
 (26 12)  (1482 332)  (1482 332)  routing T_28_20.lc_trk_g0_4 <X> T_28_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1483 332)  (1483 332)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 332)  (1485 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 332)  (1486 332)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 332)  (1488 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 332)  (1492 332)  LC_6 Logic Functioning bit
 (38 12)  (1494 332)  (1494 332)  LC_6 Logic Functioning bit
 (40 12)  (1496 332)  (1496 332)  LC_6 Logic Functioning bit
 (43 12)  (1499 332)  (1499 332)  LC_6 Logic Functioning bit
 (45 12)  (1501 332)  (1501 332)  LC_6 Logic Functioning bit
 (46 12)  (1502 332)  (1502 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (1478 333)  (1478 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (1485 333)  (1485 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1486 333)  (1486 333)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1487 333)  (1487 333)  routing T_28_20.lc_trk_g0_3 <X> T_28_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1488 333)  (1488 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1489 333)  (1489 333)  routing T_28_20.lc_trk_g2_2 <X> T_28_20.input_2_6
 (35 13)  (1491 333)  (1491 333)  routing T_28_20.lc_trk_g2_2 <X> T_28_20.input_2_6
 (36 13)  (1492 333)  (1492 333)  LC_6 Logic Functioning bit
 (37 13)  (1493 333)  (1493 333)  LC_6 Logic Functioning bit
 (38 13)  (1494 333)  (1494 333)  LC_6 Logic Functioning bit
 (39 13)  (1495 333)  (1495 333)  LC_6 Logic Functioning bit
 (40 13)  (1496 333)  (1496 333)  LC_6 Logic Functioning bit
 (43 13)  (1499 333)  (1499 333)  LC_6 Logic Functioning bit
 (0 14)  (1456 334)  (1456 334)  routing T_28_20.glb_netwk_4 <X> T_28_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 334)  (1457 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1470 334)  (1470 334)  routing T_28_20.wire_logic_cluster/lc_4/out <X> T_28_20.lc_trk_g3_4
 (17 15)  (1473 335)  (1473 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


IO_Tile_0_19

 (11 6)  (6 310)  (6 310)  routing T_0_19.span4_horz_13 <X> T_0_19.span4_vert_t_14
 (12 6)  (5 310)  (5 310)  routing T_0_19.span4_horz_13 <X> T_0_19.span4_vert_t_14


LogicTile_3_19

 (4 3)  (130 307)  (130 307)  routing T_3_19.sp4_h_r_4 <X> T_3_19.sp4_h_l_37
 (6 3)  (132 307)  (132 307)  routing T_3_19.sp4_h_r_4 <X> T_3_19.sp4_h_l_37


LogicTile_4_19

 (1 3)  (181 307)  (181 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_11_19

 (3 10)  (549 314)  (549 314)  routing T_11_19.sp12_h_r_1 <X> T_11_19.sp12_h_l_22
 (3 11)  (549 315)  (549 315)  routing T_11_19.sp12_h_r_1 <X> T_11_19.sp12_h_l_22


LogicTile_17_19

 (3 4)  (877 308)  (877 308)  routing T_17_19.sp12_v_b_0 <X> T_17_19.sp12_h_r_0
 (3 5)  (877 309)  (877 309)  routing T_17_19.sp12_v_b_0 <X> T_17_19.sp12_h_r_0
 (3 6)  (877 310)  (877 310)  routing T_17_19.sp12_v_b_0 <X> T_17_19.sp12_v_t_23


LogicTile_23_19

 (3 10)  (1201 314)  (1201 314)  routing T_23_19.sp12_h_r_1 <X> T_23_19.sp12_h_l_22
 (3 11)  (1201 315)  (1201 315)  routing T_23_19.sp12_h_r_1 <X> T_23_19.sp12_h_l_22


RAM_Tile_25_19

 (2 8)  (1308 312)  (1308 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_26_19

 (14 0)  (1362 304)  (1362 304)  routing T_26_19.sp4_v_b_8 <X> T_26_19.lc_trk_g0_0
 (27 0)  (1375 304)  (1375 304)  routing T_26_19.lc_trk_g3_4 <X> T_26_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 304)  (1376 304)  routing T_26_19.lc_trk_g3_4 <X> T_26_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 304)  (1377 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1378 304)  (1378 304)  routing T_26_19.lc_trk_g3_4 <X> T_26_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 304)  (1380 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 304)  (1384 304)  LC_0 Logic Functioning bit
 (37 0)  (1385 304)  (1385 304)  LC_0 Logic Functioning bit
 (38 0)  (1386 304)  (1386 304)  LC_0 Logic Functioning bit
 (39 0)  (1387 304)  (1387 304)  LC_0 Logic Functioning bit
 (44 0)  (1392 304)  (1392 304)  LC_0 Logic Functioning bit
 (14 1)  (1362 305)  (1362 305)  routing T_26_19.sp4_v_b_8 <X> T_26_19.lc_trk_g0_0
 (16 1)  (1364 305)  (1364 305)  routing T_26_19.sp4_v_b_8 <X> T_26_19.lc_trk_g0_0
 (17 1)  (1365 305)  (1365 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (32 1)  (1380 305)  (1380 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1384 305)  (1384 305)  LC_0 Logic Functioning bit
 (37 1)  (1385 305)  (1385 305)  LC_0 Logic Functioning bit
 (38 1)  (1386 305)  (1386 305)  LC_0 Logic Functioning bit
 (39 1)  (1387 305)  (1387 305)  LC_0 Logic Functioning bit
 (49 1)  (1397 305)  (1397 305)  Carry_In_Mux bit 

 (51 1)  (1399 305)  (1399 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (21 2)  (1369 306)  (1369 306)  routing T_26_19.bnr_op_7 <X> T_26_19.lc_trk_g0_7
 (22 2)  (1370 306)  (1370 306)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (1373 306)  (1373 306)  routing T_26_19.bnr_op_6 <X> T_26_19.lc_trk_g0_6
 (27 2)  (1375 306)  (1375 306)  routing T_26_19.lc_trk_g1_1 <X> T_26_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 306)  (1377 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 306)  (1380 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 306)  (1384 306)  LC_1 Logic Functioning bit
 (37 2)  (1385 306)  (1385 306)  LC_1 Logic Functioning bit
 (38 2)  (1386 306)  (1386 306)  LC_1 Logic Functioning bit
 (39 2)  (1387 306)  (1387 306)  LC_1 Logic Functioning bit
 (44 2)  (1392 306)  (1392 306)  LC_1 Logic Functioning bit
 (21 3)  (1369 307)  (1369 307)  routing T_26_19.bnr_op_7 <X> T_26_19.lc_trk_g0_7
 (22 3)  (1370 307)  (1370 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1373 307)  (1373 307)  routing T_26_19.bnr_op_6 <X> T_26_19.lc_trk_g0_6
 (32 3)  (1380 307)  (1380 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1382 307)  (1382 307)  routing T_26_19.lc_trk_g1_0 <X> T_26_19.input_2_1
 (36 3)  (1384 307)  (1384 307)  LC_1 Logic Functioning bit
 (37 3)  (1385 307)  (1385 307)  LC_1 Logic Functioning bit
 (38 3)  (1386 307)  (1386 307)  LC_1 Logic Functioning bit
 (39 3)  (1387 307)  (1387 307)  LC_1 Logic Functioning bit
 (52 3)  (1400 307)  (1400 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (1362 308)  (1362 308)  routing T_26_19.sp4_v_b_8 <X> T_26_19.lc_trk_g1_0
 (17 4)  (1365 308)  (1365 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (1375 308)  (1375 308)  routing T_26_19.lc_trk_g3_0 <X> T_26_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1376 308)  (1376 308)  routing T_26_19.lc_trk_g3_0 <X> T_26_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 308)  (1377 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 308)  (1380 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 308)  (1384 308)  LC_2 Logic Functioning bit
 (37 4)  (1385 308)  (1385 308)  LC_2 Logic Functioning bit
 (38 4)  (1386 308)  (1386 308)  LC_2 Logic Functioning bit
 (39 4)  (1387 308)  (1387 308)  LC_2 Logic Functioning bit
 (44 4)  (1392 308)  (1392 308)  LC_2 Logic Functioning bit
 (53 4)  (1401 308)  (1401 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (1362 309)  (1362 309)  routing T_26_19.sp4_v_b_8 <X> T_26_19.lc_trk_g1_0
 (16 5)  (1364 309)  (1364 309)  routing T_26_19.sp4_v_b_8 <X> T_26_19.lc_trk_g1_0
 (17 5)  (1365 309)  (1365 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (32 5)  (1380 309)  (1380 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1384 309)  (1384 309)  LC_2 Logic Functioning bit
 (37 5)  (1385 309)  (1385 309)  LC_2 Logic Functioning bit
 (38 5)  (1386 309)  (1386 309)  LC_2 Logic Functioning bit
 (39 5)  (1387 309)  (1387 309)  LC_2 Logic Functioning bit
 (29 6)  (1377 310)  (1377 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1378 310)  (1378 310)  routing T_26_19.lc_trk_g0_6 <X> T_26_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 310)  (1380 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 310)  (1384 310)  LC_3 Logic Functioning bit
 (37 6)  (1385 310)  (1385 310)  LC_3 Logic Functioning bit
 (38 6)  (1386 310)  (1386 310)  LC_3 Logic Functioning bit
 (39 6)  (1387 310)  (1387 310)  LC_3 Logic Functioning bit
 (44 6)  (1392 310)  (1392 310)  LC_3 Logic Functioning bit
 (30 7)  (1378 311)  (1378 311)  routing T_26_19.lc_trk_g0_6 <X> T_26_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (1380 311)  (1380 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1382 311)  (1382 311)  routing T_26_19.lc_trk_g1_0 <X> T_26_19.input_2_3
 (36 7)  (1384 311)  (1384 311)  LC_3 Logic Functioning bit
 (37 7)  (1385 311)  (1385 311)  LC_3 Logic Functioning bit
 (38 7)  (1386 311)  (1386 311)  LC_3 Logic Functioning bit
 (39 7)  (1387 311)  (1387 311)  LC_3 Logic Functioning bit
 (14 8)  (1362 312)  (1362 312)  routing T_26_19.rgt_op_0 <X> T_26_19.lc_trk_g2_0
 (15 8)  (1363 312)  (1363 312)  routing T_26_19.rgt_op_1 <X> T_26_19.lc_trk_g2_1
 (17 8)  (1365 312)  (1365 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1366 312)  (1366 312)  routing T_26_19.rgt_op_1 <X> T_26_19.lc_trk_g2_1
 (29 8)  (1377 312)  (1377 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 312)  (1378 312)  routing T_26_19.lc_trk_g0_7 <X> T_26_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 312)  (1380 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 312)  (1384 312)  LC_4 Logic Functioning bit
 (37 8)  (1385 312)  (1385 312)  LC_4 Logic Functioning bit
 (38 8)  (1386 312)  (1386 312)  LC_4 Logic Functioning bit
 (39 8)  (1387 312)  (1387 312)  LC_4 Logic Functioning bit
 (44 8)  (1392 312)  (1392 312)  LC_4 Logic Functioning bit
 (15 9)  (1363 313)  (1363 313)  routing T_26_19.rgt_op_0 <X> T_26_19.lc_trk_g2_0
 (17 9)  (1365 313)  (1365 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (30 9)  (1378 313)  (1378 313)  routing T_26_19.lc_trk_g0_7 <X> T_26_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (1380 313)  (1380 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1384 313)  (1384 313)  LC_4 Logic Functioning bit
 (37 9)  (1385 313)  (1385 313)  LC_4 Logic Functioning bit
 (38 9)  (1386 313)  (1386 313)  LC_4 Logic Functioning bit
 (39 9)  (1387 313)  (1387 313)  LC_4 Logic Functioning bit
 (28 10)  (1376 314)  (1376 314)  routing T_26_19.lc_trk_g2_0 <X> T_26_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 314)  (1377 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 314)  (1380 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 314)  (1384 314)  LC_5 Logic Functioning bit
 (37 10)  (1385 314)  (1385 314)  LC_5 Logic Functioning bit
 (38 10)  (1386 314)  (1386 314)  LC_5 Logic Functioning bit
 (39 10)  (1387 314)  (1387 314)  LC_5 Logic Functioning bit
 (44 10)  (1392 314)  (1392 314)  LC_5 Logic Functioning bit
 (32 11)  (1380 315)  (1380 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1382 315)  (1382 315)  routing T_26_19.lc_trk_g1_0 <X> T_26_19.input_2_5
 (36 11)  (1384 315)  (1384 315)  LC_5 Logic Functioning bit
 (37 11)  (1385 315)  (1385 315)  LC_5 Logic Functioning bit
 (38 11)  (1386 315)  (1386 315)  LC_5 Logic Functioning bit
 (39 11)  (1387 315)  (1387 315)  LC_5 Logic Functioning bit
 (28 12)  (1376 316)  (1376 316)  routing T_26_19.lc_trk_g2_1 <X> T_26_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 316)  (1377 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 316)  (1380 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 316)  (1384 316)  LC_6 Logic Functioning bit
 (37 12)  (1385 316)  (1385 316)  LC_6 Logic Functioning bit
 (38 12)  (1386 316)  (1386 316)  LC_6 Logic Functioning bit
 (39 12)  (1387 316)  (1387 316)  LC_6 Logic Functioning bit
 (44 12)  (1392 316)  (1392 316)  LC_6 Logic Functioning bit
 (17 13)  (1365 317)  (1365 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (32 13)  (1380 317)  (1380 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1384 317)  (1384 317)  LC_6 Logic Functioning bit
 (37 13)  (1385 317)  (1385 317)  LC_6 Logic Functioning bit
 (38 13)  (1386 317)  (1386 317)  LC_6 Logic Functioning bit
 (39 13)  (1387 317)  (1387 317)  LC_6 Logic Functioning bit
 (22 14)  (1370 318)  (1370 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1371 318)  (1371 318)  routing T_26_19.sp4_h_r_31 <X> T_26_19.lc_trk_g3_7
 (24 14)  (1372 318)  (1372 318)  routing T_26_19.sp4_h_r_31 <X> T_26_19.lc_trk_g3_7
 (27 14)  (1375 318)  (1375 318)  routing T_26_19.lc_trk_g3_7 <X> T_26_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1376 318)  (1376 318)  routing T_26_19.lc_trk_g3_7 <X> T_26_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 318)  (1377 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 318)  (1378 318)  routing T_26_19.lc_trk_g3_7 <X> T_26_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 318)  (1380 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 318)  (1384 318)  LC_7 Logic Functioning bit
 (37 14)  (1385 318)  (1385 318)  LC_7 Logic Functioning bit
 (38 14)  (1386 318)  (1386 318)  LC_7 Logic Functioning bit
 (39 14)  (1387 318)  (1387 318)  LC_7 Logic Functioning bit
 (44 14)  (1392 318)  (1392 318)  LC_7 Logic Functioning bit
 (51 14)  (1399 318)  (1399 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (1365 319)  (1365 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (1369 319)  (1369 319)  routing T_26_19.sp4_h_r_31 <X> T_26_19.lc_trk_g3_7
 (30 15)  (1378 319)  (1378 319)  routing T_26_19.lc_trk_g3_7 <X> T_26_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1380 319)  (1380 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1382 319)  (1382 319)  routing T_26_19.lc_trk_g1_0 <X> T_26_19.input_2_7
 (36 15)  (1384 319)  (1384 319)  LC_7 Logic Functioning bit
 (37 15)  (1385 319)  (1385 319)  LC_7 Logic Functioning bit
 (38 15)  (1386 319)  (1386 319)  LC_7 Logic Functioning bit
 (39 15)  (1387 319)  (1387 319)  LC_7 Logic Functioning bit


LogicTile_27_19

 (17 0)  (1419 304)  (1419 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1420 304)  (1420 304)  routing T_27_19.wire_logic_cluster/lc_1/out <X> T_27_19.lc_trk_g0_1
 (29 0)  (1431 304)  (1431 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1432 304)  (1432 304)  routing T_27_19.lc_trk_g0_5 <X> T_27_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1433 304)  (1433 304)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1434 304)  (1434 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1435 304)  (1435 304)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1436 304)  (1436 304)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1438 304)  (1438 304)  LC_0 Logic Functioning bit
 (37 0)  (1439 304)  (1439 304)  LC_0 Logic Functioning bit
 (38 0)  (1440 304)  (1440 304)  LC_0 Logic Functioning bit
 (40 0)  (1442 304)  (1442 304)  LC_0 Logic Functioning bit
 (43 0)  (1445 304)  (1445 304)  LC_0 Logic Functioning bit
 (45 0)  (1447 304)  (1447 304)  LC_0 Logic Functioning bit
 (14 1)  (1416 305)  (1416 305)  routing T_27_19.sp4_h_r_0 <X> T_27_19.lc_trk_g0_0
 (15 1)  (1417 305)  (1417 305)  routing T_27_19.sp4_h_r_0 <X> T_27_19.lc_trk_g0_0
 (16 1)  (1418 305)  (1418 305)  routing T_27_19.sp4_h_r_0 <X> T_27_19.lc_trk_g0_0
 (17 1)  (1419 305)  (1419 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (1424 305)  (1424 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1427 305)  (1427 305)  routing T_27_19.sp4_r_v_b_33 <X> T_27_19.lc_trk_g0_2
 (29 1)  (1431 305)  (1431 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1433 305)  (1433 305)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1434 305)  (1434 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1437 305)  (1437 305)  routing T_27_19.lc_trk_g0_2 <X> T_27_19.input_2_0
 (36 1)  (1438 305)  (1438 305)  LC_0 Logic Functioning bit
 (37 1)  (1439 305)  (1439 305)  LC_0 Logic Functioning bit
 (39 1)  (1441 305)  (1441 305)  LC_0 Logic Functioning bit
 (40 1)  (1442 305)  (1442 305)  LC_0 Logic Functioning bit
 (43 1)  (1445 305)  (1445 305)  LC_0 Logic Functioning bit
 (53 1)  (1455 305)  (1455 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1402 306)  (1402 306)  routing T_27_19.glb_netwk_6 <X> T_27_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1403 306)  (1403 306)  routing T_27_19.glb_netwk_6 <X> T_27_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 306)  (1404 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1417 306)  (1417 306)  routing T_27_19.lft_op_5 <X> T_27_19.lc_trk_g0_5
 (17 2)  (1419 306)  (1419 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1420 306)  (1420 306)  routing T_27_19.lft_op_5 <X> T_27_19.lc_trk_g0_5
 (25 2)  (1427 306)  (1427 306)  routing T_27_19.lft_op_6 <X> T_27_19.lc_trk_g0_6
 (26 2)  (1428 306)  (1428 306)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (1431 306)  (1431 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1433 306)  (1433 306)  routing T_27_19.lc_trk_g0_6 <X> T_27_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1434 306)  (1434 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1438 306)  (1438 306)  LC_1 Logic Functioning bit
 (37 2)  (1439 306)  (1439 306)  LC_1 Logic Functioning bit
 (38 2)  (1440 306)  (1440 306)  LC_1 Logic Functioning bit
 (40 2)  (1442 306)  (1442 306)  LC_1 Logic Functioning bit
 (41 2)  (1443 306)  (1443 306)  LC_1 Logic Functioning bit
 (43 2)  (1445 306)  (1445 306)  LC_1 Logic Functioning bit
 (45 2)  (1447 306)  (1447 306)  LC_1 Logic Functioning bit
 (22 3)  (1424 307)  (1424 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1426 307)  (1426 307)  routing T_27_19.lft_op_6 <X> T_27_19.lc_trk_g0_6
 (26 3)  (1428 307)  (1428 307)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1429 307)  (1429 307)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1430 307)  (1430 307)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1431 307)  (1431 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (1433 307)  (1433 307)  routing T_27_19.lc_trk_g0_6 <X> T_27_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (1434 307)  (1434 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1438 307)  (1438 307)  LC_1 Logic Functioning bit
 (37 3)  (1439 307)  (1439 307)  LC_1 Logic Functioning bit
 (41 3)  (1443 307)  (1443 307)  LC_1 Logic Functioning bit
 (42 3)  (1444 307)  (1444 307)  LC_1 Logic Functioning bit
 (11 4)  (1413 308)  (1413 308)  routing T_27_19.sp4_h_r_0 <X> T_27_19.sp4_v_b_5
 (21 4)  (1423 308)  (1423 308)  routing T_27_19.wire_logic_cluster/lc_3/out <X> T_27_19.lc_trk_g1_3
 (22 4)  (1424 308)  (1424 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 6)  (1419 310)  (1419 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1420 310)  (1420 310)  routing T_27_19.wire_logic_cluster/lc_5/out <X> T_27_19.lc_trk_g1_5
 (21 6)  (1423 310)  (1423 310)  routing T_27_19.wire_logic_cluster/lc_7/out <X> T_27_19.lc_trk_g1_7
 (22 6)  (1424 310)  (1424 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1427 310)  (1427 310)  routing T_27_19.wire_logic_cluster/lc_6/out <X> T_27_19.lc_trk_g1_6
 (28 6)  (1430 310)  (1430 310)  routing T_27_19.lc_trk_g2_6 <X> T_27_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1431 310)  (1431 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1432 310)  (1432 310)  routing T_27_19.lc_trk_g2_6 <X> T_27_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1434 310)  (1434 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1436 310)  (1436 310)  routing T_27_19.lc_trk_g1_3 <X> T_27_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1438 310)  (1438 310)  LC_3 Logic Functioning bit
 (37 6)  (1439 310)  (1439 310)  LC_3 Logic Functioning bit
 (38 6)  (1440 310)  (1440 310)  LC_3 Logic Functioning bit
 (39 6)  (1441 310)  (1441 310)  LC_3 Logic Functioning bit
 (45 6)  (1447 310)  (1447 310)  LC_3 Logic Functioning bit
 (22 7)  (1424 311)  (1424 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (1430 311)  (1430 311)  routing T_27_19.lc_trk_g2_1 <X> T_27_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1431 311)  (1431 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1432 311)  (1432 311)  routing T_27_19.lc_trk_g2_6 <X> T_27_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1433 311)  (1433 311)  routing T_27_19.lc_trk_g1_3 <X> T_27_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (1439 311)  (1439 311)  LC_3 Logic Functioning bit
 (39 7)  (1441 311)  (1441 311)  LC_3 Logic Functioning bit
 (41 7)  (1443 311)  (1443 311)  LC_3 Logic Functioning bit
 (43 7)  (1445 311)  (1445 311)  LC_3 Logic Functioning bit
 (14 8)  (1416 312)  (1416 312)  routing T_27_19.sp4_v_t_21 <X> T_27_19.lc_trk_g2_0
 (15 8)  (1417 312)  (1417 312)  routing T_27_19.tnl_op_1 <X> T_27_19.lc_trk_g2_1
 (17 8)  (1419 312)  (1419 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (1424 312)  (1424 312)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1426 312)  (1426 312)  routing T_27_19.tnl_op_3 <X> T_27_19.lc_trk_g2_3
 (27 8)  (1429 312)  (1429 312)  routing T_27_19.lc_trk_g3_4 <X> T_27_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1430 312)  (1430 312)  routing T_27_19.lc_trk_g3_4 <X> T_27_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1431 312)  (1431 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1432 312)  (1432 312)  routing T_27_19.lc_trk_g3_4 <X> T_27_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1433 312)  (1433 312)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1434 312)  (1434 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1435 312)  (1435 312)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1436 312)  (1436 312)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1438 312)  (1438 312)  LC_4 Logic Functioning bit
 (38 8)  (1440 312)  (1440 312)  LC_4 Logic Functioning bit
 (40 8)  (1442 312)  (1442 312)  LC_4 Logic Functioning bit
 (43 8)  (1445 312)  (1445 312)  LC_4 Logic Functioning bit
 (45 8)  (1447 312)  (1447 312)  LC_4 Logic Functioning bit
 (14 9)  (1416 313)  (1416 313)  routing T_27_19.sp4_v_t_21 <X> T_27_19.lc_trk_g2_0
 (16 9)  (1418 313)  (1418 313)  routing T_27_19.sp4_v_t_21 <X> T_27_19.lc_trk_g2_0
 (17 9)  (1419 313)  (1419 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (1420 313)  (1420 313)  routing T_27_19.tnl_op_1 <X> T_27_19.lc_trk_g2_1
 (21 9)  (1423 313)  (1423 313)  routing T_27_19.tnl_op_3 <X> T_27_19.lc_trk_g2_3
 (22 9)  (1424 313)  (1424 313)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1426 313)  (1426 313)  routing T_27_19.tnl_op_2 <X> T_27_19.lc_trk_g2_2
 (25 9)  (1427 313)  (1427 313)  routing T_27_19.tnl_op_2 <X> T_27_19.lc_trk_g2_2
 (29 9)  (1431 313)  (1431 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1433 313)  (1433 313)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (1434 313)  (1434 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1435 313)  (1435 313)  routing T_27_19.lc_trk_g2_0 <X> T_27_19.input_2_4
 (36 9)  (1438 313)  (1438 313)  LC_4 Logic Functioning bit
 (37 9)  (1439 313)  (1439 313)  LC_4 Logic Functioning bit
 (38 9)  (1440 313)  (1440 313)  LC_4 Logic Functioning bit
 (39 9)  (1441 313)  (1441 313)  LC_4 Logic Functioning bit
 (40 9)  (1442 313)  (1442 313)  LC_4 Logic Functioning bit
 (43 9)  (1445 313)  (1445 313)  LC_4 Logic Functioning bit
 (4 10)  (1406 314)  (1406 314)  routing T_27_19.sp4_h_r_0 <X> T_27_19.sp4_v_t_43
 (6 10)  (1408 314)  (1408 314)  routing T_27_19.sp4_h_r_0 <X> T_27_19.sp4_v_t_43
 (21 10)  (1423 314)  (1423 314)  routing T_27_19.bnl_op_7 <X> T_27_19.lc_trk_g2_7
 (22 10)  (1424 314)  (1424 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (1427 314)  (1427 314)  routing T_27_19.rgt_op_6 <X> T_27_19.lc_trk_g2_6
 (26 10)  (1428 314)  (1428 314)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (1431 314)  (1431 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1433 314)  (1433 314)  routing T_27_19.lc_trk_g1_5 <X> T_27_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1434 314)  (1434 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1436 314)  (1436 314)  routing T_27_19.lc_trk_g1_5 <X> T_27_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1438 314)  (1438 314)  LC_5 Logic Functioning bit
 (37 10)  (1439 314)  (1439 314)  LC_5 Logic Functioning bit
 (38 10)  (1440 314)  (1440 314)  LC_5 Logic Functioning bit
 (40 10)  (1442 314)  (1442 314)  LC_5 Logic Functioning bit
 (41 10)  (1443 314)  (1443 314)  LC_5 Logic Functioning bit
 (43 10)  (1445 314)  (1445 314)  LC_5 Logic Functioning bit
 (45 10)  (1447 314)  (1447 314)  LC_5 Logic Functioning bit
 (5 11)  (1407 315)  (1407 315)  routing T_27_19.sp4_h_r_0 <X> T_27_19.sp4_v_t_43
 (21 11)  (1423 315)  (1423 315)  routing T_27_19.bnl_op_7 <X> T_27_19.lc_trk_g2_7
 (22 11)  (1424 315)  (1424 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1426 315)  (1426 315)  routing T_27_19.rgt_op_6 <X> T_27_19.lc_trk_g2_6
 (26 11)  (1428 315)  (1428 315)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (1429 315)  (1429 315)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1430 315)  (1430 315)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1431 315)  (1431 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (1434 315)  (1434 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1435 315)  (1435 315)  routing T_27_19.lc_trk_g2_3 <X> T_27_19.input_2_5
 (35 11)  (1437 315)  (1437 315)  routing T_27_19.lc_trk_g2_3 <X> T_27_19.input_2_5
 (36 11)  (1438 315)  (1438 315)  LC_5 Logic Functioning bit
 (37 11)  (1439 315)  (1439 315)  LC_5 Logic Functioning bit
 (39 11)  (1441 315)  (1441 315)  LC_5 Logic Functioning bit
 (41 11)  (1443 315)  (1443 315)  LC_5 Logic Functioning bit
 (27 12)  (1429 316)  (1429 316)  routing T_27_19.lc_trk_g1_6 <X> T_27_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1431 316)  (1431 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1432 316)  (1432 316)  routing T_27_19.lc_trk_g1_6 <X> T_27_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1433 316)  (1433 316)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1434 316)  (1434 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1435 316)  (1435 316)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1436 316)  (1436 316)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1438 316)  (1438 316)  LC_6 Logic Functioning bit
 (38 12)  (1440 316)  (1440 316)  LC_6 Logic Functioning bit
 (40 12)  (1442 316)  (1442 316)  LC_6 Logic Functioning bit
 (43 12)  (1445 316)  (1445 316)  LC_6 Logic Functioning bit
 (45 12)  (1447 316)  (1447 316)  LC_6 Logic Functioning bit
 (29 13)  (1431 317)  (1431 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1432 317)  (1432 317)  routing T_27_19.lc_trk_g1_6 <X> T_27_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1433 317)  (1433 317)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1434 317)  (1434 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1435 317)  (1435 317)  routing T_27_19.lc_trk_g2_2 <X> T_27_19.input_2_6
 (35 13)  (1437 317)  (1437 317)  routing T_27_19.lc_trk_g2_2 <X> T_27_19.input_2_6
 (36 13)  (1438 317)  (1438 317)  LC_6 Logic Functioning bit
 (37 13)  (1439 317)  (1439 317)  LC_6 Logic Functioning bit
 (38 13)  (1440 317)  (1440 317)  LC_6 Logic Functioning bit
 (39 13)  (1441 317)  (1441 317)  LC_6 Logic Functioning bit
 (40 13)  (1442 317)  (1442 317)  LC_6 Logic Functioning bit
 (43 13)  (1445 317)  (1445 317)  LC_6 Logic Functioning bit
 (0 14)  (1402 318)  (1402 318)  routing T_27_19.glb_netwk_4 <X> T_27_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 318)  (1403 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1416 318)  (1416 318)  routing T_27_19.wire_logic_cluster/lc_4/out <X> T_27_19.lc_trk_g3_4
 (26 14)  (1428 318)  (1428 318)  routing T_27_19.lc_trk_g2_7 <X> T_27_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (1430 318)  (1430 318)  routing T_27_19.lc_trk_g2_6 <X> T_27_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1431 318)  (1431 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1432 318)  (1432 318)  routing T_27_19.lc_trk_g2_6 <X> T_27_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1433 318)  (1433 318)  routing T_27_19.lc_trk_g1_7 <X> T_27_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1434 318)  (1434 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1436 318)  (1436 318)  routing T_27_19.lc_trk_g1_7 <X> T_27_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1438 318)  (1438 318)  LC_7 Logic Functioning bit
 (37 14)  (1439 318)  (1439 318)  LC_7 Logic Functioning bit
 (38 14)  (1440 318)  (1440 318)  LC_7 Logic Functioning bit
 (39 14)  (1441 318)  (1441 318)  LC_7 Logic Functioning bit
 (45 14)  (1447 318)  (1447 318)  LC_7 Logic Functioning bit
 (17 15)  (1419 319)  (1419 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1424 319)  (1424 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1428 319)  (1428 319)  routing T_27_19.lc_trk_g2_7 <X> T_27_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1430 319)  (1430 319)  routing T_27_19.lc_trk_g2_7 <X> T_27_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1431 319)  (1431 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1432 319)  (1432 319)  routing T_27_19.lc_trk_g2_6 <X> T_27_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1433 319)  (1433 319)  routing T_27_19.lc_trk_g1_7 <X> T_27_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (1439 319)  (1439 319)  LC_7 Logic Functioning bit
 (39 15)  (1441 319)  (1441 319)  LC_7 Logic Functioning bit
 (41 15)  (1443 319)  (1443 319)  LC_7 Logic Functioning bit
 (43 15)  (1445 319)  (1445 319)  LC_7 Logic Functioning bit


LogicTile_28_19

 (27 0)  (1483 304)  (1483 304)  routing T_28_19.lc_trk_g1_6 <X> T_28_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 304)  (1485 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1486 304)  (1486 304)  routing T_28_19.lc_trk_g1_6 <X> T_28_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1487 304)  (1487 304)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1488 304)  (1488 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1489 304)  (1489 304)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1491 304)  (1491 304)  routing T_28_19.lc_trk_g0_4 <X> T_28_19.input_2_0
 (40 0)  (1496 304)  (1496 304)  LC_0 Logic Functioning bit
 (22 1)  (1478 305)  (1478 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1480 305)  (1480 305)  routing T_28_19.top_op_2 <X> T_28_19.lc_trk_g0_2
 (25 1)  (1481 305)  (1481 305)  routing T_28_19.top_op_2 <X> T_28_19.lc_trk_g0_2
 (26 1)  (1482 305)  (1482 305)  routing T_28_19.lc_trk_g0_2 <X> T_28_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 305)  (1485 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1486 305)  (1486 305)  routing T_28_19.lc_trk_g1_6 <X> T_28_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1487 305)  (1487 305)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1488 305)  (1488 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (48 1)  (1504 305)  (1504 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 3)  (1470 307)  (1470 307)  routing T_28_19.top_op_4 <X> T_28_19.lc_trk_g0_4
 (15 3)  (1471 307)  (1471 307)  routing T_28_19.top_op_4 <X> T_28_19.lc_trk_g0_4
 (17 3)  (1473 307)  (1473 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (11 5)  (1467 309)  (1467 309)  routing T_28_19.sp4_h_l_44 <X> T_28_19.sp4_h_r_5
 (13 5)  (1469 309)  (1469 309)  routing T_28_19.sp4_h_l_44 <X> T_28_19.sp4_h_r_5
 (22 7)  (1478 311)  (1478 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1480 311)  (1480 311)  routing T_28_19.top_op_6 <X> T_28_19.lc_trk_g1_6
 (25 7)  (1481 311)  (1481 311)  routing T_28_19.top_op_6 <X> T_28_19.lc_trk_g1_6
 (9 10)  (1465 314)  (1465 314)  routing T_28_19.sp4_v_b_7 <X> T_28_19.sp4_h_l_42
 (22 10)  (1478 314)  (1478 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1480 314)  (1480 314)  routing T_28_19.tnl_op_7 <X> T_28_19.lc_trk_g2_7
 (21 11)  (1477 315)  (1477 315)  routing T_28_19.tnl_op_7 <X> T_28_19.lc_trk_g2_7
 (32 12)  (1488 316)  (1488 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 316)  (1489 316)  routing T_28_19.lc_trk_g3_2 <X> T_28_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1490 316)  (1490 316)  routing T_28_19.lc_trk_g3_2 <X> T_28_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (1496 316)  (1496 316)  LC_6 Logic Functioning bit
 (41 12)  (1497 316)  (1497 316)  LC_6 Logic Functioning bit
 (42 12)  (1498 316)  (1498 316)  LC_6 Logic Functioning bit
 (43 12)  (1499 316)  (1499 316)  LC_6 Logic Functioning bit
 (22 13)  (1478 317)  (1478 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1479 317)  (1479 317)  routing T_28_19.sp12_v_t_9 <X> T_28_19.lc_trk_g3_2
 (31 13)  (1487 317)  (1487 317)  routing T_28_19.lc_trk_g3_2 <X> T_28_19.wire_logic_cluster/lc_6/in_3
 (40 13)  (1496 317)  (1496 317)  LC_6 Logic Functioning bit
 (41 13)  (1497 317)  (1497 317)  LC_6 Logic Functioning bit
 (42 13)  (1498 317)  (1498 317)  LC_6 Logic Functioning bit
 (43 13)  (1499 317)  (1499 317)  LC_6 Logic Functioning bit
 (48 13)  (1504 317)  (1504 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_29_19

 (26 0)  (1536 304)  (1536 304)  routing T_29_19.lc_trk_g2_6 <X> T_29_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (1539 304)  (1539 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1540 304)  (1540 304)  routing T_29_19.lc_trk_g0_5 <X> T_29_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1541 304)  (1541 304)  routing T_29_19.lc_trk_g0_7 <X> T_29_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1542 304)  (1542 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (1551 304)  (1551 304)  LC_0 Logic Functioning bit
 (43 0)  (1553 304)  (1553 304)  LC_0 Logic Functioning bit
 (3 1)  (1513 305)  (1513 305)  routing T_29_19.sp12_h_l_23 <X> T_29_19.sp12_v_b_0
 (26 1)  (1536 305)  (1536 305)  routing T_29_19.lc_trk_g2_6 <X> T_29_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1538 305)  (1538 305)  routing T_29_19.lc_trk_g2_6 <X> T_29_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1539 305)  (1539 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1541 305)  (1541 305)  routing T_29_19.lc_trk_g0_7 <X> T_29_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1542 305)  (1542 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1543 305)  (1543 305)  routing T_29_19.lc_trk_g3_1 <X> T_29_19.input_2_0
 (34 1)  (1544 305)  (1544 305)  routing T_29_19.lc_trk_g3_1 <X> T_29_19.input_2_0
 (38 1)  (1548 305)  (1548 305)  LC_0 Logic Functioning bit
 (41 1)  (1551 305)  (1551 305)  LC_0 Logic Functioning bit
 (43 1)  (1553 305)  (1553 305)  LC_0 Logic Functioning bit
 (16 2)  (1526 306)  (1526 306)  routing T_29_19.sp4_v_b_5 <X> T_29_19.lc_trk_g0_5
 (17 2)  (1527 306)  (1527 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1528 306)  (1528 306)  routing T_29_19.sp4_v_b_5 <X> T_29_19.lc_trk_g0_5
 (22 2)  (1532 306)  (1532 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1534 306)  (1534 306)  routing T_29_19.bot_op_7 <X> T_29_19.lc_trk_g0_7
 (22 6)  (1532 310)  (1532 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1533 310)  (1533 310)  routing T_29_19.sp4_v_b_23 <X> T_29_19.lc_trk_g1_7
 (24 6)  (1534 310)  (1534 310)  routing T_29_19.sp4_v_b_23 <X> T_29_19.lc_trk_g1_7
 (22 7)  (1532 311)  (1532 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1535 311)  (1535 311)  routing T_29_19.sp4_r_v_b_30 <X> T_29_19.lc_trk_g1_6
 (26 8)  (1536 312)  (1536 312)  routing T_29_19.lc_trk_g2_4 <X> T_29_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1539 312)  (1539 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1540 312)  (1540 312)  routing T_29_19.lc_trk_g0_5 <X> T_29_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1541 312)  (1541 312)  routing T_29_19.lc_trk_g0_7 <X> T_29_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1542 312)  (1542 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (46 8)  (1556 312)  (1556 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (28 9)  (1538 313)  (1538 313)  routing T_29_19.lc_trk_g2_4 <X> T_29_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1539 313)  (1539 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1541 313)  (1541 313)  routing T_29_19.lc_trk_g0_7 <X> T_29_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (1546 313)  (1546 313)  LC_4 Logic Functioning bit
 (38 9)  (1548 313)  (1548 313)  LC_4 Logic Functioning bit
 (14 10)  (1524 314)  (1524 314)  routing T_29_19.sp12_v_t_3 <X> T_29_19.lc_trk_g2_4
 (25 10)  (1535 314)  (1535 314)  routing T_29_19.sp12_v_b_6 <X> T_29_19.lc_trk_g2_6
 (26 10)  (1536 314)  (1536 314)  routing T_29_19.lc_trk_g0_7 <X> T_29_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (1538 314)  (1538 314)  routing T_29_19.lc_trk_g2_4 <X> T_29_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1539 314)  (1539 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1540 314)  (1540 314)  routing T_29_19.lc_trk_g2_4 <X> T_29_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1541 314)  (1541 314)  routing T_29_19.lc_trk_g1_7 <X> T_29_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1542 314)  (1542 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1544 314)  (1544 314)  routing T_29_19.lc_trk_g1_7 <X> T_29_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1546 314)  (1546 314)  LC_5 Logic Functioning bit
 (37 10)  (1547 314)  (1547 314)  LC_5 Logic Functioning bit
 (38 10)  (1548 314)  (1548 314)  LC_5 Logic Functioning bit
 (39 10)  (1549 314)  (1549 314)  LC_5 Logic Functioning bit
 (14 11)  (1524 315)  (1524 315)  routing T_29_19.sp12_v_t_3 <X> T_29_19.lc_trk_g2_4
 (15 11)  (1525 315)  (1525 315)  routing T_29_19.sp12_v_t_3 <X> T_29_19.lc_trk_g2_4
 (17 11)  (1527 315)  (1527 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (1532 315)  (1532 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1534 315)  (1534 315)  routing T_29_19.sp12_v_b_6 <X> T_29_19.lc_trk_g2_6
 (25 11)  (1535 315)  (1535 315)  routing T_29_19.sp12_v_b_6 <X> T_29_19.lc_trk_g2_6
 (26 11)  (1536 315)  (1536 315)  routing T_29_19.lc_trk_g0_7 <X> T_29_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1539 315)  (1539 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1541 315)  (1541 315)  routing T_29_19.lc_trk_g1_7 <X> T_29_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1546 315)  (1546 315)  LC_5 Logic Functioning bit
 (38 11)  (1548 315)  (1548 315)  LC_5 Logic Functioning bit
 (17 12)  (1527 316)  (1527 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (1536 316)  (1536 316)  routing T_29_19.lc_trk_g2_6 <X> T_29_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (1537 316)  (1537 316)  routing T_29_19.lc_trk_g1_6 <X> T_29_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1539 316)  (1539 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1540 316)  (1540 316)  routing T_29_19.lc_trk_g1_6 <X> T_29_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1541 316)  (1541 316)  routing T_29_19.lc_trk_g0_5 <X> T_29_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1542 316)  (1542 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1546 316)  (1546 316)  LC_6 Logic Functioning bit
 (38 12)  (1548 316)  (1548 316)  LC_6 Logic Functioning bit
 (39 12)  (1549 316)  (1549 316)  LC_6 Logic Functioning bit
 (40 12)  (1550 316)  (1550 316)  LC_6 Logic Functioning bit
 (42 12)  (1552 316)  (1552 316)  LC_6 Logic Functioning bit
 (50 12)  (1560 316)  (1560 316)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (1562 316)  (1562 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (1536 317)  (1536 317)  routing T_29_19.lc_trk_g2_6 <X> T_29_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1538 317)  (1538 317)  routing T_29_19.lc_trk_g2_6 <X> T_29_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1539 317)  (1539 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1540 317)  (1540 317)  routing T_29_19.lc_trk_g1_6 <X> T_29_19.wire_logic_cluster/lc_6/in_1
 (37 13)  (1547 317)  (1547 317)  LC_6 Logic Functioning bit
 (38 13)  (1548 317)  (1548 317)  LC_6 Logic Functioning bit
 (39 13)  (1549 317)  (1549 317)  LC_6 Logic Functioning bit
 (40 13)  (1550 317)  (1550 317)  LC_6 Logic Functioning bit
 (42 13)  (1552 317)  (1552 317)  LC_6 Logic Functioning bit


LogicTile_30_19

 (14 0)  (1578 304)  (1578 304)  routing T_30_19.lft_op_0 <X> T_30_19.lc_trk_g0_0
 (16 0)  (1580 304)  (1580 304)  routing T_30_19.sp4_v_b_1 <X> T_30_19.lc_trk_g0_1
 (17 0)  (1581 304)  (1581 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1582 304)  (1582 304)  routing T_30_19.sp4_v_b_1 <X> T_30_19.lc_trk_g0_1
 (21 0)  (1585 304)  (1585 304)  routing T_30_19.wire_logic_cluster/lc_3/out <X> T_30_19.lc_trk_g0_3
 (22 0)  (1586 304)  (1586 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (15 1)  (1579 305)  (1579 305)  routing T_30_19.lft_op_0 <X> T_30_19.lc_trk_g0_0
 (17 1)  (1581 305)  (1581 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (1564 306)  (1564 306)  routing T_30_19.glb_netwk_6 <X> T_30_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 306)  (1565 306)  routing T_30_19.glb_netwk_6 <X> T_30_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 306)  (1566 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (1586 308)  (1586 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (1585 309)  (1585 309)  routing T_30_19.sp4_r_v_b_27 <X> T_30_19.lc_trk_g1_3
 (29 6)  (1593 310)  (1593 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1596 310)  (1596 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1598 310)  (1598 310)  routing T_30_19.lc_trk_g1_3 <X> T_30_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1600 310)  (1600 310)  LC_3 Logic Functioning bit
 (42 6)  (1606 310)  (1606 310)  LC_3 Logic Functioning bit
 (43 6)  (1607 310)  (1607 310)  LC_3 Logic Functioning bit
 (45 6)  (1609 310)  (1609 310)  LC_3 Logic Functioning bit
 (47 6)  (1611 310)  (1611 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (29 7)  (1593 311)  (1593 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1595 311)  (1595 311)  routing T_30_19.lc_trk_g1_3 <X> T_30_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1596 311)  (1596 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1599 311)  (1599 311)  routing T_30_19.lc_trk_g0_3 <X> T_30_19.input_2_3
 (36 7)  (1600 311)  (1600 311)  LC_3 Logic Functioning bit
 (37 7)  (1601 311)  (1601 311)  LC_3 Logic Functioning bit
 (39 7)  (1603 311)  (1603 311)  LC_3 Logic Functioning bit
 (42 7)  (1606 311)  (1606 311)  LC_3 Logic Functioning bit
 (43 7)  (1607 311)  (1607 311)  LC_3 Logic Functioning bit
 (0 14)  (1564 318)  (1564 318)  routing T_30_19.lc_trk_g3_5 <X> T_30_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1565 318)  (1565 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1579 318)  (1579 318)  routing T_30_19.sp4_h_l_16 <X> T_30_19.lc_trk_g3_5
 (16 14)  (1580 318)  (1580 318)  routing T_30_19.sp4_h_l_16 <X> T_30_19.lc_trk_g3_5
 (17 14)  (1581 318)  (1581 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (1564 319)  (1564 319)  routing T_30_19.lc_trk_g3_5 <X> T_30_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1565 319)  (1565 319)  routing T_30_19.lc_trk_g3_5 <X> T_30_19.wire_logic_cluster/lc_7/s_r
 (18 15)  (1582 319)  (1582 319)  routing T_30_19.sp4_h_l_16 <X> T_30_19.lc_trk_g3_5


LogicTile_26_18

 (26 0)  (1374 288)  (1374 288)  routing T_26_18.lc_trk_g2_6 <X> T_26_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1375 288)  (1375 288)  routing T_26_18.lc_trk_g3_0 <X> T_26_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 288)  (1376 288)  routing T_26_18.lc_trk_g3_0 <X> T_26_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 288)  (1377 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (1384 288)  (1384 288)  LC_0 Logic Functioning bit
 (37 0)  (1385 288)  (1385 288)  LC_0 Logic Functioning bit
 (38 0)  (1386 288)  (1386 288)  LC_0 Logic Functioning bit
 (39 0)  (1387 288)  (1387 288)  LC_0 Logic Functioning bit
 (40 0)  (1388 288)  (1388 288)  LC_0 Logic Functioning bit
 (41 0)  (1389 288)  (1389 288)  LC_0 Logic Functioning bit
 (42 0)  (1390 288)  (1390 288)  LC_0 Logic Functioning bit
 (43 0)  (1391 288)  (1391 288)  LC_0 Logic Functioning bit
 (44 0)  (1392 288)  (1392 288)  LC_0 Logic Functioning bit
 (45 0)  (1393 288)  (1393 288)  LC_0 Logic Functioning bit
 (15 1)  (1363 289)  (1363 289)  routing T_26_18.bot_op_0 <X> T_26_18.lc_trk_g0_0
 (17 1)  (1365 289)  (1365 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (1374 289)  (1374 289)  routing T_26_18.lc_trk_g2_6 <X> T_26_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1376 289)  (1376 289)  routing T_26_18.lc_trk_g2_6 <X> T_26_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 289)  (1377 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (50 1)  (1398 289)  (1398 289)  Carry_In_Mux bit 

 (0 2)  (1348 290)  (1348 290)  routing T_26_18.glb_netwk_6 <X> T_26_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 290)  (1349 290)  routing T_26_18.glb_netwk_6 <X> T_26_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 290)  (1350 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1375 290)  (1375 290)  routing T_26_18.lc_trk_g1_1 <X> T_26_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 290)  (1377 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 290)  (1380 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 290)  (1384 290)  LC_1 Logic Functioning bit
 (37 2)  (1385 290)  (1385 290)  LC_1 Logic Functioning bit
 (38 2)  (1386 290)  (1386 290)  LC_1 Logic Functioning bit
 (39 2)  (1387 290)  (1387 290)  LC_1 Logic Functioning bit
 (44 2)  (1392 290)  (1392 290)  LC_1 Logic Functioning bit
 (32 3)  (1380 291)  (1380 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1382 291)  (1382 291)  routing T_26_18.lc_trk_g1_0 <X> T_26_18.input_2_1
 (36 3)  (1384 291)  (1384 291)  LC_1 Logic Functioning bit
 (37 3)  (1385 291)  (1385 291)  LC_1 Logic Functioning bit
 (38 3)  (1386 291)  (1386 291)  LC_1 Logic Functioning bit
 (39 3)  (1387 291)  (1387 291)  LC_1 Logic Functioning bit
 (10 4)  (1358 292)  (1358 292)  routing T_26_18.sp4_v_t_46 <X> T_26_18.sp4_h_r_4
 (17 4)  (1365 292)  (1365 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1366 292)  (1366 292)  routing T_26_18.bnr_op_1 <X> T_26_18.lc_trk_g1_1
 (21 4)  (1369 292)  (1369 292)  routing T_26_18.bnr_op_3 <X> T_26_18.lc_trk_g1_3
 (22 4)  (1370 292)  (1370 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (1373 292)  (1373 292)  routing T_26_18.bnr_op_2 <X> T_26_18.lc_trk_g1_2
 (27 4)  (1375 292)  (1375 292)  routing T_26_18.lc_trk_g1_2 <X> T_26_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 292)  (1377 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 292)  (1380 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 292)  (1384 292)  LC_2 Logic Functioning bit
 (37 4)  (1385 292)  (1385 292)  LC_2 Logic Functioning bit
 (38 4)  (1386 292)  (1386 292)  LC_2 Logic Functioning bit
 (39 4)  (1387 292)  (1387 292)  LC_2 Logic Functioning bit
 (44 4)  (1392 292)  (1392 292)  LC_2 Logic Functioning bit
 (15 5)  (1363 293)  (1363 293)  routing T_26_18.bot_op_0 <X> T_26_18.lc_trk_g1_0
 (17 5)  (1365 293)  (1365 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (1366 293)  (1366 293)  routing T_26_18.bnr_op_1 <X> T_26_18.lc_trk_g1_1
 (21 5)  (1369 293)  (1369 293)  routing T_26_18.bnr_op_3 <X> T_26_18.lc_trk_g1_3
 (22 5)  (1370 293)  (1370 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1373 293)  (1373 293)  routing T_26_18.bnr_op_2 <X> T_26_18.lc_trk_g1_2
 (30 5)  (1378 293)  (1378 293)  routing T_26_18.lc_trk_g1_2 <X> T_26_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (1380 293)  (1380 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1384 293)  (1384 293)  LC_2 Logic Functioning bit
 (37 5)  (1385 293)  (1385 293)  LC_2 Logic Functioning bit
 (38 5)  (1386 293)  (1386 293)  LC_2 Logic Functioning bit
 (39 5)  (1387 293)  (1387 293)  LC_2 Logic Functioning bit
 (27 6)  (1375 294)  (1375 294)  routing T_26_18.lc_trk_g1_3 <X> T_26_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 294)  (1377 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 294)  (1380 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 294)  (1384 294)  LC_3 Logic Functioning bit
 (37 6)  (1385 294)  (1385 294)  LC_3 Logic Functioning bit
 (38 6)  (1386 294)  (1386 294)  LC_3 Logic Functioning bit
 (39 6)  (1387 294)  (1387 294)  LC_3 Logic Functioning bit
 (44 6)  (1392 294)  (1392 294)  LC_3 Logic Functioning bit
 (30 7)  (1378 295)  (1378 295)  routing T_26_18.lc_trk_g1_3 <X> T_26_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (1380 295)  (1380 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1382 295)  (1382 295)  routing T_26_18.lc_trk_g1_0 <X> T_26_18.input_2_3
 (36 7)  (1384 295)  (1384 295)  LC_3 Logic Functioning bit
 (37 7)  (1385 295)  (1385 295)  LC_3 Logic Functioning bit
 (38 7)  (1386 295)  (1386 295)  LC_3 Logic Functioning bit
 (39 7)  (1387 295)  (1387 295)  LC_3 Logic Functioning bit
 (12 8)  (1360 296)  (1360 296)  routing T_26_18.sp4_v_t_45 <X> T_26_18.sp4_h_r_8
 (15 8)  (1363 296)  (1363 296)  routing T_26_18.rgt_op_1 <X> T_26_18.lc_trk_g2_1
 (17 8)  (1365 296)  (1365 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1366 296)  (1366 296)  routing T_26_18.rgt_op_1 <X> T_26_18.lc_trk_g2_1
 (25 8)  (1373 296)  (1373 296)  routing T_26_18.rgt_op_2 <X> T_26_18.lc_trk_g2_2
 (28 8)  (1376 296)  (1376 296)  routing T_26_18.lc_trk_g2_1 <X> T_26_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 296)  (1377 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 296)  (1380 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 296)  (1384 296)  LC_4 Logic Functioning bit
 (37 8)  (1385 296)  (1385 296)  LC_4 Logic Functioning bit
 (38 8)  (1386 296)  (1386 296)  LC_4 Logic Functioning bit
 (39 8)  (1387 296)  (1387 296)  LC_4 Logic Functioning bit
 (44 8)  (1392 296)  (1392 296)  LC_4 Logic Functioning bit
 (22 9)  (1370 297)  (1370 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1372 297)  (1372 297)  routing T_26_18.rgt_op_2 <X> T_26_18.lc_trk_g2_2
 (32 9)  (1380 297)  (1380 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1384 297)  (1384 297)  LC_4 Logic Functioning bit
 (37 9)  (1385 297)  (1385 297)  LC_4 Logic Functioning bit
 (38 9)  (1386 297)  (1386 297)  LC_4 Logic Functioning bit
 (39 9)  (1387 297)  (1387 297)  LC_4 Logic Functioning bit
 (28 10)  (1376 298)  (1376 298)  routing T_26_18.lc_trk_g2_2 <X> T_26_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 298)  (1377 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 298)  (1380 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 298)  (1384 298)  LC_5 Logic Functioning bit
 (37 10)  (1385 298)  (1385 298)  LC_5 Logic Functioning bit
 (38 10)  (1386 298)  (1386 298)  LC_5 Logic Functioning bit
 (39 10)  (1387 298)  (1387 298)  LC_5 Logic Functioning bit
 (44 10)  (1392 298)  (1392 298)  LC_5 Logic Functioning bit
 (22 11)  (1370 299)  (1370 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1373 299)  (1373 299)  routing T_26_18.sp4_r_v_b_38 <X> T_26_18.lc_trk_g2_6
 (30 11)  (1378 299)  (1378 299)  routing T_26_18.lc_trk_g2_2 <X> T_26_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (1380 299)  (1380 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1382 299)  (1382 299)  routing T_26_18.lc_trk_g1_0 <X> T_26_18.input_2_5
 (36 11)  (1384 299)  (1384 299)  LC_5 Logic Functioning bit
 (37 11)  (1385 299)  (1385 299)  LC_5 Logic Functioning bit
 (38 11)  (1386 299)  (1386 299)  LC_5 Logic Functioning bit
 (39 11)  (1387 299)  (1387 299)  LC_5 Logic Functioning bit
 (14 12)  (1362 300)  (1362 300)  routing T_26_18.wire_logic_cluster/lc_0/out <X> T_26_18.lc_trk_g3_0
 (27 12)  (1375 300)  (1375 300)  routing T_26_18.lc_trk_g3_4 <X> T_26_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (1376 300)  (1376 300)  routing T_26_18.lc_trk_g3_4 <X> T_26_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 300)  (1377 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 300)  (1378 300)  routing T_26_18.lc_trk_g3_4 <X> T_26_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 300)  (1380 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 300)  (1384 300)  LC_6 Logic Functioning bit
 (37 12)  (1385 300)  (1385 300)  LC_6 Logic Functioning bit
 (38 12)  (1386 300)  (1386 300)  LC_6 Logic Functioning bit
 (39 12)  (1387 300)  (1387 300)  LC_6 Logic Functioning bit
 (44 12)  (1392 300)  (1392 300)  LC_6 Logic Functioning bit
 (17 13)  (1365 301)  (1365 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (32 13)  (1380 301)  (1380 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1384 301)  (1384 301)  LC_6 Logic Functioning bit
 (37 13)  (1385 301)  (1385 301)  LC_6 Logic Functioning bit
 (38 13)  (1386 301)  (1386 301)  LC_6 Logic Functioning bit
 (39 13)  (1387 301)  (1387 301)  LC_6 Logic Functioning bit
 (53 13)  (1401 301)  (1401 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1348 302)  (1348 302)  routing T_26_18.glb_netwk_4 <X> T_26_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 302)  (1349 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1370 302)  (1370 302)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1372 302)  (1372 302)  routing T_26_18.tnr_op_7 <X> T_26_18.lc_trk_g3_7
 (27 14)  (1375 302)  (1375 302)  routing T_26_18.lc_trk_g3_7 <X> T_26_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1376 302)  (1376 302)  routing T_26_18.lc_trk_g3_7 <X> T_26_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 302)  (1377 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 302)  (1378 302)  routing T_26_18.lc_trk_g3_7 <X> T_26_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 302)  (1380 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 302)  (1384 302)  LC_7 Logic Functioning bit
 (37 14)  (1385 302)  (1385 302)  LC_7 Logic Functioning bit
 (38 14)  (1386 302)  (1386 302)  LC_7 Logic Functioning bit
 (39 14)  (1387 302)  (1387 302)  LC_7 Logic Functioning bit
 (44 14)  (1392 302)  (1392 302)  LC_7 Logic Functioning bit
 (15 15)  (1363 303)  (1363 303)  routing T_26_18.tnr_op_4 <X> T_26_18.lc_trk_g3_4
 (17 15)  (1365 303)  (1365 303)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (30 15)  (1378 303)  (1378 303)  routing T_26_18.lc_trk_g3_7 <X> T_26_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (1380 303)  (1380 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1382 303)  (1382 303)  routing T_26_18.lc_trk_g1_0 <X> T_26_18.input_2_7
 (36 15)  (1384 303)  (1384 303)  LC_7 Logic Functioning bit
 (37 15)  (1385 303)  (1385 303)  LC_7 Logic Functioning bit
 (38 15)  (1386 303)  (1386 303)  LC_7 Logic Functioning bit
 (39 15)  (1387 303)  (1387 303)  LC_7 Logic Functioning bit


LogicTile_27_18

 (25 0)  (1427 288)  (1427 288)  routing T_27_18.wire_logic_cluster/lc_2/out <X> T_27_18.lc_trk_g0_2
 (26 0)  (1428 288)  (1428 288)  routing T_27_18.lc_trk_g0_4 <X> T_27_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (1431 288)  (1431 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1432 288)  (1432 288)  routing T_27_18.lc_trk_g0_7 <X> T_27_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1434 288)  (1434 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1435 288)  (1435 288)  routing T_27_18.lc_trk_g2_1 <X> T_27_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (1442 288)  (1442 288)  LC_0 Logic Functioning bit
 (15 1)  (1417 289)  (1417 289)  routing T_27_18.sp4_v_t_5 <X> T_27_18.lc_trk_g0_0
 (16 1)  (1418 289)  (1418 289)  routing T_27_18.sp4_v_t_5 <X> T_27_18.lc_trk_g0_0
 (17 1)  (1419 289)  (1419 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (1424 289)  (1424 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (1431 289)  (1431 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1432 289)  (1432 289)  routing T_27_18.lc_trk_g0_7 <X> T_27_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (1434 289)  (1434 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1437 289)  (1437 289)  routing T_27_18.lc_trk_g0_2 <X> T_27_18.input_2_0
 (0 2)  (1402 290)  (1402 290)  routing T_27_18.glb_netwk_6 <X> T_27_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1403 290)  (1403 290)  routing T_27_18.glb_netwk_6 <X> T_27_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 290)  (1404 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1417 290)  (1417 290)  routing T_27_18.lft_op_5 <X> T_27_18.lc_trk_g0_5
 (17 2)  (1419 290)  (1419 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1420 290)  (1420 290)  routing T_27_18.lft_op_5 <X> T_27_18.lc_trk_g0_5
 (22 2)  (1424 290)  (1424 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1426 290)  (1426 290)  routing T_27_18.top_op_7 <X> T_27_18.lc_trk_g0_7
 (31 2)  (1433 290)  (1433 290)  routing T_27_18.lc_trk_g2_6 <X> T_27_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1434 290)  (1434 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1435 290)  (1435 290)  routing T_27_18.lc_trk_g2_6 <X> T_27_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (1437 290)  (1437 290)  routing T_27_18.lc_trk_g1_4 <X> T_27_18.input_2_1
 (36 2)  (1438 290)  (1438 290)  LC_1 Logic Functioning bit
 (39 2)  (1441 290)  (1441 290)  LC_1 Logic Functioning bit
 (41 2)  (1443 290)  (1443 290)  LC_1 Logic Functioning bit
 (43 2)  (1445 290)  (1445 290)  LC_1 Logic Functioning bit
 (45 2)  (1447 290)  (1447 290)  LC_1 Logic Functioning bit
 (14 3)  (1416 291)  (1416 291)  routing T_27_18.top_op_4 <X> T_27_18.lc_trk_g0_4
 (15 3)  (1417 291)  (1417 291)  routing T_27_18.top_op_4 <X> T_27_18.lc_trk_g0_4
 (17 3)  (1419 291)  (1419 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (1423 291)  (1423 291)  routing T_27_18.top_op_7 <X> T_27_18.lc_trk_g0_7
 (28 3)  (1430 291)  (1430 291)  routing T_27_18.lc_trk_g2_1 <X> T_27_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1431 291)  (1431 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1433 291)  (1433 291)  routing T_27_18.lc_trk_g2_6 <X> T_27_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1434 291)  (1434 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1436 291)  (1436 291)  routing T_27_18.lc_trk_g1_4 <X> T_27_18.input_2_1
 (37 3)  (1439 291)  (1439 291)  LC_1 Logic Functioning bit
 (38 3)  (1440 291)  (1440 291)  LC_1 Logic Functioning bit
 (40 3)  (1442 291)  (1442 291)  LC_1 Logic Functioning bit
 (42 3)  (1444 291)  (1444 291)  LC_1 Logic Functioning bit
 (26 4)  (1428 292)  (1428 292)  routing T_27_18.lc_trk_g2_6 <X> T_27_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (1431 292)  (1431 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1432 292)  (1432 292)  routing T_27_18.lc_trk_g0_5 <X> T_27_18.wire_logic_cluster/lc_2/in_1
 (36 4)  (1438 292)  (1438 292)  LC_2 Logic Functioning bit
 (37 4)  (1439 292)  (1439 292)  LC_2 Logic Functioning bit
 (42 4)  (1444 292)  (1444 292)  LC_2 Logic Functioning bit
 (43 4)  (1445 292)  (1445 292)  LC_2 Logic Functioning bit
 (45 4)  (1447 292)  (1447 292)  LC_2 Logic Functioning bit
 (26 5)  (1428 293)  (1428 293)  routing T_27_18.lc_trk_g2_6 <X> T_27_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1430 293)  (1430 293)  routing T_27_18.lc_trk_g2_6 <X> T_27_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1431 293)  (1431 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (1434 293)  (1434 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1437 293)  (1437 293)  routing T_27_18.lc_trk_g0_2 <X> T_27_18.input_2_2
 (36 5)  (1438 293)  (1438 293)  LC_2 Logic Functioning bit
 (39 5)  (1441 293)  (1441 293)  LC_2 Logic Functioning bit
 (40 5)  (1442 293)  (1442 293)  LC_2 Logic Functioning bit
 (43 5)  (1445 293)  (1445 293)  LC_2 Logic Functioning bit
 (14 6)  (1416 294)  (1416 294)  routing T_27_18.lft_op_4 <X> T_27_18.lc_trk_g1_4
 (17 6)  (1419 294)  (1419 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1420 294)  (1420 294)  routing T_27_18.wire_logic_cluster/lc_5/out <X> T_27_18.lc_trk_g1_5
 (25 6)  (1427 294)  (1427 294)  routing T_27_18.wire_logic_cluster/lc_6/out <X> T_27_18.lc_trk_g1_6
 (15 7)  (1417 295)  (1417 295)  routing T_27_18.lft_op_4 <X> T_27_18.lc_trk_g1_4
 (17 7)  (1419 295)  (1419 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (1424 295)  (1424 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (17 8)  (1419 296)  (1419 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1420 296)  (1420 296)  routing T_27_18.wire_logic_cluster/lc_1/out <X> T_27_18.lc_trk_g2_1
 (22 8)  (1424 296)  (1424 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (1423 297)  (1423 297)  routing T_27_18.sp4_r_v_b_35 <X> T_27_18.lc_trk_g2_3
 (21 10)  (1423 298)  (1423 298)  routing T_27_18.wire_logic_cluster/lc_7/out <X> T_27_18.lc_trk_g2_7
 (22 10)  (1424 298)  (1424 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (1431 298)  (1431 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1433 298)  (1433 298)  routing T_27_18.lc_trk_g1_5 <X> T_27_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1434 298)  (1434 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1436 298)  (1436 298)  routing T_27_18.lc_trk_g1_5 <X> T_27_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1437 298)  (1437 298)  routing T_27_18.lc_trk_g3_4 <X> T_27_18.input_2_5
 (36 10)  (1438 298)  (1438 298)  LC_5 Logic Functioning bit
 (37 10)  (1439 298)  (1439 298)  LC_5 Logic Functioning bit
 (38 10)  (1440 298)  (1440 298)  LC_5 Logic Functioning bit
 (40 10)  (1442 298)  (1442 298)  LC_5 Logic Functioning bit
 (41 10)  (1443 298)  (1443 298)  LC_5 Logic Functioning bit
 (43 10)  (1445 298)  (1445 298)  LC_5 Logic Functioning bit
 (45 10)  (1447 298)  (1447 298)  LC_5 Logic Functioning bit
 (14 11)  (1416 299)  (1416 299)  routing T_27_18.tnl_op_4 <X> T_27_18.lc_trk_g2_4
 (15 11)  (1417 299)  (1417 299)  routing T_27_18.tnl_op_4 <X> T_27_18.lc_trk_g2_4
 (17 11)  (1419 299)  (1419 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (1424 299)  (1424 299)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1426 299)  (1426 299)  routing T_27_18.tnr_op_6 <X> T_27_18.lc_trk_g2_6
 (26 11)  (1428 299)  (1428 299)  routing T_27_18.lc_trk_g2_3 <X> T_27_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1430 299)  (1430 299)  routing T_27_18.lc_trk_g2_3 <X> T_27_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1431 299)  (1431 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (1434 299)  (1434 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1435 299)  (1435 299)  routing T_27_18.lc_trk_g3_4 <X> T_27_18.input_2_5
 (34 11)  (1436 299)  (1436 299)  routing T_27_18.lc_trk_g3_4 <X> T_27_18.input_2_5
 (36 11)  (1438 299)  (1438 299)  LC_5 Logic Functioning bit
 (37 11)  (1439 299)  (1439 299)  LC_5 Logic Functioning bit
 (39 11)  (1441 299)  (1441 299)  LC_5 Logic Functioning bit
 (41 11)  (1443 299)  (1443 299)  LC_5 Logic Functioning bit
 (22 12)  (1424 300)  (1424 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1426 300)  (1426 300)  routing T_27_18.tnl_op_3 <X> T_27_18.lc_trk_g3_3
 (27 12)  (1429 300)  (1429 300)  routing T_27_18.lc_trk_g1_6 <X> T_27_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1431 300)  (1431 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1432 300)  (1432 300)  routing T_27_18.lc_trk_g1_6 <X> T_27_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1434 300)  (1434 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1435 300)  (1435 300)  routing T_27_18.lc_trk_g2_3 <X> T_27_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1438 300)  (1438 300)  LC_6 Logic Functioning bit
 (38 12)  (1440 300)  (1440 300)  LC_6 Logic Functioning bit
 (40 12)  (1442 300)  (1442 300)  LC_6 Logic Functioning bit
 (43 12)  (1445 300)  (1445 300)  LC_6 Logic Functioning bit
 (45 12)  (1447 300)  (1447 300)  LC_6 Logic Functioning bit
 (21 13)  (1423 301)  (1423 301)  routing T_27_18.tnl_op_3 <X> T_27_18.lc_trk_g3_3
 (29 13)  (1431 301)  (1431 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1432 301)  (1432 301)  routing T_27_18.lc_trk_g1_6 <X> T_27_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1433 301)  (1433 301)  routing T_27_18.lc_trk_g2_3 <X> T_27_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1434 301)  (1434 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1435 301)  (1435 301)  routing T_27_18.lc_trk_g3_3 <X> T_27_18.input_2_6
 (34 13)  (1436 301)  (1436 301)  routing T_27_18.lc_trk_g3_3 <X> T_27_18.input_2_6
 (35 13)  (1437 301)  (1437 301)  routing T_27_18.lc_trk_g3_3 <X> T_27_18.input_2_6
 (36 13)  (1438 301)  (1438 301)  LC_6 Logic Functioning bit
 (37 13)  (1439 301)  (1439 301)  LC_6 Logic Functioning bit
 (38 13)  (1440 301)  (1440 301)  LC_6 Logic Functioning bit
 (39 13)  (1441 301)  (1441 301)  LC_6 Logic Functioning bit
 (40 13)  (1442 301)  (1442 301)  LC_6 Logic Functioning bit
 (43 13)  (1445 301)  (1445 301)  LC_6 Logic Functioning bit
 (0 14)  (1402 302)  (1402 302)  routing T_27_18.glb_netwk_4 <X> T_27_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 302)  (1403 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1416 302)  (1416 302)  routing T_27_18.sp4_v_b_36 <X> T_27_18.lc_trk_g3_4
 (29 14)  (1431 302)  (1431 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1433 302)  (1433 302)  routing T_27_18.lc_trk_g2_4 <X> T_27_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1434 302)  (1434 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1435 302)  (1435 302)  routing T_27_18.lc_trk_g2_4 <X> T_27_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (1437 302)  (1437 302)  routing T_27_18.lc_trk_g2_7 <X> T_27_18.input_2_7
 (36 14)  (1438 302)  (1438 302)  LC_7 Logic Functioning bit
 (37 14)  (1439 302)  (1439 302)  LC_7 Logic Functioning bit
 (38 14)  (1440 302)  (1440 302)  LC_7 Logic Functioning bit
 (40 14)  (1442 302)  (1442 302)  LC_7 Logic Functioning bit
 (41 14)  (1443 302)  (1443 302)  LC_7 Logic Functioning bit
 (43 14)  (1445 302)  (1445 302)  LC_7 Logic Functioning bit
 (45 14)  (1447 302)  (1447 302)  LC_7 Logic Functioning bit
 (14 15)  (1416 303)  (1416 303)  routing T_27_18.sp4_v_b_36 <X> T_27_18.lc_trk_g3_4
 (16 15)  (1418 303)  (1418 303)  routing T_27_18.sp4_v_b_36 <X> T_27_18.lc_trk_g3_4
 (17 15)  (1419 303)  (1419 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (1428 303)  (1428 303)  routing T_27_18.lc_trk_g2_3 <X> T_27_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1430 303)  (1430 303)  routing T_27_18.lc_trk_g2_3 <X> T_27_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1431 303)  (1431 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (1434 303)  (1434 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1435 303)  (1435 303)  routing T_27_18.lc_trk_g2_7 <X> T_27_18.input_2_7
 (35 15)  (1437 303)  (1437 303)  routing T_27_18.lc_trk_g2_7 <X> T_27_18.input_2_7
 (36 15)  (1438 303)  (1438 303)  LC_7 Logic Functioning bit
 (37 15)  (1439 303)  (1439 303)  LC_7 Logic Functioning bit
 (41 15)  (1443 303)  (1443 303)  LC_7 Logic Functioning bit
 (42 15)  (1444 303)  (1444 303)  LC_7 Logic Functioning bit


LogicTile_28_18

 (26 0)  (1482 288)  (1482 288)  routing T_28_18.lc_trk_g1_7 <X> T_28_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1483 288)  (1483 288)  routing T_28_18.lc_trk_g3_0 <X> T_28_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 288)  (1484 288)  routing T_28_18.lc_trk_g3_0 <X> T_28_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 288)  (1485 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 288)  (1488 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1489 288)  (1489 288)  routing T_28_18.lc_trk_g2_1 <X> T_28_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (1496 288)  (1496 288)  LC_0 Logic Functioning bit
 (26 1)  (1482 289)  (1482 289)  routing T_28_18.lc_trk_g1_7 <X> T_28_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1483 289)  (1483 289)  routing T_28_18.lc_trk_g1_7 <X> T_28_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 289)  (1485 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1488 289)  (1488 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1489 289)  (1489 289)  routing T_28_18.lc_trk_g3_1 <X> T_28_18.input_2_0
 (34 1)  (1490 289)  (1490 289)  routing T_28_18.lc_trk_g3_1 <X> T_28_18.input_2_0
 (0 2)  (1456 290)  (1456 290)  routing T_28_18.glb_netwk_6 <X> T_28_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1457 290)  (1457 290)  routing T_28_18.glb_netwk_6 <X> T_28_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 290)  (1458 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1470 290)  (1470 290)  routing T_28_18.wire_logic_cluster/lc_4/out <X> T_28_18.lc_trk_g0_4
 (22 2)  (1478 290)  (1478 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1480 290)  (1480 290)  routing T_28_18.bot_op_7 <X> T_28_18.lc_trk_g0_7
 (28 2)  (1484 290)  (1484 290)  routing T_28_18.lc_trk_g2_4 <X> T_28_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 290)  (1485 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1486 290)  (1486 290)  routing T_28_18.lc_trk_g2_4 <X> T_28_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1487 290)  (1487 290)  routing T_28_18.lc_trk_g0_6 <X> T_28_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 290)  (1488 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 290)  (1492 290)  LC_1 Logic Functioning bit
 (37 2)  (1493 290)  (1493 290)  LC_1 Logic Functioning bit
 (38 2)  (1494 290)  (1494 290)  LC_1 Logic Functioning bit
 (39 2)  (1495 290)  (1495 290)  LC_1 Logic Functioning bit
 (41 2)  (1497 290)  (1497 290)  LC_1 Logic Functioning bit
 (43 2)  (1499 290)  (1499 290)  LC_1 Logic Functioning bit
 (45 2)  (1501 290)  (1501 290)  LC_1 Logic Functioning bit
 (17 3)  (1473 291)  (1473 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1478 291)  (1478 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1480 291)  (1480 291)  routing T_28_18.top_op_6 <X> T_28_18.lc_trk_g0_6
 (25 3)  (1481 291)  (1481 291)  routing T_28_18.top_op_6 <X> T_28_18.lc_trk_g0_6
 (28 3)  (1484 291)  (1484 291)  routing T_28_18.lc_trk_g2_1 <X> T_28_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 291)  (1485 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1487 291)  (1487 291)  routing T_28_18.lc_trk_g0_6 <X> T_28_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (1496 291)  (1496 291)  LC_1 Logic Functioning bit
 (42 3)  (1498 291)  (1498 291)  LC_1 Logic Functioning bit
 (48 3)  (1504 291)  (1504 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 6)  (1477 294)  (1477 294)  routing T_28_18.lft_op_7 <X> T_28_18.lc_trk_g1_7
 (22 6)  (1478 294)  (1478 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1480 294)  (1480 294)  routing T_28_18.lft_op_7 <X> T_28_18.lc_trk_g1_7
 (14 8)  (1470 296)  (1470 296)  routing T_28_18.sp4_h_l_21 <X> T_28_18.lc_trk_g2_0
 (17 8)  (1473 296)  (1473 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1474 296)  (1474 296)  routing T_28_18.wire_logic_cluster/lc_1/out <X> T_28_18.lc_trk_g2_1
 (22 8)  (1478 296)  (1478 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1480 296)  (1480 296)  routing T_28_18.tnl_op_3 <X> T_28_18.lc_trk_g2_3
 (26 8)  (1482 296)  (1482 296)  routing T_28_18.lc_trk_g0_4 <X> T_28_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1483 296)  (1483 296)  routing T_28_18.lc_trk_g3_4 <X> T_28_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 296)  (1484 296)  routing T_28_18.lc_trk_g3_4 <X> T_28_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 296)  (1485 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 296)  (1486 296)  routing T_28_18.lc_trk_g3_4 <X> T_28_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1487 296)  (1487 296)  routing T_28_18.lc_trk_g0_7 <X> T_28_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1488 296)  (1488 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 296)  (1492 296)  LC_4 Logic Functioning bit
 (38 8)  (1494 296)  (1494 296)  LC_4 Logic Functioning bit
 (40 8)  (1496 296)  (1496 296)  LC_4 Logic Functioning bit
 (43 8)  (1499 296)  (1499 296)  LC_4 Logic Functioning bit
 (45 8)  (1501 296)  (1501 296)  LC_4 Logic Functioning bit
 (15 9)  (1471 297)  (1471 297)  routing T_28_18.sp4_h_l_21 <X> T_28_18.lc_trk_g2_0
 (16 9)  (1472 297)  (1472 297)  routing T_28_18.sp4_h_l_21 <X> T_28_18.lc_trk_g2_0
 (17 9)  (1473 297)  (1473 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (1477 297)  (1477 297)  routing T_28_18.tnl_op_3 <X> T_28_18.lc_trk_g2_3
 (29 9)  (1485 297)  (1485 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1487 297)  (1487 297)  routing T_28_18.lc_trk_g0_7 <X> T_28_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1488 297)  (1488 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1489 297)  (1489 297)  routing T_28_18.lc_trk_g2_0 <X> T_28_18.input_2_4
 (36 9)  (1492 297)  (1492 297)  LC_4 Logic Functioning bit
 (37 9)  (1493 297)  (1493 297)  LC_4 Logic Functioning bit
 (38 9)  (1494 297)  (1494 297)  LC_4 Logic Functioning bit
 (39 9)  (1495 297)  (1495 297)  LC_4 Logic Functioning bit
 (41 9)  (1497 297)  (1497 297)  LC_4 Logic Functioning bit
 (42 9)  (1498 297)  (1498 297)  LC_4 Logic Functioning bit
 (51 9)  (1507 297)  (1507 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (29 10)  (1485 298)  (1485 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 298)  (1486 298)  routing T_28_18.lc_trk_g0_4 <X> T_28_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1487 298)  (1487 298)  routing T_28_18.lc_trk_g3_5 <X> T_28_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 298)  (1488 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1489 298)  (1489 298)  routing T_28_18.lc_trk_g3_5 <X> T_28_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 298)  (1490 298)  routing T_28_18.lc_trk_g3_5 <X> T_28_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1491 298)  (1491 298)  routing T_28_18.lc_trk_g3_6 <X> T_28_18.input_2_5
 (40 10)  (1496 298)  (1496 298)  LC_5 Logic Functioning bit
 (14 11)  (1470 299)  (1470 299)  routing T_28_18.sp4_h_l_17 <X> T_28_18.lc_trk_g2_4
 (15 11)  (1471 299)  (1471 299)  routing T_28_18.sp4_h_l_17 <X> T_28_18.lc_trk_g2_4
 (16 11)  (1472 299)  (1472 299)  routing T_28_18.sp4_h_l_17 <X> T_28_18.lc_trk_g2_4
 (17 11)  (1473 299)  (1473 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (1482 299)  (1482 299)  routing T_28_18.lc_trk_g2_3 <X> T_28_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1484 299)  (1484 299)  routing T_28_18.lc_trk_g2_3 <X> T_28_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 299)  (1485 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (1488 299)  (1488 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (1489 299)  (1489 299)  routing T_28_18.lc_trk_g3_6 <X> T_28_18.input_2_5
 (34 11)  (1490 299)  (1490 299)  routing T_28_18.lc_trk_g3_6 <X> T_28_18.input_2_5
 (35 11)  (1491 299)  (1491 299)  routing T_28_18.lc_trk_g3_6 <X> T_28_18.input_2_5
 (15 12)  (1471 300)  (1471 300)  routing T_28_18.tnl_op_1 <X> T_28_18.lc_trk_g3_1
 (17 12)  (1473 300)  (1473 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (14 13)  (1470 301)  (1470 301)  routing T_28_18.tnl_op_0 <X> T_28_18.lc_trk_g3_0
 (15 13)  (1471 301)  (1471 301)  routing T_28_18.tnl_op_0 <X> T_28_18.lc_trk_g3_0
 (17 13)  (1473 301)  (1473 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (1474 301)  (1474 301)  routing T_28_18.tnl_op_1 <X> T_28_18.lc_trk_g3_1
 (0 14)  (1456 302)  (1456 302)  routing T_28_18.glb_netwk_4 <X> T_28_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 302)  (1457 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1471 302)  (1471 302)  routing T_28_18.tnl_op_5 <X> T_28_18.lc_trk_g3_5
 (17 14)  (1473 302)  (1473 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (15 15)  (1471 303)  (1471 303)  routing T_28_18.tnr_op_4 <X> T_28_18.lc_trk_g3_4
 (17 15)  (1473 303)  (1473 303)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (1474 303)  (1474 303)  routing T_28_18.tnl_op_5 <X> T_28_18.lc_trk_g3_5
 (22 15)  (1478 303)  (1478 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1480 303)  (1480 303)  routing T_28_18.tnl_op_6 <X> T_28_18.lc_trk_g3_6
 (25 15)  (1481 303)  (1481 303)  routing T_28_18.tnl_op_6 <X> T_28_18.lc_trk_g3_6


LogicTile_29_18

 (15 0)  (1525 288)  (1525 288)  routing T_29_18.bot_op_1 <X> T_29_18.lc_trk_g0_1
 (17 0)  (1527 288)  (1527 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (19 0)  (1529 288)  (1529 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (1531 288)  (1531 288)  routing T_29_18.sp4_v_b_3 <X> T_29_18.lc_trk_g0_3
 (22 0)  (1532 288)  (1532 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1533 288)  (1533 288)  routing T_29_18.sp4_v_b_3 <X> T_29_18.lc_trk_g0_3
 (44 0)  (1554 288)  (1554 288)  LC_0 Logic Functioning bit
 (32 1)  (1542 289)  (1542 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1544 289)  (1544 289)  routing T_29_18.lc_trk_g1_3 <X> T_29_18.input_2_0
 (35 1)  (1545 289)  (1545 289)  routing T_29_18.lc_trk_g1_3 <X> T_29_18.input_2_0
 (50 1)  (1560 289)  (1560 289)  Carry_In_Mux bit 

 (21 2)  (1531 290)  (1531 290)  routing T_29_18.bnr_op_7 <X> T_29_18.lc_trk_g0_7
 (22 2)  (1532 290)  (1532 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (1535 290)  (1535 290)  routing T_29_18.wire_logic_cluster/lc_6/out <X> T_29_18.lc_trk_g0_6
 (44 2)  (1554 290)  (1554 290)  LC_1 Logic Functioning bit
 (21 3)  (1531 291)  (1531 291)  routing T_29_18.bnr_op_7 <X> T_29_18.lc_trk_g0_7
 (22 3)  (1532 291)  (1532 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (32 3)  (1542 291)  (1542 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (22 4)  (1532 292)  (1532 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1534 292)  (1534 292)  routing T_29_18.bot_op_3 <X> T_29_18.lc_trk_g1_3
 (35 4)  (1545 292)  (1545 292)  routing T_29_18.lc_trk_g1_7 <X> T_29_18.input_2_2
 (44 4)  (1554 292)  (1554 292)  LC_2 Logic Functioning bit
 (32 5)  (1542 293)  (1542 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1544 293)  (1544 293)  routing T_29_18.lc_trk_g1_7 <X> T_29_18.input_2_2
 (35 5)  (1545 293)  (1545 293)  routing T_29_18.lc_trk_g1_7 <X> T_29_18.input_2_2
 (22 6)  (1532 294)  (1532 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1534 294)  (1534 294)  routing T_29_18.bot_op_7 <X> T_29_18.lc_trk_g1_7
 (44 6)  (1554 294)  (1554 294)  LC_3 Logic Functioning bit
 (22 7)  (1532 295)  (1532 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1534 295)  (1534 295)  routing T_29_18.bot_op_6 <X> T_29_18.lc_trk_g1_6
 (32 7)  (1542 295)  (1542 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1545 295)  (1545 295)  routing T_29_18.lc_trk_g0_3 <X> T_29_18.input_2_3
 (44 8)  (1554 296)  (1554 296)  LC_4 Logic Functioning bit
 (32 9)  (1542 297)  (1542 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1543 297)  (1543 297)  routing T_29_18.lc_trk_g3_3 <X> T_29_18.input_2_4
 (34 9)  (1544 297)  (1544 297)  routing T_29_18.lc_trk_g3_3 <X> T_29_18.input_2_4
 (35 9)  (1545 297)  (1545 297)  routing T_29_18.lc_trk_g3_3 <X> T_29_18.input_2_4
 (35 10)  (1545 298)  (1545 298)  routing T_29_18.lc_trk_g1_6 <X> T_29_18.input_2_5
 (44 10)  (1554 298)  (1554 298)  LC_5 Logic Functioning bit
 (32 11)  (1542 299)  (1542 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1544 299)  (1544 299)  routing T_29_18.lc_trk_g1_6 <X> T_29_18.input_2_5
 (35 11)  (1545 299)  (1545 299)  routing T_29_18.lc_trk_g1_6 <X> T_29_18.input_2_5
 (22 12)  (1532 300)  (1532 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1533 300)  (1533 300)  routing T_29_18.sp12_v_b_11 <X> T_29_18.lc_trk_g3_3
 (31 12)  (1541 300)  (1541 300)  routing T_29_18.lc_trk_g0_7 <X> T_29_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1542 300)  (1542 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1545 300)  (1545 300)  routing T_29_18.lc_trk_g0_6 <X> T_29_18.input_2_6
 (40 12)  (1550 300)  (1550 300)  LC_6 Logic Functioning bit
 (41 12)  (1551 300)  (1551 300)  LC_6 Logic Functioning bit
 (42 12)  (1552 300)  (1552 300)  LC_6 Logic Functioning bit
 (43 12)  (1553 300)  (1553 300)  LC_6 Logic Functioning bit
 (44 12)  (1554 300)  (1554 300)  LC_6 Logic Functioning bit
 (31 13)  (1541 301)  (1541 301)  routing T_29_18.lc_trk_g0_7 <X> T_29_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1542 301)  (1542 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1545 301)  (1545 301)  routing T_29_18.lc_trk_g0_6 <X> T_29_18.input_2_6
 (40 13)  (1550 301)  (1550 301)  LC_6 Logic Functioning bit
 (41 13)  (1551 301)  (1551 301)  LC_6 Logic Functioning bit
 (42 13)  (1552 301)  (1552 301)  LC_6 Logic Functioning bit
 (43 13)  (1553 301)  (1553 301)  LC_6 Logic Functioning bit
 (32 14)  (1542 302)  (1542 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1546 302)  (1546 302)  LC_7 Logic Functioning bit
 (37 14)  (1547 302)  (1547 302)  LC_7 Logic Functioning bit
 (38 14)  (1548 302)  (1548 302)  LC_7 Logic Functioning bit
 (39 14)  (1549 302)  (1549 302)  LC_7 Logic Functioning bit
 (53 14)  (1563 302)  (1563 302)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (36 15)  (1546 303)  (1546 303)  LC_7 Logic Functioning bit
 (37 15)  (1547 303)  (1547 303)  LC_7 Logic Functioning bit
 (38 15)  (1548 303)  (1548 303)  LC_7 Logic Functioning bit
 (39 15)  (1549 303)  (1549 303)  LC_7 Logic Functioning bit
 (48 15)  (1558 303)  (1558 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_30_18

 (27 0)  (1591 288)  (1591 288)  routing T_30_18.lc_trk_g1_0 <X> T_30_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1593 288)  (1593 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1596 288)  (1596 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (1601 288)  (1601 288)  LC_0 Logic Functioning bit
 (39 0)  (1603 288)  (1603 288)  LC_0 Logic Functioning bit
 (41 0)  (1605 288)  (1605 288)  LC_0 Logic Functioning bit
 (43 0)  (1607 288)  (1607 288)  LC_0 Logic Functioning bit
 (45 0)  (1609 288)  (1609 288)  LC_0 Logic Functioning bit
 (37 1)  (1601 289)  (1601 289)  LC_0 Logic Functioning bit
 (39 1)  (1603 289)  (1603 289)  LC_0 Logic Functioning bit
 (41 1)  (1605 289)  (1605 289)  LC_0 Logic Functioning bit
 (43 1)  (1607 289)  (1607 289)  LC_0 Logic Functioning bit
 (49 1)  (1613 289)  (1613 289)  Carry_In_Mux bit 

 (0 2)  (1564 290)  (1564 290)  routing T_30_18.glb_netwk_6 <X> T_30_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 290)  (1565 290)  routing T_30_18.glb_netwk_6 <X> T_30_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 290)  (1566 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (1578 292)  (1578 292)  routing T_30_18.wire_logic_cluster/lc_0/out <X> T_30_18.lc_trk_g1_0
 (17 5)  (1581 293)  (1581 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (1 14)  (1565 302)  (1565 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1564 303)  (1564 303)  routing T_30_18.glb_netwk_2 <X> T_30_18.wire_logic_cluster/lc_7/s_r


LogicTile_26_17

 (36 0)  (1384 272)  (1384 272)  LC_0 Logic Functioning bit
 (37 0)  (1385 272)  (1385 272)  LC_0 Logic Functioning bit
 (38 0)  (1386 272)  (1386 272)  LC_0 Logic Functioning bit
 (39 0)  (1387 272)  (1387 272)  LC_0 Logic Functioning bit
 (40 0)  (1388 272)  (1388 272)  LC_0 Logic Functioning bit
 (41 0)  (1389 272)  (1389 272)  LC_0 Logic Functioning bit
 (42 0)  (1390 272)  (1390 272)  LC_0 Logic Functioning bit
 (43 0)  (1391 272)  (1391 272)  LC_0 Logic Functioning bit
 (52 0)  (1400 272)  (1400 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (1384 273)  (1384 273)  LC_0 Logic Functioning bit
 (37 1)  (1385 273)  (1385 273)  LC_0 Logic Functioning bit
 (38 1)  (1386 273)  (1386 273)  LC_0 Logic Functioning bit
 (39 1)  (1387 273)  (1387 273)  LC_0 Logic Functioning bit
 (40 1)  (1388 273)  (1388 273)  LC_0 Logic Functioning bit
 (41 1)  (1389 273)  (1389 273)  LC_0 Logic Functioning bit
 (42 1)  (1390 273)  (1390 273)  LC_0 Logic Functioning bit
 (43 1)  (1391 273)  (1391 273)  LC_0 Logic Functioning bit
 (51 1)  (1399 273)  (1399 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (12 8)  (1360 280)  (1360 280)  routing T_26_17.sp4_v_t_45 <X> T_26_17.sp4_h_r_8


LogicTile_27_17

 (17 0)  (1419 272)  (1419 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1420 272)  (1420 272)  routing T_27_17.wire_logic_cluster/lc_1/out <X> T_27_17.lc_trk_g0_1
 (21 0)  (1423 272)  (1423 272)  routing T_27_17.wire_logic_cluster/lc_3/out <X> T_27_17.lc_trk_g0_3
 (22 0)  (1424 272)  (1424 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1429 272)  (1429 272)  routing T_27_17.lc_trk_g3_0 <X> T_27_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1430 272)  (1430 272)  routing T_27_17.lc_trk_g3_0 <X> T_27_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1431 272)  (1431 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1434 272)  (1434 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (1442 272)  (1442 272)  LC_0 Logic Functioning bit
 (22 1)  (1424 273)  (1424 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1426 273)  (1426 273)  routing T_27_17.bot_op_2 <X> T_27_17.lc_trk_g0_2
 (27 1)  (1429 273)  (1429 273)  routing T_27_17.lc_trk_g1_1 <X> T_27_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1431 273)  (1431 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1433 273)  (1433 273)  routing T_27_17.lc_trk_g0_3 <X> T_27_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1434 273)  (1434 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1435 273)  (1435 273)  routing T_27_17.lc_trk_g2_2 <X> T_27_17.input_2_0
 (35 1)  (1437 273)  (1437 273)  routing T_27_17.lc_trk_g2_2 <X> T_27_17.input_2_0
 (0 2)  (1402 274)  (1402 274)  routing T_27_17.glb_netwk_6 <X> T_27_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1403 274)  (1403 274)  routing T_27_17.glb_netwk_6 <X> T_27_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 274)  (1404 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1417 274)  (1417 274)  routing T_27_17.sp4_h_r_21 <X> T_27_17.lc_trk_g0_5
 (16 2)  (1418 274)  (1418 274)  routing T_27_17.sp4_h_r_21 <X> T_27_17.lc_trk_g0_5
 (17 2)  (1419 274)  (1419 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1420 274)  (1420 274)  routing T_27_17.sp4_h_r_21 <X> T_27_17.lc_trk_g0_5
 (27 2)  (1429 274)  (1429 274)  routing T_27_17.lc_trk_g3_1 <X> T_27_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1430 274)  (1430 274)  routing T_27_17.lc_trk_g3_1 <X> T_27_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1431 274)  (1431 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1433 274)  (1433 274)  routing T_27_17.lc_trk_g2_4 <X> T_27_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1434 274)  (1434 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1435 274)  (1435 274)  routing T_27_17.lc_trk_g2_4 <X> T_27_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1438 274)  (1438 274)  LC_1 Logic Functioning bit
 (37 2)  (1439 274)  (1439 274)  LC_1 Logic Functioning bit
 (38 2)  (1440 274)  (1440 274)  LC_1 Logic Functioning bit
 (39 2)  (1441 274)  (1441 274)  LC_1 Logic Functioning bit
 (41 2)  (1443 274)  (1443 274)  LC_1 Logic Functioning bit
 (43 2)  (1445 274)  (1445 274)  LC_1 Logic Functioning bit
 (45 2)  (1447 274)  (1447 274)  LC_1 Logic Functioning bit
 (18 3)  (1420 275)  (1420 275)  routing T_27_17.sp4_h_r_21 <X> T_27_17.lc_trk_g0_5
 (22 3)  (1424 275)  (1424 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1426 275)  (1426 275)  routing T_27_17.top_op_6 <X> T_27_17.lc_trk_g0_6
 (25 3)  (1427 275)  (1427 275)  routing T_27_17.top_op_6 <X> T_27_17.lc_trk_g0_6
 (29 3)  (1431 275)  (1431 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (40 3)  (1442 275)  (1442 275)  LC_1 Logic Functioning bit
 (42 3)  (1444 275)  (1444 275)  LC_1 Logic Functioning bit
 (17 4)  (1419 276)  (1419 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1420 276)  (1420 276)  routing T_27_17.wire_logic_cluster/lc_1/out <X> T_27_17.lc_trk_g1_1
 (26 4)  (1428 276)  (1428 276)  routing T_27_17.lc_trk_g2_4 <X> T_27_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1429 276)  (1429 276)  routing T_27_17.lc_trk_g3_2 <X> T_27_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1430 276)  (1430 276)  routing T_27_17.lc_trk_g3_2 <X> T_27_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 276)  (1431 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (36 4)  (1438 276)  (1438 276)  LC_2 Logic Functioning bit
 (37 4)  (1439 276)  (1439 276)  LC_2 Logic Functioning bit
 (42 4)  (1444 276)  (1444 276)  LC_2 Logic Functioning bit
 (43 4)  (1445 276)  (1445 276)  LC_2 Logic Functioning bit
 (45 4)  (1447 276)  (1447 276)  LC_2 Logic Functioning bit
 (5 5)  (1407 277)  (1407 277)  routing T_27_17.sp4_h_r_3 <X> T_27_17.sp4_v_b_3
 (28 5)  (1430 277)  (1430 277)  routing T_27_17.lc_trk_g2_4 <X> T_27_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1431 277)  (1431 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1432 277)  (1432 277)  routing T_27_17.lc_trk_g3_2 <X> T_27_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (1434 277)  (1434 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1435 277)  (1435 277)  routing T_27_17.lc_trk_g2_2 <X> T_27_17.input_2_2
 (35 5)  (1437 277)  (1437 277)  routing T_27_17.lc_trk_g2_2 <X> T_27_17.input_2_2
 (36 5)  (1438 277)  (1438 277)  LC_2 Logic Functioning bit
 (39 5)  (1441 277)  (1441 277)  LC_2 Logic Functioning bit
 (40 5)  (1442 277)  (1442 277)  LC_2 Logic Functioning bit
 (43 5)  (1445 277)  (1445 277)  LC_2 Logic Functioning bit
 (4 6)  (1406 278)  (1406 278)  routing T_27_17.sp4_h_r_3 <X> T_27_17.sp4_v_t_38
 (25 6)  (1427 278)  (1427 278)  routing T_27_17.wire_logic_cluster/lc_6/out <X> T_27_17.lc_trk_g1_6
 (27 6)  (1429 278)  (1429 278)  routing T_27_17.lc_trk_g3_3 <X> T_27_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1430 278)  (1430 278)  routing T_27_17.lc_trk_g3_3 <X> T_27_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1431 278)  (1431 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1433 278)  (1433 278)  routing T_27_17.lc_trk_g2_4 <X> T_27_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1434 278)  (1434 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1435 278)  (1435 278)  routing T_27_17.lc_trk_g2_4 <X> T_27_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1438 278)  (1438 278)  LC_3 Logic Functioning bit
 (37 6)  (1439 278)  (1439 278)  LC_3 Logic Functioning bit
 (38 6)  (1440 278)  (1440 278)  LC_3 Logic Functioning bit
 (39 6)  (1441 278)  (1441 278)  LC_3 Logic Functioning bit
 (41 6)  (1443 278)  (1443 278)  LC_3 Logic Functioning bit
 (43 6)  (1445 278)  (1445 278)  LC_3 Logic Functioning bit
 (45 6)  (1447 278)  (1447 278)  LC_3 Logic Functioning bit
 (5 7)  (1407 279)  (1407 279)  routing T_27_17.sp4_h_r_3 <X> T_27_17.sp4_v_t_38
 (22 7)  (1424 279)  (1424 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1428 279)  (1428 279)  routing T_27_17.lc_trk_g0_3 <X> T_27_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1431 279)  (1431 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1432 279)  (1432 279)  routing T_27_17.lc_trk_g3_3 <X> T_27_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (1442 279)  (1442 279)  LC_3 Logic Functioning bit
 (42 7)  (1444 279)  (1444 279)  LC_3 Logic Functioning bit
 (25 8)  (1427 280)  (1427 280)  routing T_27_17.wire_logic_cluster/lc_2/out <X> T_27_17.lc_trk_g2_2
 (27 8)  (1429 280)  (1429 280)  routing T_27_17.lc_trk_g3_4 <X> T_27_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1430 280)  (1430 280)  routing T_27_17.lc_trk_g3_4 <X> T_27_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1431 280)  (1431 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1432 280)  (1432 280)  routing T_27_17.lc_trk_g3_4 <X> T_27_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1433 280)  (1433 280)  routing T_27_17.lc_trk_g2_5 <X> T_27_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1434 280)  (1434 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1435 280)  (1435 280)  routing T_27_17.lc_trk_g2_5 <X> T_27_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1437 280)  (1437 280)  routing T_27_17.lc_trk_g2_4 <X> T_27_17.input_2_4
 (36 8)  (1438 280)  (1438 280)  LC_4 Logic Functioning bit
 (38 8)  (1440 280)  (1440 280)  LC_4 Logic Functioning bit
 (41 8)  (1443 280)  (1443 280)  LC_4 Logic Functioning bit
 (42 8)  (1444 280)  (1444 280)  LC_4 Logic Functioning bit
 (45 8)  (1447 280)  (1447 280)  LC_4 Logic Functioning bit
 (51 8)  (1453 280)  (1453 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1424 281)  (1424 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (32 9)  (1434 281)  (1434 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1435 281)  (1435 281)  routing T_27_17.lc_trk_g2_4 <X> T_27_17.input_2_4
 (36 9)  (1438 281)  (1438 281)  LC_4 Logic Functioning bit
 (38 9)  (1440 281)  (1440 281)  LC_4 Logic Functioning bit
 (41 9)  (1443 281)  (1443 281)  LC_4 Logic Functioning bit
 (42 9)  (1444 281)  (1444 281)  LC_4 Logic Functioning bit
 (15 10)  (1417 282)  (1417 282)  routing T_27_17.sp4_v_t_32 <X> T_27_17.lc_trk_g2_5
 (16 10)  (1418 282)  (1418 282)  routing T_27_17.sp4_v_t_32 <X> T_27_17.lc_trk_g2_5
 (17 10)  (1419 282)  (1419 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (1428 282)  (1428 282)  routing T_27_17.lc_trk_g1_6 <X> T_27_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (1431 282)  (1431 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1432 282)  (1432 282)  routing T_27_17.lc_trk_g0_6 <X> T_27_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1434 282)  (1434 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (1437 282)  (1437 282)  routing T_27_17.lc_trk_g3_4 <X> T_27_17.input_2_5
 (40 10)  (1442 282)  (1442 282)  LC_5 Logic Functioning bit
 (14 11)  (1416 283)  (1416 283)  routing T_27_17.sp4_r_v_b_36 <X> T_27_17.lc_trk_g2_4
 (17 11)  (1419 283)  (1419 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (1428 283)  (1428 283)  routing T_27_17.lc_trk_g1_6 <X> T_27_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1429 283)  (1429 283)  routing T_27_17.lc_trk_g1_6 <X> T_27_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1431 283)  (1431 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1432 283)  (1432 283)  routing T_27_17.lc_trk_g0_6 <X> T_27_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1433 283)  (1433 283)  routing T_27_17.lc_trk_g0_2 <X> T_27_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1434 283)  (1434 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1435 283)  (1435 283)  routing T_27_17.lc_trk_g3_4 <X> T_27_17.input_2_5
 (34 11)  (1436 283)  (1436 283)  routing T_27_17.lc_trk_g3_4 <X> T_27_17.input_2_5
 (15 12)  (1417 284)  (1417 284)  routing T_27_17.tnl_op_1 <X> T_27_17.lc_trk_g3_1
 (17 12)  (1419 284)  (1419 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (1424 284)  (1424 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1426 284)  (1426 284)  routing T_27_17.tnl_op_3 <X> T_27_17.lc_trk_g3_3
 (27 12)  (1429 284)  (1429 284)  routing T_27_17.lc_trk_g1_6 <X> T_27_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1431 284)  (1431 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1432 284)  (1432 284)  routing T_27_17.lc_trk_g1_6 <X> T_27_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1433 284)  (1433 284)  routing T_27_17.lc_trk_g0_5 <X> T_27_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1434 284)  (1434 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (1437 284)  (1437 284)  routing T_27_17.lc_trk_g2_4 <X> T_27_17.input_2_6
 (36 12)  (1438 284)  (1438 284)  LC_6 Logic Functioning bit
 (38 12)  (1440 284)  (1440 284)  LC_6 Logic Functioning bit
 (41 12)  (1443 284)  (1443 284)  LC_6 Logic Functioning bit
 (42 12)  (1444 284)  (1444 284)  LC_6 Logic Functioning bit
 (45 12)  (1447 284)  (1447 284)  LC_6 Logic Functioning bit
 (51 12)  (1453 284)  (1453 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (1416 285)  (1416 285)  routing T_27_17.tnl_op_0 <X> T_27_17.lc_trk_g3_0
 (15 13)  (1417 285)  (1417 285)  routing T_27_17.tnl_op_0 <X> T_27_17.lc_trk_g3_0
 (17 13)  (1419 285)  (1419 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (1420 285)  (1420 285)  routing T_27_17.tnl_op_1 <X> T_27_17.lc_trk_g3_1
 (21 13)  (1423 285)  (1423 285)  routing T_27_17.tnl_op_3 <X> T_27_17.lc_trk_g3_3
 (22 13)  (1424 285)  (1424 285)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1426 285)  (1426 285)  routing T_27_17.tnl_op_2 <X> T_27_17.lc_trk_g3_2
 (25 13)  (1427 285)  (1427 285)  routing T_27_17.tnl_op_2 <X> T_27_17.lc_trk_g3_2
 (30 13)  (1432 285)  (1432 285)  routing T_27_17.lc_trk_g1_6 <X> T_27_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (1434 285)  (1434 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1435 285)  (1435 285)  routing T_27_17.lc_trk_g2_4 <X> T_27_17.input_2_6
 (36 13)  (1438 285)  (1438 285)  LC_6 Logic Functioning bit
 (38 13)  (1440 285)  (1440 285)  LC_6 Logic Functioning bit
 (41 13)  (1443 285)  (1443 285)  LC_6 Logic Functioning bit
 (42 13)  (1444 285)  (1444 285)  LC_6 Logic Functioning bit
 (0 14)  (1402 286)  (1402 286)  routing T_27_17.glb_netwk_4 <X> T_27_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 286)  (1403 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1416 286)  (1416 286)  routing T_27_17.wire_logic_cluster/lc_4/out <X> T_27_17.lc_trk_g3_4
 (17 15)  (1419 287)  (1419 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_28_17

 (14 0)  (1470 272)  (1470 272)  routing T_28_17.lft_op_0 <X> T_28_17.lc_trk_g0_0
 (44 0)  (1500 272)  (1500 272)  LC_0 Logic Functioning bit
 (15 1)  (1471 273)  (1471 273)  routing T_28_17.lft_op_0 <X> T_28_17.lc_trk_g0_0
 (17 1)  (1473 273)  (1473 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (32 1)  (1488 273)  (1488 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (50 1)  (1506 273)  (1506 273)  Carry_In_Mux bit 

 (15 2)  (1471 274)  (1471 274)  routing T_28_17.lft_op_5 <X> T_28_17.lc_trk_g0_5
 (17 2)  (1473 274)  (1473 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1474 274)  (1474 274)  routing T_28_17.lft_op_5 <X> T_28_17.lc_trk_g0_5
 (25 2)  (1481 274)  (1481 274)  routing T_28_17.wire_logic_cluster/lc_6/out <X> T_28_17.lc_trk_g0_6
 (28 2)  (1484 274)  (1484 274)  routing T_28_17.lc_trk_g2_0 <X> T_28_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 274)  (1485 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (44 2)  (1500 274)  (1500 274)  LC_1 Logic Functioning bit
 (22 3)  (1478 275)  (1478 275)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 4)  (1485 276)  (1485 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1486 276)  (1486 276)  routing T_28_17.lc_trk_g0_5 <X> T_28_17.wire_logic_cluster/lc_2/in_1
 (44 4)  (1500 276)  (1500 276)  LC_2 Logic Functioning bit
 (14 5)  (1470 277)  (1470 277)  routing T_28_17.top_op_0 <X> T_28_17.lc_trk_g1_0
 (15 5)  (1471 277)  (1471 277)  routing T_28_17.top_op_0 <X> T_28_17.lc_trk_g1_0
 (17 5)  (1473 277)  (1473 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 6)  (1471 278)  (1471 278)  routing T_28_17.top_op_5 <X> T_28_17.lc_trk_g1_5
 (17 6)  (1473 278)  (1473 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (44 6)  (1500 278)  (1500 278)  LC_3 Logic Functioning bit
 (18 7)  (1474 279)  (1474 279)  routing T_28_17.top_op_5 <X> T_28_17.lc_trk_g1_5
 (32 7)  (1488 279)  (1488 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1490 279)  (1490 279)  routing T_28_17.lc_trk_g1_0 <X> T_28_17.input_2_3
 (35 8)  (1491 280)  (1491 280)  routing T_28_17.lc_trk_g1_5 <X> T_28_17.input_2_4
 (44 8)  (1500 280)  (1500 280)  LC_4 Logic Functioning bit
 (14 9)  (1470 281)  (1470 281)  routing T_28_17.tnl_op_0 <X> T_28_17.lc_trk_g2_0
 (15 9)  (1471 281)  (1471 281)  routing T_28_17.tnl_op_0 <X> T_28_17.lc_trk_g2_0
 (17 9)  (1473 281)  (1473 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (32 9)  (1488 281)  (1488 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1490 281)  (1490 281)  routing T_28_17.lc_trk_g1_5 <X> T_28_17.input_2_4
 (15 10)  (1471 282)  (1471 282)  routing T_28_17.tnl_op_5 <X> T_28_17.lc_trk_g2_5
 (17 10)  (1473 282)  (1473 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (44 10)  (1500 282)  (1500 282)  LC_5 Logic Functioning bit
 (18 11)  (1474 283)  (1474 283)  routing T_28_17.tnl_op_5 <X> T_28_17.lc_trk_g2_5
 (32 11)  (1488 283)  (1488 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1489 283)  (1489 283)  routing T_28_17.lc_trk_g3_0 <X> T_28_17.input_2_5
 (34 11)  (1490 283)  (1490 283)  routing T_28_17.lc_trk_g3_0 <X> T_28_17.input_2_5
 (31 12)  (1487 284)  (1487 284)  routing T_28_17.lc_trk_g2_5 <X> T_28_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1488 284)  (1488 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 284)  (1489 284)  routing T_28_17.lc_trk_g2_5 <X> T_28_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1491 284)  (1491 284)  routing T_28_17.lc_trk_g0_6 <X> T_28_17.input_2_6
 (40 12)  (1496 284)  (1496 284)  LC_6 Logic Functioning bit
 (41 12)  (1497 284)  (1497 284)  LC_6 Logic Functioning bit
 (42 12)  (1498 284)  (1498 284)  LC_6 Logic Functioning bit
 (43 12)  (1499 284)  (1499 284)  LC_6 Logic Functioning bit
 (44 12)  (1500 284)  (1500 284)  LC_6 Logic Functioning bit
 (15 13)  (1471 285)  (1471 285)  routing T_28_17.sp4_v_t_29 <X> T_28_17.lc_trk_g3_0
 (16 13)  (1472 285)  (1472 285)  routing T_28_17.sp4_v_t_29 <X> T_28_17.lc_trk_g3_0
 (17 13)  (1473 285)  (1473 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (32 13)  (1488 285)  (1488 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1491 285)  (1491 285)  routing T_28_17.lc_trk_g0_6 <X> T_28_17.input_2_6
 (40 13)  (1496 285)  (1496 285)  LC_6 Logic Functioning bit
 (41 13)  (1497 285)  (1497 285)  LC_6 Logic Functioning bit
 (42 13)  (1498 285)  (1498 285)  LC_6 Logic Functioning bit
 (43 13)  (1499 285)  (1499 285)  LC_6 Logic Functioning bit
 (32 14)  (1488 286)  (1488 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 286)  (1492 286)  LC_7 Logic Functioning bit
 (37 14)  (1493 286)  (1493 286)  LC_7 Logic Functioning bit
 (38 14)  (1494 286)  (1494 286)  LC_7 Logic Functioning bit
 (39 14)  (1495 286)  (1495 286)  LC_7 Logic Functioning bit
 (46 14)  (1502 286)  (1502 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (1507 286)  (1507 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (1508 286)  (1508 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (36 15)  (1492 287)  (1492 287)  LC_7 Logic Functioning bit
 (37 15)  (1493 287)  (1493 287)  LC_7 Logic Functioning bit
 (38 15)  (1494 287)  (1494 287)  LC_7 Logic Functioning bit
 (39 15)  (1495 287)  (1495 287)  LC_7 Logic Functioning bit
 (46 15)  (1502 287)  (1502 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (1509 287)  (1509 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_29_17

 (5 0)  (1515 272)  (1515 272)  routing T_29_17.sp4_v_b_6 <X> T_29_17.sp4_h_r_0
 (26 0)  (1536 272)  (1536 272)  routing T_29_17.lc_trk_g1_5 <X> T_29_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1537 272)  (1537 272)  routing T_29_17.lc_trk_g3_2 <X> T_29_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1538 272)  (1538 272)  routing T_29_17.lc_trk_g3_2 <X> T_29_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1539 272)  (1539 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1542 272)  (1542 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1543 272)  (1543 272)  routing T_29_17.lc_trk_g2_3 <X> T_29_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1546 272)  (1546 272)  LC_0 Logic Functioning bit
 (37 0)  (1547 272)  (1547 272)  LC_0 Logic Functioning bit
 (39 0)  (1549 272)  (1549 272)  LC_0 Logic Functioning bit
 (4 1)  (1514 273)  (1514 273)  routing T_29_17.sp4_v_b_6 <X> T_29_17.sp4_h_r_0
 (6 1)  (1516 273)  (1516 273)  routing T_29_17.sp4_v_b_6 <X> T_29_17.sp4_h_r_0
 (14 1)  (1524 273)  (1524 273)  routing T_29_17.sp4_h_r_0 <X> T_29_17.lc_trk_g0_0
 (15 1)  (1525 273)  (1525 273)  routing T_29_17.sp4_h_r_0 <X> T_29_17.lc_trk_g0_0
 (16 1)  (1526 273)  (1526 273)  routing T_29_17.sp4_h_r_0 <X> T_29_17.lc_trk_g0_0
 (17 1)  (1527 273)  (1527 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (27 1)  (1537 273)  (1537 273)  routing T_29_17.lc_trk_g1_5 <X> T_29_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1539 273)  (1539 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1540 273)  (1540 273)  routing T_29_17.lc_trk_g3_2 <X> T_29_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1541 273)  (1541 273)  routing T_29_17.lc_trk_g2_3 <X> T_29_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1542 273)  (1542 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1546 273)  (1546 273)  LC_0 Logic Functioning bit
 (38 1)  (1548 273)  (1548 273)  LC_0 Logic Functioning bit
 (14 2)  (1524 274)  (1524 274)  routing T_29_17.bnr_op_4 <X> T_29_17.lc_trk_g0_4
 (17 2)  (1527 274)  (1527 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1528 274)  (1528 274)  routing T_29_17.bnr_op_5 <X> T_29_17.lc_trk_g0_5
 (21 2)  (1531 274)  (1531 274)  routing T_29_17.bnr_op_7 <X> T_29_17.lc_trk_g0_7
 (22 2)  (1532 274)  (1532 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (28 2)  (1538 274)  (1538 274)  routing T_29_17.lc_trk_g2_2 <X> T_29_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1539 274)  (1539 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1542 274)  (1542 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1543 274)  (1543 274)  routing T_29_17.lc_trk_g3_3 <X> T_29_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1544 274)  (1544 274)  routing T_29_17.lc_trk_g3_3 <X> T_29_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (1545 274)  (1545 274)  routing T_29_17.lc_trk_g1_6 <X> T_29_17.input_2_1
 (36 2)  (1546 274)  (1546 274)  LC_1 Logic Functioning bit
 (14 3)  (1524 275)  (1524 275)  routing T_29_17.bnr_op_4 <X> T_29_17.lc_trk_g0_4
 (17 3)  (1527 275)  (1527 275)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (1528 275)  (1528 275)  routing T_29_17.bnr_op_5 <X> T_29_17.lc_trk_g0_5
 (21 3)  (1531 275)  (1531 275)  routing T_29_17.bnr_op_7 <X> T_29_17.lc_trk_g0_7
 (27 3)  (1537 275)  (1537 275)  routing T_29_17.lc_trk_g3_0 <X> T_29_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1538 275)  (1538 275)  routing T_29_17.lc_trk_g3_0 <X> T_29_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1539 275)  (1539 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1540 275)  (1540 275)  routing T_29_17.lc_trk_g2_2 <X> T_29_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1541 275)  (1541 275)  routing T_29_17.lc_trk_g3_3 <X> T_29_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1542 275)  (1542 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1544 275)  (1544 275)  routing T_29_17.lc_trk_g1_6 <X> T_29_17.input_2_1
 (35 3)  (1545 275)  (1545 275)  routing T_29_17.lc_trk_g1_6 <X> T_29_17.input_2_1
 (17 4)  (1527 276)  (1527 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1528 276)  (1528 276)  routing T_29_17.bnr_op_1 <X> T_29_17.lc_trk_g1_1
 (21 4)  (1531 276)  (1531 276)  routing T_29_17.bnr_op_3 <X> T_29_17.lc_trk_g1_3
 (22 4)  (1532 276)  (1532 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (1535 276)  (1535 276)  routing T_29_17.bnr_op_2 <X> T_29_17.lc_trk_g1_2
 (26 4)  (1536 276)  (1536 276)  routing T_29_17.lc_trk_g2_4 <X> T_29_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (1542 276)  (1542 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1543 276)  (1543 276)  routing T_29_17.lc_trk_g2_3 <X> T_29_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (1545 276)  (1545 276)  routing T_29_17.lc_trk_g1_5 <X> T_29_17.input_2_2
 (36 4)  (1546 276)  (1546 276)  LC_2 Logic Functioning bit
 (38 4)  (1548 276)  (1548 276)  LC_2 Logic Functioning bit
 (39 4)  (1549 276)  (1549 276)  LC_2 Logic Functioning bit
 (41 4)  (1551 276)  (1551 276)  LC_2 Logic Functioning bit
 (43 4)  (1553 276)  (1553 276)  LC_2 Logic Functioning bit
 (18 5)  (1528 277)  (1528 277)  routing T_29_17.bnr_op_1 <X> T_29_17.lc_trk_g1_1
 (21 5)  (1531 277)  (1531 277)  routing T_29_17.bnr_op_3 <X> T_29_17.lc_trk_g1_3
 (22 5)  (1532 277)  (1532 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1535 277)  (1535 277)  routing T_29_17.bnr_op_2 <X> T_29_17.lc_trk_g1_2
 (28 5)  (1538 277)  (1538 277)  routing T_29_17.lc_trk_g2_4 <X> T_29_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1539 277)  (1539 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1541 277)  (1541 277)  routing T_29_17.lc_trk_g2_3 <X> T_29_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1542 277)  (1542 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1544 277)  (1544 277)  routing T_29_17.lc_trk_g1_5 <X> T_29_17.input_2_2
 (37 5)  (1547 277)  (1547 277)  LC_2 Logic Functioning bit
 (38 5)  (1548 277)  (1548 277)  LC_2 Logic Functioning bit
 (39 5)  (1549 277)  (1549 277)  LC_2 Logic Functioning bit
 (40 5)  (1550 277)  (1550 277)  LC_2 Logic Functioning bit
 (42 5)  (1552 277)  (1552 277)  LC_2 Logic Functioning bit
 (48 5)  (1558 277)  (1558 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (16 6)  (1526 278)  (1526 278)  routing T_29_17.sp4_v_b_13 <X> T_29_17.lc_trk_g1_5
 (17 6)  (1527 278)  (1527 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1528 278)  (1528 278)  routing T_29_17.sp4_v_b_13 <X> T_29_17.lc_trk_g1_5
 (25 6)  (1535 278)  (1535 278)  routing T_29_17.bnr_op_6 <X> T_29_17.lc_trk_g1_6
 (26 6)  (1536 278)  (1536 278)  routing T_29_17.lc_trk_g0_5 <X> T_29_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1537 278)  (1537 278)  routing T_29_17.lc_trk_g1_3 <X> T_29_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1539 278)  (1539 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1541 278)  (1541 278)  routing T_29_17.lc_trk_g0_4 <X> T_29_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1542 278)  (1542 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (1545 278)  (1545 278)  routing T_29_17.lc_trk_g3_4 <X> T_29_17.input_2_3
 (36 6)  (1546 278)  (1546 278)  LC_3 Logic Functioning bit
 (18 7)  (1528 279)  (1528 279)  routing T_29_17.sp4_v_b_13 <X> T_29_17.lc_trk_g1_5
 (22 7)  (1532 279)  (1532 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1535 279)  (1535 279)  routing T_29_17.bnr_op_6 <X> T_29_17.lc_trk_g1_6
 (29 7)  (1539 279)  (1539 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1540 279)  (1540 279)  routing T_29_17.lc_trk_g1_3 <X> T_29_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (1542 279)  (1542 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1543 279)  (1543 279)  routing T_29_17.lc_trk_g3_4 <X> T_29_17.input_2_3
 (34 7)  (1544 279)  (1544 279)  routing T_29_17.lc_trk_g3_4 <X> T_29_17.input_2_3
 (22 8)  (1532 280)  (1532 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1533 280)  (1533 280)  routing T_29_17.sp4_h_r_27 <X> T_29_17.lc_trk_g2_3
 (24 8)  (1534 280)  (1534 280)  routing T_29_17.sp4_h_r_27 <X> T_29_17.lc_trk_g2_3
 (25 8)  (1535 280)  (1535 280)  routing T_29_17.rgt_op_2 <X> T_29_17.lc_trk_g2_2
 (28 8)  (1538 280)  (1538 280)  routing T_29_17.lc_trk_g2_3 <X> T_29_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1539 280)  (1539 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1542 280)  (1542 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1543 280)  (1543 280)  routing T_29_17.lc_trk_g3_2 <X> T_29_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1544 280)  (1544 280)  routing T_29_17.lc_trk_g3_2 <X> T_29_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1545 280)  (1545 280)  routing T_29_17.lc_trk_g1_5 <X> T_29_17.input_2_4
 (36 8)  (1546 280)  (1546 280)  LC_4 Logic Functioning bit
 (38 8)  (1548 280)  (1548 280)  LC_4 Logic Functioning bit
 (41 8)  (1551 280)  (1551 280)  LC_4 Logic Functioning bit
 (15 9)  (1525 281)  (1525 281)  routing T_29_17.tnr_op_0 <X> T_29_17.lc_trk_g2_0
 (17 9)  (1527 281)  (1527 281)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (1531 281)  (1531 281)  routing T_29_17.sp4_h_r_27 <X> T_29_17.lc_trk_g2_3
 (22 9)  (1532 281)  (1532 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1534 281)  (1534 281)  routing T_29_17.rgt_op_2 <X> T_29_17.lc_trk_g2_2
 (30 9)  (1540 281)  (1540 281)  routing T_29_17.lc_trk_g2_3 <X> T_29_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1541 281)  (1541 281)  routing T_29_17.lc_trk_g3_2 <X> T_29_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1542 281)  (1542 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1544 281)  (1544 281)  routing T_29_17.lc_trk_g1_5 <X> T_29_17.input_2_4
 (36 9)  (1546 281)  (1546 281)  LC_4 Logic Functioning bit
 (38 9)  (1548 281)  (1548 281)  LC_4 Logic Functioning bit
 (41 9)  (1551 281)  (1551 281)  LC_4 Logic Functioning bit
 (52 9)  (1562 281)  (1562 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (1524 282)  (1524 282)  routing T_29_17.sp12_v_t_3 <X> T_29_17.lc_trk_g2_4
 (15 10)  (1525 282)  (1525 282)  routing T_29_17.sp4_h_l_16 <X> T_29_17.lc_trk_g2_5
 (16 10)  (1526 282)  (1526 282)  routing T_29_17.sp4_h_l_16 <X> T_29_17.lc_trk_g2_5
 (17 10)  (1527 282)  (1527 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (31 10)  (1541 282)  (1541 282)  routing T_29_17.lc_trk_g2_4 <X> T_29_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1542 282)  (1542 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1543 282)  (1543 282)  routing T_29_17.lc_trk_g2_4 <X> T_29_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1546 282)  (1546 282)  LC_5 Logic Functioning bit
 (37 10)  (1547 282)  (1547 282)  LC_5 Logic Functioning bit
 (38 10)  (1548 282)  (1548 282)  LC_5 Logic Functioning bit
 (39 10)  (1549 282)  (1549 282)  LC_5 Logic Functioning bit
 (42 10)  (1552 282)  (1552 282)  LC_5 Logic Functioning bit
 (43 10)  (1553 282)  (1553 282)  LC_5 Logic Functioning bit
 (50 10)  (1560 282)  (1560 282)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (1524 283)  (1524 283)  routing T_29_17.sp12_v_t_3 <X> T_29_17.lc_trk_g2_4
 (15 11)  (1525 283)  (1525 283)  routing T_29_17.sp12_v_t_3 <X> T_29_17.lc_trk_g2_4
 (17 11)  (1527 283)  (1527 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (1528 283)  (1528 283)  routing T_29_17.sp4_h_l_16 <X> T_29_17.lc_trk_g2_5
 (36 11)  (1546 283)  (1546 283)  LC_5 Logic Functioning bit
 (37 11)  (1547 283)  (1547 283)  LC_5 Logic Functioning bit
 (38 11)  (1548 283)  (1548 283)  LC_5 Logic Functioning bit
 (39 11)  (1549 283)  (1549 283)  LC_5 Logic Functioning bit
 (42 11)  (1552 283)  (1552 283)  LC_5 Logic Functioning bit
 (43 11)  (1553 283)  (1553 283)  LC_5 Logic Functioning bit
 (46 11)  (1556 283)  (1556 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (1524 284)  (1524 284)  routing T_29_17.rgt_op_0 <X> T_29_17.lc_trk_g3_0
 (15 12)  (1525 284)  (1525 284)  routing T_29_17.rgt_op_1 <X> T_29_17.lc_trk_g3_1
 (17 12)  (1527 284)  (1527 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1528 284)  (1528 284)  routing T_29_17.rgt_op_1 <X> T_29_17.lc_trk_g3_1
 (21 12)  (1531 284)  (1531 284)  routing T_29_17.rgt_op_3 <X> T_29_17.lc_trk_g3_3
 (22 12)  (1532 284)  (1532 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1534 284)  (1534 284)  routing T_29_17.rgt_op_3 <X> T_29_17.lc_trk_g3_3
 (29 12)  (1539 284)  (1539 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1540 284)  (1540 284)  routing T_29_17.lc_trk_g0_7 <X> T_29_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1542 284)  (1542 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1544 284)  (1544 284)  routing T_29_17.lc_trk_g1_2 <X> T_29_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (1550 284)  (1550 284)  LC_6 Logic Functioning bit
 (15 13)  (1525 285)  (1525 285)  routing T_29_17.rgt_op_0 <X> T_29_17.lc_trk_g3_0
 (17 13)  (1527 285)  (1527 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (1532 285)  (1532 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1535 285)  (1535 285)  routing T_29_17.sp4_r_v_b_42 <X> T_29_17.lc_trk_g3_2
 (27 13)  (1537 285)  (1537 285)  routing T_29_17.lc_trk_g3_1 <X> T_29_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1538 285)  (1538 285)  routing T_29_17.lc_trk_g3_1 <X> T_29_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1539 285)  (1539 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1540 285)  (1540 285)  routing T_29_17.lc_trk_g0_7 <X> T_29_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1541 285)  (1541 285)  routing T_29_17.lc_trk_g1_2 <X> T_29_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (1542 285)  (1542 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1544 285)  (1544 285)  routing T_29_17.lc_trk_g1_1 <X> T_29_17.input_2_6
 (15 14)  (1525 286)  (1525 286)  routing T_29_17.rgt_op_5 <X> T_29_17.lc_trk_g3_5
 (17 14)  (1527 286)  (1527 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1528 286)  (1528 286)  routing T_29_17.rgt_op_5 <X> T_29_17.lc_trk_g3_5
 (25 14)  (1535 286)  (1535 286)  routing T_29_17.rgt_op_6 <X> T_29_17.lc_trk_g3_6
 (26 14)  (1536 286)  (1536 286)  routing T_29_17.lc_trk_g2_5 <X> T_29_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (1538 286)  (1538 286)  routing T_29_17.lc_trk_g2_0 <X> T_29_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1539 286)  (1539 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1541 286)  (1541 286)  routing T_29_17.lc_trk_g3_5 <X> T_29_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1542 286)  (1542 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1543 286)  (1543 286)  routing T_29_17.lc_trk_g3_5 <X> T_29_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1544 286)  (1544 286)  routing T_29_17.lc_trk_g3_5 <X> T_29_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1545 286)  (1545 286)  routing T_29_17.lc_trk_g3_6 <X> T_29_17.input_2_7
 (36 14)  (1546 286)  (1546 286)  LC_7 Logic Functioning bit
 (17 15)  (1527 287)  (1527 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1532 287)  (1532 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1534 287)  (1534 287)  routing T_29_17.rgt_op_6 <X> T_29_17.lc_trk_g3_6
 (28 15)  (1538 287)  (1538 287)  routing T_29_17.lc_trk_g2_5 <X> T_29_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1539 287)  (1539 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (1542 287)  (1542 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1543 287)  (1543 287)  routing T_29_17.lc_trk_g3_6 <X> T_29_17.input_2_7
 (34 15)  (1544 287)  (1544 287)  routing T_29_17.lc_trk_g3_6 <X> T_29_17.input_2_7
 (35 15)  (1545 287)  (1545 287)  routing T_29_17.lc_trk_g3_6 <X> T_29_17.input_2_7


LogicTile_30_17

 (27 0)  (1591 272)  (1591 272)  routing T_30_17.lc_trk_g3_0 <X> T_30_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1592 272)  (1592 272)  routing T_30_17.lc_trk_g3_0 <X> T_30_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1593 272)  (1593 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1596 272)  (1596 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1600 272)  (1600 272)  LC_0 Logic Functioning bit
 (37 0)  (1601 272)  (1601 272)  LC_0 Logic Functioning bit
 (38 0)  (1602 272)  (1602 272)  LC_0 Logic Functioning bit
 (39 0)  (1603 272)  (1603 272)  LC_0 Logic Functioning bit
 (44 0)  (1608 272)  (1608 272)  LC_0 Logic Functioning bit
 (45 0)  (1609 272)  (1609 272)  LC_0 Logic Functioning bit
 (40 1)  (1604 273)  (1604 273)  LC_0 Logic Functioning bit
 (41 1)  (1605 273)  (1605 273)  LC_0 Logic Functioning bit
 (42 1)  (1606 273)  (1606 273)  LC_0 Logic Functioning bit
 (43 1)  (1607 273)  (1607 273)  LC_0 Logic Functioning bit
 (49 1)  (1613 273)  (1613 273)  Carry_In_Mux bit 

 (0 2)  (1564 274)  (1564 274)  routing T_30_17.glb_netwk_6 <X> T_30_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 274)  (1565 274)  routing T_30_17.glb_netwk_6 <X> T_30_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 274)  (1566 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1591 274)  (1591 274)  routing T_30_17.lc_trk_g3_1 <X> T_30_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1592 274)  (1592 274)  routing T_30_17.lc_trk_g3_1 <X> T_30_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1593 274)  (1593 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1596 274)  (1596 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1600 274)  (1600 274)  LC_1 Logic Functioning bit
 (37 2)  (1601 274)  (1601 274)  LC_1 Logic Functioning bit
 (38 2)  (1602 274)  (1602 274)  LC_1 Logic Functioning bit
 (39 2)  (1603 274)  (1603 274)  LC_1 Logic Functioning bit
 (44 2)  (1608 274)  (1608 274)  LC_1 Logic Functioning bit
 (45 2)  (1609 274)  (1609 274)  LC_1 Logic Functioning bit
 (40 3)  (1604 275)  (1604 275)  LC_1 Logic Functioning bit
 (41 3)  (1605 275)  (1605 275)  LC_1 Logic Functioning bit
 (42 3)  (1606 275)  (1606 275)  LC_1 Logic Functioning bit
 (43 3)  (1607 275)  (1607 275)  LC_1 Logic Functioning bit
 (21 4)  (1585 276)  (1585 276)  routing T_30_17.wire_logic_cluster/lc_3/out <X> T_30_17.lc_trk_g1_3
 (22 4)  (1586 276)  (1586 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1589 276)  (1589 276)  routing T_30_17.wire_logic_cluster/lc_2/out <X> T_30_17.lc_trk_g1_2
 (27 4)  (1591 276)  (1591 276)  routing T_30_17.lc_trk_g1_2 <X> T_30_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1593 276)  (1593 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1596 276)  (1596 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1600 276)  (1600 276)  LC_2 Logic Functioning bit
 (37 4)  (1601 276)  (1601 276)  LC_2 Logic Functioning bit
 (38 4)  (1602 276)  (1602 276)  LC_2 Logic Functioning bit
 (39 4)  (1603 276)  (1603 276)  LC_2 Logic Functioning bit
 (44 4)  (1608 276)  (1608 276)  LC_2 Logic Functioning bit
 (45 4)  (1609 276)  (1609 276)  LC_2 Logic Functioning bit
 (22 5)  (1586 277)  (1586 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1594 277)  (1594 277)  routing T_30_17.lc_trk_g1_2 <X> T_30_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (1604 277)  (1604 277)  LC_2 Logic Functioning bit
 (41 5)  (1605 277)  (1605 277)  LC_2 Logic Functioning bit
 (42 5)  (1606 277)  (1606 277)  LC_2 Logic Functioning bit
 (43 5)  (1607 277)  (1607 277)  LC_2 Logic Functioning bit
 (17 6)  (1581 278)  (1581 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1582 278)  (1582 278)  routing T_30_17.wire_logic_cluster/lc_5/out <X> T_30_17.lc_trk_g1_5
 (25 6)  (1589 278)  (1589 278)  routing T_30_17.wire_logic_cluster/lc_6/out <X> T_30_17.lc_trk_g1_6
 (27 6)  (1591 278)  (1591 278)  routing T_30_17.lc_trk_g1_3 <X> T_30_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1593 278)  (1593 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1596 278)  (1596 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1600 278)  (1600 278)  LC_3 Logic Functioning bit
 (37 6)  (1601 278)  (1601 278)  LC_3 Logic Functioning bit
 (38 6)  (1602 278)  (1602 278)  LC_3 Logic Functioning bit
 (39 6)  (1603 278)  (1603 278)  LC_3 Logic Functioning bit
 (44 6)  (1608 278)  (1608 278)  LC_3 Logic Functioning bit
 (45 6)  (1609 278)  (1609 278)  LC_3 Logic Functioning bit
 (22 7)  (1586 279)  (1586 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1594 279)  (1594 279)  routing T_30_17.lc_trk_g1_3 <X> T_30_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (1604 279)  (1604 279)  LC_3 Logic Functioning bit
 (41 7)  (1605 279)  (1605 279)  LC_3 Logic Functioning bit
 (42 7)  (1606 279)  (1606 279)  LC_3 Logic Functioning bit
 (43 7)  (1607 279)  (1607 279)  LC_3 Logic Functioning bit
 (27 8)  (1591 280)  (1591 280)  routing T_30_17.lc_trk_g3_4 <X> T_30_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1592 280)  (1592 280)  routing T_30_17.lc_trk_g3_4 <X> T_30_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1593 280)  (1593 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1594 280)  (1594 280)  routing T_30_17.lc_trk_g3_4 <X> T_30_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1596 280)  (1596 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1600 280)  (1600 280)  LC_4 Logic Functioning bit
 (37 8)  (1601 280)  (1601 280)  LC_4 Logic Functioning bit
 (38 8)  (1602 280)  (1602 280)  LC_4 Logic Functioning bit
 (39 8)  (1603 280)  (1603 280)  LC_4 Logic Functioning bit
 (44 8)  (1608 280)  (1608 280)  LC_4 Logic Functioning bit
 (45 8)  (1609 280)  (1609 280)  LC_4 Logic Functioning bit
 (40 9)  (1604 281)  (1604 281)  LC_4 Logic Functioning bit
 (41 9)  (1605 281)  (1605 281)  LC_4 Logic Functioning bit
 (42 9)  (1606 281)  (1606 281)  LC_4 Logic Functioning bit
 (43 9)  (1607 281)  (1607 281)  LC_4 Logic Functioning bit
 (47 9)  (1611 281)  (1611 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (27 10)  (1591 282)  (1591 282)  routing T_30_17.lc_trk_g1_5 <X> T_30_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1593 282)  (1593 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1594 282)  (1594 282)  routing T_30_17.lc_trk_g1_5 <X> T_30_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1596 282)  (1596 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1600 282)  (1600 282)  LC_5 Logic Functioning bit
 (37 10)  (1601 282)  (1601 282)  LC_5 Logic Functioning bit
 (38 10)  (1602 282)  (1602 282)  LC_5 Logic Functioning bit
 (39 10)  (1603 282)  (1603 282)  LC_5 Logic Functioning bit
 (44 10)  (1608 282)  (1608 282)  LC_5 Logic Functioning bit
 (45 10)  (1609 282)  (1609 282)  LC_5 Logic Functioning bit
 (5 11)  (1569 283)  (1569 283)  routing T_30_17.sp4_h_l_43 <X> T_30_17.sp4_v_t_43
 (40 11)  (1604 283)  (1604 283)  LC_5 Logic Functioning bit
 (41 11)  (1605 283)  (1605 283)  LC_5 Logic Functioning bit
 (42 11)  (1606 283)  (1606 283)  LC_5 Logic Functioning bit
 (43 11)  (1607 283)  (1607 283)  LC_5 Logic Functioning bit
 (14 12)  (1578 284)  (1578 284)  routing T_30_17.wire_logic_cluster/lc_0/out <X> T_30_17.lc_trk_g3_0
 (17 12)  (1581 284)  (1581 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1582 284)  (1582 284)  routing T_30_17.wire_logic_cluster/lc_1/out <X> T_30_17.lc_trk_g3_1
 (27 12)  (1591 284)  (1591 284)  routing T_30_17.lc_trk_g1_6 <X> T_30_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1593 284)  (1593 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1594 284)  (1594 284)  routing T_30_17.lc_trk_g1_6 <X> T_30_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1596 284)  (1596 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1600 284)  (1600 284)  LC_6 Logic Functioning bit
 (37 12)  (1601 284)  (1601 284)  LC_6 Logic Functioning bit
 (38 12)  (1602 284)  (1602 284)  LC_6 Logic Functioning bit
 (39 12)  (1603 284)  (1603 284)  LC_6 Logic Functioning bit
 (44 12)  (1608 284)  (1608 284)  LC_6 Logic Functioning bit
 (45 12)  (1609 284)  (1609 284)  LC_6 Logic Functioning bit
 (17 13)  (1581 285)  (1581 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1594 285)  (1594 285)  routing T_30_17.lc_trk_g1_6 <X> T_30_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (1604 285)  (1604 285)  LC_6 Logic Functioning bit
 (41 13)  (1605 285)  (1605 285)  LC_6 Logic Functioning bit
 (42 13)  (1606 285)  (1606 285)  LC_6 Logic Functioning bit
 (43 13)  (1607 285)  (1607 285)  LC_6 Logic Functioning bit
 (1 14)  (1565 286)  (1565 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1578 286)  (1578 286)  routing T_30_17.wire_logic_cluster/lc_4/out <X> T_30_17.lc_trk_g3_4
 (21 14)  (1585 286)  (1585 286)  routing T_30_17.wire_logic_cluster/lc_7/out <X> T_30_17.lc_trk_g3_7
 (22 14)  (1586 286)  (1586 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1591 286)  (1591 286)  routing T_30_17.lc_trk_g3_7 <X> T_30_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1592 286)  (1592 286)  routing T_30_17.lc_trk_g3_7 <X> T_30_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1593 286)  (1593 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1594 286)  (1594 286)  routing T_30_17.lc_trk_g3_7 <X> T_30_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1596 286)  (1596 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1600 286)  (1600 286)  LC_7 Logic Functioning bit
 (37 14)  (1601 286)  (1601 286)  LC_7 Logic Functioning bit
 (38 14)  (1602 286)  (1602 286)  LC_7 Logic Functioning bit
 (39 14)  (1603 286)  (1603 286)  LC_7 Logic Functioning bit
 (44 14)  (1608 286)  (1608 286)  LC_7 Logic Functioning bit
 (45 14)  (1609 286)  (1609 286)  LC_7 Logic Functioning bit
 (0 15)  (1564 287)  (1564 287)  routing T_30_17.glb_netwk_2 <X> T_30_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (1581 287)  (1581 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1594 287)  (1594 287)  routing T_30_17.lc_trk_g3_7 <X> T_30_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (1604 287)  (1604 287)  LC_7 Logic Functioning bit
 (41 15)  (1605 287)  (1605 287)  LC_7 Logic Functioning bit
 (42 15)  (1606 287)  (1606 287)  LC_7 Logic Functioning bit
 (43 15)  (1607 287)  (1607 287)  LC_7 Logic Functioning bit


LogicTile_31_17

 (5 7)  (1623 279)  (1623 279)  routing T_31_17.sp4_h_l_38 <X> T_31_17.sp4_v_t_38


IO_Tile_33_17

 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 277)  (1741 277)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_gbuf/in
 (5 6)  (1731 278)  (1731 278)  routing T_33_17.span4_horz_47 <X> T_33_17.lc_trk_g0_7
 (6 6)  (1732 278)  (1732 278)  routing T_33_17.span4_horz_47 <X> T_33_17.lc_trk_g0_7
 (7 6)  (1733 278)  (1733 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (1734 278)  (1734 278)  routing T_33_17.span4_horz_47 <X> T_33_17.lc_trk_g0_7
 (8 7)  (1734 279)  (1734 279)  routing T_33_17.span4_horz_47 <X> T_33_17.lc_trk_g0_7


LogicTile_27_16

 (0 2)  (1402 258)  (1402 258)  routing T_27_16.glb_netwk_6 <X> T_27_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1403 258)  (1403 258)  routing T_27_16.glb_netwk_6 <X> T_27_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 258)  (1404 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (1428 260)  (1428 260)  routing T_27_16.lc_trk_g2_6 <X> T_27_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1429 260)  (1429 260)  routing T_27_16.lc_trk_g3_4 <X> T_27_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1430 260)  (1430 260)  routing T_27_16.lc_trk_g3_4 <X> T_27_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 260)  (1431 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1432 260)  (1432 260)  routing T_27_16.lc_trk_g3_4 <X> T_27_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1434 260)  (1434 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1435 260)  (1435 260)  routing T_27_16.lc_trk_g3_2 <X> T_27_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1436 260)  (1436 260)  routing T_27_16.lc_trk_g3_2 <X> T_27_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1438 260)  (1438 260)  LC_2 Logic Functioning bit
 (37 4)  (1439 260)  (1439 260)  LC_2 Logic Functioning bit
 (38 4)  (1440 260)  (1440 260)  LC_2 Logic Functioning bit
 (39 4)  (1441 260)  (1441 260)  LC_2 Logic Functioning bit
 (45 4)  (1447 260)  (1447 260)  LC_2 Logic Functioning bit
 (26 5)  (1428 261)  (1428 261)  routing T_27_16.lc_trk_g2_6 <X> T_27_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1430 261)  (1430 261)  routing T_27_16.lc_trk_g2_6 <X> T_27_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1431 261)  (1431 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1433 261)  (1433 261)  routing T_27_16.lc_trk_g3_2 <X> T_27_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (1439 261)  (1439 261)  LC_2 Logic Functioning bit
 (39 5)  (1441 261)  (1441 261)  LC_2 Logic Functioning bit
 (41 5)  (1443 261)  (1443 261)  LC_2 Logic Functioning bit
 (43 5)  (1445 261)  (1445 261)  LC_2 Logic Functioning bit
 (51 5)  (1453 261)  (1453 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 10)  (1427 266)  (1427 266)  routing T_27_16.sp4_v_b_38 <X> T_27_16.lc_trk_g2_6
 (22 11)  (1424 267)  (1424 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1425 267)  (1425 267)  routing T_27_16.sp4_v_b_38 <X> T_27_16.lc_trk_g2_6
 (25 11)  (1427 267)  (1427 267)  routing T_27_16.sp4_v_b_38 <X> T_27_16.lc_trk_g2_6
 (25 12)  (1427 268)  (1427 268)  routing T_27_16.wire_logic_cluster/lc_2/out <X> T_27_16.lc_trk_g3_2
 (22 13)  (1424 269)  (1424 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (1402 270)  (1402 270)  routing T_27_16.glb_netwk_4 <X> T_27_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 270)  (1403 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1416 270)  (1416 270)  routing T_27_16.sp4_h_r_36 <X> T_27_16.lc_trk_g3_4
 (15 15)  (1417 271)  (1417 271)  routing T_27_16.sp4_h_r_36 <X> T_27_16.lc_trk_g3_4
 (16 15)  (1418 271)  (1418 271)  routing T_27_16.sp4_h_r_36 <X> T_27_16.lc_trk_g3_4
 (17 15)  (1419 271)  (1419 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_28_16

 (25 0)  (1481 256)  (1481 256)  routing T_28_16.wire_logic_cluster/lc_2/out <X> T_28_16.lc_trk_g0_2
 (22 1)  (1478 257)  (1478 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (1456 258)  (1456 258)  routing T_28_16.glb_netwk_6 <X> T_28_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1457 258)  (1457 258)  routing T_28_16.glb_netwk_6 <X> T_28_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 258)  (1458 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1464 258)  (1464 258)  routing T_28_16.sp4_v_t_36 <X> T_28_16.sp4_h_l_36
 (9 2)  (1465 258)  (1465 258)  routing T_28_16.sp4_v_t_36 <X> T_28_16.sp4_h_l_36
 (14 2)  (1470 258)  (1470 258)  routing T_28_16.wire_logic_cluster/lc_4/out <X> T_28_16.lc_trk_g0_4
 (26 2)  (1482 258)  (1482 258)  routing T_28_16.lc_trk_g2_7 <X> T_28_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (1484 258)  (1484 258)  routing T_28_16.lc_trk_g2_4 <X> T_28_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 258)  (1485 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1486 258)  (1486 258)  routing T_28_16.lc_trk_g2_4 <X> T_28_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1487 258)  (1487 258)  routing T_28_16.lc_trk_g1_7 <X> T_28_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 258)  (1488 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1490 258)  (1490 258)  routing T_28_16.lc_trk_g1_7 <X> T_28_16.wire_logic_cluster/lc_1/in_3
 (17 3)  (1473 259)  (1473 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1482 259)  (1482 259)  routing T_28_16.lc_trk_g2_7 <X> T_28_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1484 259)  (1484 259)  routing T_28_16.lc_trk_g2_7 <X> T_28_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 259)  (1485 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1487 259)  (1487 259)  routing T_28_16.lc_trk_g1_7 <X> T_28_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (1488 259)  (1488 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1489 259)  (1489 259)  routing T_28_16.lc_trk_g3_0 <X> T_28_16.input_2_1
 (34 3)  (1490 259)  (1490 259)  routing T_28_16.lc_trk_g3_0 <X> T_28_16.input_2_1
 (37 3)  (1493 259)  (1493 259)  LC_1 Logic Functioning bit
 (21 4)  (1477 260)  (1477 260)  routing T_28_16.wire_logic_cluster/lc_3/out <X> T_28_16.lc_trk_g1_3
 (22 4)  (1478 260)  (1478 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1482 260)  (1482 260)  routing T_28_16.lc_trk_g0_4 <X> T_28_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1483 260)  (1483 260)  routing T_28_16.lc_trk_g3_4 <X> T_28_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1484 260)  (1484 260)  routing T_28_16.lc_trk_g3_4 <X> T_28_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 260)  (1485 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1486 260)  (1486 260)  routing T_28_16.lc_trk_g3_4 <X> T_28_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1487 260)  (1487 260)  routing T_28_16.lc_trk_g2_5 <X> T_28_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1488 260)  (1488 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1489 260)  (1489 260)  routing T_28_16.lc_trk_g2_5 <X> T_28_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 260)  (1492 260)  LC_2 Logic Functioning bit
 (50 4)  (1506 260)  (1506 260)  Cascade bit: LH_LC02_inmux02_5

 (29 5)  (1485 261)  (1485 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (16 6)  (1472 262)  (1472 262)  routing T_28_16.sp4_v_b_13 <X> T_28_16.lc_trk_g1_5
 (17 6)  (1473 262)  (1473 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1474 262)  (1474 262)  routing T_28_16.sp4_v_b_13 <X> T_28_16.lc_trk_g1_5
 (22 6)  (1478 262)  (1478 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1480 262)  (1480 262)  routing T_28_16.top_op_7 <X> T_28_16.lc_trk_g1_7
 (27 6)  (1483 262)  (1483 262)  routing T_28_16.lc_trk_g3_5 <X> T_28_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1484 262)  (1484 262)  routing T_28_16.lc_trk_g3_5 <X> T_28_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 262)  (1485 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1486 262)  (1486 262)  routing T_28_16.lc_trk_g3_5 <X> T_28_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 262)  (1488 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1490 262)  (1490 262)  routing T_28_16.lc_trk_g1_3 <X> T_28_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (1493 262)  (1493 262)  LC_3 Logic Functioning bit
 (38 6)  (1494 262)  (1494 262)  LC_3 Logic Functioning bit
 (39 6)  (1495 262)  (1495 262)  LC_3 Logic Functioning bit
 (43 6)  (1499 262)  (1499 262)  LC_3 Logic Functioning bit
 (45 6)  (1501 262)  (1501 262)  LC_3 Logic Functioning bit
 (50 6)  (1506 262)  (1506 262)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (1474 263)  (1474 263)  routing T_28_16.sp4_v_b_13 <X> T_28_16.lc_trk_g1_5
 (21 7)  (1477 263)  (1477 263)  routing T_28_16.top_op_7 <X> T_28_16.lc_trk_g1_7
 (31 7)  (1487 263)  (1487 263)  routing T_28_16.lc_trk_g1_3 <X> T_28_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (1493 263)  (1493 263)  LC_3 Logic Functioning bit
 (38 7)  (1494 263)  (1494 263)  LC_3 Logic Functioning bit
 (39 7)  (1495 263)  (1495 263)  LC_3 Logic Functioning bit
 (43 7)  (1499 263)  (1499 263)  LC_3 Logic Functioning bit
 (48 7)  (1504 263)  (1504 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (1473 264)  (1473 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1474 264)  (1474 264)  routing T_28_16.wire_logic_cluster/lc_1/out <X> T_28_16.lc_trk_g2_1
 (26 8)  (1482 264)  (1482 264)  routing T_28_16.lc_trk_g0_4 <X> T_28_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1483 264)  (1483 264)  routing T_28_16.lc_trk_g3_4 <X> T_28_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 264)  (1484 264)  routing T_28_16.lc_trk_g3_4 <X> T_28_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 264)  (1485 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 264)  (1486 264)  routing T_28_16.lc_trk_g3_4 <X> T_28_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 264)  (1488 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1489 264)  (1489 264)  routing T_28_16.lc_trk_g2_1 <X> T_28_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1491 264)  (1491 264)  routing T_28_16.lc_trk_g2_6 <X> T_28_16.input_2_4
 (38 8)  (1494 264)  (1494 264)  LC_4 Logic Functioning bit
 (41 8)  (1497 264)  (1497 264)  LC_4 Logic Functioning bit
 (43 8)  (1499 264)  (1499 264)  LC_4 Logic Functioning bit
 (45 8)  (1501 264)  (1501 264)  LC_4 Logic Functioning bit
 (8 9)  (1464 265)  (1464 265)  routing T_28_16.sp4_h_r_7 <X> T_28_16.sp4_v_b_7
 (29 9)  (1485 265)  (1485 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1488 265)  (1488 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1489 265)  (1489 265)  routing T_28_16.lc_trk_g2_6 <X> T_28_16.input_2_4
 (35 9)  (1491 265)  (1491 265)  routing T_28_16.lc_trk_g2_6 <X> T_28_16.input_2_4
 (36 9)  (1492 265)  (1492 265)  LC_4 Logic Functioning bit
 (37 9)  (1493 265)  (1493 265)  LC_4 Logic Functioning bit
 (39 9)  (1495 265)  (1495 265)  LC_4 Logic Functioning bit
 (40 9)  (1496 265)  (1496 265)  LC_4 Logic Functioning bit
 (42 9)  (1498 265)  (1498 265)  LC_4 Logic Functioning bit
 (48 9)  (1504 265)  (1504 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (1470 266)  (1470 266)  routing T_28_16.rgt_op_4 <X> T_28_16.lc_trk_g2_4
 (17 10)  (1473 266)  (1473 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1474 266)  (1474 266)  routing T_28_16.bnl_op_5 <X> T_28_16.lc_trk_g2_5
 (21 10)  (1477 266)  (1477 266)  routing T_28_16.bnl_op_7 <X> T_28_16.lc_trk_g2_7
 (22 10)  (1478 266)  (1478 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (1481 266)  (1481 266)  routing T_28_16.sp4_v_b_30 <X> T_28_16.lc_trk_g2_6
 (27 10)  (1483 266)  (1483 266)  routing T_28_16.lc_trk_g3_5 <X> T_28_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1484 266)  (1484 266)  routing T_28_16.lc_trk_g3_5 <X> T_28_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 266)  (1485 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 266)  (1486 266)  routing T_28_16.lc_trk_g3_5 <X> T_28_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 266)  (1488 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (1493 266)  (1493 266)  LC_5 Logic Functioning bit
 (39 10)  (1495 266)  (1495 266)  LC_5 Logic Functioning bit
 (41 10)  (1497 266)  (1497 266)  LC_5 Logic Functioning bit
 (43 10)  (1499 266)  (1499 266)  LC_5 Logic Functioning bit
 (45 10)  (1501 266)  (1501 266)  LC_5 Logic Functioning bit
 (15 11)  (1471 267)  (1471 267)  routing T_28_16.rgt_op_4 <X> T_28_16.lc_trk_g2_4
 (17 11)  (1473 267)  (1473 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (1474 267)  (1474 267)  routing T_28_16.bnl_op_5 <X> T_28_16.lc_trk_g2_5
 (21 11)  (1477 267)  (1477 267)  routing T_28_16.bnl_op_7 <X> T_28_16.lc_trk_g2_7
 (22 11)  (1478 267)  (1478 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1479 267)  (1479 267)  routing T_28_16.sp4_v_b_30 <X> T_28_16.lc_trk_g2_6
 (31 11)  (1487 267)  (1487 267)  routing T_28_16.lc_trk_g0_2 <X> T_28_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (1493 267)  (1493 267)  LC_5 Logic Functioning bit
 (39 11)  (1495 267)  (1495 267)  LC_5 Logic Functioning bit
 (41 11)  (1497 267)  (1497 267)  LC_5 Logic Functioning bit
 (43 11)  (1499 267)  (1499 267)  LC_5 Logic Functioning bit
 (48 11)  (1504 267)  (1504 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (1508 267)  (1508 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (1470 268)  (1470 268)  routing T_28_16.bnl_op_0 <X> T_28_16.lc_trk_g3_0
 (14 13)  (1470 269)  (1470 269)  routing T_28_16.bnl_op_0 <X> T_28_16.lc_trk_g3_0
 (17 13)  (1473 269)  (1473 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (1 14)  (1457 270)  (1457 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1470 270)  (1470 270)  routing T_28_16.bnl_op_4 <X> T_28_16.lc_trk_g3_4
 (17 14)  (1473 270)  (1473 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1474 270)  (1474 270)  routing T_28_16.wire_logic_cluster/lc_5/out <X> T_28_16.lc_trk_g3_5
 (0 15)  (1456 271)  (1456 271)  routing T_28_16.lc_trk_g1_5 <X> T_28_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1457 271)  (1457 271)  routing T_28_16.lc_trk_g1_5 <X> T_28_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (1470 271)  (1470 271)  routing T_28_16.bnl_op_4 <X> T_28_16.lc_trk_g3_4
 (17 15)  (1473 271)  (1473 271)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_29_16

 (21 0)  (1531 256)  (1531 256)  routing T_29_16.wire_logic_cluster/lc_3/out <X> T_29_16.lc_trk_g0_3
 (22 0)  (1532 256)  (1532 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (1524 257)  (1524 257)  routing T_29_16.top_op_0 <X> T_29_16.lc_trk_g0_0
 (15 1)  (1525 257)  (1525 257)  routing T_29_16.top_op_0 <X> T_29_16.lc_trk_g0_0
 (17 1)  (1527 257)  (1527 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (1510 258)  (1510 258)  routing T_29_16.glb_netwk_6 <X> T_29_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1511 258)  (1511 258)  routing T_29_16.glb_netwk_6 <X> T_29_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1512 258)  (1512 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1524 258)  (1524 258)  routing T_29_16.wire_logic_cluster/lc_4/out <X> T_29_16.lc_trk_g0_4
 (26 2)  (1536 258)  (1536 258)  routing T_29_16.lc_trk_g2_7 <X> T_29_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (1539 258)  (1539 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (1546 258)  (1546 258)  LC_1 Logic Functioning bit
 (38 2)  (1548 258)  (1548 258)  LC_1 Logic Functioning bit
 (41 2)  (1551 258)  (1551 258)  LC_1 Logic Functioning bit
 (43 2)  (1553 258)  (1553 258)  LC_1 Logic Functioning bit
 (46 2)  (1556 258)  (1556 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (1527 259)  (1527 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1532 259)  (1532 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1534 259)  (1534 259)  routing T_29_16.bot_op_6 <X> T_29_16.lc_trk_g0_6
 (26 3)  (1536 259)  (1536 259)  routing T_29_16.lc_trk_g2_7 <X> T_29_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1538 259)  (1538 259)  routing T_29_16.lc_trk_g2_7 <X> T_29_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1539 259)  (1539 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (1546 259)  (1546 259)  LC_1 Logic Functioning bit
 (37 3)  (1547 259)  (1547 259)  LC_1 Logic Functioning bit
 (38 3)  (1548 259)  (1548 259)  LC_1 Logic Functioning bit
 (39 3)  (1549 259)  (1549 259)  LC_1 Logic Functioning bit
 (40 3)  (1550 259)  (1550 259)  LC_1 Logic Functioning bit
 (41 3)  (1551 259)  (1551 259)  LC_1 Logic Functioning bit
 (42 3)  (1552 259)  (1552 259)  LC_1 Logic Functioning bit
 (43 3)  (1553 259)  (1553 259)  LC_1 Logic Functioning bit
 (22 6)  (1532 262)  (1532 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1533 262)  (1533 262)  routing T_29_16.sp4_v_b_23 <X> T_29_16.lc_trk_g1_7
 (24 6)  (1534 262)  (1534 262)  routing T_29_16.sp4_v_b_23 <X> T_29_16.lc_trk_g1_7
 (26 6)  (1536 262)  (1536 262)  routing T_29_16.lc_trk_g3_4 <X> T_29_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (1539 262)  (1539 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1541 262)  (1541 262)  routing T_29_16.lc_trk_g1_7 <X> T_29_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1542 262)  (1542 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1544 262)  (1544 262)  routing T_29_16.lc_trk_g1_7 <X> T_29_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (1547 262)  (1547 262)  LC_3 Logic Functioning bit
 (42 6)  (1552 262)  (1552 262)  LC_3 Logic Functioning bit
 (45 6)  (1555 262)  (1555 262)  LC_3 Logic Functioning bit
 (27 7)  (1537 263)  (1537 263)  routing T_29_16.lc_trk_g3_4 <X> T_29_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1538 263)  (1538 263)  routing T_29_16.lc_trk_g3_4 <X> T_29_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1539 263)  (1539 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1541 263)  (1541 263)  routing T_29_16.lc_trk_g1_7 <X> T_29_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1542 263)  (1542 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1545 263)  (1545 263)  routing T_29_16.lc_trk_g0_3 <X> T_29_16.input_2_3
 (36 7)  (1546 263)  (1546 263)  LC_3 Logic Functioning bit
 (37 7)  (1547 263)  (1547 263)  LC_3 Logic Functioning bit
 (38 7)  (1548 263)  (1548 263)  LC_3 Logic Functioning bit
 (42 7)  (1552 263)  (1552 263)  LC_3 Logic Functioning bit
 (26 8)  (1536 264)  (1536 264)  routing T_29_16.lc_trk_g3_7 <X> T_29_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1537 264)  (1537 264)  routing T_29_16.lc_trk_g3_4 <X> T_29_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1538 264)  (1538 264)  routing T_29_16.lc_trk_g3_4 <X> T_29_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1539 264)  (1539 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1540 264)  (1540 264)  routing T_29_16.lc_trk_g3_4 <X> T_29_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1541 264)  (1541 264)  routing T_29_16.lc_trk_g3_6 <X> T_29_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1542 264)  (1542 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1543 264)  (1543 264)  routing T_29_16.lc_trk_g3_6 <X> T_29_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1544 264)  (1544 264)  routing T_29_16.lc_trk_g3_6 <X> T_29_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1545 264)  (1545 264)  routing T_29_16.lc_trk_g0_6 <X> T_29_16.input_2_4
 (36 8)  (1546 264)  (1546 264)  LC_4 Logic Functioning bit
 (41 8)  (1551 264)  (1551 264)  LC_4 Logic Functioning bit
 (43 8)  (1553 264)  (1553 264)  LC_4 Logic Functioning bit
 (45 8)  (1555 264)  (1555 264)  LC_4 Logic Functioning bit
 (51 8)  (1561 264)  (1561 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (1536 265)  (1536 265)  routing T_29_16.lc_trk_g3_7 <X> T_29_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1537 265)  (1537 265)  routing T_29_16.lc_trk_g3_7 <X> T_29_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1538 265)  (1538 265)  routing T_29_16.lc_trk_g3_7 <X> T_29_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1539 265)  (1539 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1541 265)  (1541 265)  routing T_29_16.lc_trk_g3_6 <X> T_29_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1542 265)  (1542 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1545 265)  (1545 265)  routing T_29_16.lc_trk_g0_6 <X> T_29_16.input_2_4
 (36 9)  (1546 265)  (1546 265)  LC_4 Logic Functioning bit
 (37 9)  (1547 265)  (1547 265)  LC_4 Logic Functioning bit
 (38 9)  (1548 265)  (1548 265)  LC_4 Logic Functioning bit
 (39 9)  (1549 265)  (1549 265)  LC_4 Logic Functioning bit
 (40 9)  (1550 265)  (1550 265)  LC_4 Logic Functioning bit
 (41 9)  (1551 265)  (1551 265)  LC_4 Logic Functioning bit
 (42 9)  (1552 265)  (1552 265)  LC_4 Logic Functioning bit
 (43 9)  (1553 265)  (1553 265)  LC_4 Logic Functioning bit
 (48 9)  (1558 265)  (1558 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1561 265)  (1561 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (1531 266)  (1531 266)  routing T_29_16.sp12_v_b_7 <X> T_29_16.lc_trk_g2_7
 (22 10)  (1532 266)  (1532 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1534 266)  (1534 266)  routing T_29_16.sp12_v_b_7 <X> T_29_16.lc_trk_g2_7
 (29 10)  (1539 266)  (1539 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1540 266)  (1540 266)  routing T_29_16.lc_trk_g0_4 <X> T_29_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1541 266)  (1541 266)  routing T_29_16.lc_trk_g3_7 <X> T_29_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1542 266)  (1542 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1543 266)  (1543 266)  routing T_29_16.lc_trk_g3_7 <X> T_29_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1544 266)  (1544 266)  routing T_29_16.lc_trk_g3_7 <X> T_29_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1546 266)  (1546 266)  LC_5 Logic Functioning bit
 (38 10)  (1548 266)  (1548 266)  LC_5 Logic Functioning bit
 (21 11)  (1531 267)  (1531 267)  routing T_29_16.sp12_v_b_7 <X> T_29_16.lc_trk_g2_7
 (31 11)  (1541 267)  (1541 267)  routing T_29_16.lc_trk_g3_7 <X> T_29_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (1546 267)  (1546 267)  LC_5 Logic Functioning bit
 (38 11)  (1548 267)  (1548 267)  LC_5 Logic Functioning bit
 (0 14)  (1510 270)  (1510 270)  routing T_29_16.lc_trk_g3_5 <X> T_29_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1511 270)  (1511 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1524 270)  (1524 270)  routing T_29_16.wire_logic_cluster/lc_4/out <X> T_29_16.lc_trk_g3_4
 (16 14)  (1526 270)  (1526 270)  routing T_29_16.sp4_v_b_37 <X> T_29_16.lc_trk_g3_5
 (17 14)  (1527 270)  (1527 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1528 270)  (1528 270)  routing T_29_16.sp4_v_b_37 <X> T_29_16.lc_trk_g3_5
 (22 14)  (1532 270)  (1532 270)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1534 270)  (1534 270)  routing T_29_16.tnl_op_7 <X> T_29_16.lc_trk_g3_7
 (25 14)  (1535 270)  (1535 270)  routing T_29_16.sp4_v_b_38 <X> T_29_16.lc_trk_g3_6
 (0 15)  (1510 271)  (1510 271)  routing T_29_16.lc_trk_g3_5 <X> T_29_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1511 271)  (1511 271)  routing T_29_16.lc_trk_g3_5 <X> T_29_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (1527 271)  (1527 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1528 271)  (1528 271)  routing T_29_16.sp4_v_b_37 <X> T_29_16.lc_trk_g3_5
 (21 15)  (1531 271)  (1531 271)  routing T_29_16.tnl_op_7 <X> T_29_16.lc_trk_g3_7
 (22 15)  (1532 271)  (1532 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1533 271)  (1533 271)  routing T_29_16.sp4_v_b_38 <X> T_29_16.lc_trk_g3_6
 (25 15)  (1535 271)  (1535 271)  routing T_29_16.sp4_v_b_38 <X> T_29_16.lc_trk_g3_6


LogicTile_30_16

 (27 0)  (1591 256)  (1591 256)  routing T_30_16.lc_trk_g3_0 <X> T_30_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1592 256)  (1592 256)  routing T_30_16.lc_trk_g3_0 <X> T_30_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1593 256)  (1593 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1596 256)  (1596 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1600 256)  (1600 256)  LC_0 Logic Functioning bit
 (37 0)  (1601 256)  (1601 256)  LC_0 Logic Functioning bit
 (38 0)  (1602 256)  (1602 256)  LC_0 Logic Functioning bit
 (39 0)  (1603 256)  (1603 256)  LC_0 Logic Functioning bit
 (44 0)  (1608 256)  (1608 256)  LC_0 Logic Functioning bit
 (45 0)  (1609 256)  (1609 256)  LC_0 Logic Functioning bit
 (40 1)  (1604 257)  (1604 257)  LC_0 Logic Functioning bit
 (41 1)  (1605 257)  (1605 257)  LC_0 Logic Functioning bit
 (42 1)  (1606 257)  (1606 257)  LC_0 Logic Functioning bit
 (43 1)  (1607 257)  (1607 257)  LC_0 Logic Functioning bit
 (49 1)  (1613 257)  (1613 257)  Carry_In_Mux bit 

 (0 2)  (1564 258)  (1564 258)  routing T_30_16.glb_netwk_6 <X> T_30_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 258)  (1565 258)  routing T_30_16.glb_netwk_6 <X> T_30_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 258)  (1566 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1591 258)  (1591 258)  routing T_30_16.lc_trk_g3_1 <X> T_30_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1592 258)  (1592 258)  routing T_30_16.lc_trk_g3_1 <X> T_30_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1593 258)  (1593 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1596 258)  (1596 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1600 258)  (1600 258)  LC_1 Logic Functioning bit
 (37 2)  (1601 258)  (1601 258)  LC_1 Logic Functioning bit
 (38 2)  (1602 258)  (1602 258)  LC_1 Logic Functioning bit
 (39 2)  (1603 258)  (1603 258)  LC_1 Logic Functioning bit
 (44 2)  (1608 258)  (1608 258)  LC_1 Logic Functioning bit
 (45 2)  (1609 258)  (1609 258)  LC_1 Logic Functioning bit
 (40 3)  (1604 259)  (1604 259)  LC_1 Logic Functioning bit
 (41 3)  (1605 259)  (1605 259)  LC_1 Logic Functioning bit
 (42 3)  (1606 259)  (1606 259)  LC_1 Logic Functioning bit
 (43 3)  (1607 259)  (1607 259)  LC_1 Logic Functioning bit
 (21 4)  (1585 260)  (1585 260)  routing T_30_16.wire_logic_cluster/lc_3/out <X> T_30_16.lc_trk_g1_3
 (22 4)  (1586 260)  (1586 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1589 260)  (1589 260)  routing T_30_16.wire_logic_cluster/lc_2/out <X> T_30_16.lc_trk_g1_2
 (27 4)  (1591 260)  (1591 260)  routing T_30_16.lc_trk_g1_2 <X> T_30_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1593 260)  (1593 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1596 260)  (1596 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1600 260)  (1600 260)  LC_2 Logic Functioning bit
 (37 4)  (1601 260)  (1601 260)  LC_2 Logic Functioning bit
 (38 4)  (1602 260)  (1602 260)  LC_2 Logic Functioning bit
 (39 4)  (1603 260)  (1603 260)  LC_2 Logic Functioning bit
 (44 4)  (1608 260)  (1608 260)  LC_2 Logic Functioning bit
 (45 4)  (1609 260)  (1609 260)  LC_2 Logic Functioning bit
 (22 5)  (1586 261)  (1586 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1594 261)  (1594 261)  routing T_30_16.lc_trk_g1_2 <X> T_30_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (1604 261)  (1604 261)  LC_2 Logic Functioning bit
 (41 5)  (1605 261)  (1605 261)  LC_2 Logic Functioning bit
 (42 5)  (1606 261)  (1606 261)  LC_2 Logic Functioning bit
 (43 5)  (1607 261)  (1607 261)  LC_2 Logic Functioning bit
 (17 6)  (1581 262)  (1581 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1582 262)  (1582 262)  routing T_30_16.wire_logic_cluster/lc_5/out <X> T_30_16.lc_trk_g1_5
 (25 6)  (1589 262)  (1589 262)  routing T_30_16.wire_logic_cluster/lc_6/out <X> T_30_16.lc_trk_g1_6
 (27 6)  (1591 262)  (1591 262)  routing T_30_16.lc_trk_g1_3 <X> T_30_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1593 262)  (1593 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1596 262)  (1596 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1600 262)  (1600 262)  LC_3 Logic Functioning bit
 (37 6)  (1601 262)  (1601 262)  LC_3 Logic Functioning bit
 (38 6)  (1602 262)  (1602 262)  LC_3 Logic Functioning bit
 (39 6)  (1603 262)  (1603 262)  LC_3 Logic Functioning bit
 (44 6)  (1608 262)  (1608 262)  LC_3 Logic Functioning bit
 (45 6)  (1609 262)  (1609 262)  LC_3 Logic Functioning bit
 (9 7)  (1573 263)  (1573 263)  routing T_30_16.sp4_v_b_8 <X> T_30_16.sp4_v_t_41
 (10 7)  (1574 263)  (1574 263)  routing T_30_16.sp4_v_b_8 <X> T_30_16.sp4_v_t_41
 (22 7)  (1586 263)  (1586 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1594 263)  (1594 263)  routing T_30_16.lc_trk_g1_3 <X> T_30_16.wire_logic_cluster/lc_3/in_1
 (40 7)  (1604 263)  (1604 263)  LC_3 Logic Functioning bit
 (41 7)  (1605 263)  (1605 263)  LC_3 Logic Functioning bit
 (42 7)  (1606 263)  (1606 263)  LC_3 Logic Functioning bit
 (43 7)  (1607 263)  (1607 263)  LC_3 Logic Functioning bit
 (27 8)  (1591 264)  (1591 264)  routing T_30_16.lc_trk_g3_4 <X> T_30_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1592 264)  (1592 264)  routing T_30_16.lc_trk_g3_4 <X> T_30_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1593 264)  (1593 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1594 264)  (1594 264)  routing T_30_16.lc_trk_g3_4 <X> T_30_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1596 264)  (1596 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1600 264)  (1600 264)  LC_4 Logic Functioning bit
 (37 8)  (1601 264)  (1601 264)  LC_4 Logic Functioning bit
 (38 8)  (1602 264)  (1602 264)  LC_4 Logic Functioning bit
 (39 8)  (1603 264)  (1603 264)  LC_4 Logic Functioning bit
 (44 8)  (1608 264)  (1608 264)  LC_4 Logic Functioning bit
 (45 8)  (1609 264)  (1609 264)  LC_4 Logic Functioning bit
 (40 9)  (1604 265)  (1604 265)  LC_4 Logic Functioning bit
 (41 9)  (1605 265)  (1605 265)  LC_4 Logic Functioning bit
 (42 9)  (1606 265)  (1606 265)  LC_4 Logic Functioning bit
 (43 9)  (1607 265)  (1607 265)  LC_4 Logic Functioning bit
 (27 10)  (1591 266)  (1591 266)  routing T_30_16.lc_trk_g1_5 <X> T_30_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1593 266)  (1593 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1594 266)  (1594 266)  routing T_30_16.lc_trk_g1_5 <X> T_30_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1596 266)  (1596 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1600 266)  (1600 266)  LC_5 Logic Functioning bit
 (37 10)  (1601 266)  (1601 266)  LC_5 Logic Functioning bit
 (38 10)  (1602 266)  (1602 266)  LC_5 Logic Functioning bit
 (39 10)  (1603 266)  (1603 266)  LC_5 Logic Functioning bit
 (44 10)  (1608 266)  (1608 266)  LC_5 Logic Functioning bit
 (45 10)  (1609 266)  (1609 266)  LC_5 Logic Functioning bit
 (40 11)  (1604 267)  (1604 267)  LC_5 Logic Functioning bit
 (41 11)  (1605 267)  (1605 267)  LC_5 Logic Functioning bit
 (42 11)  (1606 267)  (1606 267)  LC_5 Logic Functioning bit
 (43 11)  (1607 267)  (1607 267)  LC_5 Logic Functioning bit
 (14 12)  (1578 268)  (1578 268)  routing T_30_16.wire_logic_cluster/lc_0/out <X> T_30_16.lc_trk_g3_0
 (17 12)  (1581 268)  (1581 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1582 268)  (1582 268)  routing T_30_16.wire_logic_cluster/lc_1/out <X> T_30_16.lc_trk_g3_1
 (27 12)  (1591 268)  (1591 268)  routing T_30_16.lc_trk_g1_6 <X> T_30_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1593 268)  (1593 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1594 268)  (1594 268)  routing T_30_16.lc_trk_g1_6 <X> T_30_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1596 268)  (1596 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1600 268)  (1600 268)  LC_6 Logic Functioning bit
 (37 12)  (1601 268)  (1601 268)  LC_6 Logic Functioning bit
 (38 12)  (1602 268)  (1602 268)  LC_6 Logic Functioning bit
 (39 12)  (1603 268)  (1603 268)  LC_6 Logic Functioning bit
 (44 12)  (1608 268)  (1608 268)  LC_6 Logic Functioning bit
 (45 12)  (1609 268)  (1609 268)  LC_6 Logic Functioning bit
 (17 13)  (1581 269)  (1581 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1594 269)  (1594 269)  routing T_30_16.lc_trk_g1_6 <X> T_30_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (1604 269)  (1604 269)  LC_6 Logic Functioning bit
 (41 13)  (1605 269)  (1605 269)  LC_6 Logic Functioning bit
 (42 13)  (1606 269)  (1606 269)  LC_6 Logic Functioning bit
 (43 13)  (1607 269)  (1607 269)  LC_6 Logic Functioning bit
 (1 14)  (1565 270)  (1565 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1578 270)  (1578 270)  routing T_30_16.wire_logic_cluster/lc_4/out <X> T_30_16.lc_trk_g3_4
 (21 14)  (1585 270)  (1585 270)  routing T_30_16.wire_logic_cluster/lc_7/out <X> T_30_16.lc_trk_g3_7
 (22 14)  (1586 270)  (1586 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1591 270)  (1591 270)  routing T_30_16.lc_trk_g3_7 <X> T_30_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1592 270)  (1592 270)  routing T_30_16.lc_trk_g3_7 <X> T_30_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1593 270)  (1593 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1594 270)  (1594 270)  routing T_30_16.lc_trk_g3_7 <X> T_30_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1596 270)  (1596 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1600 270)  (1600 270)  LC_7 Logic Functioning bit
 (37 14)  (1601 270)  (1601 270)  LC_7 Logic Functioning bit
 (38 14)  (1602 270)  (1602 270)  LC_7 Logic Functioning bit
 (39 14)  (1603 270)  (1603 270)  LC_7 Logic Functioning bit
 (44 14)  (1608 270)  (1608 270)  LC_7 Logic Functioning bit
 (45 14)  (1609 270)  (1609 270)  LC_7 Logic Functioning bit
 (0 15)  (1564 271)  (1564 271)  routing T_30_16.glb_netwk_2 <X> T_30_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (1581 271)  (1581 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1594 271)  (1594 271)  routing T_30_16.lc_trk_g3_7 <X> T_30_16.wire_logic_cluster/lc_7/in_1
 (40 15)  (1604 271)  (1604 271)  LC_7 Logic Functioning bit
 (41 15)  (1605 271)  (1605 271)  LC_7 Logic Functioning bit
 (42 15)  (1606 271)  (1606 271)  LC_7 Logic Functioning bit
 (43 15)  (1607 271)  (1607 271)  LC_7 Logic Functioning bit


LogicTile_27_15

 (27 0)  (1429 240)  (1429 240)  routing T_27_15.lc_trk_g3_0 <X> T_27_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1430 240)  (1430 240)  routing T_27_15.lc_trk_g3_0 <X> T_27_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1431 240)  (1431 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1433 240)  (1433 240)  routing T_27_15.lc_trk_g2_7 <X> T_27_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1434 240)  (1434 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1435 240)  (1435 240)  routing T_27_15.lc_trk_g2_7 <X> T_27_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1438 240)  (1438 240)  LC_0 Logic Functioning bit
 (41 0)  (1443 240)  (1443 240)  LC_0 Logic Functioning bit
 (43 0)  (1445 240)  (1445 240)  LC_0 Logic Functioning bit
 (45 0)  (1447 240)  (1447 240)  LC_0 Logic Functioning bit
 (26 1)  (1428 241)  (1428 241)  routing T_27_15.lc_trk_g3_3 <X> T_27_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1429 241)  (1429 241)  routing T_27_15.lc_trk_g3_3 <X> T_27_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1430 241)  (1430 241)  routing T_27_15.lc_trk_g3_3 <X> T_27_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1431 241)  (1431 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1433 241)  (1433 241)  routing T_27_15.lc_trk_g2_7 <X> T_27_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1434 241)  (1434 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1435 241)  (1435 241)  routing T_27_15.lc_trk_g2_2 <X> T_27_15.input_2_0
 (35 1)  (1437 241)  (1437 241)  routing T_27_15.lc_trk_g2_2 <X> T_27_15.input_2_0
 (36 1)  (1438 241)  (1438 241)  LC_0 Logic Functioning bit
 (38 1)  (1440 241)  (1440 241)  LC_0 Logic Functioning bit
 (39 1)  (1441 241)  (1441 241)  LC_0 Logic Functioning bit
 (41 1)  (1443 241)  (1443 241)  LC_0 Logic Functioning bit
 (43 1)  (1445 241)  (1445 241)  LC_0 Logic Functioning bit
 (47 1)  (1449 241)  (1449 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1402 242)  (1402 242)  routing T_27_15.glb_netwk_6 <X> T_27_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1403 242)  (1403 242)  routing T_27_15.glb_netwk_6 <X> T_27_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 242)  (1404 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (1416 243)  (1416 243)  routing T_27_15.sp4_r_v_b_28 <X> T_27_15.lc_trk_g0_4
 (17 3)  (1419 243)  (1419 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (14 6)  (1416 246)  (1416 246)  routing T_27_15.wire_logic_cluster/lc_4/out <X> T_27_15.lc_trk_g1_4
 (17 7)  (1419 247)  (1419 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (25 8)  (1427 248)  (1427 248)  routing T_27_15.sp4_h_r_34 <X> T_27_15.lc_trk_g2_2
 (31 8)  (1433 248)  (1433 248)  routing T_27_15.lc_trk_g1_4 <X> T_27_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1434 248)  (1434 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1436 248)  (1436 248)  routing T_27_15.lc_trk_g1_4 <X> T_27_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (1437 248)  (1437 248)  routing T_27_15.lc_trk_g3_5 <X> T_27_15.input_2_4
 (37 8)  (1439 248)  (1439 248)  LC_4 Logic Functioning bit
 (38 8)  (1440 248)  (1440 248)  LC_4 Logic Functioning bit
 (39 8)  (1441 248)  (1441 248)  LC_4 Logic Functioning bit
 (43 8)  (1445 248)  (1445 248)  LC_4 Logic Functioning bit
 (45 8)  (1447 248)  (1447 248)  LC_4 Logic Functioning bit
 (51 8)  (1453 248)  (1453 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1424 249)  (1424 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1425 249)  (1425 249)  routing T_27_15.sp4_h_r_34 <X> T_27_15.lc_trk_g2_2
 (24 9)  (1426 249)  (1426 249)  routing T_27_15.sp4_h_r_34 <X> T_27_15.lc_trk_g2_2
 (27 9)  (1429 249)  (1429 249)  routing T_27_15.lc_trk_g3_1 <X> T_27_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1430 249)  (1430 249)  routing T_27_15.lc_trk_g3_1 <X> T_27_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1431 249)  (1431 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (1434 249)  (1434 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1435 249)  (1435 249)  routing T_27_15.lc_trk_g3_5 <X> T_27_15.input_2_4
 (34 9)  (1436 249)  (1436 249)  routing T_27_15.lc_trk_g3_5 <X> T_27_15.input_2_4
 (36 9)  (1438 249)  (1438 249)  LC_4 Logic Functioning bit
 (38 9)  (1440 249)  (1440 249)  LC_4 Logic Functioning bit
 (39 9)  (1441 249)  (1441 249)  LC_4 Logic Functioning bit
 (42 9)  (1444 249)  (1444 249)  LC_4 Logic Functioning bit
 (21 10)  (1423 250)  (1423 250)  routing T_27_15.wire_logic_cluster/lc_7/out <X> T_27_15.lc_trk_g2_7
 (22 10)  (1424 250)  (1424 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1429 250)  (1429 250)  routing T_27_15.lc_trk_g3_5 <X> T_27_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1430 250)  (1430 250)  routing T_27_15.lc_trk_g3_5 <X> T_27_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1431 250)  (1431 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1432 250)  (1432 250)  routing T_27_15.lc_trk_g3_5 <X> T_27_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1434 250)  (1434 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1435 250)  (1435 250)  routing T_27_15.lc_trk_g3_1 <X> T_27_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1436 250)  (1436 250)  routing T_27_15.lc_trk_g3_1 <X> T_27_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (1439 250)  (1439 250)  LC_5 Logic Functioning bit
 (39 10)  (1441 250)  (1441 250)  LC_5 Logic Functioning bit
 (41 10)  (1443 250)  (1443 250)  LC_5 Logic Functioning bit
 (43 10)  (1445 250)  (1445 250)  LC_5 Logic Functioning bit
 (45 10)  (1447 250)  (1447 250)  LC_5 Logic Functioning bit
 (51 10)  (1453 250)  (1453 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (37 11)  (1439 251)  (1439 251)  LC_5 Logic Functioning bit
 (39 11)  (1441 251)  (1441 251)  LC_5 Logic Functioning bit
 (41 11)  (1443 251)  (1443 251)  LC_5 Logic Functioning bit
 (43 11)  (1445 251)  (1445 251)  LC_5 Logic Functioning bit
 (53 11)  (1455 251)  (1455 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (1416 252)  (1416 252)  routing T_27_15.wire_logic_cluster/lc_0/out <X> T_27_15.lc_trk_g3_0
 (15 12)  (1417 252)  (1417 252)  routing T_27_15.tnr_op_1 <X> T_27_15.lc_trk_g3_1
 (17 12)  (1419 252)  (1419 252)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (1423 252)  (1423 252)  routing T_27_15.sp4_v_t_14 <X> T_27_15.lc_trk_g3_3
 (22 12)  (1424 252)  (1424 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1425 252)  (1425 252)  routing T_27_15.sp4_v_t_14 <X> T_27_15.lc_trk_g3_3
 (17 13)  (1419 253)  (1419 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (1403 254)  (1403 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1419 254)  (1419 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1420 254)  (1420 254)  routing T_27_15.wire_logic_cluster/lc_5/out <X> T_27_15.lc_trk_g3_5
 (26 14)  (1428 254)  (1428 254)  routing T_27_15.lc_trk_g2_7 <X> T_27_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (1430 254)  (1430 254)  routing T_27_15.lc_trk_g2_2 <X> T_27_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1431 254)  (1431 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1434 254)  (1434 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1435 254)  (1435 254)  routing T_27_15.lc_trk_g3_3 <X> T_27_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1436 254)  (1436 254)  routing T_27_15.lc_trk_g3_3 <X> T_27_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1438 254)  (1438 254)  LC_7 Logic Functioning bit
 (37 14)  (1439 254)  (1439 254)  LC_7 Logic Functioning bit
 (38 14)  (1440 254)  (1440 254)  LC_7 Logic Functioning bit
 (39 14)  (1441 254)  (1441 254)  LC_7 Logic Functioning bit
 (41 14)  (1443 254)  (1443 254)  LC_7 Logic Functioning bit
 (43 14)  (1445 254)  (1445 254)  LC_7 Logic Functioning bit
 (45 14)  (1447 254)  (1447 254)  LC_7 Logic Functioning bit
 (1 15)  (1403 255)  (1403 255)  routing T_27_15.lc_trk_g0_4 <X> T_27_15.wire_logic_cluster/lc_7/s_r
 (26 15)  (1428 255)  (1428 255)  routing T_27_15.lc_trk_g2_7 <X> T_27_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1430 255)  (1430 255)  routing T_27_15.lc_trk_g2_7 <X> T_27_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1431 255)  (1431 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1432 255)  (1432 255)  routing T_27_15.lc_trk_g2_2 <X> T_27_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1433 255)  (1433 255)  routing T_27_15.lc_trk_g3_3 <X> T_27_15.wire_logic_cluster/lc_7/in_3
 (40 15)  (1442 255)  (1442 255)  LC_7 Logic Functioning bit
 (42 15)  (1444 255)  (1444 255)  LC_7 Logic Functioning bit


LogicTile_28_15

 (14 0)  (1470 240)  (1470 240)  routing T_28_15.wire_logic_cluster/lc_0/out <X> T_28_15.lc_trk_g0_0
 (17 0)  (1473 240)  (1473 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1474 240)  (1474 240)  routing T_28_15.bnr_op_1 <X> T_28_15.lc_trk_g0_1
 (29 0)  (1485 240)  (1485 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1487 240)  (1487 240)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1488 240)  (1488 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1489 240)  (1489 240)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1490 240)  (1490 240)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 240)  (1492 240)  LC_0 Logic Functioning bit
 (38 0)  (1494 240)  (1494 240)  LC_0 Logic Functioning bit
 (41 0)  (1497 240)  (1497 240)  LC_0 Logic Functioning bit
 (43 0)  (1499 240)  (1499 240)  LC_0 Logic Functioning bit
 (45 0)  (1501 240)  (1501 240)  LC_0 Logic Functioning bit
 (17 1)  (1473 241)  (1473 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1474 241)  (1474 241)  routing T_28_15.bnr_op_1 <X> T_28_15.lc_trk_g0_1
 (22 1)  (1478 241)  (1478 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1479 241)  (1479 241)  routing T_28_15.sp4_v_b_18 <X> T_28_15.lc_trk_g0_2
 (24 1)  (1480 241)  (1480 241)  routing T_28_15.sp4_v_b_18 <X> T_28_15.lc_trk_g0_2
 (26 1)  (1482 241)  (1482 241)  routing T_28_15.lc_trk_g3_3 <X> T_28_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1483 241)  (1483 241)  routing T_28_15.lc_trk_g3_3 <X> T_28_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1484 241)  (1484 241)  routing T_28_15.lc_trk_g3_3 <X> T_28_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 241)  (1485 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (1493 241)  (1493 241)  LC_0 Logic Functioning bit
 (39 1)  (1495 241)  (1495 241)  LC_0 Logic Functioning bit
 (41 1)  (1497 241)  (1497 241)  LC_0 Logic Functioning bit
 (43 1)  (1499 241)  (1499 241)  LC_0 Logic Functioning bit
 (0 2)  (1456 242)  (1456 242)  routing T_28_15.glb_netwk_6 <X> T_28_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1457 242)  (1457 242)  routing T_28_15.glb_netwk_6 <X> T_28_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 242)  (1458 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1471 242)  (1471 242)  routing T_28_15.bot_op_5 <X> T_28_15.lc_trk_g0_5
 (17 2)  (1473 242)  (1473 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (1481 242)  (1481 242)  routing T_28_15.sp4_h_l_11 <X> T_28_15.lc_trk_g0_6
 (26 2)  (1482 242)  (1482 242)  routing T_28_15.lc_trk_g1_4 <X> T_28_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (1485 242)  (1485 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1487 242)  (1487 242)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 242)  (1488 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 242)  (1489 242)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1490 242)  (1490 242)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 242)  (1492 242)  LC_1 Logic Functioning bit
 (38 2)  (1494 242)  (1494 242)  LC_1 Logic Functioning bit
 (41 2)  (1497 242)  (1497 242)  LC_1 Logic Functioning bit
 (43 2)  (1499 242)  (1499 242)  LC_1 Logic Functioning bit
 (45 2)  (1501 242)  (1501 242)  LC_1 Logic Functioning bit
 (15 3)  (1471 243)  (1471 243)  routing T_28_15.bot_op_4 <X> T_28_15.lc_trk_g0_4
 (17 3)  (1473 243)  (1473 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (1478 243)  (1478 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1479 243)  (1479 243)  routing T_28_15.sp4_h_l_11 <X> T_28_15.lc_trk_g0_6
 (24 3)  (1480 243)  (1480 243)  routing T_28_15.sp4_h_l_11 <X> T_28_15.lc_trk_g0_6
 (25 3)  (1481 243)  (1481 243)  routing T_28_15.sp4_h_l_11 <X> T_28_15.lc_trk_g0_6
 (27 3)  (1483 243)  (1483 243)  routing T_28_15.lc_trk_g1_4 <X> T_28_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 243)  (1485 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1487 243)  (1487 243)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (1492 243)  (1492 243)  LC_1 Logic Functioning bit
 (38 3)  (1494 243)  (1494 243)  LC_1 Logic Functioning bit
 (40 3)  (1496 243)  (1496 243)  LC_1 Logic Functioning bit
 (42 3)  (1498 243)  (1498 243)  LC_1 Logic Functioning bit
 (1 4)  (1457 244)  (1457 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1470 244)  (1470 244)  routing T_28_15.sp4_h_r_8 <X> T_28_15.lc_trk_g1_0
 (22 4)  (1478 244)  (1478 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1480 244)  (1480 244)  routing T_28_15.bot_op_3 <X> T_28_15.lc_trk_g1_3
 (26 4)  (1482 244)  (1482 244)  routing T_28_15.lc_trk_g1_5 <X> T_28_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (1484 244)  (1484 244)  routing T_28_15.lc_trk_g2_1 <X> T_28_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 244)  (1485 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1487 244)  (1487 244)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1488 244)  (1488 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1489 244)  (1489 244)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 244)  (1490 244)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 244)  (1492 244)  LC_2 Logic Functioning bit
 (38 4)  (1494 244)  (1494 244)  LC_2 Logic Functioning bit
 (41 4)  (1497 244)  (1497 244)  LC_2 Logic Functioning bit
 (43 4)  (1499 244)  (1499 244)  LC_2 Logic Functioning bit
 (45 4)  (1501 244)  (1501 244)  LC_2 Logic Functioning bit
 (1 5)  (1457 245)  (1457 245)  routing T_28_15.lc_trk_g0_2 <X> T_28_15.wire_logic_cluster/lc_7/cen
 (15 5)  (1471 245)  (1471 245)  routing T_28_15.sp4_h_r_8 <X> T_28_15.lc_trk_g1_0
 (16 5)  (1472 245)  (1472 245)  routing T_28_15.sp4_h_r_8 <X> T_28_15.lc_trk_g1_0
 (17 5)  (1473 245)  (1473 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (1478 245)  (1478 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1480 245)  (1480 245)  routing T_28_15.bot_op_2 <X> T_28_15.lc_trk_g1_2
 (27 5)  (1483 245)  (1483 245)  routing T_28_15.lc_trk_g1_5 <X> T_28_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 245)  (1485 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (1492 245)  (1492 245)  LC_2 Logic Functioning bit
 (38 5)  (1494 245)  (1494 245)  LC_2 Logic Functioning bit
 (40 5)  (1496 245)  (1496 245)  LC_2 Logic Functioning bit
 (42 5)  (1498 245)  (1498 245)  LC_2 Logic Functioning bit
 (14 6)  (1470 246)  (1470 246)  routing T_28_15.bnr_op_4 <X> T_28_15.lc_trk_g1_4
 (17 6)  (1473 246)  (1473 246)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1474 246)  (1474 246)  routing T_28_15.bnr_op_5 <X> T_28_15.lc_trk_g1_5
 (27 6)  (1483 246)  (1483 246)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1484 246)  (1484 246)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 246)  (1485 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1486 246)  (1486 246)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1487 246)  (1487 246)  routing T_28_15.lc_trk_g0_4 <X> T_28_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1488 246)  (1488 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 246)  (1492 246)  LC_3 Logic Functioning bit
 (37 6)  (1493 246)  (1493 246)  LC_3 Logic Functioning bit
 (38 6)  (1494 246)  (1494 246)  LC_3 Logic Functioning bit
 (39 6)  (1495 246)  (1495 246)  LC_3 Logic Functioning bit
 (41 6)  (1497 246)  (1497 246)  LC_3 Logic Functioning bit
 (43 6)  (1499 246)  (1499 246)  LC_3 Logic Functioning bit
 (45 6)  (1501 246)  (1501 246)  LC_3 Logic Functioning bit
 (46 6)  (1502 246)  (1502 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (1470 247)  (1470 247)  routing T_28_15.bnr_op_4 <X> T_28_15.lc_trk_g1_4
 (17 7)  (1473 247)  (1473 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (1474 247)  (1474 247)  routing T_28_15.bnr_op_5 <X> T_28_15.lc_trk_g1_5
 (26 7)  (1482 247)  (1482 247)  routing T_28_15.lc_trk_g3_2 <X> T_28_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1483 247)  (1483 247)  routing T_28_15.lc_trk_g3_2 <X> T_28_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1484 247)  (1484 247)  routing T_28_15.lc_trk_g3_2 <X> T_28_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 247)  (1485 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1486 247)  (1486 247)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_3/in_1
 (37 7)  (1493 247)  (1493 247)  LC_3 Logic Functioning bit
 (39 7)  (1495 247)  (1495 247)  LC_3 Logic Functioning bit
 (17 8)  (1473 248)  (1473 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1474 248)  (1474 248)  routing T_28_15.wire_logic_cluster/lc_1/out <X> T_28_15.lc_trk_g2_1
 (26 8)  (1482 248)  (1482 248)  routing T_28_15.lc_trk_g0_6 <X> T_28_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (1483 248)  (1483 248)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 248)  (1484 248)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 248)  (1485 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 248)  (1486 248)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1487 248)  (1487 248)  routing T_28_15.lc_trk_g0_5 <X> T_28_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1488 248)  (1488 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 248)  (1492 248)  LC_4 Logic Functioning bit
 (37 8)  (1493 248)  (1493 248)  LC_4 Logic Functioning bit
 (38 8)  (1494 248)  (1494 248)  LC_4 Logic Functioning bit
 (39 8)  (1495 248)  (1495 248)  LC_4 Logic Functioning bit
 (41 8)  (1497 248)  (1497 248)  LC_4 Logic Functioning bit
 (43 8)  (1499 248)  (1499 248)  LC_4 Logic Functioning bit
 (45 8)  (1501 248)  (1501 248)  LC_4 Logic Functioning bit
 (26 9)  (1482 249)  (1482 249)  routing T_28_15.lc_trk_g0_6 <X> T_28_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 249)  (1485 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (1493 249)  (1493 249)  LC_4 Logic Functioning bit
 (39 9)  (1495 249)  (1495 249)  LC_4 Logic Functioning bit
 (46 9)  (1502 249)  (1502 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (1470 250)  (1470 250)  routing T_28_15.sp4_v_t_17 <X> T_28_15.lc_trk_g2_4
 (27 10)  (1483 250)  (1483 250)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1484 250)  (1484 250)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 250)  (1485 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 250)  (1486 250)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 250)  (1488 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 250)  (1490 250)  routing T_28_15.lc_trk_g1_3 <X> T_28_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 250)  (1492 250)  LC_5 Logic Functioning bit
 (37 10)  (1493 250)  (1493 250)  LC_5 Logic Functioning bit
 (38 10)  (1494 250)  (1494 250)  LC_5 Logic Functioning bit
 (39 10)  (1495 250)  (1495 250)  LC_5 Logic Functioning bit
 (41 10)  (1497 250)  (1497 250)  LC_5 Logic Functioning bit
 (43 10)  (1499 250)  (1499 250)  LC_5 Logic Functioning bit
 (45 10)  (1501 250)  (1501 250)  LC_5 Logic Functioning bit
 (16 11)  (1472 251)  (1472 251)  routing T_28_15.sp4_v_t_17 <X> T_28_15.lc_trk_g2_4
 (17 11)  (1473 251)  (1473 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (27 11)  (1483 251)  (1483 251)  routing T_28_15.lc_trk_g1_0 <X> T_28_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 251)  (1485 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1486 251)  (1486 251)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1487 251)  (1487 251)  routing T_28_15.lc_trk_g1_3 <X> T_28_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (1493 251)  (1493 251)  LC_5 Logic Functioning bit
 (39 11)  (1495 251)  (1495 251)  LC_5 Logic Functioning bit
 (46 11)  (1502 251)  (1502 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (1478 252)  (1478 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1480 252)  (1480 252)  routing T_28_15.tnr_op_3 <X> T_28_15.lc_trk_g3_3
 (25 12)  (1481 252)  (1481 252)  routing T_28_15.wire_logic_cluster/lc_2/out <X> T_28_15.lc_trk_g3_2
 (26 12)  (1482 252)  (1482 252)  routing T_28_15.lc_trk_g3_5 <X> T_28_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1483 252)  (1483 252)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1484 252)  (1484 252)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 252)  (1485 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 252)  (1486 252)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 252)  (1488 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1490 252)  (1490 252)  routing T_28_15.lc_trk_g1_2 <X> T_28_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 252)  (1492 252)  LC_6 Logic Functioning bit
 (37 12)  (1493 252)  (1493 252)  LC_6 Logic Functioning bit
 (38 12)  (1494 252)  (1494 252)  LC_6 Logic Functioning bit
 (39 12)  (1495 252)  (1495 252)  LC_6 Logic Functioning bit
 (41 12)  (1497 252)  (1497 252)  LC_6 Logic Functioning bit
 (43 12)  (1499 252)  (1499 252)  LC_6 Logic Functioning bit
 (45 12)  (1501 252)  (1501 252)  LC_6 Logic Functioning bit
 (47 12)  (1503 252)  (1503 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (1478 253)  (1478 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1483 253)  (1483 253)  routing T_28_15.lc_trk_g3_5 <X> T_28_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1484 253)  (1484 253)  routing T_28_15.lc_trk_g3_5 <X> T_28_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 253)  (1485 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1487 253)  (1487 253)  routing T_28_15.lc_trk_g1_2 <X> T_28_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (1493 253)  (1493 253)  LC_6 Logic Functioning bit
 (39 13)  (1495 253)  (1495 253)  LC_6 Logic Functioning bit
 (0 14)  (1456 254)  (1456 254)  routing T_28_15.lc_trk_g2_4 <X> T_28_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 254)  (1457 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1473 254)  (1473 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1474 254)  (1474 254)  routing T_28_15.wire_logic_cluster/lc_5/out <X> T_28_15.lc_trk_g3_5
 (21 14)  (1477 254)  (1477 254)  routing T_28_15.sp4_h_l_34 <X> T_28_15.lc_trk_g3_7
 (22 14)  (1478 254)  (1478 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1479 254)  (1479 254)  routing T_28_15.sp4_h_l_34 <X> T_28_15.lc_trk_g3_7
 (24 14)  (1480 254)  (1480 254)  routing T_28_15.sp4_h_l_34 <X> T_28_15.lc_trk_g3_7
 (1 15)  (1457 255)  (1457 255)  routing T_28_15.lc_trk_g2_4 <X> T_28_15.wire_logic_cluster/lc_7/s_r
 (15 15)  (1471 255)  (1471 255)  routing T_28_15.tnr_op_4 <X> T_28_15.lc_trk_g3_4
 (17 15)  (1473 255)  (1473 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (1477 255)  (1477 255)  routing T_28_15.sp4_h_l_34 <X> T_28_15.lc_trk_g3_7


LogicTile_29_15

 (11 0)  (1521 240)  (1521 240)  routing T_29_15.sp4_h_l_45 <X> T_29_15.sp4_v_b_2
 (13 0)  (1523 240)  (1523 240)  routing T_29_15.sp4_h_l_45 <X> T_29_15.sp4_v_b_2
 (14 0)  (1524 240)  (1524 240)  routing T_29_15.bnr_op_0 <X> T_29_15.lc_trk_g0_0
 (26 0)  (1536 240)  (1536 240)  routing T_29_15.lc_trk_g3_5 <X> T_29_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (1538 240)  (1538 240)  routing T_29_15.lc_trk_g2_7 <X> T_29_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1539 240)  (1539 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1540 240)  (1540 240)  routing T_29_15.lc_trk_g2_7 <X> T_29_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1542 240)  (1542 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1543 240)  (1543 240)  routing T_29_15.lc_trk_g3_0 <X> T_29_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1544 240)  (1544 240)  routing T_29_15.lc_trk_g3_0 <X> T_29_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (1545 240)  (1545 240)  routing T_29_15.lc_trk_g1_5 <X> T_29_15.input_2_0
 (40 0)  (1550 240)  (1550 240)  LC_0 Logic Functioning bit
 (52 0)  (1562 240)  (1562 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (12 1)  (1522 241)  (1522 241)  routing T_29_15.sp4_h_l_45 <X> T_29_15.sp4_v_b_2
 (14 1)  (1524 241)  (1524 241)  routing T_29_15.bnr_op_0 <X> T_29_15.lc_trk_g0_0
 (17 1)  (1527 241)  (1527 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (1532 241)  (1532 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1535 241)  (1535 241)  routing T_29_15.sp4_r_v_b_33 <X> T_29_15.lc_trk_g0_2
 (27 1)  (1537 241)  (1537 241)  routing T_29_15.lc_trk_g3_5 <X> T_29_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1538 241)  (1538 241)  routing T_29_15.lc_trk_g3_5 <X> T_29_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1539 241)  (1539 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1540 241)  (1540 241)  routing T_29_15.lc_trk_g2_7 <X> T_29_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (1542 241)  (1542 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1544 241)  (1544 241)  routing T_29_15.lc_trk_g1_5 <X> T_29_15.input_2_0
 (0 2)  (1510 242)  (1510 242)  routing T_29_15.glb_netwk_6 <X> T_29_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1511 242)  (1511 242)  routing T_29_15.glb_netwk_6 <X> T_29_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1512 242)  (1512 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1525 242)  (1525 242)  routing T_29_15.sp4_h_r_5 <X> T_29_15.lc_trk_g0_5
 (16 2)  (1526 242)  (1526 242)  routing T_29_15.sp4_h_r_5 <X> T_29_15.lc_trk_g0_5
 (17 2)  (1527 242)  (1527 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (1531 242)  (1531 242)  routing T_29_15.wire_logic_cluster/lc_7/out <X> T_29_15.lc_trk_g0_7
 (22 2)  (1532 242)  (1532 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (1536 242)  (1536 242)  routing T_29_15.lc_trk_g0_7 <X> T_29_15.wire_logic_cluster/lc_1/in_0
 (32 2)  (1542 242)  (1542 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (1545 242)  (1545 242)  routing T_29_15.lc_trk_g1_4 <X> T_29_15.input_2_1
 (36 2)  (1546 242)  (1546 242)  LC_1 Logic Functioning bit
 (18 3)  (1528 243)  (1528 243)  routing T_29_15.sp4_h_r_5 <X> T_29_15.lc_trk_g0_5
 (26 3)  (1536 243)  (1536 243)  routing T_29_15.lc_trk_g0_7 <X> T_29_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1539 243)  (1539 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1541 243)  (1541 243)  routing T_29_15.lc_trk_g0_2 <X> T_29_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1542 243)  (1542 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1544 243)  (1544 243)  routing T_29_15.lc_trk_g1_4 <X> T_29_15.input_2_1
 (37 3)  (1547 243)  (1547 243)  LC_1 Logic Functioning bit
 (17 4)  (1527 244)  (1527 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1528 244)  (1528 244)  routing T_29_15.bnr_op_1 <X> T_29_15.lc_trk_g1_1
 (26 4)  (1536 244)  (1536 244)  routing T_29_15.lc_trk_g2_4 <X> T_29_15.wire_logic_cluster/lc_2/in_0
 (32 4)  (1542 244)  (1542 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1543 244)  (1543 244)  routing T_29_15.lc_trk_g3_2 <X> T_29_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1544 244)  (1544 244)  routing T_29_15.lc_trk_g3_2 <X> T_29_15.wire_logic_cluster/lc_2/in_3
 (39 4)  (1549 244)  (1549 244)  LC_2 Logic Functioning bit
 (42 4)  (1552 244)  (1552 244)  LC_2 Logic Functioning bit
 (45 4)  (1555 244)  (1555 244)  LC_2 Logic Functioning bit
 (50 4)  (1560 244)  (1560 244)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (1528 245)  (1528 245)  routing T_29_15.bnr_op_1 <X> T_29_15.lc_trk_g1_1
 (28 5)  (1538 245)  (1538 245)  routing T_29_15.lc_trk_g2_4 <X> T_29_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1539 245)  (1539 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1541 245)  (1541 245)  routing T_29_15.lc_trk_g3_2 <X> T_29_15.wire_logic_cluster/lc_2/in_3
 (38 5)  (1548 245)  (1548 245)  LC_2 Logic Functioning bit
 (43 5)  (1553 245)  (1553 245)  LC_2 Logic Functioning bit
 (14 6)  (1524 246)  (1524 246)  routing T_29_15.wire_logic_cluster/lc_4/out <X> T_29_15.lc_trk_g1_4
 (15 6)  (1525 246)  (1525 246)  routing T_29_15.sp4_h_r_13 <X> T_29_15.lc_trk_g1_5
 (16 6)  (1526 246)  (1526 246)  routing T_29_15.sp4_h_r_13 <X> T_29_15.lc_trk_g1_5
 (17 6)  (1527 246)  (1527 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1528 246)  (1528 246)  routing T_29_15.sp4_h_r_13 <X> T_29_15.lc_trk_g1_5
 (26 6)  (1536 246)  (1536 246)  routing T_29_15.lc_trk_g0_5 <X> T_29_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1537 246)  (1537 246)  routing T_29_15.lc_trk_g3_3 <X> T_29_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1538 246)  (1538 246)  routing T_29_15.lc_trk_g3_3 <X> T_29_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1539 246)  (1539 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1542 246)  (1542 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1543 246)  (1543 246)  routing T_29_15.lc_trk_g2_2 <X> T_29_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (1550 246)  (1550 246)  LC_3 Logic Functioning bit
 (17 7)  (1527 247)  (1527 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (1539 247)  (1539 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1540 247)  (1540 247)  routing T_29_15.lc_trk_g3_3 <X> T_29_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1541 247)  (1541 247)  routing T_29_15.lc_trk_g2_2 <X> T_29_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1542 247)  (1542 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1543 247)  (1543 247)  routing T_29_15.lc_trk_g2_1 <X> T_29_15.input_2_3
 (51 7)  (1561 247)  (1561 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (1521 248)  (1521 248)  routing T_29_15.sp4_v_t_37 <X> T_29_15.sp4_v_b_8
 (13 8)  (1523 248)  (1523 248)  routing T_29_15.sp4_v_t_37 <X> T_29_15.sp4_v_b_8
 (15 8)  (1525 248)  (1525 248)  routing T_29_15.rgt_op_1 <X> T_29_15.lc_trk_g2_1
 (17 8)  (1527 248)  (1527 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1528 248)  (1528 248)  routing T_29_15.rgt_op_1 <X> T_29_15.lc_trk_g2_1
 (25 8)  (1535 248)  (1535 248)  routing T_29_15.rgt_op_2 <X> T_29_15.lc_trk_g2_2
 (27 8)  (1537 248)  (1537 248)  routing T_29_15.lc_trk_g1_4 <X> T_29_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1539 248)  (1539 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1540 248)  (1540 248)  routing T_29_15.lc_trk_g1_4 <X> T_29_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1541 248)  (1541 248)  routing T_29_15.lc_trk_g0_7 <X> T_29_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1542 248)  (1542 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1545 248)  (1545 248)  routing T_29_15.lc_trk_g2_4 <X> T_29_15.input_2_4
 (41 8)  (1551 248)  (1551 248)  LC_4 Logic Functioning bit
 (45 8)  (1555 248)  (1555 248)  LC_4 Logic Functioning bit
 (22 9)  (1532 249)  (1532 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1534 249)  (1534 249)  routing T_29_15.rgt_op_2 <X> T_29_15.lc_trk_g2_2
 (26 9)  (1536 249)  (1536 249)  routing T_29_15.lc_trk_g0_2 <X> T_29_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1539 249)  (1539 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1541 249)  (1541 249)  routing T_29_15.lc_trk_g0_7 <X> T_29_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1542 249)  (1542 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1543 249)  (1543 249)  routing T_29_15.lc_trk_g2_4 <X> T_29_15.input_2_4
 (38 9)  (1548 249)  (1548 249)  LC_4 Logic Functioning bit
 (39 9)  (1549 249)  (1549 249)  LC_4 Logic Functioning bit
 (41 9)  (1551 249)  (1551 249)  LC_4 Logic Functioning bit
 (21 10)  (1531 250)  (1531 250)  routing T_29_15.rgt_op_7 <X> T_29_15.lc_trk_g2_7
 (22 10)  (1532 250)  (1532 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1534 250)  (1534 250)  routing T_29_15.rgt_op_7 <X> T_29_15.lc_trk_g2_7
 (32 10)  (1542 250)  (1542 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1544 250)  (1544 250)  routing T_29_15.lc_trk_g1_1 <X> T_29_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1546 250)  (1546 250)  LC_5 Logic Functioning bit
 (38 10)  (1548 250)  (1548 250)  LC_5 Logic Functioning bit
 (15 11)  (1525 251)  (1525 251)  routing T_29_15.sp4_v_t_33 <X> T_29_15.lc_trk_g2_4
 (16 11)  (1526 251)  (1526 251)  routing T_29_15.sp4_v_t_33 <X> T_29_15.lc_trk_g2_4
 (17 11)  (1527 251)  (1527 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (1536 251)  (1536 251)  routing T_29_15.lc_trk_g3_2 <X> T_29_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1537 251)  (1537 251)  routing T_29_15.lc_trk_g3_2 <X> T_29_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1538 251)  (1538 251)  routing T_29_15.lc_trk_g3_2 <X> T_29_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1539 251)  (1539 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1547 251)  (1547 251)  LC_5 Logic Functioning bit
 (39 11)  (1549 251)  (1549 251)  LC_5 Logic Functioning bit
 (10 12)  (1520 252)  (1520 252)  routing T_29_15.sp4_v_t_40 <X> T_29_15.sp4_h_r_10
 (21 12)  (1531 252)  (1531 252)  routing T_29_15.rgt_op_3 <X> T_29_15.lc_trk_g3_3
 (22 12)  (1532 252)  (1532 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1534 252)  (1534 252)  routing T_29_15.rgt_op_3 <X> T_29_15.lc_trk_g3_3
 (25 12)  (1535 252)  (1535 252)  routing T_29_15.wire_logic_cluster/lc_2/out <X> T_29_15.lc_trk_g3_2
 (27 12)  (1537 252)  (1537 252)  routing T_29_15.lc_trk_g1_4 <X> T_29_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1539 252)  (1539 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1540 252)  (1540 252)  routing T_29_15.lc_trk_g1_4 <X> T_29_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1541 252)  (1541 252)  routing T_29_15.lc_trk_g0_7 <X> T_29_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1542 252)  (1542 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (1547 252)  (1547 252)  LC_6 Logic Functioning bit
 (39 12)  (1549 252)  (1549 252)  LC_6 Logic Functioning bit
 (40 12)  (1550 252)  (1550 252)  LC_6 Logic Functioning bit
 (42 12)  (1552 252)  (1552 252)  LC_6 Logic Functioning bit
 (50 12)  (1560 252)  (1560 252)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (1562 252)  (1562 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (1525 253)  (1525 253)  routing T_29_15.tnr_op_0 <X> T_29_15.lc_trk_g3_0
 (17 13)  (1527 253)  (1527 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (1532 253)  (1532 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (1539 253)  (1539 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1541 253)  (1541 253)  routing T_29_15.lc_trk_g0_7 <X> T_29_15.wire_logic_cluster/lc_6/in_3
 (38 13)  (1548 253)  (1548 253)  LC_6 Logic Functioning bit
 (41 13)  (1551 253)  (1551 253)  LC_6 Logic Functioning bit
 (43 13)  (1553 253)  (1553 253)  LC_6 Logic Functioning bit
 (46 13)  (1556 253)  (1556 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (8 14)  (1518 254)  (1518 254)  routing T_29_15.sp4_h_r_10 <X> T_29_15.sp4_h_l_47
 (15 14)  (1525 254)  (1525 254)  routing T_29_15.rgt_op_5 <X> T_29_15.lc_trk_g3_5
 (17 14)  (1527 254)  (1527 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1528 254)  (1528 254)  routing T_29_15.rgt_op_5 <X> T_29_15.lc_trk_g3_5
 (26 14)  (1536 254)  (1536 254)  routing T_29_15.lc_trk_g0_7 <X> T_29_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (1538 254)  (1538 254)  routing T_29_15.lc_trk_g2_4 <X> T_29_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1539 254)  (1539 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1540 254)  (1540 254)  routing T_29_15.lc_trk_g2_4 <X> T_29_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1542 254)  (1542 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1547 254)  (1547 254)  LC_7 Logic Functioning bit
 (39 14)  (1549 254)  (1549 254)  LC_7 Logic Functioning bit
 (45 14)  (1555 254)  (1555 254)  LC_7 Logic Functioning bit
 (52 14)  (1562 254)  (1562 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (1536 255)  (1536 255)  routing T_29_15.lc_trk_g0_7 <X> T_29_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1539 255)  (1539 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1541 255)  (1541 255)  routing T_29_15.lc_trk_g0_2 <X> T_29_15.wire_logic_cluster/lc_7/in_3
 (40 15)  (1550 255)  (1550 255)  LC_7 Logic Functioning bit
 (42 15)  (1552 255)  (1552 255)  LC_7 Logic Functioning bit
 (51 15)  (1561 255)  (1561 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_30_15

 (27 0)  (1591 240)  (1591 240)  routing T_30_15.lc_trk_g1_0 <X> T_30_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1593 240)  (1593 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1595 240)  (1595 240)  routing T_30_15.lc_trk_g2_5 <X> T_30_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1596 240)  (1596 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1597 240)  (1597 240)  routing T_30_15.lc_trk_g2_5 <X> T_30_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (1599 240)  (1599 240)  routing T_30_15.lc_trk_g3_5 <X> T_30_15.input_2_0
 (36 0)  (1600 240)  (1600 240)  LC_0 Logic Functioning bit
 (37 0)  (1601 240)  (1601 240)  LC_0 Logic Functioning bit
 (38 0)  (1602 240)  (1602 240)  LC_0 Logic Functioning bit
 (39 0)  (1603 240)  (1603 240)  LC_0 Logic Functioning bit
 (44 0)  (1608 240)  (1608 240)  LC_0 Logic Functioning bit
 (45 0)  (1609 240)  (1609 240)  LC_0 Logic Functioning bit
 (46 0)  (1610 240)  (1610 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (32 1)  (1596 241)  (1596 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1597 241)  (1597 241)  routing T_30_15.lc_trk_g3_5 <X> T_30_15.input_2_0
 (34 1)  (1598 241)  (1598 241)  routing T_30_15.lc_trk_g3_5 <X> T_30_15.input_2_0
 (40 1)  (1604 241)  (1604 241)  LC_0 Logic Functioning bit
 (41 1)  (1605 241)  (1605 241)  LC_0 Logic Functioning bit
 (42 1)  (1606 241)  (1606 241)  LC_0 Logic Functioning bit
 (43 1)  (1607 241)  (1607 241)  LC_0 Logic Functioning bit
 (0 2)  (1564 242)  (1564 242)  routing T_30_15.glb_netwk_6 <X> T_30_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 242)  (1565 242)  routing T_30_15.glb_netwk_6 <X> T_30_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 242)  (1566 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1591 242)  (1591 242)  routing T_30_15.lc_trk_g3_1 <X> T_30_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1592 242)  (1592 242)  routing T_30_15.lc_trk_g3_1 <X> T_30_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1593 242)  (1593 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1596 242)  (1596 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1600 242)  (1600 242)  LC_1 Logic Functioning bit
 (37 2)  (1601 242)  (1601 242)  LC_1 Logic Functioning bit
 (38 2)  (1602 242)  (1602 242)  LC_1 Logic Functioning bit
 (39 2)  (1603 242)  (1603 242)  LC_1 Logic Functioning bit
 (44 2)  (1608 242)  (1608 242)  LC_1 Logic Functioning bit
 (45 2)  (1609 242)  (1609 242)  LC_1 Logic Functioning bit
 (8 3)  (1572 243)  (1572 243)  routing T_30_15.sp4_h_r_1 <X> T_30_15.sp4_v_t_36
 (9 3)  (1573 243)  (1573 243)  routing T_30_15.sp4_h_r_1 <X> T_30_15.sp4_v_t_36
 (40 3)  (1604 243)  (1604 243)  LC_1 Logic Functioning bit
 (41 3)  (1605 243)  (1605 243)  LC_1 Logic Functioning bit
 (42 3)  (1606 243)  (1606 243)  LC_1 Logic Functioning bit
 (43 3)  (1607 243)  (1607 243)  LC_1 Logic Functioning bit
 (14 4)  (1578 244)  (1578 244)  routing T_30_15.wire_logic_cluster/lc_0/out <X> T_30_15.lc_trk_g1_0
 (21 4)  (1585 244)  (1585 244)  routing T_30_15.wire_logic_cluster/lc_3/out <X> T_30_15.lc_trk_g1_3
 (22 4)  (1586 244)  (1586 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1589 244)  (1589 244)  routing T_30_15.wire_logic_cluster/lc_2/out <X> T_30_15.lc_trk_g1_2
 (27 4)  (1591 244)  (1591 244)  routing T_30_15.lc_trk_g1_2 <X> T_30_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1593 244)  (1593 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1596 244)  (1596 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1600 244)  (1600 244)  LC_2 Logic Functioning bit
 (37 4)  (1601 244)  (1601 244)  LC_2 Logic Functioning bit
 (38 4)  (1602 244)  (1602 244)  LC_2 Logic Functioning bit
 (39 4)  (1603 244)  (1603 244)  LC_2 Logic Functioning bit
 (44 4)  (1608 244)  (1608 244)  LC_2 Logic Functioning bit
 (45 4)  (1609 244)  (1609 244)  LC_2 Logic Functioning bit
 (17 5)  (1581 245)  (1581 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1586 245)  (1586 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1594 245)  (1594 245)  routing T_30_15.lc_trk_g1_2 <X> T_30_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (1604 245)  (1604 245)  LC_2 Logic Functioning bit
 (41 5)  (1605 245)  (1605 245)  LC_2 Logic Functioning bit
 (42 5)  (1606 245)  (1606 245)  LC_2 Logic Functioning bit
 (43 5)  (1607 245)  (1607 245)  LC_2 Logic Functioning bit
 (17 6)  (1581 246)  (1581 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1582 246)  (1582 246)  routing T_30_15.wire_logic_cluster/lc_5/out <X> T_30_15.lc_trk_g1_5
 (25 6)  (1589 246)  (1589 246)  routing T_30_15.wire_logic_cluster/lc_6/out <X> T_30_15.lc_trk_g1_6
 (27 6)  (1591 246)  (1591 246)  routing T_30_15.lc_trk_g1_3 <X> T_30_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1593 246)  (1593 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1596 246)  (1596 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1600 246)  (1600 246)  LC_3 Logic Functioning bit
 (37 6)  (1601 246)  (1601 246)  LC_3 Logic Functioning bit
 (38 6)  (1602 246)  (1602 246)  LC_3 Logic Functioning bit
 (39 6)  (1603 246)  (1603 246)  LC_3 Logic Functioning bit
 (44 6)  (1608 246)  (1608 246)  LC_3 Logic Functioning bit
 (45 6)  (1609 246)  (1609 246)  LC_3 Logic Functioning bit
 (22 7)  (1586 247)  (1586 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1594 247)  (1594 247)  routing T_30_15.lc_trk_g1_3 <X> T_30_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (1604 247)  (1604 247)  LC_3 Logic Functioning bit
 (41 7)  (1605 247)  (1605 247)  LC_3 Logic Functioning bit
 (42 7)  (1606 247)  (1606 247)  LC_3 Logic Functioning bit
 (43 7)  (1607 247)  (1607 247)  LC_3 Logic Functioning bit
 (27 8)  (1591 248)  (1591 248)  routing T_30_15.lc_trk_g3_4 <X> T_30_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1592 248)  (1592 248)  routing T_30_15.lc_trk_g3_4 <X> T_30_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1593 248)  (1593 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1594 248)  (1594 248)  routing T_30_15.lc_trk_g3_4 <X> T_30_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1596 248)  (1596 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1600 248)  (1600 248)  LC_4 Logic Functioning bit
 (37 8)  (1601 248)  (1601 248)  LC_4 Logic Functioning bit
 (38 8)  (1602 248)  (1602 248)  LC_4 Logic Functioning bit
 (39 8)  (1603 248)  (1603 248)  LC_4 Logic Functioning bit
 (44 8)  (1608 248)  (1608 248)  LC_4 Logic Functioning bit
 (45 8)  (1609 248)  (1609 248)  LC_4 Logic Functioning bit
 (46 8)  (1610 248)  (1610 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (1604 249)  (1604 249)  LC_4 Logic Functioning bit
 (41 9)  (1605 249)  (1605 249)  LC_4 Logic Functioning bit
 (42 9)  (1606 249)  (1606 249)  LC_4 Logic Functioning bit
 (43 9)  (1607 249)  (1607 249)  LC_4 Logic Functioning bit
 (15 10)  (1579 250)  (1579 250)  routing T_30_15.tnl_op_5 <X> T_30_15.lc_trk_g2_5
 (17 10)  (1581 250)  (1581 250)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (27 10)  (1591 250)  (1591 250)  routing T_30_15.lc_trk_g1_5 <X> T_30_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1593 250)  (1593 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1594 250)  (1594 250)  routing T_30_15.lc_trk_g1_5 <X> T_30_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1596 250)  (1596 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1600 250)  (1600 250)  LC_5 Logic Functioning bit
 (37 10)  (1601 250)  (1601 250)  LC_5 Logic Functioning bit
 (38 10)  (1602 250)  (1602 250)  LC_5 Logic Functioning bit
 (39 10)  (1603 250)  (1603 250)  LC_5 Logic Functioning bit
 (44 10)  (1608 250)  (1608 250)  LC_5 Logic Functioning bit
 (45 10)  (1609 250)  (1609 250)  LC_5 Logic Functioning bit
 (18 11)  (1582 251)  (1582 251)  routing T_30_15.tnl_op_5 <X> T_30_15.lc_trk_g2_5
 (40 11)  (1604 251)  (1604 251)  LC_5 Logic Functioning bit
 (41 11)  (1605 251)  (1605 251)  LC_5 Logic Functioning bit
 (42 11)  (1606 251)  (1606 251)  LC_5 Logic Functioning bit
 (43 11)  (1607 251)  (1607 251)  LC_5 Logic Functioning bit
 (17 12)  (1581 252)  (1581 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1582 252)  (1582 252)  routing T_30_15.wire_logic_cluster/lc_1/out <X> T_30_15.lc_trk_g3_1
 (27 12)  (1591 252)  (1591 252)  routing T_30_15.lc_trk_g1_6 <X> T_30_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1593 252)  (1593 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1594 252)  (1594 252)  routing T_30_15.lc_trk_g1_6 <X> T_30_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1596 252)  (1596 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1600 252)  (1600 252)  LC_6 Logic Functioning bit
 (37 12)  (1601 252)  (1601 252)  LC_6 Logic Functioning bit
 (38 12)  (1602 252)  (1602 252)  LC_6 Logic Functioning bit
 (39 12)  (1603 252)  (1603 252)  LC_6 Logic Functioning bit
 (44 12)  (1608 252)  (1608 252)  LC_6 Logic Functioning bit
 (45 12)  (1609 252)  (1609 252)  LC_6 Logic Functioning bit
 (51 12)  (1615 252)  (1615 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (30 13)  (1594 253)  (1594 253)  routing T_30_15.lc_trk_g1_6 <X> T_30_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (1604 253)  (1604 253)  LC_6 Logic Functioning bit
 (41 13)  (1605 253)  (1605 253)  LC_6 Logic Functioning bit
 (42 13)  (1606 253)  (1606 253)  LC_6 Logic Functioning bit
 (43 13)  (1607 253)  (1607 253)  LC_6 Logic Functioning bit
 (1 14)  (1565 254)  (1565 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1578 254)  (1578 254)  routing T_30_15.wire_logic_cluster/lc_4/out <X> T_30_15.lc_trk_g3_4
 (15 14)  (1579 254)  (1579 254)  routing T_30_15.tnl_op_5 <X> T_30_15.lc_trk_g3_5
 (17 14)  (1581 254)  (1581 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (1585 254)  (1585 254)  routing T_30_15.wire_logic_cluster/lc_7/out <X> T_30_15.lc_trk_g3_7
 (22 14)  (1586 254)  (1586 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1591 254)  (1591 254)  routing T_30_15.lc_trk_g3_7 <X> T_30_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1592 254)  (1592 254)  routing T_30_15.lc_trk_g3_7 <X> T_30_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1593 254)  (1593 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1594 254)  (1594 254)  routing T_30_15.lc_trk_g3_7 <X> T_30_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1596 254)  (1596 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1600 254)  (1600 254)  LC_7 Logic Functioning bit
 (37 14)  (1601 254)  (1601 254)  LC_7 Logic Functioning bit
 (38 14)  (1602 254)  (1602 254)  LC_7 Logic Functioning bit
 (39 14)  (1603 254)  (1603 254)  LC_7 Logic Functioning bit
 (44 14)  (1608 254)  (1608 254)  LC_7 Logic Functioning bit
 (45 14)  (1609 254)  (1609 254)  LC_7 Logic Functioning bit
 (0 15)  (1564 255)  (1564 255)  routing T_30_15.glb_netwk_2 <X> T_30_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (1581 255)  (1581 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1582 255)  (1582 255)  routing T_30_15.tnl_op_5 <X> T_30_15.lc_trk_g3_5
 (30 15)  (1594 255)  (1594 255)  routing T_30_15.lc_trk_g3_7 <X> T_30_15.wire_logic_cluster/lc_7/in_1
 (40 15)  (1604 255)  (1604 255)  LC_7 Logic Functioning bit
 (41 15)  (1605 255)  (1605 255)  LC_7 Logic Functioning bit
 (42 15)  (1606 255)  (1606 255)  LC_7 Logic Functioning bit
 (43 15)  (1607 255)  (1607 255)  LC_7 Logic Functioning bit


LogicTile_31_15

 (22 4)  (1640 244)  (1640 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1641 244)  (1641 244)  routing T_31_15.sp12_h_r_11 <X> T_31_15.lc_trk_g1_3
 (25 12)  (1643 252)  (1643 252)  routing T_31_15.sp4_h_r_34 <X> T_31_15.lc_trk_g3_2
 (26 12)  (1644 252)  (1644 252)  routing T_31_15.lc_trk_g3_7 <X> T_31_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1645 252)  (1645 252)  routing T_31_15.lc_trk_g3_4 <X> T_31_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1646 252)  (1646 252)  routing T_31_15.lc_trk_g3_4 <X> T_31_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1647 252)  (1647 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1648 252)  (1648 252)  routing T_31_15.lc_trk_g3_4 <X> T_31_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1650 252)  (1650 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1651 252)  (1651 252)  routing T_31_15.lc_trk_g3_2 <X> T_31_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1652 252)  (1652 252)  routing T_31_15.lc_trk_g3_2 <X> T_31_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1654 252)  (1654 252)  LC_6 Logic Functioning bit
 (37 12)  (1655 252)  (1655 252)  LC_6 Logic Functioning bit
 (38 12)  (1656 252)  (1656 252)  LC_6 Logic Functioning bit
 (39 12)  (1657 252)  (1657 252)  LC_6 Logic Functioning bit
 (42 12)  (1660 252)  (1660 252)  LC_6 Logic Functioning bit
 (43 12)  (1661 252)  (1661 252)  LC_6 Logic Functioning bit
 (22 13)  (1640 253)  (1640 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1641 253)  (1641 253)  routing T_31_15.sp4_h_r_34 <X> T_31_15.lc_trk_g3_2
 (24 13)  (1642 253)  (1642 253)  routing T_31_15.sp4_h_r_34 <X> T_31_15.lc_trk_g3_2
 (26 13)  (1644 253)  (1644 253)  routing T_31_15.lc_trk_g3_7 <X> T_31_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1645 253)  (1645 253)  routing T_31_15.lc_trk_g3_7 <X> T_31_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1646 253)  (1646 253)  routing T_31_15.lc_trk_g3_7 <X> T_31_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1647 253)  (1647 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1649 253)  (1649 253)  routing T_31_15.lc_trk_g3_2 <X> T_31_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1650 253)  (1650 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1652 253)  (1652 253)  routing T_31_15.lc_trk_g1_3 <X> T_31_15.input_2_6
 (35 13)  (1653 253)  (1653 253)  routing T_31_15.lc_trk_g1_3 <X> T_31_15.input_2_6
 (37 13)  (1655 253)  (1655 253)  LC_6 Logic Functioning bit
 (39 13)  (1657 253)  (1657 253)  LC_6 Logic Functioning bit
 (42 13)  (1660 253)  (1660 253)  LC_6 Logic Functioning bit
 (43 13)  (1661 253)  (1661 253)  LC_6 Logic Functioning bit
 (46 13)  (1664 253)  (1664 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (1632 254)  (1632 254)  routing T_31_15.sp4_h_r_36 <X> T_31_15.lc_trk_g3_4
 (21 14)  (1639 254)  (1639 254)  routing T_31_15.sp4_h_l_34 <X> T_31_15.lc_trk_g3_7
 (22 14)  (1640 254)  (1640 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1641 254)  (1641 254)  routing T_31_15.sp4_h_l_34 <X> T_31_15.lc_trk_g3_7
 (24 14)  (1642 254)  (1642 254)  routing T_31_15.sp4_h_l_34 <X> T_31_15.lc_trk_g3_7
 (15 15)  (1633 255)  (1633 255)  routing T_31_15.sp4_h_r_36 <X> T_31_15.lc_trk_g3_4
 (16 15)  (1634 255)  (1634 255)  routing T_31_15.sp4_h_r_36 <X> T_31_15.lc_trk_g3_4
 (17 15)  (1635 255)  (1635 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1639 255)  (1639 255)  routing T_31_15.sp4_h_l_34 <X> T_31_15.lc_trk_g3_7


LogicTile_27_14

 (22 2)  (1424 226)  (1424 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1426 226)  (1426 226)  routing T_27_14.top_op_7 <X> T_27_14.lc_trk_g0_7
 (14 3)  (1416 227)  (1416 227)  routing T_27_14.top_op_4 <X> T_27_14.lc_trk_g0_4
 (15 3)  (1417 227)  (1417 227)  routing T_27_14.top_op_4 <X> T_27_14.lc_trk_g0_4
 (17 3)  (1419 227)  (1419 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (1423 227)  (1423 227)  routing T_27_14.top_op_7 <X> T_27_14.lc_trk_g0_7
 (12 4)  (1414 228)  (1414 228)  routing T_27_14.sp4_v_t_40 <X> T_27_14.sp4_h_r_5
 (14 5)  (1416 229)  (1416 229)  routing T_27_14.top_op_0 <X> T_27_14.lc_trk_g1_0
 (15 5)  (1417 229)  (1417 229)  routing T_27_14.top_op_0 <X> T_27_14.lc_trk_g1_0
 (17 5)  (1419 229)  (1419 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 6)  (1417 230)  (1417 230)  routing T_27_14.top_op_5 <X> T_27_14.lc_trk_g1_5
 (17 6)  (1419 230)  (1419 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (1420 231)  (1420 231)  routing T_27_14.top_op_5 <X> T_27_14.lc_trk_g1_5
 (9 8)  (1411 232)  (1411 232)  routing T_27_14.sp4_v_t_42 <X> T_27_14.sp4_h_r_7
 (26 8)  (1428 232)  (1428 232)  routing T_27_14.lc_trk_g1_5 <X> T_27_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1429 232)  (1429 232)  routing T_27_14.lc_trk_g1_0 <X> T_27_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1431 232)  (1431 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1433 232)  (1433 232)  routing T_27_14.lc_trk_g0_7 <X> T_27_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1434 232)  (1434 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1437 232)  (1437 232)  routing T_27_14.lc_trk_g0_4 <X> T_27_14.input_2_4
 (36 8)  (1438 232)  (1438 232)  LC_4 Logic Functioning bit
 (14 9)  (1416 233)  (1416 233)  routing T_27_14.sp4_r_v_b_32 <X> T_27_14.lc_trk_g2_0
 (17 9)  (1419 233)  (1419 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (1424 233)  (1424 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1427 233)  (1427 233)  routing T_27_14.sp4_r_v_b_34 <X> T_27_14.lc_trk_g2_2
 (27 9)  (1429 233)  (1429 233)  routing T_27_14.lc_trk_g1_5 <X> T_27_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1431 233)  (1431 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1433 233)  (1433 233)  routing T_27_14.lc_trk_g0_7 <X> T_27_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (1434 233)  (1434 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (26 10)  (1428 234)  (1428 234)  routing T_27_14.lc_trk_g3_6 <X> T_27_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (1430 234)  (1430 234)  routing T_27_14.lc_trk_g2_2 <X> T_27_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1431 234)  (1431 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1434 234)  (1434 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1435 234)  (1435 234)  routing T_27_14.lc_trk_g2_0 <X> T_27_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1438 234)  (1438 234)  LC_5 Logic Functioning bit
 (50 10)  (1452 234)  (1452 234)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (1428 235)  (1428 235)  routing T_27_14.lc_trk_g3_6 <X> T_27_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1429 235)  (1429 235)  routing T_27_14.lc_trk_g3_6 <X> T_27_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1430 235)  (1430 235)  routing T_27_14.lc_trk_g3_6 <X> T_27_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1431 235)  (1431 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1432 235)  (1432 235)  routing T_27_14.lc_trk_g2_2 <X> T_27_14.wire_logic_cluster/lc_5/in_1
 (22 15)  (1424 239)  (1424 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1427 239)  (1427 239)  routing T_27_14.sp4_r_v_b_46 <X> T_27_14.lc_trk_g3_6


LogicTile_28_14

 (22 0)  (1478 224)  (1478 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (14 1)  (1470 225)  (1470 225)  routing T_28_14.sp4_r_v_b_35 <X> T_28_14.lc_trk_g0_0
 (17 1)  (1473 225)  (1473 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (1477 225)  (1477 225)  routing T_28_14.sp4_r_v_b_32 <X> T_28_14.lc_trk_g0_3
 (0 2)  (1456 226)  (1456 226)  routing T_28_14.glb_netwk_6 <X> T_28_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1457 226)  (1457 226)  routing T_28_14.glb_netwk_6 <X> T_28_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 226)  (1458 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1473 226)  (1473 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1474 226)  (1474 226)  routing T_28_14.wire_logic_cluster/lc_5/out <X> T_28_14.lc_trk_g0_5
 (26 2)  (1482 226)  (1482 226)  routing T_28_14.lc_trk_g2_5 <X> T_28_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1483 226)  (1483 226)  routing T_28_14.lc_trk_g3_1 <X> T_28_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 226)  (1484 226)  routing T_28_14.lc_trk_g3_1 <X> T_28_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 226)  (1485 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1487 226)  (1487 226)  routing T_28_14.lc_trk_g1_5 <X> T_28_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 226)  (1488 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1490 226)  (1490 226)  routing T_28_14.lc_trk_g1_5 <X> T_28_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 226)  (1492 226)  LC_1 Logic Functioning bit
 (41 2)  (1497 226)  (1497 226)  LC_1 Logic Functioning bit
 (43 2)  (1499 226)  (1499 226)  LC_1 Logic Functioning bit
 (45 2)  (1501 226)  (1501 226)  LC_1 Logic Functioning bit
 (28 3)  (1484 227)  (1484 227)  routing T_28_14.lc_trk_g2_5 <X> T_28_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 227)  (1485 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1488 227)  (1488 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1491 227)  (1491 227)  routing T_28_14.lc_trk_g0_3 <X> T_28_14.input_2_1
 (36 3)  (1492 227)  (1492 227)  LC_1 Logic Functioning bit
 (38 3)  (1494 227)  (1494 227)  LC_1 Logic Functioning bit
 (39 3)  (1495 227)  (1495 227)  LC_1 Logic Functioning bit
 (41 3)  (1497 227)  (1497 227)  LC_1 Logic Functioning bit
 (43 3)  (1499 227)  (1499 227)  LC_1 Logic Functioning bit
 (21 4)  (1477 228)  (1477 228)  routing T_28_14.wire_logic_cluster/lc_3/out <X> T_28_14.lc_trk_g1_3
 (22 4)  (1478 228)  (1478 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1484 228)  (1484 228)  routing T_28_14.lc_trk_g2_1 <X> T_28_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 228)  (1485 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1487 228)  (1487 228)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1488 228)  (1488 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1489 228)  (1489 228)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 228)  (1490 228)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 228)  (1492 228)  LC_2 Logic Functioning bit
 (38 4)  (1494 228)  (1494 228)  LC_2 Logic Functioning bit
 (41 4)  (1497 228)  (1497 228)  LC_2 Logic Functioning bit
 (43 4)  (1499 228)  (1499 228)  LC_2 Logic Functioning bit
 (26 5)  (1482 229)  (1482 229)  routing T_28_14.lc_trk_g2_2 <X> T_28_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1484 229)  (1484 229)  routing T_28_14.lc_trk_g2_2 <X> T_28_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 229)  (1485 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1487 229)  (1487 229)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (1492 229)  (1492 229)  LC_2 Logic Functioning bit
 (38 5)  (1494 229)  (1494 229)  LC_2 Logic Functioning bit
 (40 5)  (1496 229)  (1496 229)  LC_2 Logic Functioning bit
 (42 5)  (1498 229)  (1498 229)  LC_2 Logic Functioning bit
 (14 6)  (1470 230)  (1470 230)  routing T_28_14.wire_logic_cluster/lc_4/out <X> T_28_14.lc_trk_g1_4
 (15 6)  (1471 230)  (1471 230)  routing T_28_14.lft_op_5 <X> T_28_14.lc_trk_g1_5
 (17 6)  (1473 230)  (1473 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1474 230)  (1474 230)  routing T_28_14.lft_op_5 <X> T_28_14.lc_trk_g1_5
 (21 6)  (1477 230)  (1477 230)  routing T_28_14.wire_logic_cluster/lc_7/out <X> T_28_14.lc_trk_g1_7
 (22 6)  (1478 230)  (1478 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1482 230)  (1482 230)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (1484 230)  (1484 230)  routing T_28_14.lc_trk_g2_6 <X> T_28_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 230)  (1485 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1486 230)  (1486 230)  routing T_28_14.lc_trk_g2_6 <X> T_28_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 230)  (1488 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1490 230)  (1490 230)  routing T_28_14.lc_trk_g1_3 <X> T_28_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 230)  (1492 230)  LC_3 Logic Functioning bit
 (37 6)  (1493 230)  (1493 230)  LC_3 Logic Functioning bit
 (38 6)  (1494 230)  (1494 230)  LC_3 Logic Functioning bit
 (39 6)  (1495 230)  (1495 230)  LC_3 Logic Functioning bit
 (41 6)  (1497 230)  (1497 230)  LC_3 Logic Functioning bit
 (43 6)  (1499 230)  (1499 230)  LC_3 Logic Functioning bit
 (17 7)  (1473 231)  (1473 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1482 231)  (1482 231)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1483 231)  (1483 231)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1484 231)  (1484 231)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 231)  (1485 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1486 231)  (1486 231)  routing T_28_14.lc_trk_g2_6 <X> T_28_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1487 231)  (1487 231)  routing T_28_14.lc_trk_g1_3 <X> T_28_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (1492 231)  (1492 231)  LC_3 Logic Functioning bit
 (38 7)  (1494 231)  (1494 231)  LC_3 Logic Functioning bit
 (14 8)  (1470 232)  (1470 232)  routing T_28_14.sp4_v_t_21 <X> T_28_14.lc_trk_g2_0
 (17 8)  (1473 232)  (1473 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1474 232)  (1474 232)  routing T_28_14.wire_logic_cluster/lc_1/out <X> T_28_14.lc_trk_g2_1
 (25 8)  (1481 232)  (1481 232)  routing T_28_14.wire_logic_cluster/lc_2/out <X> T_28_14.lc_trk_g2_2
 (27 8)  (1483 232)  (1483 232)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 232)  (1484 232)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 232)  (1485 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 232)  (1486 232)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (1487 232)  (1487 232)  routing T_28_14.lc_trk_g1_4 <X> T_28_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1488 232)  (1488 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1490 232)  (1490 232)  routing T_28_14.lc_trk_g1_4 <X> T_28_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 232)  (1492 232)  LC_4 Logic Functioning bit
 (37 8)  (1493 232)  (1493 232)  LC_4 Logic Functioning bit
 (38 8)  (1494 232)  (1494 232)  LC_4 Logic Functioning bit
 (39 8)  (1495 232)  (1495 232)  LC_4 Logic Functioning bit
 (41 8)  (1497 232)  (1497 232)  LC_4 Logic Functioning bit
 (43 8)  (1499 232)  (1499 232)  LC_4 Logic Functioning bit
 (14 9)  (1470 233)  (1470 233)  routing T_28_14.sp4_v_t_21 <X> T_28_14.lc_trk_g2_0
 (16 9)  (1472 233)  (1472 233)  routing T_28_14.sp4_v_t_21 <X> T_28_14.lc_trk_g2_0
 (17 9)  (1473 233)  (1473 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (1478 233)  (1478 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (1484 233)  (1484 233)  routing T_28_14.lc_trk_g2_0 <X> T_28_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 233)  (1485 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1486 233)  (1486 233)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (1493 233)  (1493 233)  LC_4 Logic Functioning bit
 (39 9)  (1495 233)  (1495 233)  LC_4 Logic Functioning bit
 (16 10)  (1472 234)  (1472 234)  routing T_28_14.sp12_v_b_21 <X> T_28_14.lc_trk_g2_5
 (17 10)  (1473 234)  (1473 234)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (26 10)  (1482 234)  (1482 234)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (1485 234)  (1485 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (35 10)  (1491 234)  (1491 234)  routing T_28_14.lc_trk_g0_5 <X> T_28_14.input_2_5
 (36 10)  (1492 234)  (1492 234)  LC_5 Logic Functioning bit
 (37 10)  (1493 234)  (1493 234)  LC_5 Logic Functioning bit
 (38 10)  (1494 234)  (1494 234)  LC_5 Logic Functioning bit
 (41 10)  (1497 234)  (1497 234)  LC_5 Logic Functioning bit
 (42 10)  (1498 234)  (1498 234)  LC_5 Logic Functioning bit
 (43 10)  (1499 234)  (1499 234)  LC_5 Logic Functioning bit
 (18 11)  (1474 235)  (1474 235)  routing T_28_14.sp12_v_b_21 <X> T_28_14.lc_trk_g2_5
 (22 11)  (1478 235)  (1478 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1479 235)  (1479 235)  routing T_28_14.sp4_v_b_46 <X> T_28_14.lc_trk_g2_6
 (24 11)  (1480 235)  (1480 235)  routing T_28_14.sp4_v_b_46 <X> T_28_14.lc_trk_g2_6
 (26 11)  (1482 235)  (1482 235)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1483 235)  (1483 235)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1484 235)  (1484 235)  routing T_28_14.lc_trk_g3_6 <X> T_28_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 235)  (1485 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (1488 235)  (1488 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1492 235)  (1492 235)  LC_5 Logic Functioning bit
 (43 11)  (1499 235)  (1499 235)  LC_5 Logic Functioning bit
 (17 12)  (1473 236)  (1473 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1474 236)  (1474 236)  routing T_28_14.wire_logic_cluster/lc_1/out <X> T_28_14.lc_trk_g3_1
 (29 12)  (1485 236)  (1485 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1487 236)  (1487 236)  routing T_28_14.lc_trk_g2_5 <X> T_28_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1488 236)  (1488 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 236)  (1489 236)  routing T_28_14.lc_trk_g2_5 <X> T_28_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (1493 236)  (1493 236)  LC_6 Logic Functioning bit
 (39 12)  (1495 236)  (1495 236)  LC_6 Logic Functioning bit
 (30 13)  (1486 237)  (1486 237)  routing T_28_14.lc_trk_g0_3 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (37 13)  (1493 237)  (1493 237)  LC_6 Logic Functioning bit
 (39 13)  (1495 237)  (1495 237)  LC_6 Logic Functioning bit
 (0 14)  (1456 238)  (1456 238)  routing T_28_14.lc_trk_g3_5 <X> T_28_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 238)  (1457 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (1473 238)  (1473 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (1478 238)  (1478 238)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1480 238)  (1480 238)  routing T_28_14.tnl_op_7 <X> T_28_14.lc_trk_g3_7
 (25 14)  (1481 238)  (1481 238)  routing T_28_14.wire_logic_cluster/lc_6/out <X> T_28_14.lc_trk_g3_6
 (27 14)  (1483 238)  (1483 238)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1484 238)  (1484 238)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 238)  (1485 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 238)  (1486 238)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (1487 238)  (1487 238)  routing T_28_14.lc_trk_g1_7 <X> T_28_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1488 238)  (1488 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1490 238)  (1490 238)  routing T_28_14.lc_trk_g1_7 <X> T_28_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 238)  (1492 238)  LC_7 Logic Functioning bit
 (38 14)  (1494 238)  (1494 238)  LC_7 Logic Functioning bit
 (39 14)  (1495 238)  (1495 238)  LC_7 Logic Functioning bit
 (43 14)  (1499 238)  (1499 238)  LC_7 Logic Functioning bit
 (50 14)  (1506 238)  (1506 238)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (1456 239)  (1456 239)  routing T_28_14.lc_trk_g3_5 <X> T_28_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1457 239)  (1457 239)  routing T_28_14.lc_trk_g3_5 <X> T_28_14.wire_logic_cluster/lc_7/s_r
 (21 15)  (1477 239)  (1477 239)  routing T_28_14.tnl_op_7 <X> T_28_14.lc_trk_g3_7
 (22 15)  (1478 239)  (1478 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (1486 239)  (1486 239)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (1487 239)  (1487 239)  routing T_28_14.lc_trk_g1_7 <X> T_28_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (1492 239)  (1492 239)  LC_7 Logic Functioning bit
 (38 15)  (1494 239)  (1494 239)  LC_7 Logic Functioning bit
 (39 15)  (1495 239)  (1495 239)  LC_7 Logic Functioning bit
 (43 15)  (1499 239)  (1499 239)  LC_7 Logic Functioning bit
 (53 15)  (1509 239)  (1509 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_29_14

 (17 0)  (1527 224)  (1527 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1528 224)  (1528 224)  routing T_29_14.wire_logic_cluster/lc_1/out <X> T_29_14.lc_trk_g0_1
 (25 2)  (1535 226)  (1535 226)  routing T_29_14.lft_op_6 <X> T_29_14.lc_trk_g0_6
 (27 2)  (1537 226)  (1537 226)  routing T_29_14.lc_trk_g1_7 <X> T_29_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1539 226)  (1539 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1540 226)  (1540 226)  routing T_29_14.lc_trk_g1_7 <X> T_29_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1541 226)  (1541 226)  routing T_29_14.lc_trk_g0_6 <X> T_29_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1542 226)  (1542 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1546 226)  (1546 226)  LC_1 Logic Functioning bit
 (38 2)  (1548 226)  (1548 226)  LC_1 Logic Functioning bit
 (41 2)  (1551 226)  (1551 226)  LC_1 Logic Functioning bit
 (43 2)  (1553 226)  (1553 226)  LC_1 Logic Functioning bit
 (22 3)  (1532 227)  (1532 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1534 227)  (1534 227)  routing T_29_14.lft_op_6 <X> T_29_14.lc_trk_g0_6
 (29 3)  (1539 227)  (1539 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1540 227)  (1540 227)  routing T_29_14.lc_trk_g1_7 <X> T_29_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1541 227)  (1541 227)  routing T_29_14.lc_trk_g0_6 <X> T_29_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (1546 227)  (1546 227)  LC_1 Logic Functioning bit
 (38 3)  (1548 227)  (1548 227)  LC_1 Logic Functioning bit
 (40 3)  (1550 227)  (1550 227)  LC_1 Logic Functioning bit
 (42 3)  (1552 227)  (1552 227)  LC_1 Logic Functioning bit
 (14 6)  (1524 230)  (1524 230)  routing T_29_14.wire_logic_cluster/lc_4/out <X> T_29_14.lc_trk_g1_4
 (17 6)  (1527 230)  (1527 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1528 230)  (1528 230)  routing T_29_14.wire_logic_cluster/lc_5/out <X> T_29_14.lc_trk_g1_5
 (21 6)  (1531 230)  (1531 230)  routing T_29_14.sp4_v_b_15 <X> T_29_14.lc_trk_g1_7
 (22 6)  (1532 230)  (1532 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1533 230)  (1533 230)  routing T_29_14.sp4_v_b_15 <X> T_29_14.lc_trk_g1_7
 (17 7)  (1527 231)  (1527 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1531 231)  (1531 231)  routing T_29_14.sp4_v_b_15 <X> T_29_14.lc_trk_g1_7
 (26 8)  (1536 232)  (1536 232)  routing T_29_14.lc_trk_g0_6 <X> T_29_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (1538 232)  (1538 232)  routing T_29_14.lc_trk_g2_7 <X> T_29_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1539 232)  (1539 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1540 232)  (1540 232)  routing T_29_14.lc_trk_g2_7 <X> T_29_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (1541 232)  (1541 232)  routing T_29_14.lc_trk_g1_4 <X> T_29_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1542 232)  (1542 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1544 232)  (1544 232)  routing T_29_14.lc_trk_g1_4 <X> T_29_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1546 232)  (1546 232)  LC_4 Logic Functioning bit
 (37 8)  (1547 232)  (1547 232)  LC_4 Logic Functioning bit
 (38 8)  (1548 232)  (1548 232)  LC_4 Logic Functioning bit
 (39 8)  (1549 232)  (1549 232)  LC_4 Logic Functioning bit
 (41 8)  (1551 232)  (1551 232)  LC_4 Logic Functioning bit
 (43 8)  (1553 232)  (1553 232)  LC_4 Logic Functioning bit
 (26 9)  (1536 233)  (1536 233)  routing T_29_14.lc_trk_g0_6 <X> T_29_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1539 233)  (1539 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1540 233)  (1540 233)  routing T_29_14.lc_trk_g2_7 <X> T_29_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (1546 233)  (1546 233)  LC_4 Logic Functioning bit
 (38 9)  (1548 233)  (1548 233)  LC_4 Logic Functioning bit
 (15 10)  (1525 234)  (1525 234)  routing T_29_14.sp4_h_l_16 <X> T_29_14.lc_trk_g2_5
 (16 10)  (1526 234)  (1526 234)  routing T_29_14.sp4_h_l_16 <X> T_29_14.lc_trk_g2_5
 (17 10)  (1527 234)  (1527 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (1532 234)  (1532 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1533 234)  (1533 234)  routing T_29_14.sp4_h_r_31 <X> T_29_14.lc_trk_g2_7
 (24 10)  (1534 234)  (1534 234)  routing T_29_14.sp4_h_r_31 <X> T_29_14.lc_trk_g2_7
 (26 10)  (1536 234)  (1536 234)  routing T_29_14.lc_trk_g2_5 <X> T_29_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (1539 234)  (1539 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1540 234)  (1540 234)  routing T_29_14.lc_trk_g0_6 <X> T_29_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (1541 234)  (1541 234)  routing T_29_14.lc_trk_g1_5 <X> T_29_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1542 234)  (1542 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1544 234)  (1544 234)  routing T_29_14.lc_trk_g1_5 <X> T_29_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1546 234)  (1546 234)  LC_5 Logic Functioning bit
 (37 10)  (1547 234)  (1547 234)  LC_5 Logic Functioning bit
 (38 10)  (1548 234)  (1548 234)  LC_5 Logic Functioning bit
 (39 10)  (1549 234)  (1549 234)  LC_5 Logic Functioning bit
 (41 10)  (1551 234)  (1551 234)  LC_5 Logic Functioning bit
 (43 10)  (1553 234)  (1553 234)  LC_5 Logic Functioning bit
 (18 11)  (1528 235)  (1528 235)  routing T_29_14.sp4_h_l_16 <X> T_29_14.lc_trk_g2_5
 (21 11)  (1531 235)  (1531 235)  routing T_29_14.sp4_h_r_31 <X> T_29_14.lc_trk_g2_7
 (28 11)  (1538 235)  (1538 235)  routing T_29_14.lc_trk_g2_5 <X> T_29_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1539 235)  (1539 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1540 235)  (1540 235)  routing T_29_14.lc_trk_g0_6 <X> T_29_14.wire_logic_cluster/lc_5/in_1
 (37 11)  (1547 235)  (1547 235)  LC_5 Logic Functioning bit
 (39 11)  (1549 235)  (1549 235)  LC_5 Logic Functioning bit
 (5 12)  (1515 236)  (1515 236)  routing T_29_14.sp4_v_t_44 <X> T_29_14.sp4_h_r_9


LogicTile_30_14

 (14 0)  (1578 224)  (1578 224)  routing T_30_14.wire_logic_cluster/lc_0/out <X> T_30_14.lc_trk_g0_0
 (17 0)  (1581 224)  (1581 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1582 224)  (1582 224)  routing T_30_14.wire_logic_cluster/lc_1/out <X> T_30_14.lc_trk_g0_1
 (29 0)  (1593 224)  (1593 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1596 224)  (1596 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1597 224)  (1597 224)  routing T_30_14.lc_trk_g3_2 <X> T_30_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1598 224)  (1598 224)  routing T_30_14.lc_trk_g3_2 <X> T_30_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (1601 224)  (1601 224)  LC_0 Logic Functioning bit
 (38 0)  (1602 224)  (1602 224)  LC_0 Logic Functioning bit
 (42 0)  (1606 224)  (1606 224)  LC_0 Logic Functioning bit
 (43 0)  (1607 224)  (1607 224)  LC_0 Logic Functioning bit
 (45 0)  (1609 224)  (1609 224)  LC_0 Logic Functioning bit
 (17 1)  (1581 225)  (1581 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (1591 225)  (1591 225)  routing T_30_14.lc_trk_g3_1 <X> T_30_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1592 225)  (1592 225)  routing T_30_14.lc_trk_g3_1 <X> T_30_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1593 225)  (1593 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1595 225)  (1595 225)  routing T_30_14.lc_trk_g3_2 <X> T_30_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1596 225)  (1596 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1600 225)  (1600 225)  LC_0 Logic Functioning bit
 (37 1)  (1601 225)  (1601 225)  LC_0 Logic Functioning bit
 (42 1)  (1606 225)  (1606 225)  LC_0 Logic Functioning bit
 (43 1)  (1607 225)  (1607 225)  LC_0 Logic Functioning bit
 (51 1)  (1615 225)  (1615 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1564 226)  (1564 226)  routing T_30_14.glb_netwk_6 <X> T_30_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 226)  (1565 226)  routing T_30_14.glb_netwk_6 <X> T_30_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 226)  (1566 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1578 226)  (1578 226)  routing T_30_14.sp4_h_l_9 <X> T_30_14.lc_trk_g0_4
 (28 2)  (1592 226)  (1592 226)  routing T_30_14.lc_trk_g2_2 <X> T_30_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1593 226)  (1593 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1596 226)  (1596 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1597 226)  (1597 226)  routing T_30_14.lc_trk_g3_1 <X> T_30_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1598 226)  (1598 226)  routing T_30_14.lc_trk_g3_1 <X> T_30_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (1605 226)  (1605 226)  LC_1 Logic Functioning bit
 (43 2)  (1607 226)  (1607 226)  LC_1 Logic Functioning bit
 (45 2)  (1609 226)  (1609 226)  LC_1 Logic Functioning bit
 (14 3)  (1578 227)  (1578 227)  routing T_30_14.sp4_h_l_9 <X> T_30_14.lc_trk_g0_4
 (15 3)  (1579 227)  (1579 227)  routing T_30_14.sp4_h_l_9 <X> T_30_14.lc_trk_g0_4
 (16 3)  (1580 227)  (1580 227)  routing T_30_14.sp4_h_l_9 <X> T_30_14.lc_trk_g0_4
 (17 3)  (1581 227)  (1581 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (29 3)  (1593 227)  (1593 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1594 227)  (1594 227)  routing T_30_14.lc_trk_g2_2 <X> T_30_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (1600 227)  (1600 227)  LC_1 Logic Functioning bit
 (37 3)  (1601 227)  (1601 227)  LC_1 Logic Functioning bit
 (38 3)  (1602 227)  (1602 227)  LC_1 Logic Functioning bit
 (39 3)  (1603 227)  (1603 227)  LC_1 Logic Functioning bit
 (40 3)  (1604 227)  (1604 227)  LC_1 Logic Functioning bit
 (42 3)  (1606 227)  (1606 227)  LC_1 Logic Functioning bit
 (22 9)  (1586 233)  (1586 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1588 233)  (1588 233)  routing T_30_14.tnl_op_2 <X> T_30_14.lc_trk_g2_2
 (25 9)  (1589 233)  (1589 233)  routing T_30_14.tnl_op_2 <X> T_30_14.lc_trk_g2_2
 (15 12)  (1579 236)  (1579 236)  routing T_30_14.tnl_op_1 <X> T_30_14.lc_trk_g3_1
 (17 12)  (1581 236)  (1581 236)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (1582 237)  (1582 237)  routing T_30_14.tnl_op_1 <X> T_30_14.lc_trk_g3_1
 (22 13)  (1586 237)  (1586 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1588 237)  (1588 237)  routing T_30_14.tnl_op_2 <X> T_30_14.lc_trk_g3_2
 (25 13)  (1589 237)  (1589 237)  routing T_30_14.tnl_op_2 <X> T_30_14.lc_trk_g3_2
 (1 14)  (1565 238)  (1565 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1565 239)  (1565 239)  routing T_30_14.lc_trk_g0_4 <X> T_30_14.wire_logic_cluster/lc_7/s_r


LogicTile_17_13

 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (905 210)  (905 210)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (40 2)  (914 210)  (914 210)  LC_1 Logic Functioning bit
 (42 2)  (916 210)  (916 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 211)  (910 211)  LC_1 Logic Functioning bit
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (38 3)  (912 211)  (912 211)  LC_1 Logic Functioning bit
 (39 3)  (913 211)  (913 211)  LC_1 Logic Functioning bit
 (41 3)  (915 211)  (915 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (27 4)  (901 212)  (901 212)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 212)  (902 212)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 212)  (907 212)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (40 4)  (914 212)  (914 212)  LC_2 Logic Functioning bit
 (42 4)  (916 212)  (916 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (39 5)  (913 213)  (913 213)  LC_2 Logic Functioning bit
 (40 5)  (914 213)  (914 213)  LC_2 Logic Functioning bit
 (42 5)  (916 213)  (916 213)  LC_2 Logic Functioning bit
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 214)  (892 214)  routing T_17_13.wire_logic_cluster/lc_5/out <X> T_17_13.lc_trk_g1_5
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 216)  (892 216)  routing T_17_13.wire_logic_cluster/lc_1/out <X> T_17_13.lc_trk_g2_1
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (39 10)  (913 218)  (913 218)  LC_5 Logic Functioning bit
 (40 10)  (914 218)  (914 218)  LC_5 Logic Functioning bit
 (42 10)  (916 218)  (916 218)  LC_5 Logic Functioning bit
 (45 10)  (919 218)  (919 218)  LC_5 Logic Functioning bit
 (27 11)  (901 219)  (901 219)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 219)  (902 219)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 219)  (910 219)  LC_5 Logic Functioning bit
 (38 11)  (912 219)  (912 219)  LC_5 Logic Functioning bit
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (43 11)  (917 219)  (917 219)  LC_5 Logic Functioning bit
 (14 12)  (888 220)  (888 220)  routing T_17_13.sp12_v_b_0 <X> T_17_13.lc_trk_g3_0
 (25 12)  (899 220)  (899 220)  routing T_17_13.wire_logic_cluster/lc_2/out <X> T_17_13.lc_trk_g3_2
 (27 12)  (901 220)  (901 220)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 220)  (902 220)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 220)  (907 220)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 220)  (908 220)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (37 12)  (911 220)  (911 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (40 12)  (914 220)  (914 220)  LC_6 Logic Functioning bit
 (42 12)  (916 220)  (916 220)  LC_6 Logic Functioning bit
 (45 12)  (919 220)  (919 220)  LC_6 Logic Functioning bit
 (52 12)  (926 220)  (926 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (888 221)  (888 221)  routing T_17_13.sp12_v_b_0 <X> T_17_13.lc_trk_g3_0
 (15 13)  (889 221)  (889 221)  routing T_17_13.sp12_v_b_0 <X> T_17_13.lc_trk_g3_0
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (905 221)  (905 221)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 221)  (910 221)  LC_6 Logic Functioning bit
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (39 13)  (913 221)  (913 221)  LC_6 Logic Functioning bit
 (40 13)  (914 221)  (914 221)  LC_6 Logic Functioning bit
 (42 13)  (916 221)  (916 221)  LC_6 Logic Functioning bit
 (46 13)  (920 221)  (920 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_20_13

 (9 4)  (1045 212)  (1045 212)  routing T_20_13.sp4_h_l_36 <X> T_20_13.sp4_h_r_4
 (10 4)  (1046 212)  (1046 212)  routing T_20_13.sp4_h_l_36 <X> T_20_13.sp4_h_r_4


LogicTile_24_13

 (8 4)  (1260 212)  (1260 212)  routing T_24_13.sp4_h_l_41 <X> T_24_13.sp4_h_r_4
 (9 8)  (1261 216)  (1261 216)  routing T_24_13.sp4_h_l_41 <X> T_24_13.sp4_h_r_7
 (10 8)  (1262 216)  (1262 216)  routing T_24_13.sp4_h_l_41 <X> T_24_13.sp4_h_r_7


LogicTile_28_13

 (6 2)  (1462 210)  (1462 210)  routing T_28_13.sp4_h_l_42 <X> T_28_13.sp4_v_t_37
 (8 7)  (1464 215)  (1464 215)  routing T_28_13.sp4_h_l_41 <X> T_28_13.sp4_v_t_41


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9

 (7 13)  (1409 157)  (1409 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1409 159)  (1409 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_28_9

 (7 15)  (1463 159)  (1463 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_29_9

 (7 15)  (1517 159)  (1517 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_30_9

 (7 11)  (1571 155)  (1571 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1571 159)  (1571 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_17_1

 (3 6)  (877 22)  (877 22)  routing T_17_1.sp12_v_b_0 <X> T_17_1.sp12_v_t_23


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 1)  (879 14)  (879 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0


