// Seed: 1838665435
`timescale 1ps / 1ps
module module_0;
  assign id_0 = 1;
  initial begin
    id_0 <= id_0;
  end
  always @(posedge 1 * 1'b0 or negedge 1) begin
    id_0 <= 1;
  end
  logic id_1;
  logic id_2;
  assign id_0 = id_0 < id_2;
  logic id_3;
endmodule
