/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [4:0] _01_;
  wire [6:0] celloutsig_0_0z;
  reg [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [22:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  reg [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = celloutsig_0_13z ? celloutsig_0_4z[0] : celloutsig_0_0z[1];
  assign celloutsig_1_15z = ~((celloutsig_1_2z | celloutsig_1_8z[1]) & celloutsig_1_12z[12]);
  assign celloutsig_0_16z = ~((celloutsig_0_5z | celloutsig_0_13z) & celloutsig_0_13z);
  assign celloutsig_0_13z = ~((celloutsig_0_4z[3] | celloutsig_0_12z[1]) & (celloutsig_0_1z[0] | celloutsig_0_4z[4]));
  assign celloutsig_1_0z = ~((in_data[180] | in_data[116]) & (in_data[102] | in_data[128]));
  always_ff @(negedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 5'h00;
    else _00_ <= celloutsig_1_1z[12:8];
  always_ff @(negedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= in_data[160:156];
  assign celloutsig_1_1z = in_data[168:151] & in_data[115:98];
  assign celloutsig_0_3z = { celloutsig_0_0z[6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } & { in_data[72:67], celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_1z[1], celloutsig_0_5z, celloutsig_0_1z[2:1], in_data[0] };
  assign celloutsig_1_7z = in_data[183:174] > { in_data[161:156], celloutsig_1_5z };
  assign celloutsig_0_17z = { celloutsig_0_4z[2:0], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_13z } <= { celloutsig_0_3z[4:3], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_8z[5:3] && celloutsig_0_2z[4:2];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[5:1] };
  assign celloutsig_1_19z = celloutsig_1_16z[18:12] % { 1'h1, celloutsig_1_16z[11:6] };
  assign celloutsig_0_1z = in_data[32:30] % { 1'h1, in_data[58:57] };
  assign celloutsig_1_5z = celloutsig_1_3z[3:0] % { 1'h1, in_data[168:167], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_7z } % { 1'h1, celloutsig_1_5z };
  assign celloutsig_1_8z = _01_[3:1] % { 1'h1, celloutsig_1_1z[13], celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_9z[9:0], celloutsig_1_8z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[16:4] };
  assign celloutsig_1_18z = { _01_[4:1], celloutsig_1_2z } * { _00_[4:2], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[162:156], celloutsig_1_0z } != celloutsig_1_1z[9:2];
  assign celloutsig_0_6z = - celloutsig_0_1z;
  assign celloutsig_0_7z = - { celloutsig_0_2z[6:1], celloutsig_0_1z };
  assign celloutsig_0_2z = - { in_data[64:61], celloutsig_0_1z };
  assign celloutsig_1_9z = - { celloutsig_1_3z[5:0], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_5z = & celloutsig_0_2z[5:0];
  assign celloutsig_0_18z = | { celloutsig_0_5z, celloutsig_0_3z[2:1] };
  assign celloutsig_1_16z = { celloutsig_1_1z[14:3], celloutsig_1_6z } >> { celloutsig_1_11z, celloutsig_1_15z, _01_, _01_, celloutsig_1_3z };
  assign celloutsig_1_3z = in_data[133:127] >> { celloutsig_1_1z[14:9], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[90:84] ^ in_data[7:1];
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_12z = celloutsig_0_7z[4:2];
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 11'h000;
    else if (!clkin_data[0]) celloutsig_1_6z = { celloutsig_1_3z[4:3], celloutsig_1_5z, _01_ };
  assign { out_data[132:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
