/*
 * $QNXLicenseC:
 * Copyright 2008, QNX Software Systems. 
 * 
 * Licensed under the Apache License, Version 2.0 (the "License"). You 
 * may not reproduce, modify or distribute this software except in 
 * compliance with the License. You may obtain a copy of the License 
 * at: http://www.apache.org/licenses/LICENSE-2.0 
 * 
 * Unless required by applicable law or agreed to in writing, software 
 * distributed under the License is distributed on an "AS IS" basis, 
 * WITHOUT WARRANTIES OF ANY KIND, either express or implied.
 *
 * This file may contain contributions from others, either as 
 * contributors under the License or as licensors under other terms.  
 * Please review this entire file for other proprietary rights or license 
 * notices, as well as the QNX Development Suite License Guide at 
 * http://licensing.qnx.com/license-guide/ for other information.
 * $
 */

/************************************************************************/
/*      SH7786_90 onchip peripheral Include File	Ver 0.1		*/
/************************************************************************/

/* 29bits phisical address mode */

/* SH4A Area */
#define SH4A_AREA0	(0x00000000)	/* LBSC */
#define SH4A_AREA1	(0x04000000)	/* LBSC */
#define SH4A_AREA2	(0x08000000)	/* DBSC2 */
#define SH4A_AREA3	(0x0c000000)	/* DBSC2 */
#define SH4A_AREA4	(0x10000000)	/* PCI-Ex | LBSC | SBSC2 */
#define SH4A_AREA5	(0x14000000)	/* Int.Mem | LBSC | SBSC2 */
#define SH4A_AREA6	(0x18000000)	/* LBSC */
#define SH4A_Peripheral	(0xfc000000)

/* SH4A region */
#define SH4A_P0		(0x00000000)
#define SH4A_P1		(0x80000000)
#define SH4A_P2		(0xa0000000)
#define SH4A_P3		(0xc0000000)
#define SH4A_P4		(0xe0000000)


/* SH4A/MP */
#define SH4A_TRA	(0xFF000020)
#define SH4A_EXPEVT	(0xFF000024)
#define SH4A_INTEVT	(0xFF000028)
#define SH4A_EXPMASK	(0xFF2F0004)
#define SH4A_PTEH	(0xFF000000)
#define SH4A_PTEL	(0xFF000004)
#define SH4A_TTB	(0xFF000008)
#define SH4A_TEA	(0xFF00000C)
#define SH4A_MMUCR	(0xFF000010)
#define SH4A_PASCR	(0xFF000070)
#define SH4A_IRMCR	(0xFF000078)
#define SH4A_PTEA	(0xFF000034)
#define SH4A_CCR	(0xFF00001C)
#define SH4A_QACR0	(0xFF000038)
#define SH4A_QACR1	(0xFF00003C)
#define SH4A_RAMCR	(0xFF000074)
#define SH4A_LSA0	(0xFF000050)
#define SH4A_LSA1	(0xFF000054)
#define SH4A_LDA0	(0xFF000058)
#define SH4A_LDA1	(0xFF00005C)

/* Processor version registers */
#define SH4A_PVR	(0xFF000030)
#define SH4A_PRR	(0xFF000044)


/* INTC */
#define SH4A_INTC_ICR0		(0xFE410000)
#define SH4A_INTC_ICR1		(0xFE41001C)
#define SH4A_INTC_INTPRI	(0xFE410010)
#define SH4A_INTC_INTREQ	(0xFE410024)
#define SH4A_INTC_C0INTMSK0	(0xFE410030)
#define SH4A_INTC_C1INTMSK0	(0xFE410034)
#define SH4A_INTC_C0INTMSK1	(0xFE410040)
#define SH4A_INTC_C1INTMSK1	(0xFE410044)
#define SH4A_INTC_C0INTMSKCLR0	(0xFE410050)
#define SH4A_INTC_C1INTMSKCLR0	(0xFE410054)
#define SH4A_INTC_C0INTMSKCLR1	(0xFE410060)
#define SH4A_INTC_C1INTMSKCLR1	(0xFE410064)
#define SH4A_INTC_INTMSK2	(0xFE410068)
#define SH4A_INTC_INTMSKCLR2	(0xFE41006C)
#define SH4A_INTC_NMIFCR	(0xFE4100C0)
#define SH4A_INTC_NMISET	(0xFE4100C4)
#define SH4A_INTC_USERIMASK	(0xFE411000)
#define SH4A_INTC_INT2PRI0	(0xFE410800)
#define SH4A_INTC_INT2PRI1	(0xFE410804)
#define SH4A_INTC_INT2PRI2	(0xFE410808)
#define SH4A_INTC_INT2PRI3	(0xFE41080C)
#define SH4A_INTC_INT2PRI4	(0xFE410810)
#define SH4A_INTC_INT2PRI5	(0xFE410814)
#define SH4A_INTC_INT2PRI6	(0xFE410818)
#define SH4A_INTC_INT2PRI7	(0xFE41081C)
#define SH4A_INTC_INT2PRI8	(0xFE410820)
#define SH4A_INTC_INT2PRI9	(0xFE410824)
#define SH4A_INTC_INT2PRI10	(0xFE410828)
#define SH4A_INTC_C0INT2A0	(0xFE410830)
#define SH4A_INTC_C0INT2A1	(0xFE410834)
#define SH4A_INTC_C1INT2A0	(0xFE410838)
#define SH4A_INTC_C1INT2A1	(0xFE41083C)
#define SH4A_INTC_C0INT2MSK0	(0xFE410840)
#define SH4A_INTC_C1INT2MSK0	(0xFE410844)
#define SH4A_INTC_C0INT2MSK1	(0xFE410848)
#define SH4A_INTC_C1INT2MSK1	(0xFE41084C)
#define SH4A_INTC_C0INT2MSK2	(0xFE410850)
#define SH4A_INTC_C1INT2MSK2	(0xFE410854)
#define SH4A_INTC_C0INT2MSKCLR0	(0xFE410870)
#define SH4A_INTC_C1INT2MSKCLR0	(0xFE410874)
#define SH4A_INTC_C0INT2MSKCLR1	(0xFE410878)
#define SH4A_INTC_C1INT2MSKCLR1	(0xFE41087C)
#define SH4A_INTC_C0INT2MSKCLR2	(0xFE410880)
#define SH4A_INTC_C1INT2MSKCLR2	(0xFE410884)
#define SH4A_INTC_INT2GPIC	(0xFE4108B0)
#define SH4A_INTC_C0INTICI	(0xFE410070)
#define SH4A_INTC_C1INTICI	(0xFE410074)
#define SH4A_INTC_C0INTICICLR	(0xFE410080)
#define SH4A_INTC_C1INTICICLR	(0xFE410084)
#define SH4A_INTC_C0ICIPRI	(0xFE410090)
#define SH4A_INTC_C1ICIPRI	(0xFE410094)
#define SH4A_INTC_C0ICIPRICLR	(0xFE4100A0)
#define SH4A_INTC_C1ICIPRICLR	(0xFE4100A4)
#define SH4A_INTC_INTDISTCR0	(0xFE4100B0)
#define SH4A_INTC_INTDISTCR1	(0xFE4100B4)
#define SH4A_INTC_INT2DISTCR0	(0xFE4108A0)
#define SH4A_INTC_INT2DISTCR1	(0xFE4108A4)
#define SH4A_INTC_INT2DISTCR2	(0xFE4108A8)
#define SH4A_INTC_INTACK	(0xFE4100B8)
#define SH4A_INTC_INTACKCLR	(0xFE4100BC)
#define SH4A_INTC_IRQACKMSK	(0xFE4100D0)
#define SH4A_INTC_IRLACKMSK	(0xFE4100D4)
#define SH4A_INTC_PERIACKMSK0	(0xFE4100D8)
#define SH4A_INTC_PERIACKMSK1	(0xFE4100DC)
#define SH4A_INTC_PERIACKMSK2	(0xFE4100E0)

/* LBSC */
#define SH4A_LBSC_MMSELR	(0xFC400020)
#define SH4A_LBSC_BCR		(0xFF801000)
#define SH4A_LBSC_CS0BCR	(0xFF802000)
#define SH4A_LBSC_CS1BCR	(0xFF802010)
#define SH4A_LBSC_CS2BCR	(0xFF802020)
#define SH4A_LBSC_CS3BCR	(0xFF802030)
#define SH4A_LBSC_CS4BCR	(0xFF802040)
#define SH4A_LBSC_CS5BCR	(0xFF802050)
#define SH4A_LBSC_CS6BCR	(0xFF802060)
#define SH4A_LBSC_CS0WCR	(0xFF802008)
#define SH4A_LBSC_CS1WCR	(0xFF802018)
#define SH4A_LBSC_CS2WCR	(0xFF802028)
#define SH4A_LBSC_CS3WCR	(0xFF802038)
#define SH4A_LBSC_CS4WCR	(0xFF802048)
#define SH4A_LBSC_CS5WCR	(0xFF802058)
#define SH4A_LBSC_CS6WCR	(0xFF802068)
#define SH4A_LBSC_CS5PCR	(0xFF802070)
#define SH4A_LBSC_CS6PCR	(0xFF802080)

/* DBSC2 */
#define SH4A_DBSC2_DBSTATE	(0xFFA0000C)
#define SH4A_DBSC2_DBEN		(0xFFA00010)
#define SH4A_DBSC2_DBCMDCNT	(0xFFA00014)
#define SH4A_DBSC2_DBCONF	(0xFFA00020)
#define SH4A_DBSC2_DBTR0	(0xFFA00030)
#define SH4A_DBSC2_DBTR1	(0xFFA00034)
#define SH4A_DBSC2_DBTR2	(0xFFA00038)
#define SH4A_DBSC2_DBRFCNT0	(0xFFA00040)
#define SH4A_DBSC2_DBRFCNT1	(0xFFA00044)
#define SH4A_DBSC2_DBRFCNT2	(0xFFA00048)
#define SH4A_DBSC2_DBRFSTS	(0xFFA0004C)
#define SH4A_DBSC2_DBFREQ	(0xFFA00050)
#define SH4A_DBSC2_DBDICODTOCD	(0xFFA00054)
#define SH4A_DBSC2_DBMRCNT	(0xFFA00060)

/* DMAC */
#define SH4A_DMAC_SAR0		(0xFCC08020)
#define SH4A_DMAC_DAR0		(0xFCC08024)
#define SH4A_DMAC_TCR0		(0xFCC08028)
#define SH4A_DMAC_CHCR0		(0xFCC0802C)
#define SH4A_DMAC_SAR1		(0xFCC08030)
#define SH4A_DMAC_DAR1		(0xFCC08034)
#define SH4A_DMAC_TCR1		(0xFCC08038)
#define SH4A_DMAC_CHCR1		(0xFCC0803C)
#define SH4A_DMAC_SAR2		(0xFCC08040)
#define SH4A_DMAC_DAR2		(0xFCC08044)
#define SH4A_DMAC_TCR2		(0xFCC08048)
#define SH4A_DMAC_CHCR2		(0xFCC0804C)
#define SH4A_DMAC_SAR3		(0xFCC08050)
#define SH4A_DMAC_DAR3		(0xFCC08054)
#define SH4A_DMAC_TCR3		(0xFCC08058)
#define SH4A_DMAC_CHCR3		(0xFCC0805C)
#define SH4A_DMAC_DMAOR0	(0xFCC08060)
#define SH4A_DMAC_SAR4		(0xFCC08070)
#define SH4A_DMAC_DAR4		(0xFCC08074)
#define SH4A_DMAC_TCR4		(0xFCC08078)
#define SH4A_DMAC_CHCR4		(0xFCC0807C)
#define SH4A_DMAC_SAR5		(0xFCC08080)
#define SH4A_DMAC_DAR5		(0xFCC08084)
#define SH4A_DMAC_TCR5		(0xFCC08088)
#define SH4A_DMAC_CHCR5		(0xFCC0808C)
#define SH4A_DMAC_SARB0		(0xFCC08120)
#define SH4A_DMAC_DARB0		(0xFCC08124)
#define SH4A_DMAC_TCRB0		(0xFCC08128)
#define SH4A_DMAC_SARB1		(0xFCC08130)
#define SH4A_DMAC_DARB1		(0xFCC08134)
#define SH4A_DMAC_TCRB1		(0xFCC08138)
#define SH4A_DMAC_SARB2		(0xFCC08140)
#define SH4A_DMAC_DARB2		(0xFCC08144)
#define SH4A_DMAC_TCRB2		(0xFCC08148)
#define SH4A_DMAC_SARB3		(0xFCC08150)
#define SH4A_DMAC_DARB3		(0xFCC08154)
#define SH4A_DMAC_TCRB3		(0xFCC08158)
#define SH4A_DMAC_SARB4		(0xFCC08170)
#define SH4A_DMAC_DARB4		(0xFCC08174)
#define SH4A_DMAC_TCRB4		(0xFCC08178)
#define SH4A_DMAC_SARB5		(0xFCC08180)
#define SH4A_DMAC_DARB5		(0xFCC08184)
#define SH4A_DMAC_TCRB5		(0xFCC08188)
#define SH4A_DMAC_SAOFR0	(0xFCC08220)
#define SH4A_DMAC_DAOFR0	(0xFCC08224)
#define SH4A_DMAC_SAOFR1	(0xFCC08230)
#define SH4A_DMAC_DAOFR1	(0xFCC08234)
#define SH4A_DMAC_SAOFR2	(0xFCC08240)
#define SH4A_DMAC_DAOFR2	(0xFCC08244)
#define SH4A_DMAC_SAOFR3	(0xFCC08250)
#define SH4A_DMAC_DAOFR3	(0xFCC08254)
#define SH4A_DMAC_SAOFR4	(0xFCC08270)
#define SH4A_DMAC_DAOFR4	(0xFCC08274)
#define SH4A_DMAC_SAOFR5	(0xFCC08280)
#define SH4A_DMAC_DAOFR5	(0xFCC08284)
#define SH4A_DMAC_DMARS0	(0xFCC09000)
#define SH4A_DMAC_DMARS1	(0xFCC09004)
#define SH4A_DMAC_DMARS2	(0xFCC09008)
#define SH4A_DMAC_SAR6		(0xFCE08020)
#define SH4A_DMAC_DAR6		(0xFCE08024)
#define SH4A_DMAC_TCR6		(0xFCE08028)
#define SH4A_DMAC_CHCR6		(0xFCE0802C)
#define SH4A_DMAC_SAR7		(0xFCE08030)
#define SH4A_DMAC_DAR7		(0xFCE08034)
#define SH4A_DMAC_TCR7		(0xFCE08038)
#define SH4A_DMAC_CHCR7		(0xFCE0803C)
#define SH4A_DMAC_SAR8		(0xFCE08040)
#define SH4A_DMAC_DAR8		(0xFCE08044)
#define SH4A_DMAC_TCR8		(0xFCE08048)
#define SH4A_DMAC_CHCR8		(0xFCE0804C)
#define SH4A_DMAC_SAR9		(0xFCE08050)
#define SH4A_DMAC_DAR9		(0xFCE08054)
#define SH4A_DMAC_TCR9		(0xFCE08058)
#define SH4A_DMAC_CHCR9		(0xFCE0805C)
#define SH4A_DMAC_DMAOR1	(0xFCE08060)
#define SH4A_DMAC_SAR10		(0xFCE08070)
#define SH4A_DMAC_DAR10		(0xFCE08074)
#define SH4A_DMAC_TCR10		(0xFCE08078)
#define SH4A_DMAC_CHCR10	(0xFCE0807C)
#define SH4A_DMAC_SAR11		(0xFCE08080)
#define SH4A_DMAC_DAR11		(0xFCE08084)
#define SH4A_DMAC_TCR11		(0xFCE08088)
#define SH4A_DMAC_CHCR11	(0xFCE0808C)
#define SH4A_DMAC_SARB6		(0xFCE08120)
#define SH4A_DMAC_DARB6		(0xFCE08124)
#define SH4A_DMAC_TCRB6		(0xFCE08128)
#define SH4A_DMAC_SARB7		(0xFCE08130)
#define SH4A_DMAC_DARB7		(0xFCE08134)
#define SH4A_DMAC_TCRB7		(0xFCE08138)
#define SH4A_DMAC_SARB8		(0xFCE08140)
#define SH4A_DMAC_DARB8		(0xFCE08144)
#define SH4A_DMAC_TCRB8		(0xFCE08148)
#define SH4A_DMAC_SARB9		(0xFCE08150)
#define SH4A_DMAC_DARB9		(0xFCE08154)
#define SH4A_DMAC_TCRB9		(0xFCE08158)
#define SH4A_DMAC_SARB10	(0xFCE08170)
#define SH4A_DMAC_DARB10	(0xFCE08174)
#define SH4A_DMAC_TCRB10	(0xFCE08178)
#define SH4A_DMAC_SARB11	(0xFCE08180)
#define SH4A_DMAC_DARB11	(0xFCE08184)
#define SH4A_DMAC_TCRB11	(0xFCE08188)
#define SH4A_DMAC_SAOFR6	(0xFCE08220)
#define SH4A_DMAC_DAOFR6	(0xFCE08224)
#define SH4A_DMAC_SAOFR7	(0xFCE08230)
#define SH4A_DMAC_DAOFR7	(0xFCE08234)
#define SH4A_DMAC_SAOFR8	(0xFCE08240)
#define SH4A_DMAC_DAOFR8	(0xFCE08244)
#define SH4A_DMAC_SAOFR9	(0xFCE08250)
#define SH4A_DMAC_DAOFR9	(0xFCE08254)
#define SH4A_DMAC_SAOFR10	(0xFCE08270)
#define SH4A_DMAC_DAOFR610	(0xFCE08274)
#define SH4A_DMAC_SAOFR611	(0xFCE08280)
#define SH4A_DMAC_DAOFR611	(0xFCE08284)
#define SH4A_DMAC_DMARS3	(0xFCE09000)
#define SH4A_DMAC_DMARS4	(0xFCE09004)
#define SH4A_DMAC_DMARS5	(0xFCE09008)

/* CPG */
#define SH4A_CPG_FRQCR0		(0xFFC40000)
#define SH4A_CPG_FRQCR1		(0xFFC40004)
#define SH4A_CPG_FRQMR1		(0xFFC40014)
#define SH4A_CPG_PLLCR		(0xFFC40024)
#define SH4A_CPG_MSTPCR0	(0xFFC40030)
#define SH4A_CPG_MSTPCR1	(0xFFC40034)
#define SH4A_CPG_MSTPMR		(0xFFC40044)
/* POWER DOWN MODE */
#define SH4A_CPG_SLPCR		(0xFFC40020)
#define SH4A_CPG_C0IFC		(0xFE400000)
#define SH4A_CPG_C1IFC		(0xFE401000)
#define SH4A_CPG_C0STBCR	(0xFE400004)
#define SH4A_CPG_C1STBCR	(0xFE401004)

/* WDT */
#define SH4A_WDT_WDTST		(0xFFC80000)
#define SH4A_WDT_WDTCSR		(0xFFC80004)
#define SH4A_WDT_WDTBST		(0xFFC80008)
#define SH4A_WDT_WDTCNT		(0xFFC80010)
#define SH4A_WDT_WDTBCNT	(0xFFC80018)

/* TMU */ 
#define SH4A_TMU_TSTR0	(0xFFD80004)
#define SH4A_TMU_TCOR0	(0xFFD80008)
#define SH4A_TMU_TCNT0	(0xFFD8000C)
#define SH4A_TMU_TCR0	(0xFFD80010)
#define SH4A_TMU_TCOR1	(0xFFD80014)
#define SH4A_TMU_TCNT1	(0xFFD80018)
#define SH4A_TMU_TCR1	(0xFFD8001C)
#define SH4A_TMU_TCOR2	(0xFFD80020)
#define SH4A_TMU_TCNT2	(0xFFD80024)
#define SH4A_TMU_TCR2	(0xFFD80028)
#define SH4A_TMU_TCPR2	(0xFFD8002C)
#define SH4A_TMU_TSTR1	(0xFFDC0004)
#define SH4A_TMU_TCOR3	(0xFFDC0008)
#define SH4A_TMU_TCNT3	(0xFFDC000C)
#define SH4A_TMU_TCR3	(0xFFDC0010)
#define SH4A_TMU_TCOR4	(0xFFDC0014)
#define SH4A_TMU_TCNT4	(0xFFDC0018)
#define SH4A_TMU_TCR4	(0xFFDC001C)
#define SH4A_TMU_TCOR5	(0xFFDC0020)
#define SH4A_TMU_TCNT5	(0xFFDC0024)
#define SH4A_TMU_TCR5	(0xFFDC0028)

/* DU */
#define SH4A_DU_DSYSR	(0xFFF80000)
#define SH4A_DU_DSMR	(0xFFF80004)
#define SH4A_DU_DSSR	(0xFFF80008)
#define SH4A_DU_DSRCR	(0xFFF8000C)
#define SH4A_DU_DIER	(0xFFF80010)
#define SH4A_DU_CPCR	(0xFFF80014)
#define SH4A_DU_DPPR	(0xFFF80018)
#define SH4A_DU_DEFR	(0xFFF80020)

#define SH4A_DU_HDSR	(0xFFF80040)
#define SH4A_DU_HDER	(0xFFF80044)
#define SH4A_DU_VDSR	(0xFFF80048)
#define SH4A_DU_VDER	(0xFFF8004C)
#define SH4A_DU_HCR	(0xFFF80050)
#define SH4A_DU_HSWR	(0xFFF80054)
#define SH4A_DU_VCR	(0xFFF80058)
#define SH4A_DU_VSPR	(0xFFF8005C)
#define SH4A_DU_EQWR	(0xFFF80060)
#define SH4A_DU_SPWR	(0xFFF80064)
#define SH4A_DU_CLAMPSR	(0xFFF80070)
#define SH4A_DU_CLAMPWR	(0xFFF80074)
#define SH4A_DU_DESR	(0xFFF80078)
#define SH4A_DU_DEWR	(0xFFF8007C)

#define SH4A_DU_CP1TR	(0xFFF80080)
#define SH4A_DU_CP2TR	(0xFFF80084)
#define SH4A_DU_CP3TR	(0xFFF80088)
#define SH4A_DU_CP4TR	(0xFFF8008C)
#define SH4A_DU_DOOR	(0xFFF80090)
#define SH4A_DU_CDER	(0xFFF80094)
#define SH4A_DU_BPOR	(0xFFF80098)
#define SH4A_DU_RINTOFSR	(0xFFF8009C)

#define SH4A_DU_P1MR	(0xFFF80100)
#define SH4A_DU_P1MWR	(0xFFF80104)
#define SH4A_DU_P1ALPHAR	(0xFFF80108)
#define SH4A_DU_P1DSXR	(0xFFF80110)
#define SH4A_DU_P1DSYR	(0xFFF80114)
#define SH4A_DU_P1DPXR	(0xFFF80118)
#define SH4A_DU_P1DPYR	(0xFFF8011C)
#define SH4A_DU_P1DSA0R	(0xFFF80120)
#define SH4A_DU_P1DSA1R	(0xFFF80124)
#define SH4A_DU_P1SPXR	(0xFFF80130)
#define SH4A_DU_P1SPYR	(0xFFF80134)
#define SH4A_DU_P1WASPR	(0xFFF80138)
#define SH4A_DU_P1WAMWR	(0xFFF8013C)
#define SH4A_DU_P1BTR	(0xFFF80140)
#define SH4A_DU_P1TC1R	(0xFFF80144)
#define SH4A_DU_P1TC2R	(0xFFF80148)
#define SH4A_DU_P1MLR	(0xFFF80150)

#define SH4A_DU_P2MR	(0xFFF80200)
#define SH4A_DU_P2MWR	(0xFFF80204)
#define SH4A_DU_P2ALPHAR	(0xFFF80208)
#define SH4A_DU_P2DSXR	(0xFFF80210)
#define SH4A_DU_P2DSYR	(0xFFF80214)
#define SH4A_DU_P2DPXR	(0xFFF80218)
#define SH4A_DU_P2DPYR	(0xFFF8021C)
#define SH4A_DU_P2DSA0R	(0xFFF80220)
#define SH4A_DU_P2DSA1R	(0xFFF80224)
#define SH4A_DU_P2SPXR	(0xFFF80230)
#define SH4A_DU_P2SPYR	(0xFFF80234)
#define SH4A_DU_P2WASPR	(0xFFF80238)
#define SH4A_DU_P2WAMWR	(0xFFF8023C)
#define SH4A_DU_P2BTR	(0xFFF80240)
#define SH4A_DU_P2TC1R	(0xFFF80244)
#define SH4A_DU_P2TC2R	(0xFFF80248)
#define SH4A_DU_P2MLR	(0xFFF80250)

#define SH4A_DU_P3MR	(0xFFF80300)
#define SH4A_DU_P3MWR	(0xFFF80304)
#define SH4A_DU_P3ALPHAR	(0xFFF80308)
#define SH4A_DU_P3DSXR	(0xFFF80310)
#define SH4A_DU_P3DSYR	(0xFFF80314)
#define SH4A_DU_P3DPXR	(0xFFF80318)
#define SH4A_DU_P3DPYR	(0xFFF8031C)
#define SH4A_DU_P3DSA0R	(0xFFF80320)
#define SH4A_DU_P3DSA1R	(0xFFF80324)
#define SH4A_DU_P3SPXR	(0xFFF80330)
#define SH4A_DU_P3SPYR	(0xFFF80334)
#define SH4A_DU_P3WASPR	(0xFFF80338)
#define SH4A_DU_P3WAMWR	(0xFFF8033C)
#define SH4A_DU_P3BTR	(0xFFF80340)
#define SH4A_DU_P3TC1R	(0xFFF80344)
#define SH4A_DU_P3TC2R	(0xFFF80348)
#define SH4A_DU_P3MLR	(0xFFF80350)

#define SH4A_DU_P4MR	(0xFFF80400)
#define SH4A_DU_P4MWR	(0xFFF80404)
#define SH4A_DU_P4ALPHAR	(0xFFF80408)
#define SH4A_DU_P4DSXR	(0xFFF80410)
#define SH4A_DU_P4DSYR	(0xFFF80414)
#define SH4A_DU_P4DPXR	(0xFFF80418)
#define SH4A_DU_P4DPYR	(0xFFF8041C)
#define SH4A_DU_P4DSA0R	(0xFFF80420)
#define SH4A_DU_P4DSA1R	(0xFFF80424)
#define SH4A_DU_P4SPXR	(0xFFF80430)
#define SH4A_DU_P4SPYR	(0xFFF80434)
#define SH4A_DU_P4WASPR	(0xFFF80438)
#define SH4A_DU_P4WAMWR	(0xFFF8043C)
#define SH4A_DU_P4BTR	(0xFFF80440)
#define SH4A_DU_P4TC1R	(0xFFF80444)
#define SH4A_DU_P4TC2R	(0xFFF80448)
#define SH4A_DU_P4MLR	(0xFFF80450)

#define SH4A_DU_P5MR	(0xFFF80500)
#define SH4A_DU_P5MWR	(0xFFF80504)
#define SH4A_DU_P5ALPHAR	(0xFFF80508)
#define SH4A_DU_P5DSXR	(0xFFF80510)
#define SH4A_DU_P5DSYR	(0xFFF80514)
#define SH4A_DU_P5DPXR	(0xFFF80518)
#define SH4A_DU_P5DPYR	(0xFFF8051C)
#define SH4A_DU_P5DSA0R	(0xFFF80520)
#define SH4A_DU_P5DSA1R	(0xFFF80524)
#define SH4A_DU_P5SPXR	(0xFFF80530)
#define SH4A_DU_P5SPYR	(0xFFF80534)
#define SH4A_DU_P5WASPR	(0xFFF80538)
#define SH4A_DU_P5WAMWR	(0xFFF8053C)
#define SH4A_DU_P5BTR	(0xFFF80540)
#define SH4A_DU_P5TC1R	(0xFFF80544)
#define SH4A_DU_P5TC2R	(0xFFF80548)
#define SH4A_DU_P5MLR	(0xFFF80550)

#define SH4A_DU_P6MR	(0xFFF80600)
#define SH4A_DU_P6MWR	(0xFFF80604)
#define SH4A_DU_P6ALPHAR	(0xFFF80608)
#define SH4A_DU_P6DSXR	(0xFFF80610)
#define SH4A_DU_P6DSYR	(0xFFF80614)
#define SH4A_DU_P6DPXR	(0xFFF80618)
#define SH4A_DU_P6DPYR	(0xFFF8061C)
#define SH4A_DU_P6DSA0R	(0xFFF80620)
#define SH4A_DU_P6DSA1R	(0xFFF80624)
#define SH4A_DU_P6SPXR	(0xFFF80630)
#define SH4A_DU_P6SPYR	(0xFFF80634)
#define SH4A_DU_P6WASPR	(0xFFF80638)
#define SH4A_DU_P6WAMWR	(0xFFF8063C)
#define SH4A_DU_P6BTR	(0xFFF80640)
#define SH4A_DU_P6TC1R	(0xFFF80644)
#define SH4A_DU_P6TC2R	(0xFFF80648)
#define SH4A_DU_P6MLR	(0xFFF80650)

#define SH4A_DU_CP1_000R	(0xFFF81000)
#define SH4A_DU_CP1_255R	(0xFFF813FC)
#define SH4A_DU_CP2_000R	(0xFFF82000)
#define SH4A_DU_CP2_255R	(0xFFF823FC)
#define SH4A_DU_CP3_000R	(0xFFF83000)
#define SH4A_DU_CP3_255R	(0xFFF833FC)
#define SH4A_DU_CP4_000R	(0xFFF84000)
#define SH4A_DU_CP4_255R	(0xFFF843FC)
#define SH4A_DU_ESCR	(0xFFF90000)
#define SH4A_DU_OTAR	(0xFFF90004)

/* SCIF */
#define SH4A_SCIF_SCSMR0	(0xFFEA0000)
#define SH4A_SCIF_SCBRR0	(0xFFEA0004)
#define SH4A_SCIF_SCSCR0	(0xFFEA0008)
#define SH4A_SCIF_SCFTDR0	(0xFFEA000C)
#define SH4A_SCIF_SCFSR0	(0xFFEA0010)
#define SH4A_SCIF_SCFRDR0	(0xFFEA0014)
#define SH4A_SCIF_SCFCR0	(0xFFEA0018)
#define SH4A_SCIF_SCTFDR0	(0xFFEA001C)
#define SH4A_SCIF_SCRFDR0	(0xFFEA0020)
#define SH4A_SCIF_SCSPTR0	(0xFFEA0024)
#define SH4A_SCIF_SCLSR0	(0xFFEA0028)
#define SH4A_SCIF_SCRER0	(0xFFEA002C)

#define SH4A_SCIF_SCSMR1	(0xFFEB0000)
#define SH4A_SCIF_SCBRR1	(0xFFEB0004)
#define SH4A_SCIF_SCSCR1	(0xFFEB0008)
#define SH4A_SCIF_SCFTDR1	(0xFFEB000C)
#define SH4A_SCIF_SCFSR1	(0xFFEB0010)
#define SH4A_SCIF_SCFRDR1	(0xFFEB0014)
#define SH4A_SCIF_SCFCR1	(0xFFEB0018)
#define SH4A_SCIF_SCTFDR1	(0xFFEB001C)
#define SH4A_SCIF_SCRFDR1	(0xFFEB0020)
#define SH4A_SCIF_SCSPTR1	(0xFFEB0024)
#define SH4A_SCIF_SCLSR1	(0xFFEB0028)
#define SH4A_SCIF_SCRER1	(0xFFEB002C)

#define SH4A_SCIF_SCSMR2	(0xFFEC0000)
#define SH4A_SCIF_SCBRR2	(0xFFEC0004)
#define SH4A_SCIF_SCSCR2	(0xFFEC0008)
#define SH4A_SCIF_SCFTDR2	(0xFFEC000C)
#define SH4A_SCIF_SCFSR2	(0xFFEC0010)
#define SH4A_SCIF_SCFRDR2	(0xFFEC0014)
#define SH4A_SCIF_SCFCR2	(0xFFEC0018)
#define SH4A_SCIF_SCTFDR2	(0xFFEC001C)
#define SH4A_SCIF_SCRFDR2	(0xFFEC0020)
#define SH4A_SCIF_SCSPTR2	(0xFFEC0024)
#define SH4A_SCIF_SCLSR2	(0xFFEC0028)
#define SH4A_SCIF_SCRER2	(0xFFEC002C)

#define SH4A_SCIF_SCSMR3	(0xFFED0000)
#define SH4A_SCIF_SCBRR3	(0xFFED0004)
#define SH4A_SCIF_SCSCR3	(0xFFED0008)
#define SH4A_SCIF_SCFTDR3	(0xFFED000C)
#define SH4A_SCIF_SCFSR3	(0xFFED0010)
#define SH4A_SCIF_SCFRDR3	(0xFFED0014)
#define SH4A_SCIF_SCFCR3	(0xFFED0018)
#define SH4A_SCIF_SCTFDR3	(0xFFED001C)
#define SH4A_SCIF_SCRFDR3	(0xFFED0020)
#define SH4A_SCIF_SCSPTR3	(0xFFED0024)
#define SH4A_SCIF_SCLSR3	(0xFFED0028)
#define SH4A_SCIF_SCRER3	(0xFFED002C)

#define SH4A_SCIF_SCSMR4	(0xFFEE0000)
#define SH4A_SCIF_SCBRR4	(0xFFEE0004)
#define SH4A_SCIF_SCSCR4	(0xFFEE0008)
#define SH4A_SCIF_SCFTDR4	(0xFFEE000C)
#define SH4A_SCIF_SCFSR4	(0xFFEE0010)
#define SH4A_SCIF_SCFRDR4	(0xFFEE0014)
#define SH4A_SCIF_SCFCR4	(0xFFEE0018)
#define SH4A_SCIF_SCTFDR4	(0xFFEE001C)
#define SH4A_SCIF_SCRFDR4	(0xFFEE0020)
#define SH4A_SCIF_SCSPTR4	(0xFFEE0024)
#define SH4A_SCIF_SCLSR4	(0xFFEE0028)
#define SH4A_SCIF_SCRER4	(0xFFEE002C)

#define SH4A_SCIF_SCSMR5	(0xFFEF0000)
#define SH4A_SCIF_SCBRR5	(0xFFEF0004)
#define SH4A_SCIF_SCSCR5	(0xFFEF0008)
#define SH4A_SCIF_SCFTDR5	(0xFFEF000C)
#define SH4A_SCIF_SCFSR5	(0xFFEF0010)
#define SH4A_SCIF_SCFRDR5	(0xFFEF0014)
#define SH4A_SCIF_SCFCR5	(0xFFEF0018)
#define SH4A_SCIF_SCTFDR5	(0xFFEF001C)
#define SH4A_SCIF_SCRFDR5	(0xFFEF0020)
#define SH4A_SCIF_SCSPTR5	(0xFFEF0024)
#define SH4A_SCIF_SCLSR5	(0xFFEF0028)
#define SH4A_SCIF_SCRER5	(0xFFEF002C)


/* SCIF1 as DEBUG serial of sdk7786-board */
#define	SH4A_SCIF0_BASE		(0xFFEA0000)	/* 0 SCIF-0 */
#define	SH4A_SCIF1_BASE		(0xFFEB0000)	/* 1 SCIF-1 */
#define	SH4A_SCIF2_BASE		(0xFFEC0000)	/* 2 SCIF-2 */
#define	SH4A_SCIF3_BASE		(0xFFED0000)	/* 3 SCIF-3 */
#define	SH4A_SCIF4_BASE		(0xFFEE0000)	/* 4 SCIF-4 */
#define	SH4A_SCIF5_BASE		(0xFFEF0000)	/* 5 SCIF-5 */
//
#define	SH4A_SCIF_BASE		(SH4A_SCIF1_BASE)
#define	SH4A_SCIF_SCSMR		(SH4A_SCIF_BASE + 0x00)
#define	SH4A_SCIF_SCBRR		(SH4A_SCIF_BASE + 0x04)
#define	SH4A_SCIF_SCSCR		(SH4A_SCIF_BASE + 0x08)
#define	SH4A_SCIF_SCFTDR	(SH4A_SCIF_BASE + 0x0c)
#define	SH4A_SCIF_SCFSR		(SH4A_SCIF_BASE + 0x10)
#define	SH4A_SCIF_SCFRDR	(SH4A_SCIF_BASE + 0x14)
#define	SH4A_SCIF_SCFCR		(SH4A_SCIF_BASE + 0x18)
#define	SH4A_SCIF_SCTFDR	(SH4A_SCIF_BASE + 0x1c)
#define	SH4A_SCIF_SCRFDR	(SH4A_SCIF_BASE + 0x20)
#define	SH4A_SCIF_SCSPTR	(SH4A_SCIF_BASE + 0x24)
#define	SH4A_SCIF_SCLSR		(SH4A_SCIF_BASE + 0x28)
#define	SH4A_SCIF_SCRER		(SH4A_SCIF_BASE + 0x2C)

/* GPIO */
#define SH4A_GPIO_PACR		(0xFFCC0000)
#define SH4A_GPIO_PBCR		(0xFFCC0002)
#define SH4A_GPIO_PCCR		(0xFFCC0004)
#define SH4A_GPIO_PDCR		(0xFFCC0006)
#define SH4A_GPIO_PECR		(0xFFCC0008)
#define SH4A_GPIO_PFCR		(0xFFCC000A)
#define SH4A_GPIO_PGCR		(0xFFCC000C)
#define SH4A_GPIO_PHCR		(0xFFCC000E)
#define SH4A_GPIO_PJCR		(0xFFCC0010)
#define SH4A_GPIO_PKCR		(0xFFCC0012)
#define SH4A_GPIO_PADR		(0xFFCC0020)
#define SH4A_GPIO_PBDR		(0xFFCC0022)
#define SH4A_GPIO_PCDR		(0xFFCC0024)
#define SH4A_GPIO_PDDR		(0xFFCC0026)
#define SH4A_GPIO_PEDR		(0xFFCC0028)
#define SH4A_GPIO_PFDR		(0xFFCC002A)
#define SH4A_GPIO_PGDR		(0xFFCC002C)
#define SH4A_GPIO_PHDR		(0xFFCC002E)
#define SH4A_GPIO_PJDR		(0xFFCC0030)
#define SH4A_GPIO_PKDR		(0xFFCC0032)
#define SH4A_GPIO_PAPUPR	(0xFFCC0040)
#define SH4A_GPIO_PBPUPR	(0xFFCC0042)
#define SH4A_GPIO_PCPUPR	(0xFFCC0044)
#define SH4A_GPIO_PDPUPR	(0xFFCC0046)
#define SH4A_GPIO_PEPUPR	(0xFFCC0048)
#define SH4A_GPIO_PFPUPR	(0xFFCC004A)
#define SH4A_GPIO_PGPUPR	(0xFFCC004C)
#define SH4A_GPIO_PHPUPR	(0xFFCC004E)
#define SH4A_GPIO_PJPUPR	(0xFFCC0050)
#define SH4A_GPIO_PKPUPR	(0xFFCC0052)
#define SH4A_GPIO_PPUPR1	(0xFFCC0060)
#define SH4A_GPIO_PPUPR2	(0xFFCC0062)
#define SH4A_GPIO_P1MSELR	(0xFFCC0080)
#define SH4A_GPIO_P2MSELR	(0xFFCC0082)

/* UBC */
#define SH4A_UBC_CBR0	(0xFF200000)
#define SH4A_UBC_CRR0	(0xFF200004)
#define SH4A_UBC_CAR0	(0xFF200008)
#define SH4A_UBC_CAMR0	(0xFF20000C)
#define SH4A_UBC_CBR1	(0xFF200020)
#define SH4A_UBC_CRR1	(0xFF200024)
#define SH4A_UBC_CAR1	(0xFF200028)
#define SH4A_UBC_CAMR1	(0xFF20002C)
#define SH4A_UBC_CDR1	(0xFF200030)
#define SH4A_UBC_CDMR1	(0xFF200034)
#define SH4A_UBC_CETR1	(0xFF200038)
#define SH4A_UBC_CCMFR	(0xFF200600)
#define SH4A_UBC_CBCR	(0xFF200620)

/* H-UDI */
//#define SH4A_HUDI_SDIR	(0xFC110000)
//#define SH4A_HUDI_SDINT	(0xFC110018)
//	SH4A_HUDI_SDBPR	/* Bypass register */

/* PCIE(PCI0) */
#define SH4A_PCIE_PCIEVCR0	(0xFE000000)
#define SH4A_PCIE_PCIEVCR1	(0xFE000004)
#define SH4A_PCIE_PCIEENBLR	(0xFE000008)
#define SH4A_PCIE_PCIEECR	(0xFE00000C)
#define SH4A_PCIE_PCIEPAR	(0xFE000010)
#define SH4A_PCIE_PCIEPCTLR	(0xFE000018)
#define SH4A_PCIE_PCIEPDR	(0xFE000020)
#define SH4A_PCIE_PCIEMSGALR	(0xFE000030)
#define SH4A_PCIE_PCIEMSGAHR	(0xFE000034)
#define SH4A_PCIE_PCIEMSGCTLR	(0xFE000038)
#define SH4A_PCIE_PCIEMSGD	(0xFE000040)
#define SH4A_PCIE_PCIEDBGCTLR	(0xFE000100)
#define SH4A_PCIE_PCIEINTX	(0xFE004000)
#define SH4A_PCIE_PCIERMSGR	(0xFE004010)
#define SH4A_PCIE_PCIERMSGDR	(0xFE004020)
#define SH4A_PCIE_PCIERMSGPR	(0xFE004030)
#define SH4A_PCIE_PCIERMSGIER	(0xFE004040)
#define SH4A_PCIE_PCIEMSGAINTA	(0xFE005100)
#define SH4A_PCIE_PCIEMSGAINTB	(0xFE005108)
#define SH4A_PCIE_PCIEMSGAINTC	(0xFE005110)
#define SH4A_PCIE_PCIEMSGAINTD	(0xFE005118)
#define SH4A_PCIE_PCIEMSGDINTA	(0xFE005120)
#define SH4A_PCIE_PCIEMSGDINTB	(0xFE005128)
#define SH4A_PCIE_PCIEMSGDINTC	(0xFE005130)
#define SH4A_PCIE_PCIEMSGDINTD	(0xFE005138)
#define SH4A_PCIE_PCIEMSGPAASN	(0xFE0050A0)
#define SH4A_PCIE_PCIEMSGPMPME	(0xFE0050C0)
#define SH4A_PCIE_PCIEMSGPMETO	(0xFE0050C8)
#define SH4A_PCIE_PCIEMSGPMTOA	(0xFE0050D8)
#define SH4A_PCIE_PCIEMSGERRCOR	(0xFE005180)
#define SH4A_PCIE_PCIEMSGERRNF	(0xFE005188)
#define SH4A_PCIE_PCIEMSGERRF	(0xFE005198)
#define SH4A_PCIE_PCIEMSGUNLOCK	(0xFE005000)
#define SH4A_PCIE_PCIEMSGSSPL	(0xFE005280)
#define SH4A_PCIE_PCIEMSGVDT0	(0xFE0053F0)
#define SH4A_PCIE_PCIEMSGVDT1	(0xFE0053F8)
#define SH4A_PCIE_PCIEMSGAION	(0xFE005208)
#define SH4A_PCIE_PCIEMSGAIB	(0xFE005218)
#define SH4A_PCIE_PCIEMSGAIOFF	(0xFE005200)
#define SH4A_PCIE_PCIEMSGPION	(0xFE005228)
#define SH4A_PCIE_PCIEMSGPIB	(0xFE005238)
#define SH4A_PCIE_PCIEMSGPIOFF	(0xFE005220)
#define SH4A_PCIE_PCIEMSGABP	(0xFE005240)
#define SH4A_PCIE_PCIEERRPCT0	(0xFE006000)
#define SH4A_PCIE_PCIEERRPCT1	(0xFE006FFC)
#define SH4A_PCIE_PCIERSTR0	(0xFE008000)
#define SH4A_PCIE_PCIERSTR1	(0xFE008004)
#define SH4A_PCIE_PCIERSTR2	(0xFE008008)
#define SH4A_PCIE_PCIERSTR3	(0xFE00800C)
#define SH4A_PCIE_PCIEPHYCTLR	(0xFE010000)
#define SH4A_PCIE_PCIEPHYADRR	(0xFE010004)
#define SH4A_PCIE_PCIEPHYDINR	(0xFE010008)
#define SH4A_PCIE_PCIEPHYDOUTR	(0xFE01000C)
#define SH4A_PCIE_PCIEPHYSR	(0xFE010010)
#define SH4A_PCIE_PCIETCTLR	(0xFE020000)
#define SH4A_PCIE_PCIETSTR	(0xFE020004)
#define SH4A_PCIE_PCIEINTR	(0xFE020008)
#define SH4A_PCIE_PCIEINTER	(0xFE02000C)
#define SH4A_PCIE_PCIEEH0R	(0xFE020010)
#define SH4A_PCIE_PCIEEH1R	(0xFE020014)
#define SH4A_PCIE_PCIEEH2R	(0xFE020018)
#define SH4A_PCIE_PCIEEH3R	(0xFE02001C)
#define SH4A_PCIE_PCIEMSIR	(0xFE020040)
#define SH4A_PCIE_PCIEMSIFR	(0xFE020044)
#define SH4A_PCIE_PCIEPWRCTLR	(0xFE020100)
#define SH4A_PCIE_PCIELAR0	(0xFE020200)
#define SH4A_PCIE_PCIELAMR0	(0xFE020208)
#define SH4A_PCIE_PCIECSCR0	(0xFE020210)
#define SH4A_PCIE_PCIECSAR0	(0xFE020214)
#define SH4A_PCIE_PCIESTCTLR0	(0xFE020218)
#define SH4A_PCIE_PCIELAR1	(0xFE020220)
#define SH4A_PCIE_PCIELAMR1	(0xFE020228)
#define SH4A_PCIE_PCIECSCR1	(0xFE020230)
#define SH4A_PCIE_PCIECSAR1	(0xFE020234)
#define SH4A_PCIE_PCIESTCTLR1	(0xFE020238)
#define SH4A_PCIE_PCIELAR2	(0xFE020240)
#define SH4A_PCIE_PCIELAMR2	(0xFE020248)
#define SH4A_PCIE_PCIECSCR2	(0xFE020250)
#define SH4A_PCIE_PCIECSAR2	(0xFE020254)
#define SH4A_PCIE_PCIESTCTLR2	(0xFE020258)
#define SH4A_PCIE_PCIELAR3	(0xFE020260)
#define SH4A_PCIE_PCIELAMR3	(0xFE020268)
#define SH4A_PCIE_PCIECSCR3	(0xFE020270)
#define SH4A_PCIE_PCIECSAR3	(0xFE020274)
#define SH4A_PCIE_PCIESTCTLR3	(0xFE020278)
#define SH4A_PCIE_PCIELAR4	(0xFE020280)
#define SH4A_PCIE_PCIELAMR4	(0xFE020288)
#define SH4A_PCIE_PCIECSCR4	(0xFE020290)
#define SH4A_PCIE_PCIECSAR4	(0xFE020294)
#define SH4A_PCIE_PCIESTCTLR4	(0xFE020298)
#define SH4A_PCIE_PCIELAR5	(0xFE0202A0)
#define SH4A_PCIE_PCIELAMR5	(0xFE0202A8)
#define SH4A_PCIE_PCIECSCR5	(0xFE0202B0)
#define SH4A_PCIE_PCIECSAR5	(0xFE0202B4)
#define SH4A_PCIE_PCIESTCTLR5	(0xFE0202B8)
#define SH4A_PCIE_PCIEPALR0	(0xFE020400)
#define SH4A_PCIE_PCIEPAHR0	(0xFE020404)
#define SH4A_PCIE_PCIEPAMR0	(0xFE020408)
#define SH4A_PCIE_PCIEPTCTLR0	(0xFE02040C)
#define SH4A_PCIE_PCIEPALR1	(0xFE020420)
#define SH4A_PCIE_PCIEPAHR1	(0xFE020424)
#define SH4A_PCIE_PCIEPAMR1	(0xFE020428)
#define SH4A_PCIE_PCIEPTCTLR1	(0xFE02042C)
#define SH4A_PCIE_PCIEPALR2	(0xFE020440)
#define SH4A_PCIE_PCIEPAHR2	(0xFE020444)
#define SH4A_PCIE_PCIEPAMR2	(0xFE020448)
#define SH4A_PCIE_PCIEPTCTLR2	(0xFE02044C)
#define SH4A_PCIE_PCIEPALR3	(0xFE020460)
#define SH4A_PCIE_PCIEPAHR3	(0xFE020464)
#define SH4A_PCIE_PCIEPAMR3	(0xFE020468)
#define SH4A_PCIE_PCIEPTCTLR3	(0xFE02046C)
#define SH4A_PCIE_PCIEPALR4	(0xFE020480)
#define SH4A_PCIE_PCIEPAHR4	(0xFE020484)
#define SH4A_PCIE_PCIEPAMR4	(0xFE020488)
#define SH4A_PCIE_PCIEPTCTLR4	(0xFE02048C)
#define SH4A_PCIE_PCIEPALR5	(0xFE0204A0)
#define SH4A_PCIE_PCIEPAHR5	(0xFE0204A4)
#define SH4A_PCIE_PCIEPAMR5	(0xFE0204A8)
#define SH4A_PCIE_PCIEPTCTLR5	(0xFE0204AC)
#define SH4A_PCIE_PCIEDMAOR	(0xFE021000)
#define SH4A_PCIE_PCIEDMPALR0	(0xFE021100)
#define SH4A_PCIE_PCIEDMPAHR0	(0xFE021104)
#define SH4A_PCIE_PCIEDMSALR0	(0xFE021108)
#define SH4A_PCIE_PCIEDMBCNTR0	(0xFE021110)
#define SH4A_PCIE_PCIEDMSBCNTR0	(0xFE021114)
#define SH4A_PCIE_PCIEDMSTRR0	(0xFE021118)
#define SH4A_PCIE_PCIEDMCCAR0	(0xFE021120)
#define SH4A_PCIE_PCIEDMCHCR0	(0xFE021128)
#define SH4A_PCIE_PCIEDMCHSR0	(0xFE02112C)
#define SH4A_PCIE_PCIEDMSHCR0	(0xFE021130)
#define SH4A_PCIE_PCIEDMPALR1	(0xFE021140)
#define SH4A_PCIE_PCIEDMPAHR1	(0xFE021144)
#define SH4A_PCIE_PCIEDMSALR1	(0xFE021148)
#define SH4A_PCIE_PCIEDMBCNTR1	(0xFE021150)
#define SH4A_PCIE_PCIEDMSBCNTR1	(0xFE021154)
#define SH4A_PCIE_PCIEDMSTRR1	(0xFE021158)
#define SH4A_PCIE_PCIEDMCCAR1	(0xFE021160)
#define SH4A_PCIE_PCIEDMCHCR1	(0xFE021168)
#define SH4A_PCIE_PCIEDMCHSR1	(0xFE02116C)
#define SH4A_PCIE_PCIEDMSHCR1	(0xFE021170)
#define SH4A_PCIE_PCIEDMPALR2	(0xFE021180)
#define SH4A_PCIE_PCIEDMPAHR2	(0xFE021184)
#define SH4A_PCIE_PCIEDMSALR2	(0xFE021188)
#define SH4A_PCIE_PCIEDMBCNTR2	(0xFE021190)
#define SH4A_PCIE_PCIEDMSBCNTR2	(0xFE021194)
#define SH4A_PCIE_PCIEDMSTRR2	(0xFE021198)
#define SH4A_PCIE_PCIEDMCCAR2	(0xFE0211A0)
#define SH4A_PCIE_PCIEDMCHCR2	(0xFE0211A8)
#define SH4A_PCIE_PCIEDMCHSR2	(0xFE0211AC)
#define SH4A_PCIE_PCIEDMSHCR2	(0xFE0211B0)
#define SH4A_PCIE_PCIEDMPALR3	(0xFE0211C0)
#define SH4A_PCIE_PCIEDMPAHR3	(0xFE0211C4)
#define SH4A_PCIE_PCIEDMSALR3	(0xFE0211C8)
#define SH4A_PCIE_PCIEDMBCNTR3	(0xFE0211D0)
#define SH4A_PCIE_PCIEDMSBCNTR3	(0xFE0211D4)
#define SH4A_PCIE_PCIEDMSTRR3	(0xFE0211D8)
#define SH4A_PCIE_PCIEDMCCAR3	(0xFE0211E0)
#define SH4A_PCIE_PCIEDMCHCR3	(0xFE0211E8)
#define SH4A_PCIE_PCIEDMCHSR3	(0xFE0211EC)
#define SH4A_PCIE_PCIEDMSHCR3	(0xFE0211F0)
#define SH4A_PCIE_PCIESMT2CR	(0xFE030000)
#define SH4A_PCIE_PCIESMT5CR	(0xFE030004)
#define SH4A_PCIE_PCIELMS5CR	(0xFE030100)
#define SH4A_PCIE_PCIELMS5BCR	(0xFE030104)
#define SH4A_PCIE_PCIELMT2CR	(0xFE030108)
#define SH4A_PCIE_PCIELMT4CR	(0xFE03010C)
#define SH4A_PCIE_PCIELMT6CR	(0xFE030110)
#define SH4A_PCIE_PCIELMT7CR	(0xFE030114)
#define SH4A_PCIE_PCIELMT8CR	(0xFE030118)
#define SH4A_PCIE_PCIEPCICONF0	(0xFE040000)
#define SH4A_PCIE_PCIEPCICONF1	(0xFE040004)
#define SH4A_PCIE_PCIEPCICONF2	(0xFE040008)
#define SH4A_PCIE_PCIEPCICONF3	(0xFE04000C)
#define SH4A_PCIE_PCIEPCICONF4	(0xFE040010)
#define SH4A_PCIE_PCIEPCICONF5	(0xFE040014)
#define SH4A_PCIE_PCIEPCICONF6	(0xFE040018)
#define SH4A_PCIE_PCIEPCICONF7	(0xFE04001C)
#define SH4A_PCIE_PCIEPCICONF8	(0xFE040020)
#define SH4A_PCIE_PCIEPCICONF9	(0xFE040024)
#define SH4A_PCIE_PCIEPCICONF10	(0xFE040028)
#define SH4A_PCIE_PCIEPCICONF11	(0xFE04002C)
#define SH4A_PCIE_PCIEPCICONF12	(0xFE040030)
#define SH4A_PCIE_PCIEPCICONF13	(0xFE040034)
#define SH4A_PCIE_PCIEPCICONF14	(0xFE040038)
#define SH4A_PCIE_PCIEPCICONF15	(0xFE04003C)
#define SH4A_PCIE_PCIEPMCAP0	(0xFE040040)
#define SH4A_PCIE_PCIEPMCAP1	(0xFE040044)
#define SH4A_PCIE_PCIEMSICAP0	(0xFE040050)
#define SH4A_PCIE_PCIEMSICAP1	(0xFE040054)
#define SH4A_PCIE_PCIEMSICAP2	(0xFE040058)
#define SH4A_PCIE_PCIEMSICAP3	(0xFE04005C)
#define SH4A_PCIE_PCIEMSICAP4	(0xFE040060)
#define SH4A_PCIE_PCIEMSICAP5	(0xFE040064)
#define SH4A_PCIE_PCIEEXPCAP0	(0xFE040070)
#define SH4A_PCIE_PCIEEXPCAP1	(0xFE040074)
#define SH4A_PCIE_PCIEEXPCAP2	(0xFE040078)
#define SH4A_PCIE_PCIEEXPCAP3	(0xFE04007C)
#define SH4A_PCIE_PCIEEXPCAP4	(0xFE040080)
#define SH4A_PCIE_PCIEEXPCAP5	(0xFE040084)
#define SH4A_PCIE_PCIEEXPCAP6	(0xFE040088)
#define SH4A_PCIE_PCIEEXPCAP7	(0xFE04008C)
#define SH4A_PCIE_PCIEEXPCAP8	(0xFE040090)
#define SH4A_PCIE_PCIEVCCAP0	(0xFE040100)
#define SH4A_PCIE_PCIEVCCAP1	(0xFE040104)
#define SH4A_PCIE_PCIEVCCAP2	(0xFE040108)
#define SH4A_PCIE_PCIEVCCAP3	(0xFE04010C)
#define SH4A_PCIE_PCIEVCCAP4	(0xFE040110)
#define SH4A_PCIE_PCIEVCCAP5	(0xFE040114)
#define SH4A_PCIE_PCIEVCCAP6	(0xFE040118)
#define SH4A_PCIE_PCIEVCCAP7	(0xFE04011C)
#define SH4A_PCIE_PCIEVCCAP8	(0xFE040120)
#define SH4A_PCIE_PCIEVCCAP9	(0xFE040124)
#define SH4A_PCIE_PCIENUMCAP0	(0xFE0401B0)
#define SH4A_PCIE_PCIENUMCAP1	(0xFE0401B4)
#define SH4A_PCIE_PCIENUMCAP2	(0xFE0401B8)
#define SH4A_PCIE_PCIEIDSETR0	(0xFE041000)
#define SH4A_PCIE_PCIEIDSETR1	(0xFE041004)
#define SH4A_PCIE_PCIEBAR0SETR	(0xFE041008)
#define SH4A_PCIE_PCIEBAR1SETR	(0xFE04100C)
#define SH4A_PCIE_PCIEBAR2SETR	(0xFE041010)
#define SH4A_PCIE_PCIEBAR3SETR	(0xFE041014)
#define SH4A_PCIE_PCIEBAR4SETR	(0xFE041018)
#define SH4A_PCIE_PCIEBAR5SETR	(0xFE04101C)
#define SH4A_PCIE_PCIECISSETR	(0xFE041020)
#define SH4A_PCIE_PCIEIDSETR2	(0xFE041024)
#define SH4A_PCIE_PCIEEROMSETR	(0xFE041028)
#define SH4A_PCIE_PCIEDSERSETR0	(0xFE04102C)
#define SH4A_PCIE_PCIEDSERSETR1	(0xFE041030)
#define SH4A_PCIE_PCIECTLR	(0xFE041040)
#define SH4A_PCIE_PCIETLSR	(0xFE041044)
#define SH4A_PCIE_PCIETLCTLR	(0xFE041048)
#define SH4A_PCIE_PCIEDLSR	(0xFE04104C)
#define SH4A_PCIE_PCIEDLCTLR	(0xFE041050)
#define SH4A_PCIE_PCIEMACSR	(0xFE041054)
#define SH4A_PCIE_PCIEMACCTLR	(0xFE041058)
#define SH4A_PCIE_PCIEPMSR	(0xFE04105C)
#define SH4A_PCIE_PCIEPMCTLR	(0xFE041060)
#define SH4A_PCIE_PCIETLINTENR	(0xFE041064)
#define SH4A_PCIE_PCIEDLINTENR	(0xFE041068)
#define SH4A_PCIE_PCIEMACINTENR	(0xFE04106C)
#define SH4A_PCIE_PCIEPMINTENR	(0xFE041070)
#define SH4A_PCIE_PCIETXDCTLR	(0xFE044000)
#define SH4A_PCIE_PCIETXCTLR	(0xFE044020)
#define SH4A_PCIE_PCIETXSR	(0xFE044028)
#define SH4A_PCIE_PCIETXVC0DCTLR	(0xFE044100)
#define SH4A_PCIE_PCIETXVC0SR	(0xFE044108)
#define SH4A_PCIE_PCIEVC0PDTXR	(0xFE044110)
#define SH4A_PCIE_PCIEVC0PHTXR	(0xFE044118)
#define SH4A_PCIE_PCIEVC0NPDTXR	(0xFE044120)
#define SH4A_PCIE_PCIEVC0NPHTXR	(0xFE044128)
#define SH4A_PCIE_PCIEVC0CDTXR	(0xFE044130)
#define SH4A_PCIE_PCIEVC0CHTXR	(0xFE044138)
#define SH4A_PCIE_PCIETXVCXDCTLR	(0xFE044200)
#define SH4A_PCIE_PCIETXVCXSR	(0xFE044208)
#define SH4A_PCIE_PCIEVCXPDTXR	(0xFE044210)
#define SH4A_PCIE_PCIEVCXPHTXR	(0xFE044218)
#define SH4A_PCIE_PCIEVCXNPDTXR	(0xFE044220)
#define SH4A_PCIE_PCIEVCXNPHTXR	(0xFE044228)
#define SH4A_PCIE_PCIEVCXCDTXR	(0xFE044230)
#define SH4A_PCIE_PCIEVCXCHTXR	(0xFE044238)
#define SH4A_PCIE_PCIERXDCTLR	(0xFE046000)
#define SH4A_PCIE_PCIEERPCTLR	(0xFE046008)
#define SH4A_PCIE_PCIEERPHR	(0xFE046010)
#define SH4A_PCIE_PCIEERPERR	(0xFE046018)
#define SH4A_PCIE_PCIERXVC0DCTLR	(0xFE046100)
#define SH4A_PCIE_PCIERXVC0SR	(0xFE046108)
#define SH4A_PCIE_PCIEVC0PDRXR	(0xFE046140)
#define SH4A_PCIE_PCIEVC0PHRXR	(0xFE046148)
#define SH4A_PCIE_PCIEVC0PERR	(0xFE046150)
#define SH4A_PCIE_PCIEVC0NPDRXR	(0xFE046158)
#define SH4A_PCIE_PCIEVC0NPHRXR	(0xFE046160)
#define SH4A_PCIE_PCIEVC0NPERR	(0xFE046168)
#define SH4A_PCIE_PCIEVC0CDRXR	(0xFE046170)
#define SH4A_PCIE_PCIEVC0CHRXR	(0xFE046178)
#define SH4A_PCIE_PCIEVC0CERR	(0xFE046180)
#define SH4A_PCIE_PCIERXVCXDCTLR	(0xFE046200)
#define SH4A_PCIE_PCIERXVCXSR	(0xFE046208)
#define SH4A_PCIE_PCIEVCXPDRXR	(0xFE046240)
#define SH4A_PCIE_PCIEVCXPHRXR	(0xFE046248)
#define SH4A_PCIE_PCIEVCXPERR	(0xFE046250)
#define SH4A_PCIE_PCIEVCXNPDRXR	(0xFE046258)
#define SH4A_PCIE_PCIEVCXNPHRXR	(0xFE046260)
#define SH4A_PCIE_PCIEVCXNPERR	(0xFE046268)
#define SH4A_PCIE_PCIEVCXCDRXR	(0xFE046270)
#define SH4A_PCIE_PCIEVCXCHRXR	(0xFE046278)
#define SH4A_PCIE_PCIEVCXCERR	(0xFE046280)

/* Ether */
#define SH4A_ETHER_CXR0		(0xFC600200)
#define SH4A_ETHER_CXR1		(0xFC600208)
#define SH4A_ETHER_CXR2		(0xFC600210)
#define SH4A_ETHER_CXR3		(0xFC600218)
#define SH4A_ETHER_CXR4		(0xFC600220)
#define SH4A_ETHER_CXR5		(0xFC600228)
#define SH4A_ETHER_CXR6		(0xFC600230)
#define SH4A_ETHER_CXR7		(0xFC600238)
#define SH4A_ETHER_CXR8		(0xFC600240)
#define SH4A_ETHER_CXR9		(0xFC600248)
#define SH4A_ETHER_CXR10	(0xFC600250)
#define SH4A_ETHER_CXR11	(0xFC600258)
#define SH4A_ETHER_CXR12	(0xFC600260)
#define SH4A_ETHER_CXR13	(0xFC600264)
#define SH4A_ETHER_CXR14	(0xFC600268)
#define SH4A_ETHER_CXR15	(0xFC60026C)
#define SH4A_ETHER_CXR16	(0xFC600270)
#define SH4A_ETHER_CXR17	(0xFC600274)
#define SH4A_ETHER_CXRS2	(0xFC600278)
#define SH4A_ETHER_CXR18	(0xFC60027C)
#define SH4A_ETHER_CXR19	(0xFC600280)
#define SH4A_ETHER_CXRD0	(0xFC6002C8)
#define SH4A_ETHER_CXRD1	(0xFC6002CC)
#define SH4A_ETHER_CXRD2	(0xFC6002D0)
#define SH4A_ETHER_CXRD3	(0xFC6002D4)
#define SH4A_ETHER_CXRD4	(0xFC6002D8)
#define SH4A_ETHER_CXRD5	(0xFC6002DC)
#define SH4A_ETHER_CXRD6	(0xFC6002E0)
#define SH4A_ETHER_CXR20	(0xFC600300)
#define SH4A_ETHER_CXR2A	(0xFC600308)
#define SH4A_ETHER_CXR21	(0xFC600310)
#define SH4A_ETHER_CXR22	(0xFC600318)
#define SH4A_ETHER_CXR23	(0xFC600320)
#define SH4A_ETHER_CXR2B	(0xFC600328)
#define SH4A_ETHER_CXR30	(0xFC600340)
#define SH4A_ETHER_CXR70	(0xFC600350)
#define SH4A_ETHER_CXR71	(0xFC600354)
#define SH4A_ETHER_CXR72	(0xFC600358)
#define SH4A_ETHER_CXR80	(0xFC600360)
#define SH4A_ETHER_CXR81	(0xFC600364)
#define SH4A_ETHER_CXR82	(0xFC600368)
#define SH4A_ETHER_CXR83	(0xFC60036C)
#define SH4A_ETHER_CXR24	(0xFC6003C0)
#define SH4A_ETHER_CXR25	(0xFC6003C8)
#define SH4A_ETHER_CXR40	(0xFC6003D0)
#define SH4A_ETHER_CXR41	(0xFC6003D4)
#define SH4A_ETHER_CXR42	(0xFC6003D8)
#define SH4A_ETHER_CXR43	(0xFC6003DC)
#define SH4A_ETHER_CXR50	(0xFC6003E4)
#define SH4A_ETHER_CXR51	(0xFC6003E8)
#define SH4A_ETHER_CXR52	(0xFC6003EC)
#define SH4A_ETHER_CXR53	(0xFC6003F0)
#define SH4A_ETHER_CXR54	(0xFC6003F4)
#define SH4A_ETHER_CXR55	(0xFC6003F8)

/* HSPI */
#define SH4A_HSPI_SPCR		(0xFFE60000)
#define SH4A_HSPI_SPSR		(0xFFE60004)
#define SH4A_HSPI_SPSCR		(0xFFE60008)
#define SH4A_HSPI_SPTBR		(0xFFE6000C)
#define SH4A_HSPI_SPRBR		(0xFFE60010)

/* HAC */
#define SH4A_HAC_HACCR0		(0xFFE40008)
#define SH4A_HAC_HACCSAR0	(0xFFE40020)
#define SH4A_HAC_HACCSDR0	(0xFFE40024)
#define SH4A_HAC_HACPCML0	(0xFFE40028)
#define SH4A_HAC_HACPCMR0	(0xFFE4002C)
#define SH4A_HAC_HACTIER0	(0xFFE40050)
#define SH4A_HAC_HACTSR0	(0xFFE40054)
#define SH4A_HAC_HACRIER0	(0xFFE40058)
#define SH4A_HAC_HACRSR0	(0xFFE4005C)
#define SH4A_HAC_HACACR0	(0xFFE40060)
#define SH4A_HAC_HACCR1		(0xFFE50008)
#define SH4A_HAC_HACCSAR1	(0xFFE50020)
#define SH4A_HAC_HACCSDR1	(0xFFE50024)
#define SH4A_HAC_HACPCML1	(0xFFE50028)
#define SH4A_HAC_HACPCMR1	(0xFFE5002C)
#define SH4A_HAC_HACTIER1	(0xFFE50050)
#define SH4A_HAC_HACTSR1	(0xFFE50054)
#define SH4A_HAC_HACRIER1	(0xFFE50058)
#define SH4A_HAC_HACRSR1	(0xFFE5005C)
#define SH4A_HAC_HACACR1	(0xFFE50060)

/* SSI */
#define SH4A_SSI_SSICR0		(0xFFE00000)
#define SH4A_SSI_SSISR0		(0xFFE00004)
#define SH4A_SSI_SSITDR0	(0xFFE00008)
#define SH4A_SSI_SSIRDR0	(0xFFE0000C)
#define SH4A_SSI_SSICR1		(0xFFE10000)
#define SH4A_SSI_SSISR1		(0xFFE10004)
#define SH4A_SSI_SSITDR1	(0xFFE10008)
#define SH4A_SSI_SSIRDR1	(0xFFE1000C)

/* I2C */
#define SH4A_I2C_ICSCR0		(0xFFE80000)
#define SH4A_I2C_ICMCR0		(0xFFE80004)
#define SH4A_I2C_ICSSR0		(0xFFE80008)
#define SH4A_I2C_ICMSR0		(0xFFE8000C)
#define SH4A_I2C_ICSIER0	(0xFFE80010)
#define SH4A_I2C_ICMIER0	(0xFFE80014)
#define SH4A_I2C_ICCCR0		(0xFFE80018)
#define SH4A_I2C_ICSAR0		(0xFFE8001C)
#define SH4A_I2C_ICMAR0		(0xFFE80020)
#define SH4A_I2C_ICRXD0		(0xFFE80024)
#define SH4A_I2C_ICTXD0		(0xFFE80024)
#define SH4A_I2C_ICSCR1		(0xFFE90000)
#define SH4A_I2C_ICMCR1		(0xFFE90004)
#define SH4A_I2C_ICSSR1		(0xFFE90008)
#define SH4A_I2C_ICMSR1		(0xFFE9000C)
#define SH4A_I2C_ICSIER1	(0xFFE90010)
#define SH4A_I2C_ICMIER1	(0xFFE90014)
#define SH4A_I2C_ICCCR1		(0xFFE90018)
#define SH4A_I2C_ICSAR1		(0xFFE9001C)
#define SH4A_I2C_ICMAR1		(0xFFE90020)
#define SH4A_I2C_ICRXD1		(0xFFE90024)
#define SH4A_I2C_ICTXD1		(0xFFE90024)

/* FLCTL */
#define SH4A_FLCTL_FLCMNCR	(0xFFD00000)
#define SH4A_FLCTL_FLCMDCR	(0xFFD00004)
#define SH4A_FLCTL_FLCMCDR	(0xFFD00008)
#define SH4A_FLCTL_FLADR	(0xFFD0000C)
#define SH4A_FLCTL_FLDATAR	(0xFFD00010)
#define SH4A_FLCTL_FLDTCNTR	(0xFFD00014)
#define SH4A_FLCTL_FLINTDMACR	(0xFFD00018)
#define SH4A_FLCTL_FLBSYTMR	(0xFFD0001C)
#define SH4A_FLCTL_FLBSYCNT	(0xFFD00020)
#define SH4A_FLCTL_FLDTFIFO	(0xFFD00024)
#define SH4A_FLCTL_FLECFIFO	(0xFFD00028)
#define SH4A_FLCTL_FLTRCR	(0xFFD0002C)
#define SH4A_FLCTL_FLADR2	(0xFFD0003C)


__SRCVERSION( "$URL: http://svn/product/branches/6.5.0/SP1/hardware/startup/lib/public/sh/sh7786_90.h $ $Rev: 647539 $" )
