--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml FIFO_Buffer.twx FIFO_Buffer.ncd -o FIFO_Buffer.twr
FIFO_Buffer.pcf

Design file:              FIFO_Buffer.ncd
Physical constraint file: FIFO_Buffer.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Data_in<0>  |   -0.515(R)|      FAST  |    2.641(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<1>  |   -0.476(R)|      FAST  |    2.585(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<2>  |   -0.401(R)|      FAST  |    2.518(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<3>  |   -0.398(R)|      FAST  |    2.493(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<4>  |   -0.365(R)|      FAST  |    2.435(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<5>  |   -0.355(R)|      FAST  |    2.434(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<6>  |   -0.128(R)|      FAST  |    2.336(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<7>  |   -0.274(R)|      FAST  |    2.493(R)|      SLOW  |clk_BUFGP         |   0.000|
read        |    0.441(R)|      FAST  |    1.432(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |   -0.072(R)|      FAST  |    1.824(R)|      SLOW  |clk_BUFGP         |   0.000|
write       |    0.513(R)|      FAST  |    2.119(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data_out<0> |         9.021(R)|      SLOW  |         3.531(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<1> |         8.954(R)|      SLOW  |         3.475(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<2> |         9.080(R)|      SLOW  |         3.444(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<3> |         8.835(R)|      SLOW  |         3.339(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<4> |         9.021(R)|      SLOW  |         3.388(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<5> |         8.953(R)|      SLOW  |         3.337(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<6> |         8.746(R)|      SLOW  |         3.349(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<7> |         8.778(R)|      SLOW  |         3.462(R)|      FAST  |clk_BUFGP         |   0.000|
empty       |         7.947(R)|      SLOW  |         3.371(R)|      FAST  |clk_BUFGP         |   0.000|
full        |         7.818(R)|      SLOW  |         3.311(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.853|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 30 22:01:24 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4951 MB



