INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2458] undeclared symbol io_rdata, assumed default net type wire [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:127]
INFO: [VRFC 10-2458] undeclared symbol Addr_result, assumed default net type wire [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:167]
INFO: [VRFC 10-2458] undeclared symbol Exe_opcode, assumed default net type wire [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:188]
INFO: [VRFC 10-2458] undeclared symbol Function_opcode, assumed default net type wire [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:189]
INFO: [VRFC 10-2458] undeclared symbol Shamt, assumed default net type wire [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:190]
