==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 757.055 MB.
INFO: [HLS 200-10] Analyzing design file 'filter_envelope_detector.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.18 seconds. CPU system time: 0.49 seconds. Elapsed time: 0.69 seconds; current allocated memory: 757.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (filter_envelope_detector.c:21:36)
WARNING: [HLS 214-167] The program may have out of bound array access (filter_envelope_detector.c:22:32)
WARNING: [HLS 214-167] The program may have out of bound array access (filter_envelope_detector.c:22:50)
WARNING: [HLS 214-167] The program may have out of bound array access (filter_envelope_detector.c:23:32)
WARNING: [HLS 214-167] The program may have out of bound array access (filter_envelope_detector.c:23:50)
WARNING: [HLS 214-167] The program may have out of bound array access (filter_envelope_detector.c:24:50)
WARNING: [HLS 214-167] The program may have out of bound array access (filter_envelope_detector.c:25:50)
WARNING: [HLS 214-167] The program may have out of bound array access (filter_envelope_detector.c:30:25)
WARNING: [HLS 214-167] The program may have out of bound array access (filter_envelope_detector.c:31:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.39 seconds. CPU system time: 0.58 seconds. Elapsed time: 2.97 seconds; current allocated memory: 757.902 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 758.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.523 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (filter_envelope_detector.c:15) in function 'applyIIRFilter' automatically.
INFO: [XFORM 203-102] Partitioning array 'NUM_1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DEN_1' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 780.039 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'delay' (filter_envelope_detector.c:30:25)
INFO: [HLS 200-472] Inferring partial write operation for 'delay' (filter_envelope_detector.c:31:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 780.039 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'applyIIRFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyIIRFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-880] The II Violation in module 'applyIIRFilter' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('x_write_ln16', filter_envelope_detector.c:16) of variable 'output', filter_envelope_detector.c:27 on local variable 'x' and 'load' operation ('x_load', filter_envelope_detector.c:18) on local variable 'x'.
WARNING: [HLS 200-880] The II Violation in module 'applyIIRFilter' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('x_write_ln16', filter_envelope_detector.c:16) of variable 'output', filter_envelope_detector.c:27 on local variable 'x' and 'load' operation ('x_load', filter_envelope_detector.c:18) on local variable 'x'.
WARNING: [HLS 200-880] The II Violation in module 'applyIIRFilter' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('x_write_ln16', filter_envelope_detector.c:16) of variable 'output', filter_envelope_detector.c:27 on local variable 'x' and 'load' operation ('x_load', filter_envelope_detector.c:18) on local variable 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 8, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 780.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 780.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyIIRFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'applyIIRFilter/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'applyIIRFilter' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyIIRFilter' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyIIRFilter'.
INFO: [RTMG 210-279] Implementing memory 'applyIIRFilter_NUM_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'applyIIRFilter_delay_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'applyIIRFilter_NUM_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'applyIIRFilter_DEN_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'applyIIRFilter_DEN_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 780.039 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 780.039 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 783.152 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for applyIIRFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for applyIIRFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.19 seconds. CPU system time: 1.17 seconds. Elapsed time: 4.47 seconds; current allocated memory: 26.266 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
