
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 693.523 ; gain = 178.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Main.vhd:53]
INFO: [Synth 8-638] synthesizing module 'MPG' [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/MPG.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MPG' (1#1) [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/MPG.vhd:42]
INFO: [Synth 8-638] synthesizing module 'rational_divider' [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/rational_divider.vhd:29]
	Parameter G_input_clock_mhz bound to: 100.000000 - type: float 
	Parameter G_output_clock_mhz bound to: 25.000000 - type: float 
	Parameter G_output_interval_ns bound to: 0.000000 - type: float 
	Parameter G_max_accum_bits bound to: 24 - type: integer 
	Parameter G_one_shot bound to: 0 - type: bool 
	Parameter G_use_dsp48 bound to: 0 - type: bool 
	Parameter G_alt_multiply bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter G_alt_divide bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/rational_divider.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element g0.one_shot_reg was removed.  [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/rational_divider.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'rational_divider' (2#1) [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/rational_divider.vhd:29]
INFO: [Synth 8-638] synthesizing module 'rational_divider__parameterized0' [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/rational_divider.vhd:29]
	Parameter G_input_clock_mhz bound to: 100.000000 - type: float 
	Parameter G_output_clock_mhz bound to: 35.000000 - type: float 
	Parameter G_output_interval_ns bound to: 0.000000 - type: float 
	Parameter G_max_accum_bits bound to: 24 - type: integer 
	Parameter G_one_shot bound to: 0 - type: bool 
	Parameter G_use_dsp48 bound to: 0 - type: bool 
	Parameter G_alt_multiply bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter G_alt_divide bound to: 48'b000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6014] Unused sequential element g0.one_shot_reg was removed.  [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/rational_divider.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'rational_divider__parameterized0' (2#1) [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/rational_divider.vhd:29]
INFO: [Synth 8-638] synthesizing module 'rational_divider__parameterized1' [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/rational_divider.vhd:29]
	Parameter G_input_clock_mhz bound to: 100.000000 - type: float 
	Parameter G_output_clock_mhz bound to: 40.000000 - type: float 
	Parameter G_output_interval_ns bound to: 0.000000 - type: float 
	Parameter G_max_accum_bits bound to: 24 - type: integer 
	Parameter G_one_shot bound to: 0 - type: bool 
	Parameter G_use_dsp48 bound to: 0 - type: bool 
	Parameter G_alt_multiply bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter G_alt_divide bound to: 48'b000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6014] Unused sequential element g0.one_shot_reg was removed.  [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/rational_divider.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'rational_divider__parameterized1' (2#1) [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/rational_divider.vhd:29]
WARNING: [Synth 8-614] signal 'Clk_25' is read in the process but is not in the sensitivity list [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Main.vhd:119]
WARNING: [Synth 8-614] signal 'Clk_35' is read in the process but is not in the sensitivity list [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Main.vhd:119]
WARNING: [Synth 8-614] signal 'Clk_40' is read in the process but is not in the sensitivity list [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Main.vhd:119]
INFO: [Synth 8-638] synthesizing module 'SD_Controller' [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd:22]
WARNING: [Synth 8-614] signal 'prCmd' is read in the process but is not in the sensitivity list [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd:86]
WARNING: [Synth 8-614] signal 'prAddr' is read in the process but is not in the sensitivity list [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd:86]
WARNING: [Synth 8-614] signal 'prBlockAddr' is read in the process but is not in the sensitivity list [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd:86]
WARNING: [Synth 8-614] signal 'prState' is read in the process but is not in the sensitivity list [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd:86]
WARNING: [Synth 8-614] signal 't' is read in the process but is not in the sensitivity list [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd:86]
WARNING: [Synth 8-614] signal 'ErrorCheck' is read in the process but is not in the sensitivity list [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd:86]
WARNING: [Synth 8-614] signal 'dataTemp' is read in the process but is not in the sensitivity list [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd:86]
WARNING: [Synth 8-614] signal 'ready' is read in the process but is not in the sensitivity list [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd:86]
WARNING: [Synth 8-3848] Net ready in module/entity SD_Controller does not have driver. [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'SD_Controller' (3#1) [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd:22]
WARNING: [Synth 8-549] port width mismatch for port 'Addr': port width = 19, actual width = 32 [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Main.vhd:146]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Memory' (4#1) [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller' [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/VGA_Controller.vhd:24]
WARNING: [Synth 8-614] signal 'Rst' is read in the process but is not in the sensitivity list [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/VGA_Controller.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller' (5#1) [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/VGA_Controller.vhd:24]
WARNING: [Synth 8-3848] Net SD_Rst in module/entity Main does not have driver. [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Main.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Main' (6#1) [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Main.vhd:53]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[31]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[30]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[29]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[28]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[27]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[26]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[25]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[24]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[23]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[22]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[21]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[20]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[19]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[18]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[17]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[16]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[15]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[14]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[13]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[12]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[11]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[10]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[9]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[8]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[7]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[6]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[5]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[4]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[3]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[2]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[1]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port W[0]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[31]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[30]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[29]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[28]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[27]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[26]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[25]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[24]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[23]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[22]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[21]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[20]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[19]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[18]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[17]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[16]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[15]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[14]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[13]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[12]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[11]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[10]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[9]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[8]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[7]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[6]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[5]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[4]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[3]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[2]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[1]
WARNING: [Synth 8-3331] design VGA_Controller has unconnected port H[0]
WARNING: [Synth 8-3331] design Main has unconnected port SD_Rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 883.574 ; gain = 368.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 883.574 ; gain = 368.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 883.574 ; gain = 368.465
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/constrs_1/new/Cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/constrs_1/new/Cons.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/constrs_1/new/Cons.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/constrs_1/new/Cons.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/constrs_1/new/Cons.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/constrs_1/new/Cons.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/constrs_1/new/Cons.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/constrs_1/new/Cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/constrs_1/new/Cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 950.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 950.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'prCmd_reg' in module 'SD_Controller'
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "command_table[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE0 |                              010 |                              001
                 iSTATE3 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prCmd_reg' using encoding 'one-hot' in module 'SD_Controller'
WARNING: [Synth 8-327] inferring latch for variable 'ErrorCheck_reg' [C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd:147]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 9     
+---RAMs : 
	            2400K Bit         RAMs := 1     
+---Muxes : 
	   1 Input     48 Bit        Muxes := 1     
	   3 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rational_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rational_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module rational_divider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module SD_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   1 Input     48 Bit        Muxes := 1     
	   3 Input     47 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	            2400K Bit         RAMs := 1     
Module VGA_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Main has unconnected port SD_Rst
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__41' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__33' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__25' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__17' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__9' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__1' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__42' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__34' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__26' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__18' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__10' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__2' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__43' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__35' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__27' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__19' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__11' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__3' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__39' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__31' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__23' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__15' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__7' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__40' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__32' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__24' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__16' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__8' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__0' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__44' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__36' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__28' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__20' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__12' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__4' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__45' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__37' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__29' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__21' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__13' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__5' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__46' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__38' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_0/Mem_inst/RAM_reg_mux_sel__30' (FDE) to 'i_0/Mem_inst/RAM_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'VGA_Controller_instance/Green_reg[3]' (FDC) to 'VGA_Controller_instance/Red_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_Controller_instance/Blue_reg[2]' (FDC) to 'VGA_Controller_instance/Red_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_Controller_instance/Blue_reg[3]' (FDC) to 'VGA_Controller_instance/Red_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA_Controller_instance/Red_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Memory:     | RAM_reg    | 512 K x 8(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 80     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_9_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_9_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_9_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_9_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_9_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Mem_inst/RAM_reg_9_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Memory:     | RAM_reg    | 512 K x 8(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 80     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_9_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_9_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_9_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_9_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_9_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Mem_inst/RAM_reg_9_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_8 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_15 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_13 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_11 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_9 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    76|
|3     |LUT1       |    47|
|4     |LUT2       |   186|
|5     |LUT3       |    39|
|6     |LUT4       |   108|
|7     |LUT5       |    14|
|8     |LUT6       |    65|
|9     |RAMB36E1   |    40|
|10    |RAMB36E1_1 |    32|
|11    |RAMB36E1_2 |     8|
|12    |FDCE       |   156|
|13    |FDPE       |     1|
|14    |FDRE       |    27|
|15    |FDSE       |     4|
|16    |LD         |     8|
|17    |IBUF       |     5|
|18    |OBUF       |    17|
|19    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------+---------------------------------+------+
|      |Instance                  |Module                           |Cells |
+------+--------------------------+---------------------------------+------+
|1     |top                       |                                 |   837|
|2     |  Mem_inst                |Memory                           |    91|
|3     |  MPG_instance            |MPG                              |     5|
|4     |  SD_inst                 |SD_Controller                    |   274|
|5     |  VGA_Controller_instance |VGA_Controller                   |   407|
|6     |  dut0                    |rational_divider                 |     9|
|7     |  dut1                    |rational_divider__parameterized0 |    13|
|8     |  dut2                    |rational_divider__parameterized1 |    10|
+------+--------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 950.406 ; gain = 435.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 950.406 ; gain = 368.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 950.406 ; gain = 435.297
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 950.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 88 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 950.406 ; gain = 656.004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 950.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 16:13:30 2020...
