
#SeqL-locked flip-flops Stage connection logic
D_IN_REG_0__2 = BUF(U93_1enc)
D_IN_REG_0__3 = BUF(U93_2enc)

#SeqL-locked flip-flops Stage connection logic
D_OUT_REG_7__2 = BUF(U118_1enc)
D_OUT_REG_7__3 = BUF(U118_2enc)
D_OUT_REG_6__2 = BUF(U117_1)
D_OUT_REG_6__3 = BUF(U117_2)
D_OUT_REG_5__2 = BUF(U116_1)
D_OUT_REG_5__3 = BUF(U116_2)
D_OUT_REG_4__2 = BUF(U115_1)
D_OUT_REG_4__3 = BUF(U115_2)
D_OUT_REG_3__2 = BUF(U114_1)
D_OUT_REG_3__3 = BUF(U114_2)
D_OUT_REG_2__2 = BUF(U113_1)
D_OUT_REG_2__3 = BUF(U113_2)
D_OUT_REG_1__2 = BUF(U112_1)
D_OUT_REG_1__3 = BUF(U112_2)
D_OUT_REG_0__2 = BUF(U111_1)
D_OUT_REG_0__3 = BUF(U111_2)
OLD_REG_7__2 = BUF(U110_1)
OLD_REG_7__3 = BUF(U110_2)
OLD_REG_6__2 = BUF(U109_1)
OLD_REG_6__3 = BUF(U109_2)
OLD_REG_5__2 = BUF(U108_1)
OLD_REG_5__3 = BUF(U108_2)
OLD_REG_4__2 = BUF(U107_1)
OLD_REG_4__3 = BUF(U107_2)
OLD_REG_3__2 = BUF(U106_1)
OLD_REG_3__3 = BUF(U106_2)
OLD_REG_2__2 = BUF(U105_1)
OLD_REG_2__3 = BUF(U105_2)
OLD_REG_1__2 = BUF(U104_1)
OLD_REG_1__3 = BUF(U104_2)
OLD_REG_0__2 = BUF(U103_1)
OLD_REG_0__3 = BUF(U103_2)
Y_REG_2 = BUF(U102_1)
Y_REG_3 = BUF(U102_2)
STATO_REG_1__2 = BUF(U92_1)
STATO_REG_1__3 = BUF(U92_2)
STATO_REG_0__2 = BUF(U91_1)
STATO_REG_0__3 = BUF(U91_2)
D_IN_REG_8__2 = BUF(U101_1)
D_IN_REG_8__3 = BUF(U101_2)
D_IN_REG_7__2 = BUF(U100_1)
D_IN_REG_7__3 = BUF(U100_2)
D_IN_REG_6__2 = BUF(U99_1)
D_IN_REG_6__3 = BUF(U99_2)
D_IN_REG_5__2 = BUF(U98_1)
D_IN_REG_5__3 = BUF(U98_2)
D_IN_REG_4__2 = BUF(U97_1)
D_IN_REG_4__3 = BUF(U97_2)
D_IN_REG_3__2 = BUF(U96_1)
D_IN_REG_3__3 = BUF(U96_2)
D_IN_REG_2__2 = BUF(U95_1)
D_IN_REG_2__3 = BUF(U95_2)
D_IN_REG_1__2 = BUF(U94_1)
D_IN_REG_1__3 = BUF(U94_2)
