
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 809.926 ; gain = 178.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'master_clk_divider' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/master_clk_divider.v:23]
	Parameter toggle_value bound to: 10'b1111010000 
INFO: [Synth 8-6155] done synthesizing module 'master_clk_divider' (1#1) [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/master_clk_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'tenHz_clk_divider' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/tenHz_clk_divider.v:23]
	Parameter toggle_value bound to: 20'b11110100001001000000 
INFO: [Synth 8-6155] done synthesizing module 'tenHz_clk_divider' (2#1) [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/tenHz_clk_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneHz_clk_divider' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/oneHz_clk_divider.v:22]
	Parameter toggle_value bound to: 26'b00010011000100101101000000 
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/oneHz_clk_divider.v:37]
INFO: [Synth 8-6155] done synthesizing module 'oneHz_clk_divider' (3#1) [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/oneHz_clk_divider.v:22]
INFO: [Synth 8-6157] synthesizing module 'counter' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/counter.v:23]
WARNING: [Synth 8-3848] Net go in module/entity counter does not have driver. [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/counter.v:28]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/counter.v:23]
WARNING: [Synth 8-7023] instance 'button_count' of module 'counter' has 5 connections declared, but only 4 given [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v:49]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/LFSR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (5#1) [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/LFSR.v:23]
INFO: [Synth 8-6157] synthesizing module 'anode_control' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/anode_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'anode_control' (6#1) [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/anode_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'value_control' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/value_control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/value_control.v:43]
INFO: [Synth 8-6155] done synthesizing module 'value_control' (7#1) [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/value_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'SSD' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/SSD.v:23]
	Parameter BLANK bound to: 7'b1111111 
	Parameter ZERO bound to: 7'b1000000 
	Parameter ONE bound to: 7'b1111001 
	Parameter TWO bound to: 7'b0100100 
	Parameter THREE bound to: 7'b0110000 
	Parameter FOUR bound to: 7'b1011000 
	Parameter FIVE bound to: 7'b0010010 
	Parameter SIX bound to: 7'b0000010 
	Parameter SEVEN bound to: 7'b0011001 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0010000 
INFO: [Synth 8-226] default block is never used [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/SSD.v:48]
INFO: [Synth 8-6155] done synthesizing module 'SSD' (8#1) [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/SSD.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_blink' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/LED_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_blink' (9#1) [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/LED_blink.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v-59.14 with 1st driver pin 'top:/value/win' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v-59.14 with 2nd driver pin 'GND' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v:59]
CRITICAL WARNING: [Synth 8-6858] multi-driven net X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v-59.14 is connected to at least one constant driver which has been preserved, other driver is ignored [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v:59]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design counter has unconnected port go[2]
WARNING: [Synth 8-3331] design counter has unconnected port go[1]
WARNING: [Synth 8-3331] design counter has unconnected port go[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 872.680 ; gain = 240.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 872.680 ; gain = 240.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 872.680 ; gain = 240.809
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [X:/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [X:/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 989.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 989.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 989.484 ; gain = 357.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 989.484 ; gain = 357.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 989.484 ; gain = 357.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 989.484 ; gain = 357.613
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'num1' (LFSR) to 'num2'
INFO: [Synth 8-223] decloning instance 'num1' (LFSR) to 'num3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module master_clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module tenHz_clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module oneHz_clk_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 2     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module anode_control 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module value_control 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module LED_blink 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divideOne/divided_clk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\won/led_reg )
INFO: [Synth 8-3886] merging instance 'anode1/anode_reg[3]' (FDSE) to 'anode1/anode_reg[4]'
INFO: [Synth 8-3886] merging instance 'anode1/anode_reg[4]' (FDSE) to 'anode1/anode_reg[5]'
INFO: [Synth 8-3886] merging instance 'anode1/anode_reg[5]' (FDSE) to 'anode1/anode_reg[6]'
INFO: [Synth 8-3886] merging instance 'anode1/anode_reg[6]' (FDSE) to 'anode1/anode_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\anode1/anode_reg[7] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin win with 1st driver pin 'value/win_reg/Q' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/value_control.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin win with 2nd driver pin 'GND' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/value_control.v:49]
CRITICAL WARNING: [Synth 8-6858] multi-driven net win is connected to at least one constant driver which has been preserved, other driver is ignored [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/value_control.v:49]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 989.484 ; gain = 357.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 989.484 ; gain = 357.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 989.484 ; gain = 357.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 989.484 ; gain = 357.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 992.305 ; gain = 360.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 992.305 ; gain = 360.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 992.305 ; gain = 360.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 992.305 ; gain = 360.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 992.305 ; gain = 360.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 992.305 ; gain = 360.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT2   |     3|
|4     |LUT3   |     4|
|5     |LUT4   |    16|
|6     |LUT5   |    10|
|7     |LUT6   |    60|
|8     |FDCE   |    51|
|9     |FDPE   |     1|
|10    |FDRE   |    19|
|11    |LDC    |     1|
|12    |IBUF   |     4|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |   197|
|2     |  anode1           |anode_control      |    20|
|3     |  button_count     |counter            |    19|
|4     |  divideMaster     |master_clk_divider |    54|
|5     |  divideTen        |tenHz_clk_divider  |    54|
|6     |  num1             |LFSR               |     5|
|7     |  value            |value_control      |    16|
|8     |  value_to_cathode |SSD                |     7|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 992.305 ; gain = 360.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 992.305 ; gain = 243.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 992.305 ; gain = 360.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1013.805 ; gain = 659.312
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 01:14:04 2022...
