#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Mar  4 17:33:52 2019
# Process ID: 5336
# Current directory: Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9664 Z:\jbattista20\CS-401-1-CompArch\Lab03\mips_fpga_nexsys4_ddr\mips.xpr
# Log file: Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/vivado.log
# Journal file: Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips.xpr
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_simulation
source mips_testbench.tcl
restart
run 10 ns
restart
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
synth_design -rtl -name rtl_1
restart
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
save_wave_config {Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips_testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips_testbench_behav.wcfg
set_property xsim.view Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips_testbench_behav.wcfg [get_filesets sim_1]
add_bp {Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_controller.vhd} 38
restart
run 10 ns
step
step
step
step
step
step
step
step
step
step
step
run 10 ns
run 10 ns
step
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips_testbench_behav.wcfg
source mips_testbench.tcl
restart
run 10 ns
remove_bps -file {Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/mips_controller.vhd} -line 38
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
restart
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
launch_simulation
open_wave_config Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips_testbench_behav.wcfg
source mips_testbench.tcl
restart
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
launch_simulation
open_wave_config Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips_testbench_behav.wcfg
source mips_testbench.tcl
restart
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_files -norecurse Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/new/memfile_3.dat
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips_testbench_behav.wcfg
source mips_testbench.tcl
relaunch_sim
restart
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
save_wave_config {Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mipsTest.wcfg}
add_files -fileset sim_1 -norecurse Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mipsTest.wcfg
set_property xsim.view {Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips_testbench_behav.wcfg Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mipsTest.wcfg} [get_filesets sim_1]
export_ip_user_files -of_objects  [get_files Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips_testbench_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 Z:/jbattista20/CS-401-1-CompArch/Lab03/mips_fpga_nexsys4_ddr/mips_testbench_behav.wcfg
restart
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
restart
relaunch_sim
restart
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
relaunch_sim
run 20 ns
relaunch_sim
restart
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
close_sim
