Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/ISEProject/P5/mips_tb_isim_beh.exe" -prj "D:/ISEProject/P5/mips_tb_beh.prj" "work.mips_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/ISEProject/P5/datapath/pc.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/npc.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/mux.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/multDiv.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/MEM_WB.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/Load_ext.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/im.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/IF_ID.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/ID_EX.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/hazard.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/GPR.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/forwarding.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/EX_MEM.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/ext.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/dm.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/CMP.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/BE.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/datapath/ALU.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/control/ctrl.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/mips.v" into library work
Analyzing Verilog file "D:/ISEProject/P5/mips_tb.v" into library work
Analyzing Verilog file "D:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module pc
Compiling module im_8k
Compiling module mux_32bit_3
Compiling module IF_ID
Compiling module ctrl
Compiling module hazard
Compiling module npc
Compiling module ext
Compiling module GPR
Compiling module mux_32bit_5
Compiling module CMP
Compiling module ID_EX
Compiling module forwarding
Compiling module mux_32bit_2
Compiling module mux_5bit_3
Compiling module multDiv
Compiling module ALU
Compiling module EX_MEM
Compiling module BE_EN
Compiling module dm_8k
Compiling module MEM_WB
Compiling module Load_ext
Compiling module mux_32bit_4
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 26 Verilog Units
Built simulation executable D:/ISEProject/P5/mips_tb_isim_beh.exe
Fuse Memory Usage: 33936 KB
Fuse CPU Usage: 1140 ms
