============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:56:41 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk_int1)              launch                                    0 R 
TOP
  genblk1[1].genblk1.genblk1.sng
    sng_multi
      ctr
        countval_reg[0]/CLK                               0             0 R 
        countval_reg[0]/Q     DFFSR             1  1.5   10  +109     109 R 
        drc_bufs57/A                                           +0     109   
        drc_bufs57/Y          BUFX2             7 23.2   56   +66     174 R 
      ctr/countval[0] 
      g210/A                                                   +0     174   
      g210/Y                  OR2X1             4  8.0   46   +57     231 R 
      g208/C                                                   +0     231   
      g208/Y                  OAI21X1           1  2.7    6   +24     255 F 
      g199/A                                                   +0     255   
      g199/Y                  AOI22X1           1  1.5   44   +44     299 R 
      drc_bufs/A                                               +0     299   
      drc_bufs/Y              BUFX2             1  1.6    9   +35     334 R 
      g198/A                                                   +0     334   
      g198/Y                  INVX1             2  4.9   20   +21     355 F 
    sng_multi/sn_out[3] 
    g68/B                                                      +0     355   
    g68/Y                     OR2X1             2  5.3   21   +56     411 F 
    g67/A                                                      +0     411   
    g67/Y                     AOI22X1           1  1.5   43   +48     458 R 
    drc_bufs/A                                                 +0     458   
    drc_bufs/Y                BUFX2             1  2.0   10   +35     493 R 
    g65/B                                                      +0     493   
    g65/Y                     NAND2X1           1  1.5   21   +14     507 F 
    drc_bufs69/A                                               +0     507   
    drc_bufs69/Y              BUFX2             1  1.9    3   +35     542 F 
  genblk1[1].genblk1.genblk1.sng/sn_out 
  g29/A                                                        +0     542   
  g29/Y                       AND2X1            9 34.2  106   +98     640 F 
  stoch2bin/en 
    g3/A                                                       +0     640   
    g3/Y                      AND2X1            1  5.0   25   +53     693 F 
    g253/A                                                     +0     693   
    g253/Y                    XOR2X1            1  2.0   42   +34     727 R 
    countval_reg[8]/D         DFFSR                            +0     727   
    countval_reg[8]/CLK       setup                       0   +84     811 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4139ps 
Start-point  : TOP/genblk1[1].genblk1.genblk1.sng/sng_multi/ctr/countval_reg[0]/CLK
End-point    : TOP/stoch2bin/countval_reg[8]/D
