Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "control"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "half_adder.v" in library work
Compiling verilog file "one_bit_comp.v" in library work
Module <half_adder> compiled
Compiling verilog file "full_adder.v" in library work
Module <one_bit_comp> compiled
Compiling verilog file "eight_bit_comp.v" in library work
Module <full_adder> compiled
Compiling verilog file "add_sub.v" in library work
Module <eight_bit_comp> compiled
Compiling verilog file "mohasebe_mantegh.v" in library work
Module <add_sub> compiled
Compiling verilog file "control.v" in library work
Module <mohasebe_mantegh> compiled
Module <control> compiled
No errors in compilation
Analysis of file <"control.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <control> in library <work> with parameters.
	s0 = "000"
	s1 = "001"
	s2 = "010"
	s3 = "011"
	s4 = "100"
	s5 = "101"
	s6 = "110"
	s7 = "111"

Analyzing hierarchy for module <mohasebe_mantegh> in library <work>.

Analyzing hierarchy for module <eight_bit_comp> in library <work>.

Analyzing hierarchy for module <add_sub> in library <work>.

Analyzing hierarchy for module <one_bit_comp> in library <work>.

Analyzing hierarchy for module <full_adder> in library <work>.

Analyzing hierarchy for module <half_adder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <control>.
	s0 = 3'b000
	s1 = 3'b001
	s2 = 3'b010
	s3 = 3'b011
	s4 = 3'b100
	s5 = 3'b101
	s6 = 3'b110
	s7 = 3'b111
Module <control> is correct for synthesis.
 
Analyzing module <mohasebe_mantegh> in library <work>.
Module <mohasebe_mantegh> is correct for synthesis.
 
Analyzing module <eight_bit_comp> in library <work>.
Module <eight_bit_comp> is correct for synthesis.
 
Analyzing module <one_bit_comp> in library <work>.
Module <one_bit_comp> is correct for synthesis.
 
Analyzing module <add_sub> in library <work>.
Module <add_sub> is correct for synthesis.
 
Analyzing module <full_adder> in library <work>.
Module <full_adder> is correct for synthesis.
 
Analyzing module <half_adder> in library <work>.
Module <half_adder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <one_bit_comp>.
    Related source file is "one_bit_comp.v".
    Found 1-bit xor2 for signal <axnb$xor0000>.
Unit <one_bit_comp> synthesized.


Synthesizing Unit <half_adder>.
    Related source file is "half_adder.v".
    Found 1-bit xor2 for signal <sum>.
Unit <half_adder> synthesized.


Synthesizing Unit <eight_bit_comp>.
    Related source file is "eight_bit_comp.v".
WARNING:Xst:653 - Signal <xl> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <xg> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <xe> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <eight_bit_comp> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "full_adder.v".
Unit <full_adder> synthesized.


Synthesizing Unit <add_sub>.
    Related source file is "add_sub.v".
WARNING:Xst:653 - Signal <b> is used but never assigned. This sourceless signal will be automatically connected to value 00000101.
Unit <add_sub> synthesized.


Synthesizing Unit <mohasebe_mantegh>.
    Related source file is "mohasebe_mantegh.v".
WARNING:Xst:653 - Signal <mosbat> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <manfi> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:646 - Signal <co2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <co1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <eq>.
    Found 1-bit register for signal <gt>.
    Found 1-bit register for signal <lt>.
    Found 8-bit register for signal <vout>.
    Found 1-bit 4-to-1 multiplexer for signal <eq$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <gt$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <lt$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <vout$mux0000>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <mohasebe_mantegh> synthesized.


Synthesizing Unit <control>.
    Related source file is "control.v".
WARNING:Xst:653 - Signal <moodavalie> is used but never assigned. This sourceless signal will be automatically connected to value 01.
WARNING:Xst:737 - Found 3-bit latch for signal <nxtstate>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tormoz>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <vfelinew>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <pashesh>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit register for signal <prstate>.
    Found 8-bit addsub for signal <vfelinew$share0000>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <control> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 9
 1-bit register                                        : 6
 3-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 4
 1-bit latch                                           : 1
 3-bit latch                                           : 2
 8-bit latch                                           : 1
# Multiplexers                                         : 8
 1-bit 4-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 80
 1-bit xor2                                            : 80

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Latches                                              : 4
 1-bit latch                                           : 1
 3-bit latch                                           : 2
 8-bit latch                                           : 1
# Multiplexers                                         : 8
 1-bit 4-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 80
 1-bit xor2                                            : 80

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <control>: instances <m1/e1/c1>, <m2/e1/c1> of unit <one_bit_comp> are equivalent, second instance is removed

Optimizing unit <control> ...
WARNING:Xst:1294 - Latch <tormoz> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <pashesh_0> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <pashesh_1> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <pashesh_2> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <nxtstate_0> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <nxtstate_1> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <nxtstate_2> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_0> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_1> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_2> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_3> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_4> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_5> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_6> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_7> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_0> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_1> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_2> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_3> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_4> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_5> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_6> is equivalent to a wire in block <control>.
WARNING:Xst:1294 - Latch <vfelinew_7> is equivalent to a wire in block <control>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block control, actual ratio is 2.
FlipFlop m1/eq has been replicated 1 time(s)
FlipFlop m1/gt has been replicated 2 time(s)
FlipFlop m1/lt has been replicated 1 time(s)
FlipFlop prstate_0 has been replicated 1 time(s)
FlipFlop prstate_1 has been replicated 1 time(s)
FlipFlop prstate_2 has been replicated 2 time(s)
FlipFlop m1/eq has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m1/gt has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m1/lt has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : control.ngr
Top Level Output File Name         : control
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 58

Cell Usage :
# BELS                             : 172
#      LUT2                        : 10
#      LUT2_L                      : 1
#      LUT3                        : 36
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 92
#      LUT4_L                      : 5
#      MUXCY                       : 7
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 36
#      FD                          : 31
#      FDRE                        : 3
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 57
#      IBUF                        : 21
#      OBUF                        : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       81  out of   3584     2%  
 Number of Slice Flip Flops:             14  out of   7168     0%  
 Number of 4 input LUTs:                146  out of   7168     2%  
 Number of IOs:                          58
 Number of bonded IOBs:                  58  out of    141    41%  
    IOB Flip Flops:                      22
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 36    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.759ns (Maximum Frequency: 210.137MHz)
   Minimum input arrival time before clock: 7.774ns
   Maximum output required time after clock: 16.823ns
   Maximum combinational path delay: 17.270ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.759ns (frequency: 210.137MHz)
  Total number of paths / destination ports: 138 / 7
-------------------------------------------------------------------------
Delay:               4.759ns (Levels of Logic = 3)
  Source:            prstate_1_1 (FF)
  Destination:       prstate_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: prstate_1_1 to prstate_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.626   1.076  prstate_1_1 (prstate_1_1)
     LUT2:I1->O            1   0.479   0.704  nxtstate_mux0000<0>35 (nxtstate_mux0000<0>35)
     LUT4:I3->O            1   0.479   0.740  nxtstate_mux0000<0>48 (nxtstate_mux0000<0>48)
     LUT4:I2->O            3   0.479   0.000  nxtstate_mux0000<0>54 (nxtstate<0>)
     FD:D                      0.176          prstate_0
    ----------------------------------------
    Total                      4.759ns (2.239ns logic, 2.520ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 500 / 44
-------------------------------------------------------------------------
Offset:              7.774ns (Levels of Logic = 4)
  Source:            hooshyari<2> (PAD)
  Destination:       m2/vout_3 (FF)
  Destination Clock: clock rising

  Data Path: hooshyari<2> to m2/vout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.715   1.616  hooshyari_2_IBUF (hooshyari_2_IBUF)
     LUT2:I1->O           11   0.479   0.995  vfelinew_mux0000<5>42 (N28)
     LUT4:I3->O           17   0.479   1.438  changewire<1>1 (changewire_1_OBUF)
     LUT3:I0->O            1   0.479   0.681  m2/Mmux_vout_mux0000764 (m2/Mmux_vout_mux0000764)
     FDS:S                     0.892          m2/vout_3
    ----------------------------------------
    Total                      7.774ns (3.044ns logic, 4.730ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 1502 / 34
-------------------------------------------------------------------------
Offset:              16.823ns (Levels of Logic = 14)
  Source:            m1/lt (FF)
  Destination:       vfelinew<7> (PAD)
  Source Clock:      clock rising

  Data Path: m1/lt to vfelinew<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.626   1.499  m1/lt (m1/lt)
     LUT3:I0->O           13   0.479   1.290  vfelinew_mux0000<3>310 (nxtstate_and0001)
     LUT4:I0->O            1   0.479   0.704  vfelinew_mux0000<4>5 (vfelinew_mux0000<4>5)
     LUT4:I3->O            1   0.479   0.851  vfelinew_mux0000<4>32 (vfelinew_mux0000<4>32)
     LUT4:I1->O            2   0.479   0.915  vfelinew_mux0000<4>138 (vfelinew_mux0000<4>)
     LUT3:I1->O            1   0.479   0.000  Maddsub_vfelinew_share0000_lut<1> (Maddsub_vfelinew_share0000_lut<1>)
     MUXCY:S->O            1   0.435   0.000  Maddsub_vfelinew_share0000_cy<1> (Maddsub_vfelinew_share0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_vfelinew_share0000_cy<2> (Maddsub_vfelinew_share0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_vfelinew_share0000_cy<3> (Maddsub_vfelinew_share0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_vfelinew_share0000_cy<4> (Maddsub_vfelinew_share0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_vfelinew_share0000_cy<5> (Maddsub_vfelinew_share0000_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  Maddsub_vfelinew_share0000_cy<6> (Maddsub_vfelinew_share0000_cy<6>)
     XORCY:CI->O           1   0.786   0.976  Maddsub_vfelinew_share0000_xor<7> (vfelinew_share0000<7>)
     LUT3:I0->O            1   0.479   0.681  vfelinew_mux0002<7> (vfelinew_7_OBUF)
     OBUF:I->O                 4.909          vfelinew_7_OBUF (vfelinew<7>)
    ----------------------------------------
    Total                     16.823ns (9.908ns logic, 6.916ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 679 / 14
-------------------------------------------------------------------------
Delay:               17.270ns (Levels of Logic = 16)
  Source:            hooshyari<2> (PAD)
  Destination:       vfelinew<7> (PAD)

  Data Path: hooshyari<2> to vfelinew<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.715   1.616  hooshyari_2_IBUF (hooshyari_2_IBUF)
     LUT2:I1->O           11   0.479   1.267  vfelinew_mux0000<5>42 (N28)
     LUT4:I0->O            1   0.479   0.851  vfelinew_mux0000<7>27_SW0 (N89)
     LUT4:I1->O            1   0.479   0.976  vfelinew_mux0000<7>27 (vfelinew_mux0000<7>27)
     LUT4:I0->O            1   0.479   0.851  vfelinew_mux0000<7>113 (vfelinew_mux0000<7>)
     LUT3:I1->O            1   0.479   0.000  Maddsub_vfelinew_share0000_lut<0> (Maddsub_vfelinew_share0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Maddsub_vfelinew_share0000_cy<0> (Maddsub_vfelinew_share0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_vfelinew_share0000_cy<1> (Maddsub_vfelinew_share0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_vfelinew_share0000_cy<2> (Maddsub_vfelinew_share0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_vfelinew_share0000_cy<3> (Maddsub_vfelinew_share0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_vfelinew_share0000_cy<4> (Maddsub_vfelinew_share0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_vfelinew_share0000_cy<5> (Maddsub_vfelinew_share0000_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  Maddsub_vfelinew_share0000_cy<6> (Maddsub_vfelinew_share0000_cy<6>)
     XORCY:CI->O           1   0.786   0.976  Maddsub_vfelinew_share0000_xor<7> (vfelinew_share0000<7>)
     LUT3:I0->O            1   0.479   0.681  vfelinew_mux0002<7> (vfelinew_7_OBUF)
     OBUF:I->O                 4.909          vfelinew_7_OBUF (vfelinew<7>)
    ----------------------------------------
    Total                     17.270ns (10.052ns logic, 7.217ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.89 secs
 
--> 

Total memory usage is 4521464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    5 (   0 filtered)

