![header](https://capsule-render.vercel.app/api?type=waving&color=gradient&customColorlList=10&height=200&text=KyeongHyun's%20Github&fontSize=50&animation=twinkling&fontAlign=68&fontAlignY=36)

# ğŸŒ Hi, I'm Kyeonghyun Seok

Hello! I'm Kyeonghyun Seok, passionate about **Computer Architecture** and **AMBA Protocols**.  
I love designing, simulating, and optimizing hardware systems while exploring creative SW solutions.

---

## ğŸª´ Hardware Projects

### â° [Smart Watch](https://github.com/seokkyeong0/Smart_Watch)
Design and simulation of a **Smart Watch** system.  
ğŸ”¹ Features: Real-time clock, modular hardware design, simulation-ready.

### ğŸ–¨ï¸ [RISC-V RV32I Single-Cycle CPU Core](https://github.com/seokkyeong0/RISC-V_Single_Cycle_CPU)
Design and simulation of a **RISC-V RV32I Single-Cycle CPU Core**.  

### ğŸ’» [RISC-V RV32I Multi-Cycle CPU Core](https://github.com/seokkyeong0/RISC-V_Multi_Cycle_CPU)
Design and simulation of **RISC-V RV32I Multi-Cycle CPU Core** with **AMBA APB Protocol**.  

### ğŸ–¥ï¸ RISC-V RV32I 5-Stage Pipeline CPU Core
Design and simulation of a **5-stage pipeline CPU Core**.  

### ğŸ“¬ [I2C Pseudo EEPROM Simulator](https://github.com/seokkyeong0/I2C_EEPROM)
Design and simulation of an **I2C Pseudo EEPROM** with **AMBA AXI-Lite Protocol**.  

---

## ğŸŒ¿ Software Projects



---

## ğŸŒ¾ Other Projects & Resources

### ğŸ—ƒï¸ [Verilog Modules](https://github.com/seokkyeong0/Verilog_Modules)
Collection of **useful Verilog modules** for quick prototyping.

### ğŸ—ƒï¸ [Algorithm Practice](https://github.com/seokkyeong0/Algorithm_Practice)
C++/Python algorithm practice repository for problem solving and coding exercises.

---

## ğŸ“« Connect with Me
- GitHub: [@seokkyeong0](https://github.com/seokkyeong0)
- Email: seokkyeong@example.com

## ğŸŒ² Tech Stacks
<div style="display:flex; gap:8px;">
  <img height="30em" src="https://img.shields.io/badge/C-A8B9CC?style=flat&logo=c&logoColor=white"/>
  <img height="30em" src="https://img.shields.io/badge/C++-00599C?style=flat&logo=cplusplus&logoColor=white"/>
  <img height="30em" src="https://img.shields.io/badge/Python-3776AB?style=flat&logo=python&logoColor=white"/>
  <img height="30em" src="https://img.shields.io/badge/Verilog-F37626?style=flat&logoColor=white"/>
  <img height="30em" src="https://img.shields.io/badge/SystemVerilog-EE4C2C?style=flat&logoColor=white"/>
</div>

## ğŸ€ Github Stats
<p align="left">
<img height="165em" src="https://github-readme-stats-lac-six-51.vercel.app/api?username=seokkyeong0&show_icons=true"/>
<img height="165em" src="https://github-readme-stats-lac-six-51.vercel.app/api/top-langs/?username=seokkyeong0&layout=compact&hide=jupyter%20notebook"/>
</p>

## ğŸŒ» Extra-Curricular Activity
[![Solved.ac
í”„ë¡œí•„](http://mazassumnida.wtf/api/v2/generate_badge?boj=seokkyeong0)](https://solved.ac/seokkyeong0)
![mazandi profile](http://mazandi.herokuapp.com/api?handle=seokkyeong0&theme=warm)
