-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Mon Jul 27 13:51:07 2020
-- Host        : DESKTOP-A0D9PK7 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Picture_R_Rom_sim_netlist.vhdl
-- Design      : Picture_R_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5E5D5D5D5C5B5B5C5D5E5D5C5B5C5D5E5E5D5C5B5B5A5A5B5D5C5B5D5E5C5B5B",
      INIT_01 => X"636261605F5F616264605F61605E5F6260605F5E5D5D5E605E5F5F5F5F5E5E5E",
      INIT_02 => X"605D6163635F5C5A605F5E5F61616260646161635F6162626463656460626562",
      INIT_03 => X"6869686667686765666967666668686567656362636363636165635D5C5D5D5E",
      INIT_04 => X"0B0A0D0C0E120F10110D0811160E140E13100F101201012D696A6B6A67646567",
      INIT_05 => X"6B69696A6A6A6B6C6B6B6B6A6A6A6A6B6B6A696A6A6A6A6A686E5B3013151912",
      INIT_06 => X"6A6B68696F6B666C6A6B6C6A6A6C6C6A6A6B6C6C6B6B6B6B6C6C6B6A6A6B6B69",
      INIT_07 => X"6E6B6B6D6C6A6D716A6B6C6D6D6D6B6B6A6C6C6C6B6B696A6C6C6C6D6D6D6B6A",
      INIT_08 => X"6E6D6C6C6B6B6C6C6B6B6D6E6E6E6E6E6E6C6B6A6D6F6D6C6B6B6C6D6C6B6C6E",
      INIT_09 => X"6D6F6E6E6E6E6F706D6E6F6E6E6E6D6D6D6F706E6E7071706F6F6C6A6A6A6B6E",
      INIT_0A => X"6C6D6C6B6B6B6C6E6D6E6C6B696D6C6B6D6D6C6B6E71706B6E6E716F6C6F716E",
      INIT_0B => X"6D6D6E6D6C6E6F6D6B6B6C6C6D6D6D6E6F6D6C6E6F6D6C6D6A6C6E6F6E6C6D6F",
      INIT_0C => X"6C6C6B6B6B6B6A6A6C6C6A6A6C6E6D6C6B6D6C6A6A6C6D6C6C6C6C6C6C6C6D6C",
      INIT_0D => X"6B67666B6C6B6A6A686B6B6968696A686B6B6B6B6B6D6C6A6D6E6C6A6C6B6A6C",
      INIT_0E => X"6767676664656666666869686767696B666A6A68696A6A6B67696968696B6A69",
      INIT_0F => X"64656564646666646766646566666866646668676767676A6866696B67686A65",
      INIT_10 => X"6563656161656161646363646462616460616467676665646665646362626566",
      INIT_11 => X"60605D5B5C5B5C5D5C5B5D5D5D5E5C5A5A5C5D5C5A5B5B5A5B5B5B5B59605F63",
      INIT_12 => X"616263615E60635B5D5F5E645E6162626060605F5E5E5D5C5D5F5F5F5E5E5C5D",
      INIT_13 => X"535C60625D51595B655B6061625F5F62625C60625F6362646664616162605F60",
      INIT_14 => X"6668676669656766656566666568666664605F61635F6664575258574F55525A",
      INIT_15 => X"0E1011101111070B0E10110F11100F0F0F0E0B0703416567686B666A68666867",
      INIT_16 => X"6A6B6B6B6B6E6B6B6A696A6B6A6575626A6F61696F4D2D0E0910100B090E0D0D",
      INIT_17 => X"6B6B6B6A686F6B69696A69696A6C6D6C6A696A6B6A6A6D6E6C6A696B6C6B6A6A",
      INIT_18 => X"6D6D6B6B6C696B6C6B6D6E6D6C6D696D706A6C6F6B6C6C6B6B6B6B6B6B6A6C6C",
      INIT_19 => X"6D6D6E6E6F6E6D6C6D6D6E6D6D6F6F6E6C6B6B6C6D6E6F6E6E6E6D6D6C6D6C6C",
      INIT_1A => X"6D6D6E6F6E6C6E6F6F6E6F6F6F6D6E706F706F706F6E6F6E6D6E6D6D6E6F6E6E",
      INIT_1B => X"6E6D6C6B6C6D6F6E6D6B6E6D6D70706F6C6D6F6F6D6B6E6E6E6F6E6C6C6E6E6D",
      INIT_1C => X"6C6C6D6F6E6C6D6D6E6D6E6D6D6E6C6D6E6D6E6E6C696D6F6E6C6B6E6F6C6D6E",
      INIT_1D => X"6A6A6B6B6B6D6C6B6A6A6B6D6D6D6C6B6B6C6D6C6B6D6C6A6B6D6E6D6B6B6B6B",
      INIT_1E => X"696968696C6A6C6B6A6A696A6A69696A6A6A6A6B6A6A6C6C696B6B6A696A6A69",
      INIT_1F => X"68676869686969686867676868696968686A6A6867686A6A69696A6968676767",
      INIT_20 => X"67676566676768676565666969646668696A6966666866646567676769696667",
      INIT_21 => X"6263636462636363646565636265656665636363646665636363646566686766",
      INIT_22 => X"5C5F5A5C5D5C5C5D5D5D5F5C5B5A5B5C5C5B5C5B5A5B5B5B5A59646462626362",
      INIT_23 => X"61616162595E615E625D5D606261606061625E5D5D5E60605F5E605C5B5D5D5C",
      INIT_24 => X"324F5146584E5F595E555E5F625B645D5C585F62625F5E606162626263636261",
      INIT_25 => X"6568676765636363646461606363605E6061565A5D585354534B575248534C41",
      INIT_26 => X"110E11070B0E0F120F0F0E100F10110D0804125B656369666067656867666867",
      INIT_27 => X"6C6A6C6A6A6A68696A696D676D6F636B601E1A0E06090E0E0F120E1112141412",
      INIT_28 => X"6B6A6E6C6A6A6B6C6C6D6B6D6D6A696A6A69686A6B6A6868696A6C6B6C6C6D6D",
      INIT_29 => X"6C6B6B6D6C6B6C6E6E6D6F6B6D6E6B6C6D6A6C6C6C6C6B6B6B6B6B6B6C6C6B6B",
      INIT_2A => X"6E6F6E6D6C6D6D6E6D6E6C6D6D6D6D6D6E6E6C6D6D6D6D6E6E6D6D6D6D6C6C6C",
      INIT_2B => X"6E6D6F7070706F6E6E6E6D6D6E6D6D6C6D6E6E6E6D6D6D6D6D6D6F6E6E6D6D6E",
      INIT_2C => X"6C6C6E6D6C6D6C6B6D6F6E6E6D6B6C6D6D6C6C6E6D6E706F6B6C6D6D6E6E6F6F",
      INIT_2D => X"6D6E6E6E6E6E6D6D6C6C6E6B6D6F6D6D6F6D6A6D6F6E6D6D6E6E6B6B6C6D6C6C",
      INIT_2E => X"6A6A6C6B6B6A6A6C6D6E6C6B6B6B6C6D6C6C6C6D6B6B6D6D6C6C6E6D6C6C6D6D",
      INIT_2F => X"696A6A6B6B6A6A69686A6B6B6B6B6A6A6A696A6C6C6A6B6C6C6A6C6C6C6C6B6B",
      INIT_30 => X"67666768686969686867696867696B6B696866686969696B6B69696967686A6A",
      INIT_31 => X"64666566666768666769676868696968666569666566676767686C6766686666",
      INIT_32 => X"6362656463636465646364656664636463646464646564646365676665666663",
      INIT_33 => X"5D5D5C5B5D5D5D5E5D5D5D5C5B5C5C5D5C5B5B5B5B5B5A656563636362626362",
      INIT_34 => X"605B5F63605F5D5C606261605F61635E5D5E5F6161605E615E5C5D5D5C5C5F5B",
      INIT_35 => X"33404D45664B62545C5E63535E62665D61635F5E62636262626363605F616463",
      INIT_36 => X"666463616060605B5A6066655F5953554041535146464D3C414841382C2A3840",
      INIT_37 => X"080C100F110E0E0F0E111111100A060037686760696964656766656767676867",
      INIT_38 => X"696B6C6A6A6A686C686C636D3D0F1712111212100C0C0D121517181611100F10",
      INIT_39 => X"6B6B6B6B6B6B6E696B6C6B6A6A6A696B6B6C6B6B6B6B6C6A696A6B6C6B69676A",
      INIT_3A => X"6E6D6C6D6E6D6E6E6A6C6D6B6C6E6A6B6C6C6C6B6B6B6B6C6D6C6B6B6B6C6C6C",
      INIT_3B => X"6D6C6E6E6E6D6E6A6B6E6F6F6E6E6E6B6D6E6E6E6F6F6F6C6E6E6D6B6B6B6B6C",
      INIT_3C => X"6F6F6F6E6D6E6E6E6E6E6C6C6C6D6E6F6D6C6C6C6D6C6C6F6E6E6D6D6E6E6F6D",
      INIT_3D => X"6E6D6C6C6C6E6F6D6D6C6C6D6E6E6C6E6E6D6E706F6D6D6A6C6E6F706F6E6D70",
      INIT_3E => X"6E6D6D6C6D6D6D6E6D6E6E6D6E706E6B6D6E6E6E6E6E6C6C6B6B6B6B6C6C6C6F",
      INIT_3F => X"6C6B6B6C6D6C6D6B6B6B6B6C6D6E6E6C6D6C6B6D6D6C6D6D6D6D6D6D6E6D6E6E",
      INIT_40 => X"6B6A696A69676A6B6B6B6B6B6B6B6B6A6B6C6B6B6C6D6B6B6C6C6D6D6C6B6A6C",
      INIT_41 => X"676869696868686969696A6A6A696868686868696B6B686A6967676A6A6A6D69",
      INIT_42 => X"66686768686766696969686767676769686767686766666A6666676666676666",
      INIT_43 => X"6463636364656664656665646464656465656564646364676665656564656663",
      INIT_44 => X"5C5D5E5D5D5E5E5D5C5B5B5D5D5D5C5B5B5B5C5B656563636262626364626165",
      INIT_45 => X"64625F5F5F616362605F5F5F5D5D5E5F6161605E5E5D5E60615F5C5B5C5E5E5D",
      INIT_46 => X"302F54455E625D4A5D585D63606163626162616062606061605E6064625E595D",
      INIT_47 => X"63605E5F6059585D61605C5641322C2D2F37382926393C233632221A27342F20",
      INIT_48 => X"0E110C0E0E0F101113100D0A050E606263686C65676667676666676964646465",
      INIT_49 => X"6B6B6B67656E676C290A0B0C0A0C0C0B0F14161717161413110F0F1010070C10",
      INIT_4A => X"6B696A6D696A6B6B6B6B6B6C6D6C6B6C6D6E6D6C6B69696A6B6A68676A696B6C",
      INIT_4B => X"6D6C6C6E6C696A6B6B6D706D6C6C6C6C6C6C6C6C6C6D6C6B6B6D6E6D6A6A6A6B",
      INIT_4C => X"6E6E6E6E6C6D6F6E6D6D6D6D6C6C6D6E6E6E6F6F6E6F6F6E6C6B6A6A6D6E6D6B",
      INIT_4D => X"6C6C6E6F6F70706E6E6D6E6E6F6D6C6C6C6D6D6D6E6E6E6D6D6E6E6E6D6D6D6D",
      INIT_4E => X"6C6C6E6E6F6E6E6E6F706F6E6D6E6C6D6F6D6D6F6B6B6D6E6F6F6D6C6C6C6C6D",
      INIT_4F => X"6D6E6F6F6E6D6D6D6C6E706F6C6D6E6E6E6E6D6B6E6C6B6B6C6D6C6C6F6E6D6B",
      INIT_50 => X"6C6B6B6B6C6C6C6B6C6D6E6E6B6D6C6C6D6D6C6E6C6C6C6C6D6E6F6F6C6C6C6C",
      INIT_51 => X"6A6A686A68696A6A6B6C6D6E68696A6A6A6B6B6A696A6B6C6C6C6B6B6D6E6C6C",
      INIT_52 => X"68686969686A6A6969696A696B6A6867696B6A676C6A66676B6B6A6C6A6B6B69",
      INIT_53 => X"686666686A696765656667686967676767666566676565676667696968686768",
      INIT_54 => X"6463656762646465646465656564646466666564676665666665666665666767",
      INIT_55 => X"5D5D5E5D5C5B5B5C5D5D5D5C5B5A5B5B5B646362616262626263636264636364",
      INIT_56 => X"6261626261605F5E5C5D5D5E5F60605E5D5E5D5D5F605E5C5C5C5D5E5D5C5D5D",
      INIT_57 => X"404C585B5F4651575F625E5D6163605E5F64605F60605F6063625D575B63625E",
      INIT_58 => X"645A56585E5F5C5A58513E2B1A14222A1F17121F2F1E261D19121C2A2B171A22",
      INIT_59 => X"0E101010101010100F09023A646B63616A666767676666676866646466646161",
      INIT_5A => X"69666D6F320A080B0A0E0E0C0B101618161614100E0E100F0F0F070B100F110D",
      INIT_5B => X"6B6A6B6C6C6C6B6B6C6A6A6A6A6B6B6B6B6F6D6B6A6B6C6D6C6A696B6D6C6C6C",
      INIT_5C => X"6E6C6B6A6A6C6D6D6D6C6C6C6C6C6C6C6C6C6D6C6B6B6C6D6D6B6C6C6C6B6A6A",
      INIT_5D => X"6E6D6D6C6C6C6C6E6E6E6E6E6D6D6D6D6D6D6D6E6D6C6B6A6A6E6E6B6A6C6C6C",
      INIT_5E => X"6E70707171706E6E6E6E6E6F6E6B6B6E706F6E6F6E6E6E6E6E6D6D6D6D6E6D6E",
      INIT_5F => X"6F6E6D6D6E6F6E6F6F6B6D6D6D6D6B6C716D6C6B6B6C6D6D6D6D6C6C6C6C6C6E",
      INIT_60 => X"6F6E6B6D6F6D6E706F6C6E6D6D6D6E6D6B6F6E6C6C6D6D6C6C6E6D6D6C6C6C6D",
      INIT_61 => X"6B6D6C6C6B6B6B6C6C6B6D6D6D6D6C6C6E6C6C6B6B6C6D6E6F6C6C6C6C6D6E6F",
      INIT_62 => X"6B68696A6A6B6B6C6D68696A6A6A6B6B6A696A6B6C6C6C6B6B6B6C6B6C6B6C6D",
      INIT_63 => X"68676A6A6868696A6A6B6A6867696B6A686D6B67686B6B6A6C6B6C6B6A6B6B6A",
      INIT_64 => X"6767676665666666686867686767676664676566686767696A6B6A6867676768",
      INIT_65 => X"6562646465656566656966656465656665656565656565666666676765656667",
      INIT_66 => X"5D5C5B5C5C5C5E5D5D5D5B5A5A5B626161626262626263626263636465656464",
      INIT_67 => X"606061615F5B5E5E5F5F5F5F5E5E605E5D5C5D5D5E5F5C5E5E5D5C5D5D5D5D5D",
      INIT_68 => X"5F50483B4E62625E5D6062605F636563626261616160615D5A5860635C636060",
      INIT_69 => X"59544C45484C44332B291D0C080C110B0E161A1D14190C0508141C1B0F0F2144",
      INIT_6A => X"100E0F1010120A04146E6B64646668676866656668676C66636564616266635D",
      INIT_6B => X"4E060B0A07140E10151617191917110F0E0E10100E0D0E070D100E100D101110",
      INIT_6C => X"6C6D6C6B6B6C6C6B6A6B6B6C6C6B6E6D6B6A6A6B6D6D6B6A6B6D6C6C6D6B7167",
      INIT_6D => X"6C6D6C6C6C6B6C6C6C6C6C6C6C6C6B6C6C6B6B6D6D6D6F6D6D6E6D6B6B6C6B6B",
      INIT_6E => X"6C6C6C6C6E706F6F6E6D6C6C6C6C6D6D6D6D6D6D6C6A6E6E6C6B6C6B6B6D6D6C",
      INIT_6F => X"70706F6E6D6D6E6F706F6C6C6E6F6E6E6E6E6E6E6E6E6D6E6E6E6D6C6D6D6C6C",
      INIT_70 => X"6C6D6E6D6D6E6B6C6D6D6D6A6B716E6C6B6B6B6C6D6E706E6E6E6E6E6E6D6E6F",
      INIT_71 => X"6E6F6D6E6F6D6C6D6D6D6D6E6E6C6F6D6D6D6D6D6C6C6C6D6E6D6C6D6D6D6D6C",
      INIT_72 => X"6D6C6B6B6B6C6C6D6C6C6E6E6C6D6C6C6C6C6C6C6C6C6E6E6D6D6D6D6D6D6D6C",
      INIT_73 => X"6A6A6B6A6A6A6A6B6C6B6B6C6C6B6C6D6D6E6D6C6B6B69696A6B6B6D6D6D6D6D",
      INIT_74 => X"6A6868696A6A68686767696B6B6A6C6B68686B6B6A6C6B6C6A6B6C6C6A6B6B6B",
      INIT_75 => X"656566676768666968656769666569676869676668696C6B6967676768686669",
      INIT_76 => X"6364656566666967656464646666636463626265666668686766666667696565",
      INIT_77 => X"5B5B5B5C5D5D5C5B5A5A5A616060636262626364626362626366666464646364",
      INIT_78 => X"5F5E5C5F5F605F5F5E5E5E605E5D5C5C5D5E5E5C5E5E5D5C5D5D5D5C5C5B5B5B",
      INIT_79 => X"504D3F53595D5C5B5F61606063646261626261605E5C57606359615E5F61605F",
      INIT_7A => X"342C27232B291F18110904030111060B10211D2E0B0A0211160512091D3D5548",
      INIT_7B => X"1011110E02085465636A6569666767646568676B636064635E5B5E5F57514C42",
      INIT_7C => X"0A13140F1216161412100F0D0E0F1011110F0E0F070C100F1010111010101010",
      INIT_7D => X"6A6B6D6C6D6D6D6C6C6D6E696A6A6968686A6A6D6A6A6B6B6C6D6B676B090901",
      INIT_7E => X"6B6B6C6C6C6C6C6C6C6C6C6B6B6C6C6C6C6C6B6F6C6C6D6D6C6C6D6C6B6B6C6B",
      INIT_7F => X"6D6E706F6E6D6D6C6C6C6C6D6C6C6D6D6F6E6B6E6D6C6B6C6B6B6E6C6D6D6D6A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6D6D6E6F6E6D6E6D6D6E6E6E6E6E6E6E6E6E6E6D6E6E6F6C6C6C6D6E6C6D6C6D",
      INIT_01 => X"6C6D6E6D6C6B6C6F6D6B6F6E6C6C6C6C6D6E6F706F6F6F6F6F6E6D6E6F6F6F6E",
      INIT_02 => X"6E6E6C6B6D6D6C6C6D6E6D6E6C6C6D6C6D6D6D6C6D6E6E6C6D6C6D6F6D6C6C6D",
      INIT_03 => X"6B6B6C6C6D6C6B6E6E6C6D6D6D6C6C6C6C6C6D6D6E6E6E6D6D6C6B6E6D6E6F6E",
      INIT_04 => X"6B6A6A6A6B6C6C6B6C6C6A6D6D6D6D6C6C6B6B6A6A6A6B6B6C6B6D6C6C6C6B6B",
      INIT_05 => X"686A6967676869696B6B6A6C6B69696B6A696C6B6B696A6C6B6A6B6C6C6B6A6A",
      INIT_06 => X"68676767676867676968676A67686966666766696969696968686866696A6766",
      INIT_07 => X"6564666867636465666564636464636365666667686867676768686363666768",
      INIT_08 => X"5C5D5D5C5C5A5A5A616163636362636364646365626265666363646364656565",
      INIT_09 => X"6162605F5F5E5E5E5C5C5D5E5F5E5D5B5C5E5E5C5B5C5D5C5C5C5B5B5B5B5B5B",
      INIT_0A => X"3D4F5A57555B5C57586065615F6263625E5D5F585F64595E5D6062615F5E5D5B",
      INIT_0B => X"070C0A0D140E040706070003030906151C211007060C16150907192C40555F51",
      INIT_0C => X"1000091A67675E686966686864656967655E5E626259515256473D3D3A2F2013",
      INIT_0D => X"161513110F0E0E0E0D0F11100F1010120F070C100F1110130F10101111101010",
      INIT_0E => X"6A6B6C6B69696B6D686A6B6C6B696A6B6C69696A696C6D6C6F290601120B140E",
      INIT_0F => X"6B6C6B6B6C6B6C6D6B6B6C6C6C6B6B6A6E6C6A6A6D6C6C6C6C6B6B6B6A69696B",
      INIT_10 => X"6F6E6D6C6B6C6C6C6D6C6B6C6E6F6D6B6E6D6C6C6D6C6B6E696D6E6D6D6C6C6E",
      INIT_11 => X"706D6B6C6F706E6B6E6E6E6F6E6E6E6E6D6E6D6D6C6B6C6C6E6F6F706F6E6D6C",
      INIT_12 => X"6F6D6A6D716F6C6D6E6E6D6D6E6E6F6F6D6C6D6E6F706F6E70706F6E6E6E6E70",
      INIT_13 => X"6B6D6C6C6B6C6E6D696A6C6D6D6D6E6F6C6D6E6E6E6D6C6E726F6D6D6E6D6E6F",
      INIT_14 => X"6D6C6B6B6E706D6B6D6C6C6D6D6E6E6F6C6D6D6E6E6E6D6D6E6D6F6F6E6F6C6C",
      INIT_15 => X"696B6B6A6A6B6A696A6A6A6B6B6B6C6C6D6C6A6A6A6A6A6A6A6B6B6B6A6B6C6C",
      INIT_16 => X"66696A69696A6A6A6B6B6A6A6A69696C6A6B69686B6B6A6A6B6B6A6B6C6C6C6D",
      INIT_17 => X"67686868686A6A6967656769666566666868696A6A69686765696A6765686A69",
      INIT_18 => X"6766656566666463656666656567686666676869686767676365676969686665",
      INIT_19 => X"5B5B5C5B5B616265636363636464636367636163656463646564646564656666",
      INIT_1A => X"61605F605F5F5E5F6060605F5F615E5D5E5F5E5D5E5A5C5D5E5D5C5B5B5D5E5D",
      INIT_1B => X"575C605C635C545A5B5C615D615E615B575D60606065615F61615E5C5D606060",
      INIT_1C => X"0303030304050405050607060707101611040A1518150405181C3C5B65542D42",
      INIT_1D => X"044669646767686667696661636466625A595E5C565B52361B13110B07040403",
      INIT_1E => X"100F0F101110100F0F0F0F10100F040F0E110E121010100F1010111110120402",
      INIT_1F => X"6C6C6B6B6B6C6D6B6A6B6A6A6B6B6C6B6A6C6A646A5A07010C0F0F1414131211",
      INIT_20 => X"6B6C6C6C6C6C6C6C6B6B6B6B6A696A6B6A6B696A6A6E6D6A696B6D6D6A6B6C6C",
      INIT_21 => X"6D6D6B6A6A6A6C6A696D6D6C6F6B6B6C6C6C6D6D6E6A6D6C6B6C6C6C6B6B6C6C",
      INIT_22 => X"6E6D6C6C6E6F6F6E6F6F6F6E6D6E6F6D6D6C6B6D6E6B6D6D6D6C6D6D6D6E6C6C",
      INIT_23 => X"6F6E6D6D6D6E6E6D6E6E6E6E6D6D6E6E6E6E6D6C6D6E6F6E6D6D6D6E6F6D6F6F",
      INIT_24 => X"6E6D6D6E6E6C6C6C6C6C6C6C6D6E6E6D6C6D6D6C6C6D6D6D6D6E6D6D6C6B696B",
      INIT_25 => X"6B6C6C6A6B6D6C6B6C6E6E6D6C6E6F6F6F6E6D6D6C6F6E6E6E6E6D6C6C6F6F6F",
      INIT_26 => X"6C6C6C6B6B6D6D6C6A6A6B6D6D6B6B696A6C6B6C706E6D6C6D6C6C6D6E6D6D6D",
      INIT_27 => X"69696A6B6C6B6D6D6B69696A6C6B6B6B6C6C6C6D6F6A69696C6E6C6A696B6B6C",
      INIT_28 => X"6968656568686868696968686A6667686A6B6A6A696869696A696A6B6B696A6B",
      INIT_29 => X"66686765646464656666676868656666676767686866666666666668696A6766",
      INIT_2A => X"5C5B626261696363646160626264656464646566676564656766656565656464",
      INIT_2B => X"60605F5E5E5E5E5F5F5F5F5D5C5D5D5B5B5D5A5B5D5D5D5C5C5D5D5D5D5B5B5C",
      INIT_2C => X"695D65545C60585A5D615E5E5C5A5E615E6062606162615D5C5F5F5F5F5F5F5F",
      INIT_2D => X"03040405060505050706010310170B05101C25021005131D2E564F5427394750",
      INIT_2E => X"6B666969646569676468606260584C3D3028322C1C0D0A0B0703040504030303",
      INIT_2F => X"101110100F0F0F0F10100E04100F110F141011111011111211100F0D00093366",
      INIT_30 => X"6A6A6C6E6B6A6C6B6A6B6B6D6D6B6C6A656D3805071015151212121110101010",
      INIT_31 => X"6D6C6A6C6D6C6C6D6D6B6B6C6D6C6C6B6C6D6C6D6C6A6B6D6C696B6B6C6C6C6B",
      INIT_32 => X"6C6B6B6D6C6A6D6C6A6E6B6B6C6C6C6E6E6D6D6F6E6C6C6D6D6C6B6D6D6C6B6D",
      INIT_33 => X"6C6D6D6D6D6E6F706F6F6E6E6D6D6C6C6E706D6F6E6D6D6E6E6D6F6E6E6F6F6E",
      INIT_34 => X"6E6D6E6E6E6E6D6D6E6F6C6D6E6E6D6C6D6D6E6F6F6E6E6E6E6E6E706F6E6E6D",
      INIT_35 => X"6D6C6E6D6D6C6B6B6C6C6E6E6D6C6D6F6D6C6E6E6D6D6E6E6E6C6C6B6D6F6E6D",
      INIT_36 => X"6C6C6D6C6B6C6D6E6C6B6E6E6E6E6E6D6D6C6F6F6D6C6F6D6D6C6D6C6B6B6B6C",
      INIT_37 => X"6C6C6B6C6C6B6A6B6D6D6D6D6B6D6E6C6B706B6B6B6C6C6C6D6D6E6E6D6C6C6C",
      INIT_38 => X"696A6A6C6C6A696A6B6A6B696A6C6B6A6B6D6B6A6A6C6C6B6A6C6C6C6C6C6D6C",
      INIT_39 => X"6669676868696968686A65666768696969696B6A6A6A68696969696969696868",
      INIT_3A => X"6565656465666666676767676767676766666767676665656667676667696866",
      INIT_3B => X"6362676262636161646365676665646566666564656868676667656364666766",
      INIT_3C => X"5D5D5E5E5E5E5D5F5D5C5C5D5B5B5B5B5C5D5D5D5D5D5E5C5D5D5C5C5C5C5B64",
      INIT_3D => X"595E6362625A565E5B5A5D61605E615F606263615D5D5F5F5F5E5E5F5F60615D",
      INIT_3E => X"0503050405040505020C170F010714191A090E0D101639675F4319212D4C6067",
      INIT_3F => X"676565666565676660594F3C2317160B0A050305050304040402020303030303",
      INIT_40 => X"10100F0F1010110E050E0F100F111012121112121212110F10030A1767676669",
      INIT_41 => X"6D6B6B6D6C6A6B6A6D6F6D6B6C6B6C16040E0F18151010101010101010101010",
      INIT_42 => X"6C6D6D6E6F6D6B6D6D6D6C6D6C6D6D6A6A6B6C6D6C6B6B6B6B6B6C6C6B6B6B6B",
      INIT_43 => X"6E6D6C6D6C6B6D6C6C6C6C6D6D6D6D6D6F6E6C6A6C6D6C6D6E6E6D6C6D6D6C69",
      INIT_44 => X"6D6D6D6E6F6F706E6E6D6D6C6D6E6F6E6F6E6E6E6F6F6E6F6E6E6E6F6E6C6B6D",
      INIT_45 => X"6E6F6E6C6B6D706C6D6D6E6C6C6C6C6E6D6E6E6E6E6E6E6F706E6D6F6F6D6D6D",
      INIT_46 => X"6D6D6C6C6C6C6C6D6E6F6E6F6F6E6D6F6E6D6D6D6E6E6D6E6C6D6E6D6D6F6E6D",
      INIT_47 => X"6C6B6B6C6D6C6B6E6E6D6D6D6D6D6D6F6E6C6C6F6E6D6A6F6B6A6A6C6E6D6C6D",
      INIT_48 => X"6C6C6B6B6C6D6C6F6E6C6C6E6C6B6E6A6B6B6C6C6D6D6C6E6D6C6C6C6C6C6D6C",
      INIT_49 => X"6A6A69696B6B6A6A6A696B6C6A696B6D6C6C6B6A696B6F6D6D6C6C6C6C6C6C6A",
      INIT_4A => X"6767696968686966666667686869696B6B6B6968696A6A6A696A696868686969",
      INIT_4B => X"6666666666666566676767676666666667676766666768676667686766676A67",
      INIT_4C => X"6362636363646367666565656565656565656768666668666565656666656566",
      INIT_4D => X"605F5D5B615E5D5E5F5C5C5C5E5E5E5D5C5B5C5D5B5C5C5B5B5C5B5A63636465",
      INIT_4E => X"62655D5F5F5A575D605D5E6261616161605E5E5E605F5E5E5E5F60605C5C5E60",
      INIT_4F => X"030404040502090C0A0A0903051C150A0B06140E33595343191B2E3959635F58",
      INIT_50 => X"6664615F5C4E3D2F1F0D06070404030406040103040303040303030303030302",
      INIT_51 => X"101010110F06100F120F13111212121212121212140A0E080A5A636967676767",
      INIT_52 => X"6D6B6A6B686B6C6D6A6C6D630603120D15100D130F0F10111010101011101010",
      INIT_53 => X"6E6F6E6B6C6C6C6C6C6B6B6B6A696A6D6D6B6B6D6A6B6B6B6C6D6C6C6B6D6B6B",
      INIT_54 => X"6D6D6D6D6C6C6C6D6D6D6D6E6D6D6E6C6A6B6C6B6E6D6F6E6D6D6C6C6B6D6C6C",
      INIT_55 => X"6D6D6D6C6F6E6D6D6D6D6E6E6F6E6D6E6F6F6E6D6E6C6C6E6E6D6A6A6D6D6E6D",
      INIT_56 => X"6B6B6D706D6F6E6E6E6D6D6D6E6D6D6E6E6E6D6C6F6F6D6D6F6F6D6D6F6E6D6D",
      INIT_57 => X"6D6D6D6D6B6D6E6E6E6E6D6D6F6E6D6D6E6E6E6E6E6B6C6E6D6E706F6E6E6E6D",
      INIT_58 => X"6C6D6C6B6E6E6D6C6D6D6D6E706F6D6D6E6F6D6B706D6C6C6D6E6E6F6D6D6D6C",
      INIT_59 => X"6C6D6D6C6D6E6B6B6D6B696D6D6D6D6D6D6E706E6C6B6C6C6C6C6C6C6D6C6C6C",
      INIT_5A => X"6A6B6B6A696A6A6B6C6A696A6D6C6B6A696A6B6E6D6E6D6B6B6B6B6C6A6C6D6C",
      INIT_5B => X"696868696868686868696B6B69696A6A696B6B6B6C6C6B6A6A6A696A68696969",
      INIT_5C => X"666666656566676767676869656666676768696A666566686867686A69676869",
      INIT_5D => X"6463646467656364656564646564646667646365676766666566666665666666",
      INIT_5E => X"5D605E5F5F5F5C5D5D5E5E5E5C5A5A5B5D5A5B5C5B5B5C5B5963646665636365",
      INIT_5F => X"666159575B5D5C5D6163615F5D5E5F5F5D62605F5E5E5F5F5F5F5E5E5F5F605F",
      INIT_60 => X"0301020402060F0F07020A23140A14181805174859491A152232505E5F635F60",
      INIT_61 => X"5D48382418120B06030704050807040406040505040403030402020403030303",
      INIT_62 => X"110E051110131014111212121211101010160D120B0E43666768676766666460",
      INIT_63 => X"6A696C696D6B6C6A53040211100F0C12120F0F10111110101011110F10101011",
      INIT_64 => X"6C6D6C6B6B6B6A696A6C6A6A6D6C6A6B6F6B6B6B6B6C6C6C6C6B6C6B6B6C6B69",
      INIT_65 => X"6D6D6C6D6E6D6D6E6E6C6D6F6E6C6C6B6A6E6D6E6E6D6C6C6C6F6E6C6B6D6F6E",
      INIT_66 => X"6C706F6E6E6E6D6D6D6F6D6C6D6E6E6E6C6E6D6D6D6D6D6C6A6D6D6E6E6E6E6F",
      INIT_67 => X"6E6E6F6F6F6F6E6E6E6C6D6E6E6E6E6E6D6E6E6C6C70706D6C6F6E6D6C6C6C6D",
      INIT_68 => X"6F6A6C6E6D6D6E6D6C6F6E6D6C6D6E6E6E706C6C6D6D6D6E6D6F6E6D6C6C6D6D",
      INIT_69 => X"6C6E6E6D6D6D6D6E6F6F6E6D6D6D6F6D6C6F6E6F6F6E6D6F726C6C6C6C6D6D6E",
      INIT_6A => X"6D6C6C6B6B6D6C6B6D706F6D6C6C6D6E6E6B6C6D6E6E6D6C6B6D6D6D6D6D6D6D",
      INIT_6B => X"6A6A6A6B6D6C69696A6C6B6A6A6A6B6B6A6C6D6C6B6A6A6B6C686B6E6D6D6E6E",
      INIT_6C => X"676969686868696A6A69696A6B6A6B6B6B6A6A6A696A6B6A6B686969686A6B6B",
      INIT_6D => X"6766676766666768696667676868686969686767676768696B6B696869696766",
      INIT_6E => X"6465646363646564656665656666646364686868676767676765656566666767",
      INIT_6F => X"5D5D5E5D5C5C5B5C5C5C5B5B5C5D5A5B5C5B5B5C5B5963656668656465656363",
      INIT_70 => X"5858595B5E5E63615D5A5C60605D62615F5E5F5F5E5E63605D5C5C5E60605E5D",
      INIT_71 => X"02030405080C05050F260C06091312161E47432E1A1B1624425F66625F5A615B",
      INIT_72 => X"1E0D0A0A06000403020505040506040405050504050403030203030303040204",
      INIT_73 => X"1112121013111112111211111111131514151F2969676A6766656464615C4535",
      INIT_74 => X"696E696B674205010F12100C13110F0F0F101111101011111010101011110D05",
      INIT_75 => X"6B6B6C6C6B6A6E6B6A6B6C6C6C6E6C6C6C6B6C6C6C6D6A6C6B6B6C6B6A6B6C6C",
      INIT_76 => X"6D6D6D6E6E6D6C6E706F6D6D6C6C6E6D6D6E6D6C6C6D706F6D6B6B6E6E6D6F6D",
      INIT_77 => X"6E6E6D6D6C6C6E6D6D6D6E6D6D6D6E6F6F6D6D6E6E6C6E6D6E6E6E6E6F6D6D6D",
      INIT_78 => X"70716F6F6F6F6F6F6F6E6F6F6F706E6E6D6D706F6D6C6E6E6D6C6D6D6F707170",
      INIT_79 => X"6E6D6C6D6D6B6F6E6D6D6D6E6D6C716D6C6C6C6C6B6B6E6E6D6D6D6E6E6D6F6F",
      INIT_7A => X"6E6E6E6E6F6F6F6E6E6E6E6E6D6D6D6D6E6F6C6A6C706C6C6C6C6C6D6E6F6B6D",
      INIT_7B => X"6C6C6D6D6D6E6F6E6C6A6B6B6D6E6C6D6F7070706E6E6E6E6E6E6E6D6D6D6E6E",
      INIT_7C => X"6B6D6C6A6A6B6C6B6A6A6B6C6B696B6C6C6B6A696A6C6A6C6E6D6C6E6E6E6D6D",
      INIT_7D => X"6767676869696A6B6B6B6A6A6A686A696968696A6A6A686A6A686A6B6B6A6B69",
      INIT_7E => X"6766656566676869696968686869686767676767696A6B6A6969696765666868",
      INIT_7F => X"6363646565656867676767656465666868676667676665666566666767686868",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5D5C5D5C5D5C5C5C5B5C5D5B5C5D5D5C5C5C5A64646567676463656462646464",
      INIT_01 => X"5C5F595F5F5D5A5C60615E6260606060615F5E62605E5C5D5E5F605D5B5B5D5F",
      INIT_02 => X"020206010204202B02110D1C18331F253D2D1117111E40515A665A605D5B5755",
      INIT_03 => X"0806040402020403020504040405050504040303030303030304030706050503",
      INIT_04 => X"101312121312121010111211161E1C292B5F676965646463635F554D3A21100B",
      INIT_05 => X"6C683C05051010120C150E10101011111110101111100E0F1111100D05121113",
      INIT_06 => X"6C6B6A6D6D6D6C6C6D6D6B6D6D6C6C6C6C6C6D6A6D6B6B6C6C6B6D6D6D6B6F68",
      INIT_07 => X"6E6E6E6D6E706E6D6E6E6E6E6C6D6F6E6C6C6E6E6F6E6D6C6E6E6D6E6E6C6C6C",
      INIT_08 => X"6D6D6C6D6D6D6E6E6C6D6E6D6F6F6D6C6D6D6D6F6D6F706D6D6F6C6C6D6D6D6E",
      INIT_09 => X"6F6E6F6F6E6D6D6F6F6F6F6E6F6E6E71716E6D6E6E6E6D6E6E6F706E6E6E6D6E",
      INIT_0A => X"6E6D6C6E6E6D6E6E6E6D6C6F6A6B6C6B6C6D6B6F6F6E6E6D6D6D6D6E6F70706F",
      INIT_0B => X"6E6F6E6E6E6F6E6E6C6D6E6D6C6D6F6D6B6B6E6D6C6C6C6C6C6C6C6C6D6E6C6C",
      INIT_0C => X"6D6C6F6D6D6C6C6D6C6C6D6D6D6F6E6E6F6F706F6E6E6E6D6D6D6E6D6C6D6E6D",
      INIT_0D => X"6B6C6D6D6C6A6A6A6B6B6A6A6C6D6C6B6A6B6C6B6C6D6C6C6D6D6D6B6D6C6B6D",
      INIT_0E => X"6869686A6A6A6B6A6969686B69696969696968696B6C6A6A6A6B6B6C6B6B6C6C",
      INIT_0F => X"65666868696969676666666A696866666768696A696869686767676868686767",
      INIT_10 => X"6565666766676868666666646668676667676666666666666767676969686765",
      INIT_11 => X"5F5F5F5E5C5B5B5B5B5D5E5D5D5C5C5B64636366666363656463666564656565",
      INIT_12 => X"5B5D5D5B5C606060615F5F5F6161605E5E5E5F60605F5D5B5C5C5C5E5F5E5D5E",
      INIT_13 => X"0406000E241D02050C101C371D1A3F210E16172A3A4D60605E5E5D55555C5E54",
      INIT_14 => X"0804050805050502040404050504030303030303030303030204030305060404",
      INIT_15 => X"1213121212111112120F2C1D29354E6C676464656361594D25170A0403020509",
      INIT_16 => X"060C0F0D120E140F111111121110101011111110101111110D05131213101512",
      INIT_17 => X"6B6D6D6B6D6F6D696D6E6D6B6C6C6C6E6D6E6C6B6D6C6C6D6A6B696F686D6C3D",
      INIT_18 => X"6D6D6D6B696C6E6F6D6C6C6E6F6C6C6D6B6D6E6D6D6E6E6E6D6D6A6B6C6B6A69",
      INIT_19 => X"6E6D6E6F6E6C6D6F6A6D6D6C6B6B6C6C706E70706D6D6F6A6D6D6D6E6E6D6F6E",
      INIT_1A => X"6E6D6B6C6C6D6E6E6E706F7072716F6F7170706E6D6C6E6F6E6D6C6C6E6E6D6B",
      INIT_1B => X"6E6E6D6F6E6E6C6B6B68696C6C6D6F6C6D6F706F6D6C6E6E6E6F6F6F6E6D6E6E",
      INIT_1C => X"6D6E6F6F6D6D6E6F6F6C6C6F6F6C6B6C6E6E6D6C6B6B6B6B6D6F6E6C6C6D6D6D",
      INIT_1D => X"6C6B6D6F6F6E6E6D6D6C6C6B6B6C6E6F6E6E6E6E6E6D6D6D6C6D6D6E6E6E6F6C",
      INIT_1E => X"6C6E6E6B686A6C6C6A6B6D6C6C6B6C6D6A6B6C6C6B6B6D6E6A6B6B696C6C6B6C",
      INIT_1F => X"67696A6B6B6A6A6A6E6C6A6A6A6A6969696C6D6B6A696A6C6C6C6C6C6B6B6C6F",
      INIT_20 => X"66666868696767676B6A696766676868696867696969696968696969696A6A6A",
      INIT_21 => X"646465676766666662656666656665656767666767666666676767656564676A",
      INIT_22 => X"5D605F5B5B5F5D5B5B5D5D5C5A64636265656161646364676567676664646566",
      INIT_23 => X"575A5D64616160605F5E5F5E5A5F5F5F5D5D5E5E5E5D5B5D5F5E5D5E5E5D5C5B",
      INIT_24 => X"020C1D19060D080C181A151D301809111F364B4B546258615D585855655A6059",
      INIT_25 => X"0305060505060606060504030203030303030303030203030303040404050301",
      INIT_26 => X"151412111310161C1C1D5335676062645E49311B0C0204040203030302030404",
      INIT_27 => X"110D111313111110121211101011111211111212120B0B121210131112101314",
      INIT_28 => X"6C6B6C6D6A6B6C6C6C6B6B6B6B6B6D6D6D6D6C6B6B6D6C6B6C686E67440A0A12",
      INIT_29 => X"6E6E6D6D6D6D6F6E6C6B6C6D6C6B6C6D6C6C6D6D6C6D6B6C6D6C6D6D6D6B6B6D",
      INIT_2A => X"6F70706E6D6C6C6D6E6E6D6C6C6D6D6D6C6D6D6E6E6C706D6C6E6C6B6C6B6A6B",
      INIT_2B => X"6F6E6E6E6E6C6E6F6C6B6F716D706D6C6C6F706F6D6C6D6E6D6D6E6E6E6F6E6D",
      INIT_2C => X"6D6C6E6F6E6B6A6B6B6E6E6D6B6D6E6F70706F6F6E6C6C6D6D6E6E6D6E6E6F6F",
      INIT_2D => X"6D6C6B6C6E6C6D6D6D6C6D6E706B6D6E6D6B6C6D6C6E6E6D6D6D6D6E6E6D6F6F",
      INIT_2E => X"6F6E6E6F6D6C6C6D6D6D6D6D6E6C6B6B6C6D6E6E6E6E6E6D6D6D6C6D6E716F6D",
      INIT_2F => X"6D6C6B6C6E6D6F6E6C6E6C6B6D6D6C6C6C6A6A6A686C6C6C6D6E6D6D6E6F6E6F",
      INIT_30 => X"6A6A6C696A6A696B6D6B6B6C6A6C6C6A68696968696A6B6C6C6B6B6A6A6C6C6C",
      INIT_31 => X"6A6A6767686968686768696A6B6969696B6A6867676869696969696A6B6B6A6B",
      INIT_32 => X"6565656667646768676566676863666869676465686868686767666666666768",
      INIT_33 => X"5B5C5E5D5B5B5C5C5B5B65646363656565666566666366676564646464656565",
      INIT_34 => X"62606060615F5D5E5F5A605F5F5E5E5F5E5E5D5D5E5F605E5D5E5D5C5B5D5F5E",
      INIT_35 => X"191206090A08070B0F1113100C0E213745424863565C5D4C57575C5F57585E5F",
      INIT_36 => X"0304040404050504030303030303030303030202030303030404040202020915",
      INIT_37 => X"1113110F110C1C4122343A342C23150A030001040504060A0F130A0804020304",
      INIT_38 => X"0000000000000000000000000000000018190E0E151514171417111212131413",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(4),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Picture_R_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Picture_R_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Picture_R_Rom,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_R_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_R_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
