@N: CD630 :"D:\isplever projects\zadanie9_ok\clk_prescaler.vhd":7:7:7:19|Synthesizing work.clk_prescaler.prescaler 
@W: CD638 :"D:\isplever projects\zadanie9_ok\clk_prescaler.vhd":15:7:15:23|Signal s_activeprescaler is undriven 
Post processing for work.clk_prescaler.prescaler
