OPT_DESIGN_PATH=D:/RTL_FPGA/SD3_files/VERILOG/sim_reg/work/@_opt
