--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx150,fgg484,C,-2 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X72Y2.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y2.AQ       Tcko                  0.525   okHI/rst4
                                                       okHI/flop2
    SLICE_X72Y2.A5       net (fanout=2)        0.880   okHI/rst2
    SLICE_X72Y2.CLK      Tas                   0.200   okHI/rst4
                                                       okHI/rst2_rt
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.605ns (0.725ns logic, 0.880ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X72Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y2.AMUX     Tshcko                0.576   okHI/rst4
                                                       okHI/flop3
    SLICE_X72Y2.BX       net (fanout=2)        0.542   okHI/rst3
    SLICE_X72Y2.CLK      Tdick                 0.085   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.203ns (0.661ns logic, 0.542ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X72Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.296 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y1.AQ       Tcko                  0.525   okHI/rst1
                                                       okHI/flop1
    SLICE_X72Y2.AX       net (fanout=1)        0.489   okHI/rst1
    SLICE_X72Y2.CLK      Tdick                 0.085   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.610ns logic, 0.489ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X72Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.107 - 0.000)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y1.AQ       Tcko                  0.234   okHI/rst1
                                                       okHI/flop1
    SLICE_X72Y2.AX       net (fanout=1)        0.218   okHI/rst1
    SLICE_X72Y2.CLK      Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.275ns logic, 0.218ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X72Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y2.AMUX     Tshcko                0.266   okHI/rst4
                                                       okHI/flop3
    SLICE_X72Y2.BX       net (fanout=2)        0.262   okHI/rst3
    SLICE_X72Y2.CLK      Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.307ns logic, 0.262ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X72Y2.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.781ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y2.AQ       Tcko                  0.234   okHI/rst4
                                                       okHI/flop2
    SLICE_X72Y2.A5       net (fanout=2)        0.416   okHI/rst2
    SLICE_X72Y2.CLK      Tah         (-Th)    -0.131   okHI/rst4
                                                       okHI/rst2_rt
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.781ns (0.365ns logic, 0.416ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20206 paths analyzed, 3318 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.349ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/atmel_status_valid (SLICE_X15Y48.D3), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/atmel_status_valid (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.057ns (Levels of Logic = 5)
  Clock Path Skew:      -0.157ns (0.925 - 1.082)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/atmel_status_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y42.DOA4    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X10Y77.A1      net (fanout=7)        2.521   okHI/core0/core0/a0/pico_instr<4>
    SLICE_X10Y77.A       Tilo                  0.254   okHI/core0/core0/a0/pc0/KCPSM6_REG1
                                                       okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1
    SLICE_X10Y81.B3      net (fanout=2)        1.010   okHI/core0/core0/a0/pc0/sy<5>
    SLICE_X10Y81.B       Tilo                  0.254   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y69.A2       net (fanout=18)       1.716   okHI/core0/core0/a0/pico_port_id<5>
    SLICE_X8Y69.A        Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X8Y69.C1       net (fanout=3)        0.547   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X8Y69.CMUX     Tilo                  0.298   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o<7>1
    SLICE_X15Y48.D3      net (fanout=10)       2.749   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o
    SLICE_X15Y48.CLK     Tas                   0.373   okHI/core0/core0/a0/atmel_status_valid
                                                       okHI/core0/core0/a0/atmel_status_valid_rstpot
                                                       okHI/core0/core0/a0/atmel_status_valid
    -------------------------------------------------  ---------------------------
    Total                                     12.057ns (3.514ns logic, 8.543ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/atmel_status_valid (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.992ns (Levels of Logic = 5)
  Clock Path Skew:      -0.157ns (0.925 - 1.082)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/atmel_status_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y42.DOA4    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X10Y77.A1      net (fanout=7)        2.521   okHI/core0/core0/a0/pico_instr<4>
    SLICE_X10Y77.AMUX    Tilo                  0.326   okHI/core0/core0/a0/pc0/KCPSM6_REG1
                                                       okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X10Y81.B2      net (fanout=2)        1.138   okHI/core0/core0/a0/pc0/sy<4>
    SLICE_X10Y81.BMUX    Tilo                  0.326   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X8Y69.A6       net (fanout=18)       1.379   okHI/core0/core0/a0/pico_port_id<4>
    SLICE_X8Y69.A        Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X8Y69.C1       net (fanout=3)        0.547   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X8Y69.CMUX     Tilo                  0.298   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o<7>1
    SLICE_X15Y48.D3      net (fanout=10)       2.749   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o
    SLICE_X15Y48.CLK     Tas                   0.373   okHI/core0/core0/a0/atmel_status_valid
                                                       okHI/core0/core0/a0/atmel_status_valid_rstpot
                                                       okHI/core0/core0/a0/atmel_status_valid
    -------------------------------------------------  ---------------------------
    Total                                     11.992ns (3.658ns logic, 8.334ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/atmel_status_valid (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.935ns (Levels of Logic = 5)
  Clock Path Skew:      -0.157ns (0.925 - 1.082)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/atmel_status_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y42.DOA5    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X14Y77.C2      net (fanout=7)        2.151   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X14Y77.C       Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X10Y81.C2      net (fanout=2)        1.344   okHI/core0/core0/a0/pc0/sy<3>
    SLICE_X10Y81.C       Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y69.A3       net (fanout=18)       1.628   okHI/core0/core0/a0/pico_port_id<3>
    SLICE_X8Y69.A        Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X8Y69.C1       net (fanout=3)        0.547   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X8Y69.CMUX     Tilo                  0.298   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o<7>1
    SLICE_X15Y48.D3      net (fanout=10)       2.749   okHI/core0/core0/a0/pico_port_id[7]_GND_3_o_equal_29_o
    SLICE_X15Y48.CLK     Tas                   0.373   okHI/core0/core0/a0/atmel_status_valid
                                                       okHI/core0/core0/a0/atmel_status_valid_rstpot
                                                       okHI/core0/core0/a0/atmel_status_valid
    -------------------------------------------------  ---------------------------
    Total                                     11.935ns (3.516ns logic, 8.419ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/atmel_status_fuses_18 (SLICE_X22Y42.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/atmel_status_fuses_18 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.923 - 1.082)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/atmel_status_fuses_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y42.DOA4    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X10Y77.A1      net (fanout=7)        2.521   okHI/core0/core0/a0/pico_instr<4>
    SLICE_X10Y77.A       Tilo                  0.254   okHI/core0/core0/a0/pc0/KCPSM6_REG1
                                                       okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1
    SLICE_X10Y81.B3      net (fanout=2)        1.010   okHI/core0/core0/a0/pc0/sy<5>
    SLICE_X10Y81.B       Tilo                  0.254   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y69.A2       net (fanout=18)       1.716   okHI/core0/core0/a0/pico_port_id<5>
    SLICE_X8Y69.A        Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X11Y51.D4      net (fanout=3)        1.676   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X11Y51.DMUX    Tilo                  0.337   okHI/core0/core0/a0/_n0189_inv
                                                       okHI/core0/core0/a0/_n0210_inv1
    SLICE_X22Y42.CE      net (fanout=3)        1.571   okHI/core0/core0/a0/_n0210_inv
    SLICE_X22Y42.CLK     Tceck                 0.313   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/atmel_status_fuses_18
    -------------------------------------------------  ---------------------------
    Total                                     11.987ns (3.493ns logic, 8.494ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/atmel_status_fuses_18 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.922ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.923 - 1.082)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/atmel_status_fuses_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y42.DOA4    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X10Y77.A1      net (fanout=7)        2.521   okHI/core0/core0/a0/pico_instr<4>
    SLICE_X10Y77.AMUX    Tilo                  0.326   okHI/core0/core0/a0/pc0/KCPSM6_REG1
                                                       okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X10Y81.B2      net (fanout=2)        1.138   okHI/core0/core0/a0/pc0/sy<4>
    SLICE_X10Y81.BMUX    Tilo                  0.326   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X8Y69.A6       net (fanout=18)       1.379   okHI/core0/core0/a0/pico_port_id<4>
    SLICE_X8Y69.A        Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X11Y51.D4      net (fanout=3)        1.676   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X11Y51.DMUX    Tilo                  0.337   okHI/core0/core0/a0/_n0189_inv
                                                       okHI/core0/core0/a0/_n0210_inv1
    SLICE_X22Y42.CE      net (fanout=3)        1.571   okHI/core0/core0/a0/_n0210_inv
    SLICE_X22Y42.CLK     Tceck                 0.313   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/atmel_status_fuses_18
    -------------------------------------------------  ---------------------------
    Total                                     11.922ns (3.637ns logic, 8.285ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/atmel_status_fuses_18 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.865ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.923 - 1.082)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/atmel_status_fuses_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y42.DOA5    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X14Y77.C2      net (fanout=7)        2.151   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X14Y77.C       Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X10Y81.C2      net (fanout=2)        1.344   okHI/core0/core0/a0/pc0/sy<3>
    SLICE_X10Y81.C       Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y69.A3       net (fanout=18)       1.628   okHI/core0/core0/a0/pico_port_id<3>
    SLICE_X8Y69.A        Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X11Y51.D4      net (fanout=3)        1.676   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X11Y51.DMUX    Tilo                  0.337   okHI/core0/core0/a0/_n0189_inv
                                                       okHI/core0/core0/a0/_n0210_inv1
    SLICE_X22Y42.CE      net (fanout=3)        1.571   okHI/core0/core0/a0/_n0210_inv
    SLICE_X22Y42.CLK     Tceck                 0.313   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/atmel_status_fuses_18
    -------------------------------------------------  ---------------------------
    Total                                     11.865ns (3.495ns logic, 8.370ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/atmel_status_fuses_10 (SLICE_X22Y42.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/atmel_status_fuses_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.962ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.923 - 1.082)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/atmel_status_fuses_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y42.DOA4    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X10Y77.A1      net (fanout=7)        2.521   okHI/core0/core0/a0/pico_instr<4>
    SLICE_X10Y77.A       Tilo                  0.254   okHI/core0/core0/a0/pc0/KCPSM6_REG1
                                                       okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1
    SLICE_X10Y81.B3      net (fanout=2)        1.010   okHI/core0/core0/a0/pc0/sy<5>
    SLICE_X10Y81.B       Tilo                  0.254   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y69.A2       net (fanout=18)       1.716   okHI/core0/core0/a0/pico_port_id<5>
    SLICE_X8Y69.A        Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X11Y51.D4      net (fanout=3)        1.676   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X11Y51.DMUX    Tilo                  0.337   okHI/core0/core0/a0/_n0189_inv
                                                       okHI/core0/core0/a0/_n0210_inv1
    SLICE_X22Y42.CE      net (fanout=3)        1.571   okHI/core0/core0/a0/_n0210_inv
    SLICE_X22Y42.CLK     Tceck                 0.288   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/atmel_status_fuses_10
    -------------------------------------------------  ---------------------------
    Total                                     11.962ns (3.468ns logic, 8.494ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/atmel_status_fuses_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.897ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.923 - 1.082)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/atmel_status_fuses_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y42.DOA4    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X10Y77.A1      net (fanout=7)        2.521   okHI/core0/core0/a0/pico_instr<4>
    SLICE_X10Y77.AMUX    Tilo                  0.326   okHI/core0/core0/a0/pc0/KCPSM6_REG1
                                                       okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X10Y81.B2      net (fanout=2)        1.138   okHI/core0/core0/a0/pc0/sy<4>
    SLICE_X10Y81.BMUX    Tilo                  0.326   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X8Y69.A6       net (fanout=18)       1.379   okHI/core0/core0/a0/pico_port_id<4>
    SLICE_X8Y69.A        Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X11Y51.D4      net (fanout=3)        1.676   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X11Y51.DMUX    Tilo                  0.337   okHI/core0/core0/a0/_n0189_inv
                                                       okHI/core0/core0/a0/_n0210_inv1
    SLICE_X22Y42.CE      net (fanout=3)        1.571   okHI/core0/core0/a0/_n0210_inv
    SLICE_X22Y42.CLK     Tceck                 0.288   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/atmel_status_fuses_10
    -------------------------------------------------  ---------------------------
    Total                                     11.897ns (3.612ns logic, 8.285ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/atmel_status_fuses_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.840ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.923 - 1.082)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/atmel_status_fuses_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y42.DOA5    Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X14Y77.C2      net (fanout=7)        2.151   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X14Y77.C       Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X10Y81.C2      net (fanout=2)        1.344   okHI/core0/core0/a0/pc0/sy<3>
    SLICE_X10Y81.C       Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y69.A3       net (fanout=18)       1.628   okHI/core0/core0/a0/pico_port_id<3>
    SLICE_X8Y69.A        Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X11Y51.D4      net (fanout=3)        1.676   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X11Y51.DMUX    Tilo                  0.337   okHI/core0/core0/a0/_n0189_inv
                                                       okHI/core0/core0/a0/_n0210_inv1
    SLICE_X22Y42.CE      net (fanout=3)        1.571   okHI/core0/core0/a0/_n0210_inv
    SLICE_X22Y42.CLK     Tceck                 0.288   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/atmel_status_fuses_10
    -------------------------------------------------  ---------------------------
    Total                                     11.840ns (3.470ns logic, 8.370ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/pc0/stack_ram_high_RAMA (SLICE_X10Y86.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop (FF)
  Destination:          okHI/core0/core0/a0/pc0/stack_ram_high_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.034 - 0.030)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop to okHI/core0/core0/a0/pc0/stack_ram_high_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y87.DQ      Tcko                  0.234   okHI/core0/core0/a0/pc0/KCPSM6_STACK0
                                                       okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop
    SLICE_X10Y86.D4      net (fanout=9)        0.233   okHI/core0/core0/a0/pc0/stack_pointer<3>
    SLICE_X10Y86.CLK     Tah         (-Th)     0.128   okHI/core0/core0/a0/pc0/KCPSM6_STACK_RAM1
                                                       okHI/core0/core0/a0/pc0/stack_ram_high_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.106ns logic, 0.233ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/pc0/stack_ram_high_RAMA_D1 (SLICE_X10Y86.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop (FF)
  Destination:          okHI/core0/core0/a0/pc0/stack_ram_high_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.034 - 0.030)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop to okHI/core0/core0/a0/pc0/stack_ram_high_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y87.DQ      Tcko                  0.234   okHI/core0/core0/a0/pc0/KCPSM6_STACK0
                                                       okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop
    SLICE_X10Y86.D4      net (fanout=9)        0.233   okHI/core0/core0/a0/pc0/stack_pointer<3>
    SLICE_X10Y86.CLK     Tah         (-Th)     0.128   okHI/core0/core0/a0/pc0/KCPSM6_STACK_RAM1
                                                       okHI/core0/core0/a0/pc0/stack_ram_high_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.106ns logic, 0.233ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/pc0/stack_ram_high_RAMB (SLICE_X10Y86.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop (FF)
  Destination:          okHI/core0/core0/a0/pc0/stack_ram_high_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.034 - 0.030)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop to okHI/core0/core0/a0/pc0/stack_ram_high_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y87.DQ      Tcko                  0.234   okHI/core0/core0/a0/pc0/KCPSM6_STACK0
                                                       okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop
    SLICE_X10Y86.D4      net (fanout=9)        0.233   okHI/core0/core0/a0/pc0/stack_pointer<3>
    SLICE_X10Y86.CLK     Tah         (-Th)     0.128   okHI/core0/core0/a0/pc0/KCPSM6_STACK_RAM1
                                                       okHI/core0/core0/a0/pc0/stack_ram_high_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.106ns logic, 0.233ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y42.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 18.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: okHI/clkout1_buf/I0
  Logical resource: okHI/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: okHI/dcm_clk0
--------------------------------------------------------------------------------
Slack: 18.581ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: okHI/fdreout0_hi_dataout<0>/CLK0
  Logical resource: okHI/delays[0].fdreout0/CK0
  Location pin: OLOGIC_X18Y0.CLK0
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.792ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.138ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      5.580ns (Levels of Logic = 1)
  Clock Path Delay:     0.937ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X122Y2.CLK     net (fanout=247)      1.808   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (-6.515ns logic, 7.452ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y2.AQ      Tcko                  0.476   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.382   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (3.198ns logic, 2.382ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.354ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.745ns (Levels of Logic = 1)
  Clock Path Delay:     0.884ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X122Y2.CLK     net (fanout=247)      0.522   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (-1.827ns logic, 2.711ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y2.AQ      Tcko                  0.200   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        1.149   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (1.596ns logic, 1.149ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 247 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.274ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_9 (SLICE_X32Y6.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.056ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      13.935ns (Levels of Logic = 5)
  Clock Path Delay:     1.936ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp533.IMUX.10
    SLICE_X29Y2.B4       net (fanout=14)       3.848   hi_in_7_IBUF
    SLICE_X29Y2.BMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y2.A3       net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y2.A        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A5       net (fanout=1)        3.322   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A        Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X32Y6.D2       net (fanout=16)       3.660   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X32Y6.CLK      Tas                   0.349   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       okHI/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     13.935ns (2.737ns logic, 11.198ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X32Y6.CLK      net (fanout=247)      1.626   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (-4.603ns logic, 6.539ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_12 (SLICE_X33Y4.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.271ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      13.726ns (Levels of Logic = 5)
  Clock Path Delay:     1.942ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp533.IMUX.10
    SLICE_X29Y2.B4       net (fanout=14)       3.848   hi_in_7_IBUF
    SLICE_X29Y2.BMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y2.A3       net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y2.A        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A5       net (fanout=1)        3.322   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A        Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y4.C1       net (fanout=16)       3.427   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y4.CLK      Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       okHI/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     13.726ns (2.761ns logic, 10.965ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X33Y4.CLK      net (fanout=247)      1.632   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (-4.603ns logic, 6.545ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_7 (SLICE_X32Y6.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.406ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      13.585ns (Levels of Logic = 5)
  Clock Path Delay:     1.936ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp533.IMUX.10
    SLICE_X29Y2.B4       net (fanout=14)       3.848   hi_in_7_IBUF
    SLICE_X29Y2.BMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y2.A3       net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y2.A        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A5       net (fanout=1)        3.322   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A        Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X32Y6.B3       net (fanout=16)       3.310   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X32Y6.CLK      Tas                   0.349   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       okHI/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     13.585ns (2.737ns logic, 10.848ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X32Y6.CLK      net (fanout=247)      1.626   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (-4.603ns logic, 6.539ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X28Y2.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.497ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.827ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp533.IMUX.10
    SLICE_X28Y2.A4       net (fanout=14)       1.943   hi_in_7_IBUF
    SLICE_X28Y2.CLK      Tah         (-Th)    -0.121   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (0.884ns logic, 1.943ns route)
                                                       (31.3% logic, 68.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X29Y2.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.510ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.840ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp533.IMUX.10
    SLICE_X29Y2.C6       net (fanout=14)       1.862   hi_in_7_IBUF
    SLICE_X29Y2.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (0.978ns logic, 1.862ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X29Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X16Y2.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.559ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.894ns (Levels of Logic = 4)
  Clock Path Delay:     1.560ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp533.IMUX.10
    SLICE_X16Y2.D3       net (fanout=14)       1.373   hi_in_7_IBUF
    SLICE_X16Y2.D        Tilo                  0.142   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In1
    SLICE_X16Y2.B1       net (fanout=1)        0.247   okHI/core0/core0/state_FSM_FFd17-In1
    SLICE_X16Y2.B        Tilo                  0.142   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X16Y2.C4       net (fanout=1)        0.106   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X16Y2.CLK      Tah         (-Th)    -0.121   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (1.168ns logic, 1.726ns route)
                                                       (40.4% logic, 59.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y2.CLK      net (fanout=247)      0.852   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (-1.645ns logic, 3.205ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 247 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.928ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_9 (SLICE_X32Y6.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      14.589ns (Levels of Logic = 5)
  Clock Path Delay:     1.936ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp533.IMUX.9
    SLICE_X29Y2.B5       net (fanout=14)       4.502   hi_in_6_IBUF
    SLICE_X29Y2.BMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y2.A3       net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y2.A        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A5       net (fanout=1)        3.322   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A        Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X32Y6.D2       net (fanout=16)       3.660   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X32Y6.CLK      Tas                   0.349   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       okHI/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     14.589ns (2.737ns logic, 11.852ns route)
                                                       (18.8% logic, 81.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X32Y6.CLK      net (fanout=247)      1.626   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (-4.603ns logic, 6.539ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_12 (SLICE_X33Y4.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.617ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      14.380ns (Levels of Logic = 5)
  Clock Path Delay:     1.942ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp533.IMUX.9
    SLICE_X29Y2.B5       net (fanout=14)       4.502   hi_in_6_IBUF
    SLICE_X29Y2.BMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y2.A3       net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y2.A        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A5       net (fanout=1)        3.322   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A        Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y4.C1       net (fanout=16)       3.427   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y4.CLK      Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       okHI/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     14.380ns (2.761ns logic, 11.619ns route)
                                                       (19.2% logic, 80.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X33Y4.CLK      net (fanout=247)      1.632   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (-4.603ns logic, 6.545ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_7 (SLICE_X32Y6.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.752ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      14.239ns (Levels of Logic = 5)
  Clock Path Delay:     1.936ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp533.IMUX.9
    SLICE_X29Y2.B5       net (fanout=14)       4.502   hi_in_6_IBUF
    SLICE_X29Y2.BMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y2.A3       net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y2.A        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A5       net (fanout=1)        3.322   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A        Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X32Y6.B3       net (fanout=16)       3.310   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X32Y6.CLK      Tas                   0.349   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       okHI/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     14.239ns (2.737ns logic, 11.502ns route)
                                                       (19.2% logic, 80.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X32Y6.CLK      net (fanout=247)      1.626   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (-4.603ns logic, 6.539ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X16Y2.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.779ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.114ns (Levels of Logic = 4)
  Clock Path Delay:     1.560ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp533.IMUX.9
    SLICE_X16Y2.D2       net (fanout=14)       1.593   hi_in_6_IBUF
    SLICE_X16Y2.D        Tilo                  0.142   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In1
    SLICE_X16Y2.B1       net (fanout=1)        0.247   okHI/core0/core0/state_FSM_FFd17-In1
    SLICE_X16Y2.B        Tilo                  0.142   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X16Y2.C4       net (fanout=1)        0.106   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X16Y2.CLK      Tah         (-Th)    -0.121   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (1.168ns logic, 1.946ns route)
                                                       (37.5% logic, 62.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y2.CLK      net (fanout=247)      0.852   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (-1.645ns logic, 3.205ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X28Y2.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.891ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.221ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp533.IMUX.9
    SLICE_X28Y2.A2       net (fanout=14)       2.337   hi_in_6_IBUF
    SLICE_X28Y2.CLK      Tah         (-Th)    -0.121   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.884ns logic, 2.337ns route)
                                                       (27.4% logic, 72.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_write (SLICE_X33Y3.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.913ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.242ns (Levels of Logic = 2)
  Clock Path Delay:     1.554ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp533.IMUX.9
    SLICE_X33Y3.C6       net (fanout=14)       2.264   hi_in_6_IBUF
    SLICE_X33Y3.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd1
                                                       okHI/core0/core0/state_state[31]_GND_2_o_Select_92_o1
                                                       okHI/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (0.978ns logic, 2.264ns route)
                                                       (30.2% logic, 69.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X33Y3.CLK      net (fanout=247)      0.846   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.554ns (-1.645ns logic, 3.199ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 247 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.893ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_9 (SLICE_X32Y6.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.437ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      13.554ns (Levels of Logic = 5)
  Clock Path Delay:     1.936ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp533.IMUX.8
    SLICE_X29Y2.B3       net (fanout=14)       3.467   hi_in_5_IBUF
    SLICE_X29Y2.BMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y2.A3       net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y2.A        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A5       net (fanout=1)        3.322   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A        Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X32Y6.D2       net (fanout=16)       3.660   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X32Y6.CLK      Tas                   0.349   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       okHI/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     13.554ns (2.737ns logic, 10.817ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X32Y6.CLK      net (fanout=247)      1.626   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (-4.603ns logic, 6.539ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_12 (SLICE_X33Y4.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.652ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      13.345ns (Levels of Logic = 5)
  Clock Path Delay:     1.942ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp533.IMUX.8
    SLICE_X29Y2.B3       net (fanout=14)       3.467   hi_in_5_IBUF
    SLICE_X29Y2.BMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y2.A3       net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y2.A        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A5       net (fanout=1)        3.322   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A        Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y4.C1       net (fanout=16)       3.427   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y4.CLK      Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       okHI/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     13.345ns (2.761ns logic, 10.584ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X33Y4.CLK      net (fanout=247)      1.632   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (-4.603ns logic, 6.545ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_7 (SLICE_X32Y6.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.787ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      13.204ns (Levels of Logic = 5)
  Clock Path Delay:     1.936ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp533.IMUX.8
    SLICE_X29Y2.B3       net (fanout=14)       3.467   hi_in_5_IBUF
    SLICE_X29Y2.BMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y2.A3       net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y2.A        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A5       net (fanout=1)        3.322   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A        Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X32Y6.B3       net (fanout=16)       3.310   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X32Y6.CLK      Tas                   0.349   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       okHI/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     13.204ns (2.737ns logic, 10.467ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X32Y6.CLK      net (fanout=247)      1.626   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (-4.603ns logic, 6.539ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X28Y2.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.259ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.589ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp533.IMUX.8
    SLICE_X28Y2.A3       net (fanout=14)       1.705   hi_in_5_IBUF
    SLICE_X28Y2.CLK      Tah         (-Th)    -0.121   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (0.884ns logic, 1.705ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X16Y2.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.317ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.652ns (Levels of Logic = 4)
  Clock Path Delay:     1.560ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp533.IMUX.8
    SLICE_X16Y2.D6       net (fanout=14)       1.131   hi_in_5_IBUF
    SLICE_X16Y2.D        Tilo                  0.142   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In1
    SLICE_X16Y2.B1       net (fanout=1)        0.247   okHI/core0/core0/state_FSM_FFd17-In1
    SLICE_X16Y2.B        Tilo                  0.142   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X16Y2.C4       net (fanout=1)        0.106   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X16Y2.CLK      Tah         (-Th)    -0.121   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (1.168ns logic, 1.484ns route)
                                                       (44.0% logic, 56.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y2.CLK      net (fanout=247)      0.852   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (-1.645ns logic, 3.205ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd12 (SLICE_X28Y2.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.328ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.658ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp533.IMUX.8
    SLICE_X28Y2.A3       net (fanout=14)       1.705   hi_in_5_IBUF
    SLICE_X28Y2.CLK      Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd12_rstpot
                                                       okHI/core0/core0/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.953ns logic, 1.705ns route)
                                                       (35.9% logic, 64.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 247 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.415ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_9 (SLICE_X32Y6.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.915ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      14.076ns (Levels of Logic = 5)
  Clock Path Delay:     1.936ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp533.IMUX.7
    SLICE_X29Y2.B2       net (fanout=14)       3.989   hi_in_4_IBUF
    SLICE_X29Y2.BMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y2.A3       net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y2.A        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A5       net (fanout=1)        3.322   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A        Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X32Y6.D2       net (fanout=16)       3.660   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X32Y6.CLK      Tas                   0.349   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       okHI/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     14.076ns (2.737ns logic, 11.339ns route)
                                                       (19.4% logic, 80.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X32Y6.CLK      net (fanout=247)      1.626   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (-4.603ns logic, 6.539ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_12 (SLICE_X33Y4.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      13.867ns (Levels of Logic = 5)
  Clock Path Delay:     1.942ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp533.IMUX.7
    SLICE_X29Y2.B2       net (fanout=14)       3.989   hi_in_4_IBUF
    SLICE_X29Y2.BMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y2.A3       net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y2.A        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A5       net (fanout=1)        3.322   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A        Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y4.C1       net (fanout=16)       3.427   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y4.CLK      Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       okHI/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     13.867ns (2.761ns logic, 11.106ns route)
                                                       (19.9% logic, 80.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X33Y4.CLK      net (fanout=247)      1.632   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (-4.603ns logic, 6.545ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_7 (SLICE_X32Y6.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.265ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      13.726ns (Levels of Logic = 5)
  Clock Path Delay:     1.936ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp533.IMUX.7
    SLICE_X29Y2.B2       net (fanout=14)       3.989   hi_in_4_IBUF
    SLICE_X29Y2.BMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y2.A3       net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y2.A        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A5       net (fanout=1)        3.322   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X54Y2.A        Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X32Y6.B3       net (fanout=16)       3.310   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X32Y6.CLK      Tas                   0.349   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       okHI/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     13.726ns (2.737ns logic, 10.989ns route)
                                                       (19.9% logic, 80.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X32Y6.CLK      net (fanout=247)      1.626   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (-4.603ns logic, 6.539ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X28Y2.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.462ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp533.IMUX.7
    SLICE_X28Y2.A5       net (fanout=14)       1.908   hi_in_4_IBUF
    SLICE_X28Y2.CLK      Tah         (-Th)    -0.121   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.884ns logic, 1.908ns route)
                                                       (31.7% logic, 68.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd12 (SLICE_X28Y2.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.531ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.861ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp533.IMUX.7
    SLICE_X28Y2.A5       net (fanout=14)       1.908   hi_in_4_IBUF
    SLICE_X28Y2.CLK      Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd12_rstpot
                                                       okHI/core0/core0/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (0.953ns logic, 1.908ns route)
                                                       (33.3% logic, 66.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X16Y2.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.588ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.923ns (Levels of Logic = 4)
  Clock Path Delay:     1.560ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp533.IMUX.7
    SLICE_X16Y2.D1       net (fanout=14)       1.402   hi_in_4_IBUF
    SLICE_X16Y2.D        Tilo                  0.142   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In1
    SLICE_X16Y2.B1       net (fanout=1)        0.247   okHI/core0/core0/state_FSM_FFd17-In1
    SLICE_X16Y2.B        Tilo                  0.142   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X16Y2.C4       net (fanout=1)        0.106   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X16Y2.CLK      Tah         (-Th)    -0.121   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      2.923ns (1.168ns logic, 1.755ns route)
                                                       (40.0% logic, 60.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y2.CLK      net (fanout=247)      0.852   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (-1.645ns logic, 3.205ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.094ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X30Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.036ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.764ns (Levels of Logic = 2)
  Clock Path Delay:     1.945ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp533.IMUX.6
    SLICE_X32Y1.B4       net (fanout=1)        2.843   hi_in_3_IBUF
    SLICE_X32Y1.BMUX     Tilo                  0.298   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X30Y2.SR       net (fanout=2)        0.638   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X30Y2.CLK      Tsrck                 0.428   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.764ns (2.283ns logic, 3.481ns route)
                                                       (39.6% logic, 60.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X30Y2.CLK      net (fanout=247)      1.635   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (-4.603ns logic, 6.548ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X33Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.105ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.696ns (Levels of Logic = 2)
  Clock Path Delay:     1.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp533.IMUX.6
    SLICE_X32Y1.B4       net (fanout=1)        2.843   hi_in_3_IBUF
    SLICE_X32Y1.BMUX     Tilo                  0.298   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X33Y2.SR       net (fanout=2)        0.588   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X33Y2.CLK      Tsrck                 0.410   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (2.265ns logic, 3.431ns route)
                                                       (39.8% logic, 60.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X33Y2.CLK      net (fanout=247)      1.636   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (-4.603ns logic, 6.549ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X31Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.164ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.636ns (Levels of Logic = 2)
  Clock Path Delay:     1.945ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp533.IMUX.6
    SLICE_X32Y1.B4       net (fanout=1)        2.843   hi_in_3_IBUF
    SLICE_X32Y1.B        Tilo                  0.235   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X31Y2.SR       net (fanout=1)        0.533   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X31Y2.CLK      Tsrck                 0.468   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.636ns (2.260ns logic, 3.376ns route)
                                                       (40.1% logic, 59.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X31Y2.CLK      net (fanout=247)      1.635   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (-4.603ns logic, 6.548ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X31Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.224ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.354ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp533.IMUX.6
    SLICE_X32Y1.B4       net (fanout=1)        1.358   hi_in_3_IBUF
    SLICE_X32Y1.B        Tilo                  0.142   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X31Y2.SR       net (fanout=1)        0.219   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X31Y2.CLK      Tcksr       (-Th)     0.128   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (0.777ns logic, 1.577ns route)
                                                       (33.0% logic, 67.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X31Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X31Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.225ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.355ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp533.IMUX.6
    SLICE_X32Y1.B4       net (fanout=1)        1.358   hi_in_3_IBUF
    SLICE_X32Y1.B        Tilo                  0.142   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X31Y2.SR       net (fanout=1)        0.219   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X31Y2.CLK      Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.778ns logic, 1.577ns route)
                                                       (33.0% logic, 67.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X31Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X33Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.315ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.446ns (Levels of Logic = 2)
  Clock Path Delay:     1.556ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp533.IMUX.6
    SLICE_X32Y1.B4       net (fanout=1)        1.358   hi_in_3_IBUF
    SLICE_X32Y1.BMUX     Tilo                  0.183   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X33Y2.SR       net (fanout=2)        0.273   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X33Y2.CLK      Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.815ns logic, 1.631ns route)
                                                       (33.3% logic, 66.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X33Y2.CLK      net (fanout=247)      0.848   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (-1.645ns logic, 3.201ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.088ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X16Y2.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.042ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.763ns (Levels of Logic = 4)
  Clock Path Delay:     1.950ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp533.IMUX.5
    SLICE_X31Y2.D5       net (fanout=2)        2.776   hi_in_2_IBUF
    SLICE_X31Y2.DMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X16Y2.B4       net (fanout=1)        1.266   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X16Y2.B        Tilo                  0.235   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X16Y2.C4       net (fanout=1)        0.371   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X16Y2.CLK      Tas                   0.221   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.763ns (2.350ns logic, 4.413ns route)
                                                       (34.7% logic, 65.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y2.CLK      net (fanout=247)      1.640   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.950ns (-4.603ns logic, 6.553ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X30Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.023ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.777ns (Levels of Logic = 2)
  Clock Path Delay:     1.945ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp533.IMUX.5
    SLICE_X31Y2.B1       net (fanout=2)        3.063   hi_in_2_IBUF
    SLICE_X31Y2.B        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X30Y2.AX       net (fanout=1)        0.813   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X30Y2.CLK      Tdick                 0.085   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.777ns (1.901ns logic, 3.876ns route)
                                                       (32.9% logic, 67.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X30Y2.CLK      net (fanout=247)      1.635   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (-4.603ns logic, 6.548ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X33Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.629ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.172ns (Levels of Logic = 2)
  Clock Path Delay:     1.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp533.IMUX.5
    SLICE_X31Y2.D5       net (fanout=2)        2.776   hi_in_2_IBUF
    SLICE_X31Y2.D        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X33Y2.AX       net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X33Y2.CLK      Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      5.172ns (1.930ns logic, 3.242ns route)
                                                       (37.3% logic, 62.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X33Y2.CLK      net (fanout=247)      1.636   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (-4.603ns logic, 6.549ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X31Y2.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.160ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.290ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp533.IMUX.5
    SLICE_X31Y2.D5       net (fanout=2)        1.312   hi_in_2_IBUF
    SLICE_X31Y2.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.978ns logic, 1.312ns route)
                                                       (42.7% logic, 57.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X31Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X33Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.354ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.485ns (Levels of Logic = 2)
  Clock Path Delay:     1.556ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp533.IMUX.5
    SLICE_X31Y2.D5       net (fanout=2)        1.312   hi_in_2_IBUF
    SLICE_X31Y2.D        Tilo                  0.156   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X33Y2.AX       net (fanout=1)        0.195   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X33Y2.CLK      Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.978ns logic, 1.507ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X33Y2.CLK      net (fanout=247)      0.848   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (-1.645ns logic, 3.201ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X31Y2.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.361ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.491ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp533.IMUX.5
    SLICE_X31Y2.B1       net (fanout=2)        1.513   hi_in_2_IBUF
    SLICE_X31Y2.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (0.978ns logic, 1.513ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X31Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.047ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X16Y2.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.083ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      12.722ns (Levels of Logic = 4)
  Clock Path Delay:     1.950ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp533.IMUX.4
    SLICE_X31Y2.D3       net (fanout=2)        8.735   hi_in_1_IBUF
    SLICE_X31Y2.DMUX     Tilo                  0.337   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X16Y2.B4       net (fanout=1)        1.266   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X16Y2.B        Tilo                  0.235   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X16Y2.C4       net (fanout=1)        0.371   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X16Y2.CLK      Tas                   0.221   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     12.722ns (2.350ns logic, 10.372ns route)
                                                       (18.5% logic, 81.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y2.CLK      net (fanout=247)      1.640   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.950ns (-4.603ns logic, 6.553ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X30Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.372ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      11.428ns (Levels of Logic = 2)
  Clock Path Delay:     1.945ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp533.IMUX.4
    SLICE_X31Y2.B3       net (fanout=2)        8.714   hi_in_1_IBUF
    SLICE_X31Y2.B        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X30Y2.AX       net (fanout=1)        0.813   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X30Y2.CLK      Tdick                 0.085   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                     11.428ns (1.901ns logic, 9.527ns route)
                                                       (16.6% logic, 83.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X30Y2.CLK      net (fanout=247)      1.635   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (-4.603ns logic, 6.548ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X33Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.670ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      11.131ns (Levels of Logic = 2)
  Clock Path Delay:     1.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp533.IMUX.4
    SLICE_X31Y2.D3       net (fanout=2)        8.735   hi_in_1_IBUF
    SLICE_X31Y2.D        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X33Y2.AX       net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X33Y2.CLK      Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     11.131ns (1.930ns logic, 9.201ns route)
                                                       (17.3% logic, 82.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X33Y2.CLK      net (fanout=247)      1.636   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (-4.603ns logic, 6.549ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X31Y2.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.671ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      5.801ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp533.IMUX.4
    SLICE_X31Y2.B3       net (fanout=2)        4.823   hi_in_1_IBUF
    SLICE_X31Y2.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.801ns (0.978ns logic, 4.823ns route)
                                                       (16.9% logic, 83.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X31Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X31Y2.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.688ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      5.818ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp533.IMUX.4
    SLICE_X31Y2.D3       net (fanout=2)        4.840   hi_in_1_IBUF
    SLICE_X31Y2.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.818ns (0.978ns logic, 4.840ns route)
                                                       (16.8% logic, 83.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X31Y2.CLK      net (fanout=247)      0.847   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-1.645ns logic, 3.200ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X33Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.882ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      6.013ns (Levels of Logic = 2)
  Clock Path Delay:     1.556ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp533.IMUX.4
    SLICE_X31Y2.D3       net (fanout=2)        4.840   hi_in_1_IBUF
    SLICE_X31Y2.D        Tilo                  0.156   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X33Y2.AX       net (fanout=1)        0.195   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X33Y2.CLK      Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.013ns (0.978ns logic, 5.035ns route)
                                                       (16.3% logic, 83.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X33Y2.CLK      net (fanout=247)      0.848   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (-1.645ns logic, 3.201ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.835ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[3].fdrein0 (ILOGIC_X27Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.995ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      9.881ns (Levels of Logic = 3)
  Clock Path Delay:     2.321ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<3> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 1.557   hi_inout<3>
                                                       hi_inout<3>
                                                       okHI/delays[3].iobf0/IBUF
                                                       ProtoComp535.IMUX.3
    IODELAY_X27Y0.IDATAINnet (fanout=1)        0.153   okHI/iobf0_hi_datain<3>
    IODELAY_X27Y0.DATAOUTTioddo_IDATAIN        7.632   okHI/delays[3].iodelay_inst
                                                       okHI/delays[3].iodelay_inst
    ILOGIC_X27Y0.DDLY    net (fanout=1)        0.007   okHI/iodly0_datain<3>
    ILOGIC_X27Y0.CLK0    Tidockd               0.532   okHI/hi_datain<3>
                                                       ProtoComp576.D2OFFBYP_SRC.3
                                                       okHI/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (9.721ns logic, 0.160ns route)
                                                       (98.4% logic, 1.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X27Y0.CLK0    net (fanout=247)      2.011   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (-4.603ns logic, 6.924ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[4].fdrein0 (ILOGIC_X27Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.995ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<4> (PAD)
  Destination:          okHI/delays[4].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      9.881ns (Levels of Logic = 3)
  Clock Path Delay:     2.321ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<4> to okHI/delays[4].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA18.I               Tiopi                 1.557   hi_inout<4>
                                                       hi_inout<4>
                                                       okHI/delays[4].iobf0/IBUF
                                                       ProtoComp535.IMUX.4
    IODELAY_X27Y1.IDATAINnet (fanout=1)        0.153   okHI/iobf0_hi_datain<4>
    IODELAY_X27Y1.DATAOUTTioddo_IDATAIN        7.632   okHI/delays[4].iodelay_inst
                                                       okHI/delays[4].iodelay_inst
    ILOGIC_X27Y1.DDLY    net (fanout=1)        0.007   okHI/iodly0_datain<4>
    ILOGIC_X27Y1.CLK0    Tidockd               0.532   okHI/hi_datain<4>
                                                       ProtoComp576.D2OFFBYP_SRC.4
                                                       okHI/delays[4].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (9.721ns logic, 0.160ns route)
                                                       (98.4% logic, 1.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[4].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X27Y1.CLK0    net (fanout=247)      2.011   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (-4.603ns logic, 6.924ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdrein0 (ILOGIC_X28Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.996ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<13> (PAD)
  Destination:          okHI/delays[13].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      9.881ns (Levels of Logic = 3)
  Clock Path Delay:     2.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<13> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.557   hi_inout<13>
                                                       hi_inout<13>
                                                       okHI/delays[13].iobf0/IBUF
                                                       ProtoComp535.IMUX.14
    IODELAY_X28Y0.IDATAINnet (fanout=1)        0.153   okHI/iobf0_hi_datain<13>
    IODELAY_X28Y0.DATAOUTTioddo_IDATAIN        7.632   okHI/delays[13].iodelay_inst
                                                       okHI/delays[13].iodelay_inst
    ILOGIC_X28Y0.DDLY    net (fanout=1)        0.007   okHI/iodly0_datain<13>
    ILOGIC_X28Y0.CLK0    Tidockd               0.532   okHI/hi_datain<13>
                                                       ProtoComp576.D2OFFBYP_SRC.13
                                                       okHI/delays[13].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (9.721ns logic, 0.160ns route)
                                                       (98.4% logic, 1.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X28Y0.CLK0    net (fanout=247)      2.012   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (-4.603ns logic, 6.925ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/delays[11].fdrein0 (ILOGIC_X9Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.080ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<11> (PAD)
  Destination:          okHI/delays[11].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.176ns (Levels of Logic = 3)
  Clock Path Delay:     1.821ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<11> to okHI/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 0.763   hi_inout<11>
                                                       hi_inout<11>
                                                       okHI/delays[11].iobf0/IBUF
                                                       ProtoComp535.IMUX.12
    IODELAY_X9Y2.IDATAIN net (fanout=1)        0.091   okHI/iobf0_hi_datain<11>
    IODELAY_X9Y2.DATAOUT Tioddo_IDATAIN        2.181   okHI/delays[11].iodelay_inst
                                                       okHI/delays[11].iodelay_inst
    ILOGIC_X9Y2.DDLY     net (fanout=1)        0.005   okHI/iodly0_datain<11>
    ILOGIC_X9Y2.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<11>
                                                       ProtoComp576.D2OFFBYP_SRC.11
                                                       okHI/delays[11].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (3.080ns logic, 0.096ns route)
                                                       (97.0% logic, 3.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X9Y2.CLK0     net (fanout=247)      1.113   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (-1.645ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[12].fdrein0 (ILOGIC_X9Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.082ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<12> (PAD)
  Destination:          okHI/delays[12].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.178ns (Levels of Logic = 3)
  Clock Path Delay:     1.821ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<12> to okHI/delays[12].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA6.I                Tiopi                 0.763   hi_inout<12>
                                                       hi_inout<12>
                                                       okHI/delays[12].iobf0/IBUF
                                                       ProtoComp535.IMUX.13
    IODELAY_X9Y3.IDATAIN net (fanout=1)        0.093   okHI/iobf0_hi_datain<12>
    IODELAY_X9Y3.DATAOUT Tioddo_IDATAIN        2.181   okHI/delays[12].iodelay_inst
                                                       okHI/delays[12].iodelay_inst
    ILOGIC_X9Y3.DDLY     net (fanout=1)        0.005   okHI/iodly0_datain<12>
    ILOGIC_X9Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<12>
                                                       ProtoComp576.D2OFFBYP_SRC.12
                                                       okHI/delays[12].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (3.080ns logic, 0.098ns route)
                                                       (96.9% logic, 3.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[12].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X9Y3.CLK0     net (fanout=247)      1.113   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (-1.645ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.134ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<6> (PAD)
  Destination:          okHI/delays[6].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 3)
  Clock Path Delay:     1.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<6> to okHI/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 0.763   hi_inout<6>
                                                       hi_inout<6>
                                                       okHI/delays[6].iobf0/IBUF
                                                       ProtoComp535.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.151   okHI/iobf0_hi_datain<6>
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        2.181   okHI/delays[6].iodelay_inst
                                                       okHI/delays[6].iodelay_inst
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.005   okHI/iodly0_datain<6>
    ILOGIC_X1Y0.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<6>
                                                       ProtoComp576.D2OFFBYP_SRC.6
                                                       okHI/delays[6].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (3.080ns logic, 0.156ns route)
                                                       (95.2% logic, 4.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X1Y0.CLK0     net (fanout=247)      1.119   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.827ns (-1.645ns logic, 3.472ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.267ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.363ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[11].fdreout0 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     1.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[11].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y2.CLK0     net (fanout=247)      2.623   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (-6.515ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[11].fdreout0 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y2.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout0
    AB6.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<11>
    AB6.PAD              Tioop                 2.722   hi_inout<11>
                                                       okHI/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.744ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[11].fdreout1 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     1.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[11].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y2.CLK0     net (fanout=247)      2.623   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (-6.515ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[11].fdreout1 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y2.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout1
    AB6.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<11>
    AB6.PAD              Tiotp                 2.722   hi_inout<11>
                                                       okHI/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<12> (AA6.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.363ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[12].fdreout0 (FF)
  Destination:          hi_inout<12> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     1.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[12].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y3.CLK0     net (fanout=247)      2.623   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (-6.515ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[12].fdreout0 to hi_inout<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<12>
                                                       okHI/delays[12].fdreout0
    AA6.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<12>
    AA6.PAD              Tioop                 2.722   hi_inout<12>
                                                       okHI/delays[12].iobf0/OBUFT
                                                       hi_inout<12>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.744ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[12].fdreout1 (FF)
  Destination:          hi_inout<12> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     1.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[12].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y3.CLK0     net (fanout=247)      2.623   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (-6.515ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[12].fdreout1 to hi_inout<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<12>
                                                       okHI/delays[12].fdreout1
    AA6.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<12>
    AA6.PAD              Tiotp                 2.722   hi_inout<12>
                                                       okHI/delays[12].iobf0/OBUFT
                                                       hi_inout<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.408ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[6].fdreout0 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.189ns (Levels of Logic = 1)
  Clock Path Delay:     1.758ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=247)      2.629   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (-6.515ns logic, 8.273ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[6].fdreout0 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<6>
                                                       okHI/delays[6].fdreout0
    AB2.O                net (fanout=1)        0.387   okHI/fdreout0_hi_dataout<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       okHI/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (3.802ns logic, 0.387ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.789ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[6].fdreout1 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.808ns (Levels of Logic = 1)
  Clock Path Delay:     1.758ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[6].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=247)      2.629   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (-6.515ns logic, 8.273ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[6].fdreout1 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<6>
                                                       okHI/delays[6].fdreout1
    AB2.T                net (fanout=1)        0.387   okHI/fdreout1_hi_drive<6>
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       okHI/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (3.421ns logic, 0.387ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.834ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X27Y0.CLK0    net (fanout=247)      0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y0.OQ      Tockq                 0.336   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 1.396   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.726ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X27Y0.CLK0    net (fanout=247)      0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y0.TQ      Tockq                 0.228   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.268   okHI/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 1.396   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<4> (AA18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.834ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[4].fdreout0 (FF)
  Destination:          hi_inout<4> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[4].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X27Y1.CLK0    net (fanout=247)      0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[4].fdreout0 to hi_inout<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y1.OQ      Tockq                 0.336   okHI/fdreout0_hi_dataout<4>
                                                       okHI/delays[4].fdreout0
    AA18.O               net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<4>
    AA18.PAD             Tioop                 1.396   hi_inout<4>
                                                       okHI/delays[4].iobf0/OBUFT
                                                       hi_inout<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.726ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[4].fdreout1 (FF)
  Destination:          hi_inout<4> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[4].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X27Y1.CLK0    net (fanout=247)      0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[4].fdreout1 to hi_inout<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y1.TQ      Tockq                 0.228   okHI/fdreout0_hi_dataout<4>
                                                       okHI/delays[4].fdreout1
    AA18.T               net (fanout=1)        0.268   okHI/fdreout1_hi_drive<4>
    AA18.PAD             Tiotp                 1.396   hi_inout<4>
                                                       okHI/delays[4].iobf0/OBUFT
                                                       hi_inout<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<13> (U13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.834ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[13].fdreout0 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X28Y0.CLK0    net (fanout=247)      0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[13].fdreout0 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X28Y0.OQ      Tockq                 0.336   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    U13.O                net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<13>
    U13.PAD              Tioop                 1.396   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.726ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[13].fdreout1 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp533.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X28Y0.CLK0    net (fanout=247)      0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[13].fdreout1 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X28Y0.TQ      Tockq                 0.228   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout1
    U13.T                net (fanout=1)        0.268   okHI/fdreout1_hi_drive<13>
    U13.PAD              Tiotp                 1.396   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     12.349ns|            0|            0|            3|        20206|
| TS_okHI_dcm_clk0              |     20.830ns|     12.349ns|          N/A|            0|            0|        20206|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |   11.047(R)|      SLOW  |   -3.971(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.088(R)|      SLOW  |   -0.460(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    4.094(R)|      SLOW  |   -0.524(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   12.415(R)|      SLOW  |   -0.962(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |   11.893(R)|      SLOW  |   -0.759(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |   12.928(R)|      SLOW  |   -1.279(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |   12.274(R)|      SLOW  |   -0.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    7.651(R)|      SLOW  |   -1.143(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    7.651(R)|      SLOW  |   -1.143(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    7.781(R)|      SLOW  |   -1.273(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    7.835(R)|      SLOW  |   -1.327(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    7.835(R)|      SLOW  |   -1.327(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    7.775(R)|      SLOW  |   -1.267(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    7.642(R)|      SLOW  |   -1.134(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    7.642(R)|      SLOW  |   -1.134(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    7.648(R)|      SLOW  |   -1.140(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    7.643(R)|      SLOW  |   -1.135(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    7.643(R)|      SLOW  |   -1.135(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    7.588(R)|      SLOW  |   -1.080(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    7.590(R)|      SLOW  |   -1.082(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    7.834(R)|      SLOW  |   -1.326(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    7.834(R)|      SLOW  |   -1.326(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    7.832(R)|      SLOW  |   -1.324(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.213(R)|      SLOW  |         2.909(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.213(R)|      SLOW  |         2.909(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.077(R)|      SLOW  |         2.773(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.030(R)|      SLOW  |         2.726(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.030(R)|      SLOW  |         2.726(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.081(R)|      SLOW  |         2.777(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.222(R)|      SLOW  |         2.918(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.222(R)|      SLOW  |         2.918(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.217(R)|      SLOW  |         2.913(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.222(R)|      SLOW  |         2.918(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.222(R)|      SLOW  |         2.918(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.267(R)|      SLOW  |         2.963(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.267(R)|      SLOW  |         2.963(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.030(R)|      SLOW  |         2.726(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.030(R)|      SLOW  |         2.726(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.033(R)|      SLOW  |         2.729(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         6.792(R)|      SLOW  |         3.354(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   12.349|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 11.277; Ideal Clock Offset To Actual Clock 3.721; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |   12.274(R)|      SLOW  |   -0.997(R)|      FAST  |    1.056|    8.497|       -3.721|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.274|         -  |      -0.997|         -  |    1.056|    8.497|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 11.649; Ideal Clock Offset To Actual Clock 4.189; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   12.928(R)|      SLOW  |   -1.279(R)|      FAST  |    0.402|    8.779|       -4.189|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.928|         -  |      -1.279|         -  |    0.402|    8.779|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 11.134; Ideal Clock Offset To Actual Clock 3.411; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   11.893(R)|      SLOW  |   -0.759(R)|      FAST  |    1.437|    8.259|       -3.411|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.893|         -  |      -0.759|         -  |    1.437|    8.259|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 11.453; Ideal Clock Offset To Actual Clock 3.774; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   12.415(R)|      SLOW  |   -0.962(R)|      FAST  |    0.915|    8.462|       -3.774|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.415|         -  |      -0.962|         -  |    0.915|    8.462|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.570; Ideal Clock Offset To Actual Clock -1.406; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    4.094(R)|      SLOW  |   -0.524(R)|      FAST  |   10.036|    7.224|        1.406|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.094|         -  |      -0.524|         -  |   10.036|    7.224|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.628; Ideal Clock Offset To Actual Clock -0.941; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.088(R)|      SLOW  |   -0.460(R)|      FAST  |    9.042|    7.160|        0.941|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.088|         -  |      -0.460|         -  |    9.042|    7.160|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.076; Ideal Clock Offset To Actual Clock 3.794; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |   11.047(R)|      SLOW  |   -3.971(R)|      FAST  |    3.083|   10.671|       -3.794|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.047|         -  |      -3.971|         -  |    3.083|   10.671|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 6.755; Ideal Clock Offset To Actual Clock -0.458; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    7.651(R)|      SLOW  |   -1.143(R)|      FAST  |    2.179|    1.143|        0.518|
hi_inout<1>       |    7.651(R)|      SLOW  |   -1.143(R)|      FAST  |    2.179|    1.143|        0.518|
hi_inout<2>       |    7.781(R)|      SLOW  |   -1.273(R)|      FAST  |    2.049|    1.273|        0.388|
hi_inout<3>       |    7.835(R)|      SLOW  |   -1.327(R)|      FAST  |    1.995|    1.327|        0.334|
hi_inout<4>       |    7.835(R)|      SLOW  |   -1.327(R)|      FAST  |    1.995|    1.327|        0.334|
hi_inout<5>       |    7.775(R)|      SLOW  |   -1.267(R)|      FAST  |    2.055|    1.267|        0.394|
hi_inout<6>       |    7.642(R)|      SLOW  |   -1.134(R)|      FAST  |    2.188|    1.134|        0.527|
hi_inout<7>       |    7.642(R)|      SLOW  |   -1.134(R)|      FAST  |    2.188|    1.134|        0.527|
hi_inout<8>       |    7.648(R)|      SLOW  |   -1.140(R)|      FAST  |    2.182|    1.140|        0.521|
hi_inout<9>       |    7.643(R)|      SLOW  |   -1.135(R)|      FAST  |    2.187|    1.135|        0.526|
hi_inout<10>      |    7.643(R)|      SLOW  |   -1.135(R)|      FAST  |    2.187|    1.135|        0.526|
hi_inout<11>      |    7.588(R)|      SLOW  |   -1.080(R)|      FAST  |    2.242|    1.080|        0.581|
hi_inout<12>      |    7.590(R)|      SLOW  |   -1.082(R)|      FAST  |    2.240|    1.082|        0.579|
hi_inout<13>      |    7.834(R)|      SLOW  |   -1.326(R)|      FAST  |    1.996|    1.326|        0.335|
hi_inout<14>      |    7.834(R)|      SLOW  |   -1.326(R)|      FAST  |    1.996|    1.326|        0.335|
hi_inout<15>      |    7.832(R)|      SLOW  |   -1.324(R)|      FAST  |    1.998|    1.324|        0.337|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.835|         -  |      -1.080|         -  |    1.995|    1.080|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        6.792|      SLOW  |        3.354|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.237 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.213|      SLOW  |        2.909|      FAST  |         0.183|
hi_inout<1>                                    |        6.213|      SLOW  |        2.909|      FAST  |         0.183|
hi_inout<2>                                    |        6.077|      SLOW  |        2.773|      FAST  |         0.047|
hi_inout<3>                                    |        6.030|      SLOW  |        2.726|      FAST  |         0.000|
hi_inout<4>                                    |        6.030|      SLOW  |        2.726|      FAST  |         0.000|
hi_inout<5>                                    |        6.081|      SLOW  |        2.777|      FAST  |         0.051|
hi_inout<6>                                    |        6.222|      SLOW  |        2.918|      FAST  |         0.192|
hi_inout<7>                                    |        6.222|      SLOW  |        2.918|      FAST  |         0.192|
hi_inout<8>                                    |        6.217|      SLOW  |        2.913|      FAST  |         0.187|
hi_inout<9>                                    |        6.222|      SLOW  |        2.918|      FAST  |         0.192|
hi_inout<10>                                   |        6.222|      SLOW  |        2.918|      FAST  |         0.192|
hi_inout<11>                                   |        6.267|      SLOW  |        2.963|      FAST  |         0.237|
hi_inout<12>                                   |        6.267|      SLOW  |        2.963|      FAST  |         0.237|
hi_inout<13>                                   |        6.030|      SLOW  |        2.726|      FAST  |         0.000|
hi_inout<14>                                   |        6.030|      SLOW  |        2.726|      FAST  |         0.000|
hi_inout<15>                                   |        6.033|      SLOW  |        2.729|      FAST  |         0.003|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 21260 paths, 0 nets, and 3920 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:  12.928ns
   Minimum output required time after clock:   6.792ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan  9 00:42:35 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 665 MB



