// Seed: 1536341033
module module_0 #(
    parameter id_10 = 32'd39,
    parameter id_11 = 32'd2
) (
    input tri0 id_0,
    output wor id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    output wand id_5
    , id_8,
    output supply1 id_6
);
  tri1 id_9 = 1;
  defparam id_10.id_11 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input logic id_3,
    input tri1 id_4,
    input tri0 id_5
    , id_13,
    input tri id_6,
    output logic id_7,
    output supply0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output wire id_11
);
  initial begin : LABEL_0
    id_13[{1, 1}] <= id_3;
    if (1'h0) id_1 = $display;
    else begin : LABEL_0
      id_7 <= id_5 + 1'b0;
    end
  end
  module_0 modCall_1 (
      id_6,
      id_11,
      id_6,
      id_5,
      id_10,
      id_9,
      id_9
  );
  assign modCall_1.type_15 = 0;
endmodule
