# digital_systems_1
Design of a sequential divider in SystemVerilog
