Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
thread block = 0,8,0
thread block = 0,9,0
thread block = 0,10,0
thread block = 0,11,0
thread block = 0,12,0
thread block = 0,13,0
thread block = 0,14,0
thread block = 0,15,0
thread block = 0,16,0
thread block = 0,17,0
thread block = 0,18,0
thread block = 0,19,0
thread block = 0,20,0
thread block = 0,21,0
thread block = 0,22,0
thread block = 0,23,0
thread block = 0,24,0
thread block = 0,25,0
thread block = 0,26,0
thread block = 0,27,0
thread block = 0,28,0
thread block = 0,29,0
thread block = 0,30,0
thread block = 0,31,0
thread block = 0,32,0
thread block = 0,33,0
thread block = 0,34,0
thread block = 0,35,0
thread block = 0,36,0
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 20809
gpu_sim_insn = 6008832
gpu_ipc =     288.7612
gpu_tot_sim_cycle = 20809
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     288.7612
gpu_tot_issued_cta = 256
gpu_occupancy = 92.1502% 
gpu_tot_occupancy = 92.1502% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0578
partiton_level_parallism_total  =       1.0578
partiton_level_parallism_util =       1.9942
partiton_level_parallism_util_total  =       1.9942
L2_BW  =      40.6200 GB/Sec
L2_BW_total  =      40.6200 GB/Sec
gpu_total_sim_rate=1502208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 384, Reservation_fails = 960
	L1D_cache_core[1]: Access = 3136, Miss = 1470, Miss_rate = 0.469, Pending_hits = 386, Reservation_fails = 1057
	L1D_cache_core[2]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 384, Reservation_fails = 1066
	L1D_cache_core[3]: Access = 3136, Miss = 1470, Miss_rate = 0.469, Pending_hits = 385, Reservation_fails = 983
	L1D_cache_core[4]: Access = 3038, Miss = 1426, Miss_rate = 0.469, Pending_hits = 372, Reservation_fails = 953
	L1D_cache_core[5]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 382, Reservation_fails = 1176
	L1D_cache_core[6]: Access = 3234, Miss = 1518, Miss_rate = 0.469, Pending_hits = 393, Reservation_fails = 1107
	L1D_cache_core[7]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 384, Reservation_fails = 1106
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 11772
	L1D_total_cache_miss_rate = 0.4692
	L1D_total_cache_pending_hits = 3070
	L1D_total_cache_reservation_fails = 8408
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.075
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3070
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4266
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4142
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 4096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9724
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:156604	W0_Idle:20747	W0_Scoreboard:121773	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65536	WS1:65536	WS2:65536	WS3:65536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77792 {8:9724,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 388960 {40:9724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 695 
max_icnt2mem_latency = 101 
maxmrqlatency = 60 
max_icnt2sh_latency = 52 
averagemflatency = 455 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:9093 	809 	491 	379 	449 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8472 	1832 	11708 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	20588 	1424 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15501 	4509 	1301 	595 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	20 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5840      5855      6056      6049     11414     11419     14406     14410      7682      7660         0         0         0         0         0         0 
dram[1]:      5835      5841      6046      6062     11384     11383     14397     14402      7739      7760         0         0         0         0         0         0 
dram[2]:      5412      5836      6068      6075     11375     11387     14428     14409      7846      7796         0         0         0         0         0         0 
dram[3]:      5842      5836      6073      6052     11374     11370     14426     14423      7872      7875         0         0         0         0         0         0 
dram[4]:      5268      5268      6051      6084     11405     11398     14383     14382      7328      7285         0         0         0         0         0         0 
dram[5]:      5268      5268      6083      6090     11410     11408     14374     14378      7416      7343         0         0         0         0         0         0 
dram[6]:      5225      5225      6092      6091     11402     11406     14420     14399      7458      7469         0         0         0         0         0         0 
dram[7]:      5225      5225      6088      6080     11399     11397     14416     14415      7472      7526         0         0         0         0         0         0 
dram[8]:      5288      5288      6077      6573     11397     11396     14529     14527      9972     10017         0         0         0         0         0         0 
dram[9]:      5288      5288      6569      6583     11421     11401     14513     14532     10060     10101         0         0         0         0         0         0 
dram[10]:      5260      5260      6568      6564     11418     11423     14473     14483      7065      7077         0         0         0         0         0         0 
dram[11]:      5260      5260      6579      6061     11395     11413     14489     14476      7101      7193         0         0         0         0         0         0 
dram[12]:      5258      5258      6053      6052     11405     11416     14414     14419      8126      8141         0         0         0         0         0         0 
dram[13]:      5258      5258      6049      6047     11419     11408     14405     14410      8169      8172         0         0         0         0         0         0 
dram[14]:      5170      5170      6074      6072     11416     11414     14523     14515      9761      9810         0         0         0         0         0         0 
dram[15]:      5170      5170      6069      6059     11401     11410     14418     14518      9804      9787         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 11266/160 = 70.412498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:        946       938       929       981       953       947       959       955       726       724    none      none      none      none      none      none  
dram[1]:        949       951       932       984       963       942       955       955       728       729    none      none      none      none      none      none  
dram[2]:        923       981       922       958       966       941       946       959       740       738    none      none      none      none      none      none  
dram[3]:        933       948       921       957       960       937       954       955       737       739    none      none      none      none      none      none  
dram[4]:        922       969       946       955       951       956       943       956       723       730    none      none      none      none      none      none  
dram[5]:        925       972       971       972       951       953       946       952       726       727    none      none      none      none      none      none  
dram[6]:        918       974       953       958       949       952       946       957       721       748    none      none      none      none      none      none  
dram[7]:        923       969       937       932       960       944       949       960       722       748    none      none      none      none      none      none  
dram[8]:        946       947       974       928       934       964       940       936       741       730    none      none      none      none      none      none  
dram[9]:        935       953       979       935       942       964       957       959       728       735    none      none      none      none      none      none  
dram[10]:        963       934       976       932       943       955       974       977       717       727    none      none      none      none      none      none  
dram[11]:        939       934       972       927       944       953       951       954       716       719    none      none      none      none      none      none  
dram[12]:        968       921       952       951       953       948       934       941       745       736    none      none      none      none      none      none  
dram[13]:        969       923       943       956       930       973       936       936       742       736    none      none      none      none      none      none  
dram[14]:        954       924       956       948       959       957       964       935       768       748    none      none      none      none      none      none  
dram[15]:        954       910       949       950       961       936       961       941       764       743    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        674       676       662       653       685       682       664       664       658       663         0         0         0         0         0         0
dram[1]:        669       677       667       668       672       661       665       659       662       654         0         0         0         0         0         0
dram[2]:        672       674       669       671       679       668       685       689       663       661         0         0         0         0         0         0
dram[3]:        673       675       670       661       681       675       676       683       661       668         0         0         0         0         0         0
dram[4]:        673       683       678       679       669       682       684       686       651       683         0         0         0         0         0         0
dram[5]:        686       682       675       676       680       666       683       674       671       658         0         0         0         0         0         0
dram[6]:        673       679       675       681       670       668       666       659       670       652         0         0         0         0         0         0
dram[7]:        695       693       673       662       661       656       690       687       652       659         0         0         0         0         0         0
dram[8]:        674       674       660       666       672       672       668       662       685       684         0         0         0         0         0         0
dram[9]:        673       659       667       668       681       679       664       668       672       669         0         0         0         0         0         0
dram[10]:        668       680       665       660       670       670       667       670       684       681         0         0         0         0         0         0
dram[11]:        684       667       668       676       673       676       663       663       662       652         0         0         0         0         0         0
dram[12]:        659       661       669       658       671       676       664       670       649       674         0         0         0         0         0         0
dram[13]:        672       674       664       672       675       670       662       664       658       691         0         0         0         0         0         0
dram[14]:        677       674       687       685       677       678       665       663       672       656         0         0         0         0         0         0
dram[15]:        675       676       669       665       657       663       672       672       655       652         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120684 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005799
n_activity=17579 dram_eff=0.04005
bk0: 64a 120905i bk1: 64a 120884i bk2: 64a 120867i bk3: 64a 120915i bk4: 64a 120831i bk5: 64a 120847i bk6: 64a 120955i bk7: 64a 120985i bk8: 32a 120425i bk9: 32a 120448i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.182500
Bank_Level_Parallism_Col = 1.180908
Bank_Level_Parallism_Ready = 1.004261
write_to_read_ratio_blp_rw_average = 0.274937
GrpLevelPara = 1.180908 

BW Util details:
bwutil = 0.005799 
total_CMD = 121398 
util_bw = 704 
Wasted_Col = 4896 
Wasted_Row = 0 
Idle = 115798 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4829 
rwq = 0 
CCDLc_limit_alone = 4829 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121398 
n_nop = 120684 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005799 
Either_Row_CoL_Bus_Util = 0.005881 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0551574
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120684 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005799
n_activity=16962 dram_eff=0.0415
bk0: 64a 120979i bk1: 64a 120937i bk2: 64a 120860i bk3: 64a 120906i bk4: 64a 120893i bk5: 64a 120878i bk6: 64a 120945i bk7: 64a 120929i bk8: 32a 120403i bk9: 32a 120400i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.145404
Bank_Level_Parallism_Col = 1.140633
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.291237
GrpLevelPara = 1.140633 

BW Util details:
bwutil = 0.005799 
total_CMD = 121398 
util_bw = 704 
Wasted_Col = 5018 
Wasted_Row = 0 
Idle = 115676 

BW Util Bottlenecks: 
RCDc_limit = 774 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 81 
CCDLc_limit = 4666 
rwq = 0 
CCDLc_limit_alone = 4663 
WTRc_limit_alone = 0 
RTWc_limit_alone = 78 

Commands details: 
total_CMD = 121398 
n_nop = 120684 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005799 
Either_Row_CoL_Bus_Util = 0.005881 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0581064
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120684 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005799
n_activity=17045 dram_eff=0.0413
bk0: 64a 120998i bk1: 64a 120833i bk2: 64a 120923i bk3: 64a 120874i bk4: 64a 120830i bk5: 64a 120864i bk6: 64a 120769i bk7: 64a 120748i bk8: 32a 120486i bk9: 32a 120508i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.194386
Bank_Level_Parallism_Col = 1.194100
Bank_Level_Parallism_Ready = 1.009943
write_to_read_ratio_blp_rw_average = 0.229447
GrpLevelPara = 1.192704 

BW Util details:
bwutil = 0.005799 
total_CMD = 121398 
util_bw = 704 
Wasted_Col = 5032 
Wasted_Row = 0 
Idle = 115662 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 161 
WTRc_limit = 328 
RTWc_limit = 395 
CCDLc_limit = 4471 
rwq = 0 
CCDLc_limit_alone = 4424 
WTRc_limit_alone = 308 
RTWc_limit_alone = 368 

Commands details: 
total_CMD = 121398 
n_nop = 120684 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005799 
Either_Row_CoL_Bus_Util = 0.005881 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.080545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.080545
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120684 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005799
n_activity=16952 dram_eff=0.04153
bk0: 64a 120949i bk1: 64a 120669i bk2: 64a 120850i bk3: 64a 120849i bk4: 64a 120862i bk5: 64a 120949i bk6: 64a 120840i bk7: 64a 120889i bk8: 32a 120419i bk9: 32a 120311i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.220674
Bank_Level_Parallism_Col = 1.215011
Bank_Level_Parallism_Ready = 1.001420
write_to_read_ratio_blp_rw_average = 0.250703
GrpLevelPara = 1.198485 

BW Util details:
bwutil = 0.005799 
total_CMD = 121398 
util_bw = 704 
Wasted_Col = 5110 
Wasted_Row = 0 
Idle = 115584 

BW Util Bottlenecks: 
RCDc_limit = 783 
RCDWRc_limit = 164 
WTRc_limit = 229 
RTWc_limit = 348 
CCDLc_limit = 4943 
rwq = 0 
CCDLc_limit_alone = 4835 
WTRc_limit_alone = 135 
RTWc_limit_alone = 334 

Commands details: 
total_CMD = 121398 
n_nop = 120684 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005799 
Either_Row_CoL_Bus_Util = 0.005881 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0681807
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120684 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005799
n_activity=17784 dram_eff=0.03959
bk0: 64a 121004i bk1: 64a 120770i bk2: 64a 120904i bk3: 64a 120902i bk4: 64a 120930i bk5: 64a 120954i bk6: 64a 120862i bk7: 64a 120874i bk8: 32a 120545i bk9: 32a 120308i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.121427
Bank_Level_Parallism_Col = 1.112070
Bank_Level_Parallism_Ready = 1.001420
write_to_read_ratio_blp_rw_average = 0.264009
GrpLevelPara = 1.112070 

BW Util details:
bwutil = 0.005799 
total_CMD = 121398 
util_bw = 704 
Wasted_Col = 5209 
Wasted_Row = 0 
Idle = 115485 

BW Util Bottlenecks: 
RCDc_limit = 780 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 174 
CCDLc_limit = 4640 
rwq = 0 
CCDLc_limit_alone = 4640 
WTRc_limit_alone = 0 
RTWc_limit_alone = 174 

Commands details: 
total_CMD = 121398 
n_nop = 120684 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005799 
Either_Row_CoL_Bus_Util = 0.005881 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0471013
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120684 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005799
n_activity=18151 dram_eff=0.03879
bk0: 64a 120798i bk1: 64a 120813i bk2: 64a 120859i bk3: 64a 120863i bk4: 64a 120885i bk5: 64a 120967i bk6: 64a 120803i bk7: 64a 120838i bk8: 32a 120482i bk9: 32a 120375i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.167222
Bank_Level_Parallism_Col = 1.158211
Bank_Level_Parallism_Ready = 1.001420
write_to_read_ratio_blp_rw_average = 0.280847
GrpLevelPara = 1.158211 

BW Util details:
bwutil = 0.005799 
total_CMD = 121398 
util_bw = 704 
Wasted_Col = 5294 
Wasted_Row = 0 
Idle = 115400 

BW Util Bottlenecks: 
RCDc_limit = 783 
RCDWRc_limit = 166 
WTRc_limit = 79 
RTWc_limit = 82 
CCDLc_limit = 5004 
rwq = 0 
CCDLc_limit_alone = 5004 
WTRc_limit_alone = 79 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 121398 
n_nop = 120684 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005799 
Either_Row_CoL_Bus_Util = 0.005881 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0537735
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120684 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005799
n_activity=18074 dram_eff=0.03895
bk0: 64a 120981i bk1: 64a 120681i bk2: 64a 120913i bk3: 64a 120977i bk4: 64a 120928i bk5: 64a 121001i bk6: 64a 120838i bk7: 64a 120822i bk8: 32a 120451i bk9: 32a 120280i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.155360
Bank_Level_Parallism_Col = 1.144797
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.249703
GrpLevelPara = 1.139705 

BW Util details:
bwutil = 0.005799 
total_CMD = 121398 
util_bw = 704 
Wasted_Col = 5192 
Wasted_Row = 0 
Idle = 115502 

BW Util Bottlenecks: 
RCDc_limit = 784 
RCDWRc_limit = 161 
WTRc_limit = 114 
RTWc_limit = 91 
CCDLc_limit = 4822 
rwq = 0 
CCDLc_limit_alone = 4767 
WTRc_limit_alone = 73 
RTWc_limit_alone = 77 

Commands details: 
total_CMD = 121398 
n_nop = 120684 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005799 
Either_Row_CoL_Bus_Util = 0.005881 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0579664
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120684 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005799
n_activity=17849 dram_eff=0.03944
bk0: 64a 120873i bk1: 64a 120754i bk2: 64a 120921i bk3: 64a 120921i bk4: 64a 120945i bk5: 64a 120901i bk6: 64a 120804i bk7: 64a 120885i bk8: 32a 120249i bk9: 32a 120337i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.186883
Bank_Level_Parallism_Col = 1.174845
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.287808
GrpLevelPara = 1.173338 

BW Util details:
bwutil = 0.005799 
total_CMD = 121398 
util_bw = 704 
Wasted_Col = 5273 
Wasted_Row = 0 
Idle = 115421 

BW Util Bottlenecks: 
RCDc_limit = 781 
RCDWRc_limit = 166 
WTRc_limit = 108 
RTWc_limit = 207 
CCDLc_limit = 4907 
rwq = 0 
CCDLc_limit_alone = 4907 
WTRc_limit_alone = 108 
RTWc_limit_alone = 207 

Commands details: 
total_CMD = 121398 
n_nop = 120684 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005799 
Either_Row_CoL_Bus_Util = 0.005881 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0556352
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120689 n_act=10 n_pre=0 n_ref_event=0 n_req=699 n_rd=571 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005758
n_activity=17336 dram_eff=0.04032
bk0: 60a 120968i bk1: 60a 120869i bk2: 64a 120901i bk3: 64a 120897i bk4: 64a 120882i bk5: 64a 120845i bk6: 64a 121023i bk7: 64a 120934i bk8: 35a 120272i bk9: 32a 120201i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985694
Row_Buffer_Locality_read = 0.985990
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.166497
Bank_Level_Parallism_Col = 1.154485
Bank_Level_Parallism_Ready = 1.011445
write_to_read_ratio_blp_rw_average = 0.273105
GrpLevelPara = 1.154485 

BW Util details:
bwutil = 0.005758 
total_CMD = 121398 
util_bw = 699 
Wasted_Col = 5205 
Wasted_Row = 0 
Idle = 115494 

BW Util Bottlenecks: 
RCDc_limit = 783 
RCDWRc_limit = 166 
WTRc_limit = 133 
RTWc_limit = 210 
CCDLc_limit = 4723 
rwq = 0 
CCDLc_limit_alone = 4680 
WTRc_limit_alone = 104 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 121398 
n_nop = 120689 
Read = 571 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 699 
total_req = 699 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 699 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005758 
Either_Row_CoL_Bus_Util = 0.005840 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0594079
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120692 n_act=10 n_pre=0 n_ref_event=0 n_req=696 n_rd=568 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005733
n_activity=16930 dram_eff=0.04111
bk0: 60a 120929i bk1: 60a 120793i bk2: 64a 120929i bk3: 64a 120928i bk4: 64a 120853i bk5: 64a 120807i bk6: 64a 120947i bk7: 64a 120883i bk8: 32a 120342i bk9: 32a 120101i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985632
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.159036
Bank_Level_Parallism_Col = 1.154008
Bank_Level_Parallism_Ready = 1.008621
write_to_read_ratio_blp_rw_average = 0.253279
GrpLevelPara = 1.154008 

BW Util details:
bwutil = 0.005733 
total_CMD = 121398 
util_bw = 696 
Wasted_Col = 5485 
Wasted_Row = 0 
Idle = 115217 

BW Util Bottlenecks: 
RCDc_limit = 781 
RCDWRc_limit = 166 
WTRc_limit = 270 
RTWc_limit = 143 
CCDLc_limit = 4965 
rwq = 0 
CCDLc_limit_alone = 4923 
WTRc_limit_alone = 242 
RTWc_limit_alone = 129 

Commands details: 
total_CMD = 121398 
n_nop = 120692 
Read = 568 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 696 
total_req = 696 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 696 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005733 
Either_Row_CoL_Bus_Util = 0.005816 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.088898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0888977
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120660 n_act=10 n_pre=0 n_ref_event=0 n_req=728 n_rd=568 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.005997
n_activity=17046 dram_eff=0.04271
bk0: 60a 120758i bk1: 60a 120732i bk2: 64a 120913i bk3: 64a 120924i bk4: 64a 120934i bk5: 64a 120832i bk6: 64a 120909i bk7: 64a 120955i bk8: 32a 119763i bk9: 32a 119780i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986264
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.297092
Bank_Level_Parallism_Col = 1.291159
Bank_Level_Parallism_Ready = 1.006868
write_to_read_ratio_blp_rw_average = 0.346987
GrpLevelPara = 1.276767 

BW Util details:
bwutil = 0.005997 
total_CMD = 121398 
util_bw = 728 
Wasted_Col = 5600 
Wasted_Row = 0 
Idle = 115070 

BW Util Bottlenecks: 
RCDc_limit = 782 
RCDWRc_limit = 161 
WTRc_limit = 84 
RTWc_limit = 870 
CCDLc_limit = 5470 
rwq = 0 
CCDLc_limit_alone = 5330 
WTRc_limit_alone = 23 
RTWc_limit_alone = 791 

Commands details: 
total_CMD = 121398 
n_nop = 120660 
Read = 568 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 728 
total_req = 728 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 728 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005997 
Either_Row_CoL_Bus_Util = 0.006079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.111394
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120659 n_act=10 n_pre=0 n_ref_event=0 n_req=729 n_rd=569 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.006005
n_activity=18578 dram_eff=0.03924
bk0: 61a 120911i bk1: 60a 120820i bk2: 64a 120873i bk3: 64a 120905i bk4: 64a 120857i bk5: 64a 120886i bk6: 64a 120940i bk7: 64a 120914i bk8: 32a 120183i bk9: 32a 120391i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986283
Row_Buffer_Locality_read = 0.985940
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.120517
Bank_Level_Parallism_Col = 1.115704
Bank_Level_Parallism_Ready = 1.001372
write_to_read_ratio_blp_rw_average = 0.311682
GrpLevelPara = 1.115704 

BW Util details:
bwutil = 0.006005 
total_CMD = 121398 
util_bw = 729 
Wasted_Col = 5544 
Wasted_Row = 0 
Idle = 115125 

BW Util Bottlenecks: 
RCDc_limit = 778 
RCDWRc_limit = 166 
WTRc_limit = 24 
RTWc_limit = 104 
CCDLc_limit = 5060 
rwq = 0 
CCDLc_limit_alone = 5060 
WTRc_limit_alone = 24 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 121398 
n_nop = 120659 
Read = 569 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 729 
total_req = 729 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 729 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.006005 
Either_Row_CoL_Bus_Util = 0.006087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0532958
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120676 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005865
n_activity=17129 dram_eff=0.04157
bk0: 64a 120978i bk1: 64a 120865i bk2: 64a 120845i bk3: 64a 120852i bk4: 64a 120944i bk5: 64a 120944i bk6: 64a 120862i bk7: 64a 120853i bk8: 36a 120327i bk9: 36a 120342i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.200489
Bank_Level_Parallism_Col = 1.190884
Bank_Level_Parallism_Ready = 1.002809
write_to_read_ratio_blp_rw_average = 0.257946
GrpLevelPara = 1.190709 

BW Util details:
bwutil = 0.005865 
total_CMD = 121398 
util_bw = 712 
Wasted_Col = 5019 
Wasted_Row = 0 
Idle = 115667 

BW Util Bottlenecks: 
RCDc_limit = 780 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5030 
rwq = 0 
CCDLc_limit_alone = 5030 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121398 
n_nop = 120676 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005865 
Either_Row_CoL_Bus_Util = 0.005947 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0607506
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120676 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005865
n_activity=16500 dram_eff=0.04315
bk0: 64a 120946i bk1: 64a 120883i bk2: 64a 120852i bk3: 64a 120922i bk4: 64a 120925i bk5: 64a 120893i bk6: 64a 120837i bk7: 64a 120841i bk8: 36a 120363i bk9: 36a 120337i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.179097
Bank_Level_Parallism_Col = 1.168435
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.276789
GrpLevelPara = 1.165526 

BW Util details:
bwutil = 0.005865 
total_CMD = 121398 
util_bw = 712 
Wasted_Col = 5134 
Wasted_Row = 0 
Idle = 115552 

BW Util Bottlenecks: 
RCDc_limit = 771 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5057 
rwq = 0 
CCDLc_limit_alone = 5057 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121398 
n_nop = 120676 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005865 
Either_Row_CoL_Bus_Util = 0.005947 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0661708
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120708 n_act=10 n_pre=0 n_ref_event=0 n_req=680 n_rd=584 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.005601
n_activity=16513 dram_eff=0.04118
bk0: 64a 120931i bk1: 64a 120880i bk2: 64a 120825i bk3: 64a 120927i bk4: 64a 120885i bk5: 64a 120954i bk6: 64a 120811i bk7: 64a 120900i bk8: 36a 120299i bk9: 36a 120555i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.208996
Bank_Level_Parallism_Col = 1.196855
Bank_Level_Parallism_Ready = 1.004412
write_to_read_ratio_blp_rw_average = 0.203905
GrpLevelPara = 1.196855 

BW Util details:
bwutil = 0.005601 
total_CMD = 121398 
util_bw = 680 
Wasted_Col = 4856 
Wasted_Row = 0 
Idle = 115862 

BW Util Bottlenecks: 
RCDc_limit = 779 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 272 
CCDLc_limit = 4634 
rwq = 0 
CCDLc_limit_alone = 4634 
WTRc_limit_alone = 0 
RTWc_limit_alone = 272 

Commands details: 
total_CMD = 121398 
n_nop = 120708 
Read = 584 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 680 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005601 
Either_Row_CoL_Bus_Util = 0.005684 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0621262
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=121398 n_nop=120710 n_act=10 n_pre=0 n_ref_event=0 n_req=678 n_rd=582 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.005585
n_activity=17168 dram_eff=0.03949
bk0: 62a 120938i bk1: 64a 120909i bk2: 64a 120833i bk3: 64a 120852i bk4: 64a 120890i bk5: 64a 120899i bk6: 64a 120904i bk7: 64a 120804i bk8: 36a 120482i bk9: 36a 120536i bk10: 0a 121398i bk11: 0a 121398i bk12: 0a 121398i bk13: 0a 121398i bk14: 0a 121398i bk15: 0a 121398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985251
Row_Buffer_Locality_read = 0.986254
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.176753
Bank_Level_Parallism_Col = 1.171240
Bank_Level_Parallism_Ready = 1.007375
write_to_read_ratio_blp_rw_average = 0.193158
GrpLevelPara = 1.166251 

BW Util details:
bwutil = 0.005585 
total_CMD = 121398 
util_bw = 678 
Wasted_Col = 4940 
Wasted_Row = 0 
Idle = 115780 

BW Util Bottlenecks: 
RCDc_limit = 760 
RCDWRc_limit = 161 
WTRc_limit = 40 
RTWc_limit = 87 
CCDLc_limit = 4776 
rwq = 0 
CCDLc_limit_alone = 4776 
WTRc_limit_alone = 40 
RTWc_limit_alone = 87 

Commands details: 
total_CMD = 121398 
n_nop = 120710 
Read = 582 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 678 
total_req = 678 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 678 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.005585 
Either_Row_CoL_Bus_Util = 0.005667 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.037793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 681, Miss = 352, Miss_rate = 0.517, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[1]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[2]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[3]: Access = 697, Miss = 352, Miss_rate = 0.505, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 686, Miss = 352, Miss_rate = 0.513, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[5]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[6]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[7]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[8]: Access = 692, Miss = 352, Miss_rate = 0.509, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 682, Miss = 352, Miss_rate = 0.516, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[10]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[11]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[12]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[13]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 691, Miss = 352, Miss_rate = 0.509, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[16]: Access = 681, Miss = 348, Miss_rate = 0.511, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 351, Miss_rate = 0.517, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[18]: Access = 683, Miss = 348, Miss_rate = 0.510, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[19]: Access = 673, Miss = 348, Miss_rate = 0.517, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[20]: Access = 702, Miss = 364, Miss_rate = 0.519, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[21]: Access = 695, Miss = 364, Miss_rate = 0.524, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[22]: Access = 700, Miss = 365, Miss_rate = 0.521, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[23]: Access = 692, Miss = 364, Miss_rate = 0.526, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[24]: Access = 692, Miss = 356, Miss_rate = 0.514, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[25]: Access = 701, Miss = 356, Miss_rate = 0.508, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[26]: Access = 690, Miss = 356, Miss_rate = 0.516, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[27]: Access = 701, Miss = 356, Miss_rate = 0.508, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 676, Miss = 340, Miss_rate = 0.503, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[29]: Access = 682, Miss = 340, Miss_rate = 0.499, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[30]: Access = 669, Miss = 338, Miss_rate = 0.505, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[31]: Access = 680, Miss = 340, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 22012
L2_total_cache_misses = 11266
L2_total_cache_miss_rate = 0.5118
L2_total_cache_pending_hits = 486
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 486
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9724
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=22012
icnt_total_pkts_simt_to_mem=22012
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22012
Req_Network_cycles = 20809
Req_Network_injected_packets_per_cycle =       1.0578 
Req_Network_conflicts_per_cycle =       0.0352
Req_Network_conflicts_per_cycle_util =       0.0664
Req_Bank_Level_Parallism =       1.9942
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0199
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0331

Reply_Network_injected_packets_num = 22012
Reply_Network_cycles = 20809
Reply_Network_injected_packets_per_cycle =        1.0578
Reply_Network_conflicts_per_cycle =        1.0463
Reply_Network_conflicts_per_cycle_util =       1.9762
Reply_Bank_Level_Parallism =       1.9980
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0643
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1322
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1502208 (inst/sec)
gpgpu_simulation_rate = 5202 (cycle/sec)
gpgpu_silicon_slowdown = 230680x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
thread block = 0,8,0
thread block = 0,9,0
thread block = 0,10,0
thread block = 0,11,0
thread block = 0,12,0
thread block = 0,13,0
thread block = 0,14,0
thread block = 0,15,0
thread block = 0,16,0
thread block = 0,17,0
thread block = 0,18,0
thread block = 0,19,0
thread block = 0,20,0
thread block = 0,21,0
thread block = 0,22,0
thread block = 0,23,0
thread block = 0,24,0
thread block = 0,25,0
thread block = 0,26,0
thread block = 0,27,0
thread block = 0,28,0
thread block = 0,29,0
thread block = 0,30,0
thread block = 0,31,0
thread block = 0,32,0
thread block = 0,33,0
thread block = 0,34,0
thread block = 0,35,0
thread block = 0,36,0
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 37664
gpu_sim_insn = 2818400
gpu_ipc =      74.8301
gpu_tot_sim_cycle = 58473
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     150.9625
gpu_tot_issued_cta = 512
gpu_occupancy = 92.7408% 
gpu_tot_occupancy = 92.5424% 
max_total_param_size = 0
gpu_stall_dramfull = 196
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0395
partiton_level_parallism_total  =       1.0460
partiton_level_parallism_util =       1.7898
partiton_level_parallism_util_total  =       1.8583
L2_BW  =      39.9161 GB/Sec
L2_BW_total  =      40.1666 GB/Sec
gpu_total_sim_rate=882723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12001, Miss = 3885, Miss_rate = 0.324, Pending_hits = 1076, Reservation_fails = 3457
	L1D_cache_core[1]: Access = 11444, Miss = 3733, Miss_rate = 0.326, Pending_hits = 1037, Reservation_fails = 3339
	L1D_cache_core[2]: Access = 11444, Miss = 3729, Miss_rate = 0.326, Pending_hits = 1044, Reservation_fails = 3316
	L1D_cache_core[3]: Access = 11444, Miss = 3724, Miss_rate = 0.325, Pending_hits = 1046, Reservation_fails = 3424
	L1D_cache_core[4]: Access = 11882, Miss = 3832, Miss_rate = 0.323, Pending_hits = 1022, Reservation_fails = 2742
	L1D_cache_core[5]: Access = 11712, Miss = 3805, Miss_rate = 0.325, Pending_hits = 1040, Reservation_fails = 3437
	L1D_cache_core[6]: Access = 11810, Miss = 3845, Miss_rate = 0.326, Pending_hits = 1030, Reservation_fails = 3343
	L1D_cache_core[7]: Access = 11980, Miss = 3884, Miss_rate = 0.324, Pending_hits = 1054, Reservation_fails = 3562
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 30437
	L1D_total_cache_miss_rate = 0.3248
	L1D_total_cache_pending_hits = 8349
	L1D_total_cache_reservation_fails = 26620
	L1D_cache_data_port_util = 0.143
	L1D_cache_fill_port_util = 0.074
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8349
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22216
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4404
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1006, 983, 983, 983, 983, 983, 983, 983, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 898, 898, 898, 898, 898, 898, 898, 898, 855, 855, 855, 855, 855, 855, 855, 855, 898, 898, 898, 898, 898, 898, 898, 898, 855, 855, 855, 855, 855, 855, 855, 855, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 16197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28389
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2031
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14166
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:967489	W0_Idle:31287	W0_Scoreboard:235093	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87575	WS1:87552	WS2:87552	WS3:87552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 227112 {8:28389,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1135560 {40:28389,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 1016 
max_icnt2mem_latency = 328 
maxmrqlatency = 60 
max_icnt2sh_latency = 52 
averagemflatency = 380 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:17126 	1170 	547 	456 	573 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34792 	5819 	20552 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	54047 	6241 	871 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	49847 	7654 	2514 	1004 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	62 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     21139     21089      6056      6049     11414     11419     14406     14410      7682      7660      5288      5287     11520     11580     19209     19232 
dram[1]:     21123     21148      6046      6062     11384     11383     14397     14402      7739      7760      5305      5259     11461     11516     19174     19202 
dram[2]:     21479     21072      6068      6075     11375     11387     14428     14409      7846      7796      5316      5309     11493     11489     20907     20161 
dram[3]:     21072     21056     26568      6052     11374     11370     14426     14423      7872      7875      5336      5267     11445     11504     19228     19227 
dram[4]:     21215     21213      6051      6084     11405     11398     14383     14382      7328      7285      5264      5273     11669     11550     19630     19657 
dram[5]:     21208     21230      6083      6090     11410     11408     14374     14378      7416      7343      5268      5300     11673     11683     19599     19632 
dram[6]:     21628     21641      6092      6091     11402     11406     14420     14399      7458      7469      5257      5280     11616     11666     19185     19178 
dram[7]:     21261     21624      6088      6080     11399     11397     14416     14415      7472      7526      5259      5254     11653     11641     19224     19199 
dram[8]:     21063     21012     26404     25954     11397     11396     14529     14527      9972     10017      5271      5274     11519     11516     19277     19271 
dram[9]:     20998     21016     25922     25902     11421     11401     14513     14532     10060     10101      5305      5306     11422     11394     19254     19273 
dram[10]:     21207     21211     25922     25922     11418     11423     14473     14483      7065      7077      5294      5290     11404     11401     19264     19333 
dram[11]:     21039     21202     25926     26440     11395     11413     14489     14476      7101      7193      5286      5273     11372     11368     19252     19266 
dram[12]:     21662     21052     26559     26587     11405     11416     14414     14419      8126      8141      5280      5356     11515     11446     17830     17853 
dram[13]:     20762     20793     26558     26567     11419     11408     14405     14410      8169      8172      5316      5366     11606     11575     17826     17832 
dram[14]:     21108     21104     26543     26537     11416     11414     14523     14515      9761      9810      5280      5279     11605     11612     19245     19241 
dram[15]:     21127     21114     26457     26542     11401     11410     14418     14518      9804      9787      5324      5379     11582     11587     19932     19261 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 111.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 108.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 19978/305 = 65.501640
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:       1192      1193      1466      1553      1502      1482      1503      1500       923       906       933       991       959       928       939       936
dram[1]:       1207      1196      1463      1552      1511      1479      1504      1503       923       916       936       993       959       930       936       939
dram[2]:       1178      1224      1451      1520      1523      1474      1491      1507       928       920       935       990       976       923       946       949
dram[3]:       1190      1193      1426      1514      1515      1472      1501      1500       927       925       944       986       978       923       953       927
dram[4]:       1187      1207      1483      1504      1496      1505      1486      1505       906       928       956       980       939       948       959       920
dram[5]:       1187      1211      1527      1527      1501      1495      1495      1499       909       920       965       956       941       931       957       924
dram[6]:       1192      1209      1498      1503      1494      1502      1497      1508       901       937       955       973       939       939       975       921
dram[7]:       1194      1208      1477      1469      1508      1490      1498      1509       903       939       965       954       953       932       964       914
dram[8]:       1189      1192      1506      1433      1464      1514      1480      1476       932       912      1007       940       920       971       949       933
dram[9]:       1182      1204      1512      1437      1477      1513      1507      1504       907       932      1015       935       924       974       933       956
dram[10]:       1197      1176      1506      1438      1478      1501      1526      1529       876       896       976       939       927       960       950       930
dram[11]:       1182      1183      1506      1433      1480      1502      1500      1506       875       883       968       938       920       969       931       952
dram[12]:       1212      1192      1476      1468      1503      1498      1473      1483       954       931       971       955       950       956       920       960
dram[13]:       1209      1190      1459      1479      1474      1535      1474      1480       943       928       968       984       937       945       923       967
dram[14]:       1198      1195      1480      1467      1512      1511      1503      1471       991       971       959       960       938       951       920       966
dram[15]:       1236      1247      1473      1470      1516      1479      1506      1480      1127       991       989       997       938       950       920       967
maximum mf latency per bank:
dram[0]:        719       732       662       653       685       682       664       664       720       716       751       763       756       757       732       737
dram[1]:        731       721       667       668       672       661       665       659       765       737       765       775       734       750       718       720
dram[2]:        727       731       669       671       679       668       685       689       736       770       756       753       744       741       713       738
dram[3]:        731       727       683       661       681       675       676       683       739       717       752       748       759       761       718       713
dram[4]:        733       715       678       679       669       682       684       686       715       709       767       763       756       742       709       749
dram[5]:        712       710       675       676       680       666       683       674       726       708       759       758       753       749       719       740
dram[6]:        713       715       675       681       670       668       666       659       715       742       759       741       717       757       744       715
dram[7]:        718       711       673       662       661       656       690       687       712       716       774       743       723       722       700       703
dram[8]:        732       729       672       686       672       672       668       662       717       719       749       750       731       728       739       716
dram[9]:        730       729       679       670       681       679       664       668       695       735       763       744       719       725       745       742
dram[10]:        729       725       676       676       670       670       667       670       707       681       765       764       723       714       718       715
dram[11]:        726       730       677       679       673       676       663       663       692       710       763       769       719       715       730       739
dram[12]:        732       733       678       684       671       676       664       670       738       736       749       748       712       738       737       731
dram[13]:        716       730       674       674       675       670       662       664       718       720       737       742       716       731       730       731
dram[14]:        724       718       687       685       677       678       665       663       768       717       751       757       736       752       737       735
dram[15]:        735       731       677       665       657       663       672       672      1016       999       920       913       720       720       741       716
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339868 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003658
n_activity=37425 dram_eff=0.03335
bk0: 128a 340117i bk1: 128a 340147i bk2: 64a 340605i bk3: 64a 340653i bk4: 64a 340569i bk5: 64a 340585i bk6: 64a 340693i bk7: 64a 340723i bk8: 48a 340106i bk9: 48a 340099i bk10: 64a 340703i bk11: 64a 340876i bk12: 64a 340786i bk13: 64a 340854i bk14: 64a 340676i bk15: 64a 340748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.150444
Bank_Level_Parallism_Col = 1.141090
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.171403
GrpLevelPara = 1.141090 

BW Util details:
bwutil = 0.003658 
total_CMD = 341136 
util_bw = 1248 
Wasted_Col = 7737 
Wasted_Row = 128 
Idle = 332023 

BW Util Bottlenecks: 
RCDc_limit = 1541 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7090 
rwq = 0 
CCDLc_limit_alone = 7090 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341136 
n_nop = 339868 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000059 
CoL_Bus_Util = 0.003658 
Either_Row_CoL_Bus_Util = 0.003717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0257581
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339868 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003658
n_activity=36532 dram_eff=0.03416
bk0: 128a 340253i bk1: 128a 340175i bk2: 64a 340598i bk3: 64a 340644i bk4: 64a 340631i bk5: 64a 340616i bk6: 64a 340683i bk7: 64a 340667i bk8: 48a 340075i bk9: 48a 340093i bk10: 64a 340787i bk11: 64a 340804i bk12: 64a 340854i bk13: 64a 340861i bk14: 64a 340634i bk15: 64a 340760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.110883
Bank_Level_Parallism_Col = 1.104517
Bank_Level_Parallism_Ready = 1.000801
write_to_read_ratio_blp_rw_average = 0.182987
GrpLevelPara = 1.104517 

BW Util details:
bwutil = 0.003658 
total_CMD = 341136 
util_bw = 1248 
Wasted_Col = 7864 
Wasted_Row = 150 
Idle = 331874 

BW Util Bottlenecks: 
RCDc_limit = 1553 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 81 
CCDLc_limit = 6831 
rwq = 0 
CCDLc_limit_alone = 6828 
WTRc_limit_alone = 0 
RTWc_limit_alone = 78 

Commands details: 
total_CMD = 341136 
n_nop = 339868 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000059 
CoL_Bus_Util = 0.003658 
Either_Row_CoL_Bus_Util = 0.003717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.026784
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339868 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003658
n_activity=36474 dram_eff=0.03422
bk0: 128a 340173i bk1: 128a 340078i bk2: 64a 340661i bk3: 64a 340612i bk4: 64a 340568i bk5: 64a 340602i bk6: 64a 340507i bk7: 64a 340486i bk8: 48a 340149i bk9: 48a 340154i bk10: 64a 340737i bk11: 64a 340760i bk12: 64a 340793i bk13: 64a 340769i bk14: 64a 340758i bk15: 64a 340688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.169127
Bank_Level_Parallism_Col = 1.159143
Bank_Level_Parallism_Ready = 1.005609
write_to_read_ratio_blp_rw_average = 0.142308
GrpLevelPara = 1.158276 

BW Util details:
bwutil = 0.003658 
total_CMD = 341136 
util_bw = 1248 
Wasted_Col = 8001 
Wasted_Row = 99 
Idle = 331788 

BW Util Bottlenecks: 
RCDc_limit = 1550 
RCDWRc_limit = 161 
WTRc_limit = 328 
RTWc_limit = 395 
CCDLc_limit = 6964 
rwq = 0 
CCDLc_limit_alone = 6917 
WTRc_limit_alone = 308 
RTWc_limit_alone = 368 

Commands details: 
total_CMD = 341136 
n_nop = 339868 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000059 
CoL_Bus_Util = 0.003658 
Either_Row_CoL_Bus_Util = 0.003717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0349216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339864 n_act=19 n_pre=3 n_ref_event=0 n_req=1251 n_rd=1123 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003667
n_activity=36690 dram_eff=0.0341
bk0: 128a 340257i bk1: 128a 339891i bk2: 67a 340362i bk3: 64a 340587i bk4: 64a 340600i bk5: 64a 340687i bk6: 64a 340578i bk7: 64a 340627i bk8: 48a 340083i bk9: 48a 339970i bk10: 64a 340790i bk11: 64a 340838i bk12: 64a 340831i bk13: 64a 340781i bk14: 64a 340669i bk15: 64a 340683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984812
Row_Buffer_Locality_read = 0.984862
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.163755
Bank_Level_Parallism_Col = 1.150617
Bank_Level_Parallism_Ready = 1.000799
write_to_read_ratio_blp_rw_average = 0.154797
GrpLevelPara = 1.140412 

BW Util details:
bwutil = 0.003667 
total_CMD = 341136 
util_bw = 1251 
Wasted_Col = 8169 
Wasted_Row = 198 
Idle = 331518 

BW Util Bottlenecks: 
RCDc_limit = 1666 
RCDWRc_limit = 164 
WTRc_limit = 229 
RTWc_limit = 348 
CCDLc_limit = 7249 
rwq = 0 
CCDLc_limit_alone = 7141 
WTRc_limit_alone = 135 
RTWc_limit_alone = 334 

Commands details: 
total_CMD = 341136 
n_nop = 339864 
Read = 1123 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1251 
total_req = 1251 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1251 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.003667 
Either_Row_CoL_Bus_Util = 0.003729 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000786 
queue_avg = 0.033377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0333767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339868 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003658
n_activity=37228 dram_eff=0.03352
bk0: 128a 340197i bk1: 128a 339989i bk2: 64a 340642i bk3: 64a 340640i bk4: 64a 340668i bk5: 64a 340692i bk6: 64a 340600i bk7: 64a 340612i bk8: 48a 340206i bk9: 48a 339986i bk10: 64a 340804i bk11: 64a 340767i bk12: 64a 340706i bk13: 64a 340674i bk14: 64a 340776i bk15: 64a 340753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.122616
Bank_Level_Parallism_Col = 1.105492
Bank_Level_Parallism_Ready = 1.000801
write_to_read_ratio_blp_rw_average = 0.165341
GrpLevelPara = 1.105492 

BW Util details:
bwutil = 0.003658 
total_CMD = 341136 
util_bw = 1248 
Wasted_Col = 8195 
Wasted_Row = 99 
Idle = 331594 

BW Util Bottlenecks: 
RCDc_limit = 1555 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 174 
CCDLc_limit = 7123 
rwq = 0 
CCDLc_limit_alone = 7123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 174 

Commands details: 
total_CMD = 341136 
n_nop = 339868 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000059 
CoL_Bus_Util = 0.003658 
Either_Row_CoL_Bus_Util = 0.003717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0244126
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339868 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003658
n_activity=37173 dram_eff=0.03357
bk0: 128a 340010i bk1: 128a 340000i bk2: 64a 340597i bk3: 64a 340601i bk4: 64a 340623i bk5: 64a 340705i bk6: 64a 340541i bk7: 64a 340576i bk8: 48a 340137i bk9: 48a 340006i bk10: 64a 340725i bk11: 64a 340840i bk12: 64a 340715i bk13: 64a 340742i bk14: 64a 340771i bk15: 64a 340823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.145056
Bank_Level_Parallism_Col = 1.131887
Bank_Level_Parallism_Ready = 1.000801
write_to_read_ratio_blp_rw_average = 0.177271
GrpLevelPara = 1.131887 

BW Util details:
bwutil = 0.003658 
total_CMD = 341136 
util_bw = 1248 
Wasted_Col = 8256 
Wasted_Row = 113 
Idle = 331519 

BW Util Bottlenecks: 
RCDc_limit = 1562 
RCDWRc_limit = 166 
WTRc_limit = 79 
RTWc_limit = 82 
CCDLc_limit = 7425 
rwq = 0 
CCDLc_limit_alone = 7425 
WTRc_limit_alone = 79 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 341136 
n_nop = 339868 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000059 
CoL_Bus_Util = 0.003658 
Either_Row_CoL_Bus_Util = 0.003717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0243774
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339868 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003658
n_activity=37701 dram_eff=0.0331
bk0: 128a 340275i bk1: 128a 339901i bk2: 64a 340651i bk3: 64a 340715i bk4: 64a 340666i bk5: 64a 340739i bk6: 64a 340576i bk7: 64a 340560i bk8: 48a 340129i bk9: 48a 339968i bk10: 64a 340824i bk11: 64a 340836i bk12: 64a 340716i bk13: 64a 340684i bk14: 64a 340867i bk15: 64a 340727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.145732
Bank_Level_Parallism_Col = 1.129530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.161064
GrpLevelPara = 1.126245 

BW Util details:
bwutil = 0.003658 
total_CMD = 341136 
util_bw = 1248 
Wasted_Col = 7896 
Wasted_Row = 99 
Idle = 331893 

BW Util Bottlenecks: 
RCDc_limit = 1561 
RCDWRc_limit = 161 
WTRc_limit = 114 
RTWc_limit = 91 
CCDLc_limit = 7012 
rwq = 0 
CCDLc_limit_alone = 6957 
WTRc_limit_alone = 73 
RTWc_limit_alone = 77 

Commands details: 
total_CMD = 341136 
n_nop = 339868 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000059 
CoL_Bus_Util = 0.003658 
Either_Row_CoL_Bus_Util = 0.003717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0267313
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339868 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003658
n_activity=36834 dram_eff=0.03388
bk0: 128a 340107i bk1: 128a 339980i bk2: 64a 340659i bk3: 64a 340659i bk4: 64a 340683i bk5: 64a 340639i bk6: 64a 340542i bk7: 64a 340623i bk8: 48a 339875i bk9: 48a 339992i bk10: 64a 340799i bk11: 64a 340701i bk12: 64a 340714i bk13: 64a 340717i bk14: 64a 340747i bk15: 64a 340765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.169446
Bank_Level_Parallism_Col = 1.159072
Bank_Level_Parallism_Ready = 1.004006
write_to_read_ratio_blp_rw_average = 0.182122
GrpLevelPara = 1.158118 

BW Util details:
bwutil = 0.003658 
total_CMD = 341136 
util_bw = 1248 
Wasted_Col = 8198 
Wasted_Row = 150 
Idle = 331540 

BW Util Bottlenecks: 
RCDc_limit = 1545 
RCDWRc_limit = 166 
WTRc_limit = 108 
RTWc_limit = 207 
CCDLc_limit = 7423 
rwq = 0 
CCDLc_limit_alone = 7423 
WTRc_limit_alone = 108 
RTWc_limit_alone = 207 

Commands details: 
total_CMD = 341136 
n_nop = 339868 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000059 
CoL_Bus_Util = 0.003658 
Either_Row_CoL_Bus_Util = 0.003717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0263502
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339869 n_act=20 n_pre=4 n_ref_event=0 n_req=1243 n_rd=1115 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003644
n_activity=36259 dram_eff=0.03428
bk0: 124a 340186i bk1: 124a 340059i bk2: 68a 340399i bk3: 68a 340395i bk4: 64a 340620i bk5: 64a 340583i bk6: 64a 340761i bk7: 64a 340672i bk8: 47a 339978i bk9: 44a 339864i bk10: 64a 340837i bk11: 64a 340765i bk12: 64a 340707i bk13: 64a 340769i bk14: 64a 340668i bk15: 64a 340722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983910
Row_Buffer_Locality_read = 0.983856
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.142600
Bank_Level_Parallism_Col = 1.138362
Bank_Level_Parallism_Ready = 1.007241
write_to_read_ratio_blp_rw_average = 0.167795
GrpLevelPara = 1.138362 

BW Util details:
bwutil = 0.003644 
total_CMD = 341136 
util_bw = 1243 
Wasted_Col = 8368 
Wasted_Row = 396 
Idle = 331129 

BW Util Bottlenecks: 
RCDc_limit = 1762 
RCDWRc_limit = 166 
WTRc_limit = 133 
RTWc_limit = 210 
CCDLc_limit = 7277 
rwq = 0 
CCDLc_limit_alone = 7234 
WTRc_limit_alone = 104 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 341136 
n_nop = 339869 
Read = 1115 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1243 
total_req = 1243 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1243 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.003644 
Either_Row_CoL_Bus_Util = 0.003714 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0314596
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339872 n_act=20 n_pre=4 n_ref_event=0 n_req=1240 n_rd=1112 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003635
n_activity=35592 dram_eff=0.03484
bk0: 124a 340110i bk1: 124a 340020i bk2: 68a 340427i bk3: 68a 340426i bk4: 64a 340591i bk5: 64a 340545i bk6: 64a 340685i bk7: 64a 340621i bk8: 44a 340018i bk9: 44a 339806i bk10: 64a 340798i bk11: 64a 340811i bk12: 64a 340789i bk13: 64a 340730i bk14: 64a 340739i bk15: 64a 340690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.165195
Bank_Level_Parallism_Col = 1.142052
Bank_Level_Parallism_Ready = 1.006452
write_to_read_ratio_blp_rw_average = 0.160295
GrpLevelPara = 1.142052 

BW Util details:
bwutil = 0.003635 
total_CMD = 341136 
util_bw = 1240 
Wasted_Col = 8528 
Wasted_Row = 196 
Idle = 331172 

BW Util Bottlenecks: 
RCDc_limit = 1751 
RCDWRc_limit = 166 
WTRc_limit = 270 
RTWc_limit = 143 
CCDLc_limit = 7409 
rwq = 0 
CCDLc_limit_alone = 7367 
WTRc_limit_alone = 242 
RTWc_limit_alone = 129 

Commands details: 
total_CMD = 341136 
n_nop = 339872 
Read = 1112 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1240 
total_req = 1240 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1240 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.003635 
Either_Row_CoL_Bus_Util = 0.003705 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0418807
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339841 n_act=20 n_pre=4 n_ref_event=0 n_req=1272 n_rd=1112 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.003729
n_activity=35932 dram_eff=0.0354
bk0: 124a 339928i bk1: 124a 339899i bk2: 68a 340405i bk3: 68a 340422i bk4: 64a 340672i bk5: 64a 340570i bk6: 64a 340647i bk7: 64a 340693i bk8: 44a 339452i bk9: 44a 339418i bk10: 64a 340828i bk11: 64a 340714i bk12: 64a 340682i bk13: 64a 340757i bk14: 64a 340684i bk15: 64a 340735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984277
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.267333
Bank_Level_Parallism_Col = 1.245926
Bank_Level_Parallism_Ready = 1.004717
write_to_read_ratio_blp_rw_average = 0.219334
GrpLevelPara = 1.236829 

BW Util details:
bwutil = 0.003729 
total_CMD = 341136 
util_bw = 1272 
Wasted_Col = 8742 
Wasted_Row = 198 
Idle = 330924 

BW Util Bottlenecks: 
RCDc_limit = 1751 
RCDWRc_limit = 161 
WTRc_limit = 84 
RTWc_limit = 870 
CCDLc_limit = 8183 
rwq = 0 
CCDLc_limit_alone = 8043 
WTRc_limit_alone = 23 
RTWc_limit_alone = 791 

Commands details: 
total_CMD = 341136 
n_nop = 339841 
Read = 1112 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1272 
total_req = 1272 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1272 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.003729 
Either_Row_CoL_Bus_Util = 0.003796 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000772 
queue_avg = 0.050663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0506631
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339839 n_act=20 n_pre=4 n_ref_event=0 n_req=1273 n_rd=1113 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.003732
n_activity=38127 dram_eff=0.03339
bk0: 125a 340131i bk1: 124a 340130i bk2: 68a 340365i bk3: 68a 340403i bk4: 64a 340595i bk5: 64a 340624i bk6: 64a 340678i bk7: 64a 340652i bk8: 44a 339865i bk9: 44a 340074i bk10: 64a 340769i bk11: 64a 340823i bk12: 64a 340655i bk13: 64a 340703i bk14: 64a 340785i bk15: 64a 340724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984289
Row_Buffer_Locality_read = 0.983827
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.133696
Bank_Level_Parallism_Col = 1.120069
Bank_Level_Parallism_Ready = 1.000786
write_to_read_ratio_blp_rw_average = 0.198556
GrpLevelPara = 1.120069 

BW Util details:
bwutil = 0.003732 
total_CMD = 341136 
util_bw = 1273 
Wasted_Col = 8576 
Wasted_Row = 271 
Idle = 331016 

BW Util Bottlenecks: 
RCDc_limit = 1749 
RCDWRc_limit = 166 
WTRc_limit = 24 
RTWc_limit = 104 
CCDLc_limit = 7513 
rwq = 0 
CCDLc_limit_alone = 7513 
WTRc_limit_alone = 24 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 341136 
n_nop = 339839 
Read = 1113 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1273 
total_req = 1273 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1273 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.003732 
Either_Row_CoL_Bus_Util = 0.003802 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0275169
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339856 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003682
n_activity=38362 dram_eff=0.03274
bk0: 128a 340350i bk1: 128a 340207i bk2: 68a 340357i bk3: 68a 340350i bk4: 64a 340682i bk5: 64a 340682i bk6: 64a 340600i bk7: 64a 340591i bk8: 48a 340004i bk9: 48a 340020i bk10: 64a 340695i bk11: 64a 340774i bk12: 64a 340766i bk13: 64a 340683i bk14: 64a 340748i bk15: 64a 340727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.145488
Bank_Level_Parallism_Col = 1.137149
Bank_Level_Parallism_Ready = 1.001592
write_to_read_ratio_blp_rw_average = 0.156545
GrpLevelPara = 1.137043 

BW Util details:
bwutil = 0.003682 
total_CMD = 341136 
util_bw = 1256 
Wasted_Col = 8194 
Wasted_Row = 324 
Idle = 331362 

BW Util Bottlenecks: 
RCDc_limit = 1759 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7365 
rwq = 0 
CCDLc_limit_alone = 7365 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341136 
n_nop = 339856 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.003682 
Either_Row_CoL_Bus_Util = 0.003752 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0280973
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339856 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003682
n_activity=35811 dram_eff=0.03507
bk0: 128a 340187i bk1: 128a 340162i bk2: 68a 340378i bk3: 68a 340420i bk4: 64a 340663i bk5: 64a 340631i bk6: 64a 340575i bk7: 64a 340579i bk8: 48a 340047i bk9: 48a 340036i bk10: 64a 340829i bk11: 64a 340718i bk12: 64a 340654i bk13: 64a 340692i bk14: 64a 340791i bk15: 64a 340742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.157809
Bank_Level_Parallism_Col = 1.140591
Bank_Level_Parallism_Ready = 1.003981
write_to_read_ratio_blp_rw_average = 0.169906
GrpLevelPara = 1.138804 

BW Util details:
bwutil = 0.003682 
total_CMD = 341136 
util_bw = 1256 
Wasted_Col = 8273 
Wasted_Row = 255 
Idle = 331352 

BW Util Bottlenecks: 
RCDc_limit = 1746 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7511 
rwq = 0 
CCDLc_limit_alone = 7511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 341136 
n_nop = 339856 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.003682 
Either_Row_CoL_Bus_Util = 0.003752 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0309437
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339888 n_act=20 n_pre=4 n_ref_event=0 n_req=1224 n_rd=1128 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.003588
n_activity=36513 dram_eff=0.03352
bk0: 128a 340177i bk1: 128a 340165i bk2: 68a 340337i bk3: 68a 340425i bk4: 64a 340623i bk5: 64a 340692i bk6: 64a 340549i bk7: 64a 340638i bk8: 48a 339983i bk9: 48a 340247i bk10: 64a 340760i bk11: 64a 340721i bk12: 64a 340722i bk13: 64a 340698i bk14: 64a 340729i bk15: 64a 340806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983660
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.236170
Bank_Level_Parallism_Col = 1.206936
Bank_Level_Parallism_Ready = 1.002451
write_to_read_ratio_blp_rw_average = 0.128255
GrpLevelPara = 1.206936 

BW Util details:
bwutil = 0.003588 
total_CMD = 341136 
util_bw = 1224 
Wasted_Col = 7580 
Wasted_Row = 198 
Idle = 332134 

BW Util Bottlenecks: 
RCDc_limit = 1756 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 272 
CCDLc_limit = 7036 
rwq = 0 
CCDLc_limit_alone = 7036 
WTRc_limit_alone = 0 
RTWc_limit_alone = 272 

Commands details: 
total_CMD = 341136 
n_nop = 339888 
Read = 1128 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1224 
total_req = 1224 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1224 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.003588 
Either_Row_CoL_Bus_Util = 0.003658 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0324035
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=341136 n_nop=339885 n_act=20 n_pre=4 n_ref_event=0 n_req=1227 n_rd=1131 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.003597
n_activity=38074 dram_eff=0.03223
bk0: 128a 340201i bk1: 128a 340162i bk2: 68a 340350i bk3: 68a 340350i bk4: 64a 340628i bk5: 64a 340637i bk6: 64a 340642i bk7: 64a 340542i bk8: 51a 340108i bk9: 48a 340158i bk10: 64a 340783i bk11: 64a 340624i bk12: 64a 340715i bk13: 64a 340748i bk14: 64a 340744i bk15: 64a 340792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983700
Row_Buffer_Locality_read = 0.984085
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.149606
Bank_Level_Parallism_Col = 1.137203
Bank_Level_Parallism_Ready = 1.005705
write_to_read_ratio_blp_rw_average = 0.114406
GrpLevelPara = 1.134248 

BW Util details:
bwutil = 0.003597 
total_CMD = 341136 
util_bw = 1227 
Wasted_Col = 8262 
Wasted_Row = 270 
Idle = 331377 

BW Util Bottlenecks: 
RCDc_limit = 1742 
RCDWRc_limit = 161 
WTRc_limit = 40 
RTWc_limit = 87 
CCDLc_limit = 7390 
rwq = 0 
CCDLc_limit_alone = 7390 
WTRc_limit_alone = 40 
RTWc_limit_alone = 87 

Commands details: 
total_CMD = 341136 
n_nop = 339885 
Read = 1131 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1227 
total_req = 1227 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1227 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.003597 
Either_Row_CoL_Bus_Util = 0.003667 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0216483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1891, Miss = 624, Miss_rate = 0.330, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 1923, Miss = 624, Miss_rate = 0.324, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[2]: Access = 1896, Miss = 624, Miss_rate = 0.329, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 1926, Miss = 624, Miss_rate = 0.324, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 1903, Miss = 624, Miss_rate = 0.328, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[5]: Access = 1925, Miss = 624, Miss_rate = 0.324, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 1907, Miss = 627, Miss_rate = 0.329, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[7]: Access = 1923, Miss = 624, Miss_rate = 0.324, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 1918, Miss = 624, Miss_rate = 0.325, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[9]: Access = 1901, Miss = 624, Miss_rate = 0.328, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[10]: Access = 1921, Miss = 624, Miss_rate = 0.325, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 1903, Miss = 624, Miss_rate = 0.328, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[12]: Access = 1924, Miss = 624, Miss_rate = 0.324, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[13]: Access = 1907, Miss = 624, Miss_rate = 0.327, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[14]: Access = 1922, Miss = 624, Miss_rate = 0.325, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[15]: Access = 1903, Miss = 624, Miss_rate = 0.328, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[16]: Access = 1896, Miss = 620, Miss_rate = 0.327, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[17]: Access = 1889, Miss = 623, Miss_rate = 0.330, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[18]: Access = 1902, Miss = 620, Miss_rate = 0.326, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[19]: Access = 1880, Miss = 620, Miss_rate = 0.330, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[20]: Access = 1921, Miss = 636, Miss_rate = 0.331, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[21]: Access = 1905, Miss = 636, Miss_rate = 0.334, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[22]: Access = 1918, Miss = 637, Miss_rate = 0.332, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[23]: Access = 1899, Miss = 636, Miss_rate = 0.335, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[24]: Access = 1923, Miss = 628, Miss_rate = 0.327, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[25]: Access = 1934, Miss = 628, Miss_rate = 0.325, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[26]: Access = 1919, Miss = 628, Miss_rate = 0.327, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[27]: Access = 1937, Miss = 628, Miss_rate = 0.324, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[28]: Access = 1905, Miss = 612, Miss_rate = 0.321, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[29]: Access = 1913, Miss = 612, Miss_rate = 0.320, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[30]: Access = 1893, Miss = 612, Miss_rate = 0.323, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[31]: Access = 1936, Miss = 615, Miss_rate = 0.318, Pending_hits = 26, Reservation_fails = 384
L2_total_cache_accesses = 61163
L2_total_cache_misses = 19978
L2_total_cache_miss_rate = 0.3266
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 384
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 384
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=61163
icnt_total_pkts_simt_to_mem=61163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61163
Req_Network_cycles = 58473
Req_Network_injected_packets_per_cycle =       1.0460 
Req_Network_conflicts_per_cycle =       0.0368
Req_Network_conflicts_per_cycle_util =       0.0654
Req_Bank_Level_Parallism =       1.8588
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0209
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0335

Reply_Network_injected_packets_num = 61163
Reply_Network_cycles = 58473
Reply_Network_injected_packets_per_cycle =        1.0460
Reply_Network_conflicts_per_cycle =        0.6631
Reply_Network_conflicts_per_cycle_util =       1.1667
Reply_Bank_Level_Parallism =       1.8403
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0398
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1308
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 882723 (inst/sec)
gpgpu_simulation_rate = 5847 (cycle/sec)
gpgpu_silicon_slowdown = 205233x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
