[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ConcatRadix/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ConcatRadix/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<74> s<73> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<test> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<71> c<2> s<40> l<1:1> el<1:15>
n<1> u<7> t<IntConst> p<8> l<3:12> el<3:13>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:12> el<3:13>
n<> u<9> t<Constant_primary> p<10> c<8> l<3:12> el<3:13>
n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:12> el<3:13>
n<0> u<11> t<IntConst> p<12> l<3:14> el<3:15>
n<> u<12> t<Primary_literal> p<13> c<11> l<3:14> el<3:15>
n<> u<13> t<Constant_primary> p<14> c<12> l<3:14> el<3:15>
n<> u<14> t<Constant_expression> p<15> c<13> l<3:14> el<3:15>
n<> u<15> t<Constant_range> p<16> c<10> l<3:12> el<3:15>
n<> u<16> t<Packed_dimension> p<17> c<15> l<3:11> el<3:16>
n<> u<17> t<Data_type_or_implicit> p<34> c<16> s<33> l<3:11> el<3:16>
n<foo> u<18> t<StringConst> p<32> s<31> l<3:17> el<3:20>
n<1'd0> u<19> t<IntConst> p<20> l<3:24> el<3:28>
n<> u<20> t<Primary_literal> p<21> c<19> l<3:24> el<3:28>
n<> u<21> t<Constant_primary> p<22> c<20> l<3:24> el<3:28>
n<> u<22> t<Constant_expression> p<27> c<21> s<26> l<3:24> el<3:28>
n<> u<23> t<Number_1Tickb1> p<24> l<3:30> el<3:34>
n<> u<24> t<Primary_literal> p<25> c<23> l<3:30> el<3:34>
n<> u<25> t<Constant_primary> p<26> c<24> l<3:30> el<3:34>
n<> u<26> t<Constant_expression> p<27> c<25> l<3:30> el<3:34>
n<> u<27> t<Constant_concatenation> p<28> c<22> l<3:23> el<3:35>
n<> u<28> t<Constant_primary> p<29> c<27> l<3:23> el<3:35>
n<> u<29> t<Constant_expression> p<30> c<28> l<3:23> el<3:35>
n<> u<30> t<Constant_mintypmax_expression> p<31> c<29> l<3:23> el<3:35>
n<> u<31> t<Constant_param_expression> p<32> c<30> l<3:23> el<3:35>
n<> u<32> t<Param_assignment> p<33> c<18> l<3:17> el<3:35>
n<> u<33> t<List_of_param_assignments> p<34> c<32> l<3:17> el<3:35>
n<> u<34> t<Parameter_declaration> p<35> c<17> l<3:1> el<3:35>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<3:1> el<3:36>
n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<3:1> el<3:36>
n<> u<37> t<Module_common_item> p<38> c<36> l<3:1> el<3:36>
n<> u<38> t<Module_or_generate_item> p<39> c<37> l<3:1> el<3:36>
n<> u<39> t<Non_port_module_item> p<40> c<38> l<3:1> el<3:36>
n<> u<40> t<Module_item> p<71> c<39> s<69> l<3:1> el<3:36>
n<foo> u<41> t<StringConst> p<42> l<5:5> el<5:8>
n<> u<42> t<Primary_literal> p<43> c<41> l<5:5> el<5:8>
n<> u<43> t<Constant_primary> p<44> c<42> l<5:5> el<5:8>
n<> u<44> t<Constant_expression> p<50> c<43> s<49> l<5:5> el<5:8>
n<2'b01> u<45> t<IntConst> p<46> l<5:12> el<5:17>
n<> u<46> t<Primary_literal> p<47> c<45> l<5:12> el<5:17>
n<> u<47> t<Constant_primary> p<48> c<46> l<5:12> el<5:17>
n<> u<48> t<Constant_expression> p<50> c<47> l<5:12> el<5:17>
n<> u<49> t<BinOp_Equiv> p<50> s<48> l<5:9> el<5:11>
n<> u<50> t<Constant_expression> p<64> c<44> s<62> l<5:5> el<5:17>
n<bar> u<51> t<StringConst> p<57> s<56> l<6:5> el<6:8>
n<mybar> u<52> t<StringConst> p<53> l<6:9> el<6:14>
n<> u<53> t<Name_of_instance> p<56> c<52> s<55> l<6:9> el<6:14>
n<> u<54> t<Ordered_port_connection> p<55> l<6:15> el<6:15>
n<> u<55> t<List_of_port_connections> p<56> c<54> l<6:15> el<6:15>
n<> u<56> t<Hierarchical_instance> p<57> c<53> l<6:9> el<6:16>
n<> u<57> t<Module_instantiation> p<58> c<51> l<6:5> el<6:17>
n<> u<58> t<Module_or_generate_item> p<59> c<57> l<6:5> el<6:17>
n<> u<59> t<Generate_item> p<61> c<58> s<60> l<6:5> el<6:17>
n<> u<60> t<End> p<61> l<7:1> el<7:4>
n<> u<61> t<Generate_begin_end_block> p<62> c<59> l<5:19> el<7:4>
n<> u<62> t<Generate_item> p<64> c<61> l<5:19> el<7:4>
n<> u<63> t<IF> p<64> s<50> l<5:1> el<5:3>
n<> u<64> t<If_generate_construct> p<65> c<63> l<5:1> el<7:4>
n<> u<65> t<Conditional_generate_construct> p<66> c<64> l<5:1> el<7:4>
n<> u<66> t<Module_common_item> p<67> c<65> l<5:1> el<7:4>
n<> u<67> t<Module_or_generate_item> p<68> c<66> l<5:1> el<7:4>
n<> u<68> t<Non_port_module_item> p<69> c<67> l<5:1> el<7:4>
n<> u<69> t<Module_item> p<71> c<68> s<70> l<5:1> el<7:4>
n<> u<70> t<Endmodule> p<71> l<9:1> el<9:10>
n<> u<71> t<Module_declaration> p<72> c<6> l<1:1> el<9:10>
n<> u<72> t<Description> p<73> c<71> l<1:1> el<9:10>
n<> u<73> t<Source_text> p<74> c<72> l<1:1> el<9:10>
n<> u<74> t<Top_level_rule> c<1> l<1:1> el<10:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConcatRadix/dut.sv:1:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ConcatRadix/dut.sv:1:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/ConcatRadix/dut.sv:6:5: Compile generate block "work@test.genblk1".

Instance tree:
[TOP] work@test work@test
[SCO] work@test.genblk1 work@test.genblk1
[MOD] work@test.genblk1::bar [U] work@test.genblk1.mybar

[NTE:EL0503] ${SURELOG_DIR}/tests/ConcatRadix/dut.sv:1:1: Top level module "work@test".

[WRN:EL0500] ${SURELOG_DIR}/tests/ConcatRadix/dut.sv:6:5: Cannot find a module definition for "work@test.genblk1::bar".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[NTE:EL0523] ${SURELOG_DIR}/tests/ConcatRadix/dut.sv:1:1: Instance "work@test".

[NTE:EL0522] ${SURELOG_DIR}/tests/ConcatRadix/dut.sv:6:5: Scope "work@test.genblk1".

[NTE:EL0523] ${SURELOG_DIR}/tests/ConcatRadix/dut.sv:6:5: Instance "work@test.genblk1.mybar".

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                              12
design                                                 1
gen_if                                                 1
gen_scope                                              2
gen_scope_array                                        2
int_typespec                                           1
module_inst                                            5
operation                                              4
param_assign                                           2
parameter                                              2
range                                                  1
ref_module                                             2
ref_obj                                                1
ref_typespec                                           5
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
constant                                              12
design                                                 1
gen_if                                                 1
gen_scope                                              3
gen_scope_array                                        3
int_typespec                                           1
module_inst                                            6
operation                                              4
param_assign                                           2
parameter                                              2
range                                                  1
ref_module                                             2
ref_obj                                                1
ref_typespec                                           5
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConcatRadix/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ConcatRadix/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ConcatRadix/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiParameter:
  \_parameter: (work@test.foo), line:3:17, endln:3:20
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_ref_typespec: (work@test.foo)
      |vpiParent:
      \_parameter: (work@test.foo), line:3:17, endln:3:20
      |vpiFullName:work@test.foo
      |vpiActual:
      \_int_typespec: , line:3:11, endln:3:16
    |vpiName:foo
    |vpiFullName:work@test.foo
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:35
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_operation: , line:3:23, endln:3:35
      |vpiParent:
      \_param_assign: , line:3:17, endln:3:35
      |vpiOpType:33
      |vpiOperand:
      \_constant: , line:3:24, endln:3:28
        |vpiDecompile:1'd0
        |vpiSize:1
        |DEC:0
        |vpiConstType:1
      |vpiOperand:
      \_constant: , line:3:30, endln:3:34
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@test.foo), line:3:17, endln:3:20
  |vpiDefName:work@test
  |vpiGenStmt:
  \_gen_if: , line:5:1, endln:5:3
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
    |vpiCondition:
    \_operation: , line:5:5, endln:5:17
      |vpiParent:
      \_gen_if: , line:5:1, endln:5:3
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@test.foo), line:5:5, endln:5:8
        |vpiParent:
        \_operation: , line:5:5, endln:5:17
        |vpiName:foo
        |vpiFullName:work@test.foo
      |vpiOperand:
      \_constant: , line:5:12, endln:5:17
        |vpiParent:
        \_operation: , line:5:5, endln:5:17
        |vpiDecompile:2'b01
        |vpiSize:2
        |BIN:01
        |vpiConstType:3
    |vpiStmt:
    \_begin: (work@test)
      |vpiParent:
      \_gen_if: , line:5:1, endln:5:3
      |vpiFullName:work@test
      |vpiStmt:
      \_ref_module: work@bar (mybar), line:6:9, endln:6:14
        |vpiParent:
        \_begin: (work@test)
        |vpiName:mybar
        |vpiDefName:work@bar
|uhdmtopModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
  |vpiName:work@test
  |vpiParameter:
  \_parameter: (work@test.foo), line:3:17, endln:3:20
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_ref_typespec: (work@test.foo)
      |vpiParent:
      \_parameter: (work@test.foo), line:3:17, endln:3:20
      |vpiFullName:work@test.foo
      |vpiActual:
      \_int_typespec: , line:3:11, endln:3:16
    |vpiName:foo
    |vpiFullName:work@test.foo
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:35
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_constant: , line:3:23, endln:3:35
      |vpiParent:
      \_param_assign: , line:3:17, endln:3:35
      |vpiDecompile:2'b01
      |vpiSize:2
      |BIN:01
      |vpiTypespec:
      \_ref_typespec: (work@test)
        |vpiParent:
        \_constant: , line:3:23, endln:3:35
        |vpiFullName:work@test
        |vpiActual:
        \_int_typespec: , line:3:11, endln:3:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@test.foo), line:3:17, endln:3:20
  |vpiDefName:work@test
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@test.genblk1), line:6:5, endln:6:17
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
    |vpiName:genblk1
    |vpiFullName:work@test.genblk1
    |vpiGenScope:
    \_gen_scope: (work@test.genblk1), line:6:5, endln:6:17
      |vpiParent:
      \_gen_scope_array: (work@test.genblk1), line:6:5, endln:6:17
      |vpiFullName:work@test.genblk1
      |vpiModule:
      \_module_inst: work@test.genblk1::bar (work@test.genblk1.mybar), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:6:5, endln:6:17
        |vpiParent:
        \_gen_scope: (work@test.genblk1), line:6:5, endln:6:17
        |vpiName:mybar
        |vpiFullName:work@test.genblk1.mybar
        |vpiDefName:work@test.genblk1::bar
\_weaklyReferenced:
\_int_typespec: , line:3:11, endln:3:16
  |vpiParent:
  \_parameter: (work@test.foo), line:3:17, endln:3:20
  |vpiRange:
  \_range: , line:3:11, endln:3:16
    |vpiParent:
    \_int_typespec: , line:3:11, endln:3:16
    |vpiLeftRange:
    \_constant: , line:3:12, endln:3:13
      |vpiParent:
      \_range: , line:3:11, endln:3:16
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:14, endln:3:15
      |vpiParent:
      \_range: , line:3:11, endln:3:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 8


[roundtrip]: ${SURELOG_DIR}/tests/ConcatRadix/dut.sv | ${SURELOG_DIR}/build/regression/ConcatRadix/roundtrip/dut_000.sv | 4 | 9 |