
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.972971                       # Number of seconds simulated
sim_ticks                                1972971365000                       # Number of ticks simulated
final_tick                               1972971365000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 396897                       # Simulator instruction rate (inst/s)
host_op_rate                                   635759                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              840487578                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660368                       # Number of bytes of host memory used
host_seconds                                  2347.41                       # Real time elapsed on the host
sim_insts                                   931679962                       # Number of instructions simulated
sim_ops                                    1492387894                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1117504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        44352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           44352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           693                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                693                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             554761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                566407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           22480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                22480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           22480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            554761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               588886                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684116                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342491                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455709                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3945942730                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679962                       # Number of instructions committed
system.cpu.committedOps                    1492387894                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881142                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   2023                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571462                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881142                       # number of integer instructions
system.cpu.num_fp_insts                          2023                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935165                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545693003                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3897                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1530                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199372                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310562                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026603                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342490                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3945942730                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742415                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024206     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       72      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      126      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     232      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387894                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.895366                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026607                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3127066                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.395696                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.895366                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180280                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180280                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577419                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322122                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435899541                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435899541                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435899541                       # number of overall hits
system.cpu.dcache.overall_hits::total       435899541                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106697                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20369                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3127066                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3127066                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3127066                       # number of overall misses
system.cpu.dcache.overall_misses::total       3127066                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  86133981000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86133981000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1422824000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1422824000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  87556805000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  87556805000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  87556805000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  87556805000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026607                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026607                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026607                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000362                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007123                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27725.259657                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27725.259657                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69852.422799                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69852.422799                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27999.666461                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27999.666461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27999.666461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27999.666461                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1433774                       # number of writebacks
system.cpu.dcache.writebacks::total           1433774                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106697                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20369                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20369                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3127066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3127066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3127066                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3127066                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  83027284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83027284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1402455000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1402455000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  84429739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84429739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  84429739000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84429739000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007123                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007123                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007123                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26725.259657                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26725.259657                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68852.422799                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68852.422799                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26999.666461                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26999.666461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26999.666461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26999.666461                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126554                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.958834                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455709                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               359                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4037481.083565                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.958834                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911777                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911777                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455350                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455350                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455350                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455350                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          359                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           359                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          359                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            359                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          359                       # number of overall misses
system.cpu.icache.overall_misses::total           359                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     59673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59673000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     59673000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59673000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     59673000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59673000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455709                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455709                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 166220.055710                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 166220.055710                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 166220.055710                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 166220.055710                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 166220.055710                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 166220.055710                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu.icache.writebacks::total                51                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          359                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          359                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          359                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          359                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          359                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          359                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     59314000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59314000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     59314000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59314000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     59314000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59314000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 165220.055710                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 165220.055710                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 165220.055710                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 165220.055710                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 165220.055710                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 165220.055710                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.637902                       # Cycle average of tags in use
system.l2.tags.total_refs                     6254030                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710572                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.656105                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.006733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.518256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.112913                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999335                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51742812                       # Number of tag accesses
system.l2.tags.data_accesses                 51742812                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1433774                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1433774                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           51                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               51                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3377                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413497                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1416874                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416874                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1416874                       # number of overall hits
system.l2.overall_hits::total                 1416874                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              359                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693200                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 359                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710192                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710551                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                359                       # number of overall misses
system.l2.overall_misses::cpu.data            1710192                       # number of overall misses
system.l2.overall_misses::total               1710551                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1336442500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1336442500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     58774000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58774000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63525518500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63525518500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      58774000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   64861961000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64920735000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     58774000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  64861961000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64920735000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1433774                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1433774                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           51                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           51                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106697                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106697                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               359                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3127066                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127425                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              359                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3127066                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127425                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.834209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.834209                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545016                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.546900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.546952                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.546900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.546952                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78651.277072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78651.277072                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 163715.877437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 163715.877437                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37518.024155                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37518.024155                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 163715.877437                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37926.712907                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37953.112769                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 163715.877437                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37926.712907                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37953.112769                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708131                       # number of writebacks
system.l2.writebacks::total                   1708131                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          359                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          359                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693200                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710551                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710551                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1166522500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1166522500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     55184000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55184000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46593518500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46593518500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     55184000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  47760041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47815225000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     55184000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  47760041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47815225000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.834209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.834209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545016                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545016                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.546900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.546952                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.546900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.546952                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68651.277072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68651.277072                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 153715.877437                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 153715.877437                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27518.024155                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27518.024155                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 153715.877437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27926.712907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27953.112769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 153715.877437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27926.712907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27953.112769                       # average overall mshr miss latency
system.l2.replacements                        1708524                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14224.311094                       # Cycle average of tags in use
system.l3.tags.total_refs                     3418783                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17461                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    195.795373                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        144.080164                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14080.230930                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008794                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.859389                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.868183                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16292                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13692593                       # Number of tag accesses
system.l3.tags.data_accesses                 13692593                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708130                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708130                       # number of WritebackDirty hits
system.l3.ReadSharedReq_hits::cpu.data        1693090                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693090                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693090                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693090                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693090                       # number of overall hits
system.l3.overall_hits::total                 1693090                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          359                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          110                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             469                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 359                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17102                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17461                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                359                       # number of overall misses
system.l3.overall_misses::cpu.data              17102                       # number of overall misses
system.l3.overall_misses::total                 17461                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    979610500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     979610500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     51235000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     32333500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     83568500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      51235000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    1011944000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1063179000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     51235000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   1011944000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1063179000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708130                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708130                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          359                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693200                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693559                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               359                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710192                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710551                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              359                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710192                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710551                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000065                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000277                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010000                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010208                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010000                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010208                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 57651.277072                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 57651.277072                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 142715.877437                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 293940.909091                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 178184.434968                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 142715.877437                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 59171.091100                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 60888.780711                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 142715.877437                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 59171.091100                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 60888.780711                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  693                       # number of writebacks
system.l3.writebacks::total                       693                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          359                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          469                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            359                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17102                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17461                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           359                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17102                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17461                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    707738500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    707738500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     45491000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     30573500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     76064500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     45491000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    738312000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    783803000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     45491000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    738312000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    783803000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000065                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000277                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010000                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010208                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010000                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010208                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 41651.277072                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 41651.277072                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 126715.877437                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 277940.909091                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 162184.434968                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 126715.877437                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 43171.091100                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 44888.780711                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 126715.877437                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 43171.091100                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 44888.780711                       # average overall mshr miss latency
system.l3.replacements                           1077                       # number of replacements
system.membus.snoop_filter.tot_requests         18255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          794                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                469                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          693                       # Transaction distribution
system.membus.trans_dist::CleanEvict              101                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           469                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1161856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1161856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1161856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17461                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21030500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87308500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6254030                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            574                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          574                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3107056                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3142598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           51                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1693557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20369                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           359                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106697                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9380686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9381455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291893760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291920000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709601                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109364736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4837026                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000119                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010893                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4836452     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    574      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4837026                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4560840000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            538500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4690599000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1972971365000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693559                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1708823                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             486                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693559                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5129334                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218795584                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1077                       # Total snoops (count)
system.tol3bus.snoopTraffic                     44352                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3419860                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000315                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.017743                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3418783     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1077      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3419860                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3417521500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2565826500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
