[12/02 14:46:56      0s] 
[12/02 14:46:56      0s] Cadence Innovus(TM) Implementation System.
[12/02 14:46:56      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/02 14:46:56      0s] 
[12/02 14:46:56      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[12/02 14:46:56      0s] Options:	
[12/02 14:46:56      0s] Date:		Mon Dec  2 14:46:56 2019
[12/02 14:46:56      0s] Host:		lab1-10.eng.utah.edu (x86_64 w/Linux 3.10.0-1062.7.1.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4790 CPU @ 3.60GHz 8192KB)
[12/02 14:46:56      0s] OS:		Red Hat Enterprise Linux Server release 7.7 (Maipo)
[12/02 14:46:56      0s] 
[12/02 14:46:56      0s] License:
[12/02 14:46:56      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[12/02 14:46:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/02 14:47:05      7s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[12/02 14:47:05      7s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[12/02 14:47:05      7s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[12/02 14:47:05      7s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[12/02 14:47:05      7s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[12/02 14:47:05      7s] @(#)CDS: CPE v17.11-s095
[12/02 14:47:05      7s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[12/02 14:47:05      7s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/02 14:47:05      7s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/02 14:47:05      7s] @(#)CDS: RCDB 11.10
[12/02 14:47:05      7s] --- Running on lab1-10.eng.utah.edu (x86_64 w/Linux 3.10.0-1062.7.1.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4790 CPU @ 3.60GHz 8192KB) ---
[12/02 14:47:05      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12044_lab1-10.eng.utah.edu_rajp_6VC3HS.

[12/02 14:47:05      7s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[12/02 14:47:05      7s] 
[12/02 14:47:05      7s] **INFO:  MMMC transition support version v31-84 
[12/02 14:47:05      7s] 
[12/02 14:47:05      7s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/02 14:47:05      7s] <CMD> suppressMessage ENCEXT-2799
[12/02 14:47:05      7s] <CMD> getDrawView
[12/02 14:47:05      7s] <CMD> loadWorkspace -name Physical
[12/02 14:47:05      7s] <CMD> win
[12/02 14:47:30      9s] <CMD> set init_design_uniquify 1
[12/02 14:47:33     10s] <CMD> freeDesign
[12/02 14:47:33     10s] Resetting process node dependent CCOpt properties.
[12/02 14:47:33     10s] **ERROR: (IMPSYC-6148):	Command freeDesign cannot proceed; design is not loaded yet.

[12/02 14:47:33     10s] 
[12/02 14:47:33     10s] Info (SM2C): Status of key globals:
[12/02 14:47:33     10s] 	 MMMC-by-default flow     : 1
[12/02 14:47:33     10s] 	 Default MMMC objs envvar : 0
[12/02 14:47:33     10s] 	 Data portability         : 0
[12/02 14:47:33     10s] 	 MMMC PV Emulation        : 0
[12/02 14:47:33     10s] 	 MMMC debug               : 0
[12/02 14:47:33     10s] 	 Init_Design flow         : 1
[12/02 14:47:33     10s] 
[12/02 14:47:33     10s] 
[12/02 14:47:33     10s] 	 CTE SM2C global          : false
[12/02 14:47:33     10s] 	 Reporting view filter    : false
[12/02 14:47:33     10s] 
[12/02 14:47:37     10s] <CMD> set init_gnd_net VSS
[12/02 14:47:37     10s] <CMD> set init_pwr_net VDD
[12/02 14:47:37     10s] <CMD> set init_top_cell core_top_pads
[12/02 14:47:37     10s] <CMD> set init_verilog HDL/GATE/Core_mapped.v
[12/02 14:47:37     10s] <CMD> set init_verilog HDL/RTL/core_top_pads.v
[12/02 14:47:37     10s] <CMD> create_constraint_mode -name constraint -sdc_files {SDC/Core_mapped.sdc}
[12/02 14:47:37     10s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef}
[12/02 14:47:37     10s] <CMD> set init_mmmc_file CONF/core.view
[12/02 14:47:37     10s] <CMD> init_design
[12/02 14:47:37     10s] #% Begin Load MMMC data ... (date=12/02 14:47:37, mem=467.5M)
[12/02 14:47:37     10s] #% End Load MMMC data ... (date=12/02 14:47:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=467.6M, current mem=467.6M)
[12/02 14:47:37     10s] 
[12/02 14:47:37     10s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/02 14:47:37     10s] 
[12/02 14:47:37     10s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/02 14:47:37     10s] Set DBUPerIGU to M2 pitch 1120.
[12/02 14:47:37     10s] 
[12/02 14:47:37     10s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/02 14:47:37     10s] 
[12/02 14:47:37     10s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef ...
[12/02 14:47:37     10s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/02 14:47:37     10s] The LEF parser will ignore this statement.
[12/02 14:47:37     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef at line 12.
[12/02 14:47:37     10s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef at line 902.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'A[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'A[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'A[2]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'CEN' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'CLK' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'D[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'D[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'D[2]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'D[3]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'D[4]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'D[5]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'D[6]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'D[7]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'WEN[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'WEN[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-200' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/02 14:47:37     10s] To increase the message display limit, refer to the product command reference manual.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:47:37     10s] Type 'man IMPLF-201' for more detail.
[12/02 14:47:37     10s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/02 14:47:37     10s] To increase the message display limit, refer to the product command reference manual.
[12/02 14:47:37     10s] 
[12/02 14:47:37     10s] viaInitial starts at Mon Dec  2 14:47:37 2019
viaInitial ends at Mon Dec  2 14:47:37 2019
Loading view definition file from CONF/core.view
[12/02 14:47:37     10s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2X1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'BUFX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QB' of cell 'DFFQBX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQQBX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QB' of cell 'DFFQQBX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQSRX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'INVX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'INVX16' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'INVX2' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'INVX32' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'INVX4' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'INVX8' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'MUX2X1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'NAND2X1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'NAND3X1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'NOR2X1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'OR2X1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'Z' of cell 'TIE0' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'TIE0' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/02 14:47:37     10s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/02 14:47:37     10s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/02 14:47:37     10s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/02 14:47:37     10s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/02 14:47:37     10s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4_slow_syn.lib' ...
[12/02 14:47:37     10s] Read 1 cells in library 'USERLIB' 
[12/02 14:47:37     10s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/02 14:47:37     10s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/02 14:47:37     10s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/02 14:47:37     10s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/02 14:47:37     10s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/02 14:47:37     10s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/02 14:47:37     10s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/02 14:47:37     10s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4_fast@-40C_syn.lib' ...
[12/02 14:47:37     10s] Read 1 cells in library 'USERLIB' 
[12/02 14:47:37     10s] *** End library_loading (cpu=0.00min, real=0.00min, mem=15.9M, fe_cpu=0.18min, fe_real=0.68min, fe_mem=519.2M) ***
[12/02 14:47:37     10s] #% Begin Load netlist data ... (date=12/02 14:47:37, mem=506.1M)
[12/02 14:47:37     10s] *** Begin netlist parsing (mem=519.2M) ***
[12/02 14:47:37     10s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/02 14:47:37     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rfsphs8x8m1wm4' is defined in LEF but not in the timing library.
[12/02 14:47:37     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rfsphs8x8m1wm4' is defined in LEF but not in the timing library.
[12/02 14:47:37     10s] Created 28 new cells from 6 timing libraries.
[12/02 14:47:37     10s] Reading netlist ...
[12/02 14:47:37     10s] Backslashed names will retain backslash and a trailing blank character.
[12/02 14:47:37     10s] Keeping previous port order for module pad_in.
[12/02 14:47:37     10s] Keeping previous port order for module pad_out.
[12/02 14:47:37     10s] Keeping previous port order for module pad_bidirhe.
[12/02 14:47:37     10s] Keeping previous port order for module pad_vdd.
[12/02 14:47:37     10s] Keeping previous port order for module pad_gnd.
[12/02 14:47:37     10s] Keeping previous port order for module pad_ana.
[12/02 14:47:37     10s] Reading verilog netlist 'HDL/RTL/core_top_pads.v'
[12/02 14:47:37     10s] **WARN: (IMPVL-346):	Module '\**FFGEN** ' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/02 14:47:37     10s] Type 'man IMPVL-346' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPVL-346):	Module '\**TSGEN** ' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/02 14:47:37     10s] Type 'man IMPVL-346' for more detail.
[12/02 14:47:37     10s] 
[12/02 14:47:37     10s] *** Memory Usage v#1 (Current mem = 536.160M, initial mem = 179.684M) ***
[12/02 14:47:37     10s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=536.2M) ***
[12/02 14:47:37     10s] #% End Load netlist data ... (date=12/02 14:47:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=506.1M, current mem=498.5M)
[12/02 14:47:37     10s] Set top cell to core_top_pads.
[12/02 14:47:37     10s] Hooked 56 DB cells to tlib cells.
[12/02 14:47:37     10s] **WARN: (IMPDB-2504):	Cell '\**TSGEN** ' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/02 14:47:37     10s] **WARN: (IMPDB-2504):	Cell '\**FFGEN** ' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/02 14:47:37     10s] Cell '\**FFGEN** ' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell '\**FFGEN** ' as output for net 'result[15]' in module 'Execute'.
[12/02 14:47:37     10s] 2 empty module found.
[12/02 14:47:37     10s] Starting recursive module instantiation check.
[12/02 14:47:37     10s] No recursion found.
[12/02 14:47:37     10s] Term dir updated for 0 vinsts of 2 cells.
[12/02 14:47:37     10s] Building hierarchical netlist for Cell core_top_pads ...
[12/02 14:47:37     10s] *** Netlist is NOT unique.
[12/02 14:47:37     10s] ** info: there are 353 modules.
[12/02 14:47:37     10s] ** info: there are 32259 stdCell insts.
[12/02 14:47:37     10s] ** info: there are 63 Pad insts.
[12/02 14:47:37     10s] 
[12/02 14:47:37     10s] *** Memory Usage v#1 (Current mem = 592.086M, initial mem = 179.684M) ***
[12/02 14:47:37     10s] Initializing I/O assignment ...
[12/02 14:47:37     10s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/02 14:47:37     10s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/02 14:47:37     10s] Type 'man IMPFP-3961' for more detail.
[12/02 14:47:37     10s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/02 14:47:37     10s] Type 'man IMPFP-3961' for more detail.
[12/02 14:47:37     10s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/02 14:47:37     10s] Set Default Net Delay as 1000 ps.
[12/02 14:47:37     10s] Set Default Net Load as 0.5 pF. 
[12/02 14:47:37     10s] Set Default Input Pin Transition as 0.1 ps.
[12/02 14:47:37     10s] Pre-connect netlist-defined P/G connections...
[12/02 14:47:37     10s]   Updated 0 instances.
[12/02 14:47:37     11s] Extraction setup Delayed 
[12/02 14:47:37     11s] *Info: initialize multi-corner CTS.
[12/02 14:47:37     11s] Reading timing constraints file './SDC/Core_mapped.sdc' ...
[12/02 14:47:37     11s] Current (total cpu=0:00:11.1, real=0:00:41.0, peak res=643.1M, current mem=643.1M)
[12/02 14:47:37     11s] INFO (CTE): Constraints read successfully.
[12/02 14:47:37     11s] WARNING (CTE-25): Line: 9 of File ./SDC/Core_mapped.sdc : Skipped unsupported command: set_max_area
[12/02 14:47:37     11s] 
[12/02 14:47:37     11s] 
[12/02 14:47:37     11s] WARNING (CTE-25): Line: 8 of File ./SDC/Core_mapped.sdc : Skipped unsupported command: set_units
[12/02 14:47:37     11s] 
[12/02 14:47:37     11s] 
[12/02 14:47:37     11s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=650.3M, current mem=650.3M)
[12/02 14:47:37     11s] Current (total cpu=0:00:11.1, real=0:00:41.0, peak res=650.3M, current mem=650.3M)
[12/02 14:47:37     11s] Creating Cell Server ...(0, 1, 1, 1)
[12/02 14:47:37     11s] Summary for sequential cells identification: 
[12/02 14:47:37     11s]   Identified SBFF number: 4
[12/02 14:47:37     11s]   Identified MBFF number: 0
[12/02 14:47:37     11s]   Identified SB Latch number: 0
[12/02 14:47:37     11s]   Identified MB Latch number: 0
[12/02 14:47:37     11s]   Not identified SBFF number: 0
[12/02 14:47:37     11s]   Not identified MBFF number: 0
[12/02 14:47:37     11s]   Not identified SB Latch number: 0
[12/02 14:47:37     11s]   Not identified MB Latch number: 0
[12/02 14:47:37     11s]   Number of sequential cells which are not FFs: 0
[12/02 14:47:37     11s] Total number of combinational cells: 17
[12/02 14:47:37     11s] Total number of sequential cells: 4
[12/02 14:47:37     11s] Total number of tristate cells: 0
[12/02 14:47:37     11s] Total number of level shifter cells: 0
[12/02 14:47:37     11s] Total number of power gating cells: 0
[12/02 14:47:37     11s] Total number of isolation cells: 0
[12/02 14:47:37     11s] Total number of power switch cells: 0
[12/02 14:47:37     11s] Total number of pulse generator cells: 0
[12/02 14:47:37     11s] Total number of always on buffers: 0
[12/02 14:47:37     11s] Total number of retention cells: 0
[12/02 14:47:37     11s] List of usable buffers: BUFX1
[12/02 14:47:37     11s] Total number of usable buffers: 1
[12/02 14:47:37     11s] List of unusable buffers:
[12/02 14:47:37     11s] Total number of unusable buffers: 0
[12/02 14:47:37     11s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/02 14:47:37     11s] Total number of usable inverters: 6
[12/02 14:47:37     11s] List of unusable inverters:
[12/02 14:47:37     11s] Total number of unusable inverters: 0
[12/02 14:47:37     11s] List of identified usable delay cells:
[12/02 14:47:37     11s] Total number of identified usable delay cells: 0
[12/02 14:47:37     11s] List of identified unusable delay cells:
[12/02 14:47:37     11s] Total number of identified unusable delay cells: 0
[12/02 14:47:37     11s] Creating Cell Server, finished. 
[12/02 14:47:37     11s] 
[12/02 14:47:37     11s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/02 14:47:37     11s] Deleting Cell Server ...
[12/02 14:47:37     11s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/02 14:47:37     11s] Type 'man IMPSYC-2' for more detail.
[12/02 14:47:37     11s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[12/02 14:47:37     11s] Extraction setup Started 
[12/02 14:47:37     11s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/02 14:47:37     11s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable ...
[12/02 14:47:37     11s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable ...
[12/02 14:47:37     11s] Importing multi-corner RC tables ... 
[12/02 14:47:37     11s] Summary of Active RC-Corners : 
[12/02 14:47:37     11s]  
[12/02 14:47:37     11s]  Analysis View: wc
[12/02 14:47:37     11s]     RC-Corner Name        : wc
[12/02 14:47:37     11s]     RC-Corner Index       : 0
[12/02 14:47:37     11s]     RC-Corner Temperature : 25 Celsius
[12/02 14:47:37     11s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable'
[12/02 14:47:37     11s]     RC-Corner PreRoute Res Factor         : 1
[12/02 14:47:37     11s]     RC-Corner PreRoute Cap Factor         : 1
[12/02 14:47:37     11s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/02 14:47:37     11s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/02 14:47:37     11s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/02 14:47:37     11s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/02 14:47:37     11s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/02 14:47:37     11s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/02 14:47:37     11s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/02 14:47:37     11s]  
[12/02 14:47:37     11s]  Analysis View: bc
[12/02 14:47:37     11s]     RC-Corner Name        : bc
[12/02 14:47:37     11s]     RC-Corner Index       : 1
[12/02 14:47:37     11s]     RC-Corner Temperature : 25 Celsius
[12/02 14:47:37     11s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable'
[12/02 14:47:37     11s]     RC-Corner PreRoute Res Factor         : 1
[12/02 14:47:37     11s]     RC-Corner PreRoute Cap Factor         : 1
[12/02 14:47:37     11s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/02 14:47:37     11s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/02 14:47:37     11s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/02 14:47:37     11s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/02 14:47:37     11s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/02 14:47:37     11s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/02 14:47:37     11s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/02 14:47:37     11s] 
[12/02 14:47:37     11s] *** Summary of all messages that are not suppressed in this session:
[12/02 14:47:37     11s] Severity  ID               Count  Summary                                  
[12/02 14:47:37     11s] WARNING   IMPLF-200           55  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/02 14:47:37     11s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/02 14:47:37     11s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/02 14:47:37     11s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/02 14:47:37     11s] WARNING   IMPVL-346            2  Module '%s' is instantiated in the netli...
[12/02 14:47:37     11s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/02 14:47:37     11s] WARNING   IMPDB-2504           2  Cell '%s' is instantiated in the Verilog...
[12/02 14:47:37     11s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/02 14:47:37     11s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/02 14:47:37     11s] *** Message Summary: 126 warning(s), 0 error(s)
[12/02 14:47:37     11s] 
[12/02 14:47:37     11s] <CMD> saveDesign DBS/core_top_pads-import.enc
[12/02 14:47:37     11s] #% Begin save design ... (date=12/02 14:47:37, mem=655.6M)
[12/02 14:47:37     11s] % Begin Save netlist data ... (date=12/02 14:47:37, mem=656.4M)
[12/02 14:47:37     11s] Writing Binary DB to DBS/core_top_pads-import.enc.dat.tmp/core_top_pads.v.bin in single-threaded mode...
[12/02 14:47:37     11s] % End Save netlist data ... (date=12/02 14:47:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=659.4M, current mem=659.4M)
[12/02 14:47:37     11s] % Begin Save AAE data ... (date=12/02 14:47:37, mem=659.4M)
[12/02 14:47:37     11s] Saving AAE Data ...
[12/02 14:47:37     11s] % End Save AAE data ... (date=12/02 14:47:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=659.4M, current mem=659.4M)
[12/02 14:47:38     11s] % Begin Save clock tree data ... (date=12/02 14:47:38, mem=659.8M)
[12/02 14:47:38     11s] % End Save clock tree data ... (date=12/02 14:47:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=659.8M, current mem=659.8M)
[12/02 14:47:38     11s] Saving preference file DBS/core_top_pads-import.enc.dat.tmp/gui.pref.tcl ...
[12/02 14:47:38     11s] Saving mode setting ...
[12/02 14:47:38     11s] Saving global file ...
[12/02 14:47:38     11s] % Begin Save floorplan data ... (date=12/02 14:47:38, mem=661.0M)
[12/02 14:47:38     11s] Saving floorplan file ...
[12/02 14:47:38     11s] % End Save floorplan data ... (date=12/02 14:47:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=661.4M, current mem=661.4M)
[12/02 14:47:38     11s] Saving Drc markers ...
[12/02 14:47:38     11s] ... No Drc file written since there is no markers found.
[12/02 14:47:38     11s] % Begin Save placement data ... (date=12/02 14:47:38, mem=661.5M)
[12/02 14:47:38     11s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/02 14:47:38     11s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=727.4M) ***
[12/02 14:47:38     11s] % End Save placement data ... (date=12/02 14:47:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=661.9M, current mem=661.9M)
[12/02 14:47:38     11s] % Begin Save routing data ... (date=12/02 14:47:38, mem=661.9M)
[12/02 14:47:38     11s] Saving route file ...
[12/02 14:47:38     11s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=727.4M) ***
[12/02 14:47:38     11s] % End Save routing data ... (date=12/02 14:47:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=662.8M, current mem=662.8M)
[12/02 14:47:38     11s] Saving property file DBS/core_top_pads-import.enc.dat.tmp/core_top_pads.prop
[12/02 14:47:38     11s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=727.4M) ***
[12/02 14:47:38     11s] % Begin Save power constraints data ... (date=12/02 14:47:38, mem=665.1M)
[12/02 14:47:38     11s] % End Save power constraints data ... (date=12/02 14:47:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=665.2M, current mem=665.2M)
[12/02 14:47:38     11s] Generated self-contained design core_top_pads-import.enc.dat.tmp
[12/02 14:47:38     11s] #% End save design ... (date=12/02 14:47:38, total cpu=0:00:00.3, real=0:00:01.0, peak res=665.8M, current mem=665.8M)
[12/02 14:47:38     11s] *** Message Summary: 0 warning(s), 0 error(s)
[12/02 14:47:38     11s] 
[12/02 14:47:38     11s] <CMD> setDrawView fplan
[12/02 14:47:38     11s] <CMD> fit
[12/02 14:47:41     11s] <CMD> pan 118.143 88.608
[12/02 14:47:45     12s] <CMD> floorPlan -site core7T -r 1.0 0.7 30 30 30 30
[12/02 14:47:45     12s] Adjusting Core to Left to: 30.5600. Core to Bottom to: 30.5600.
[12/02 14:47:45     12s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/02 14:47:45     12s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/02 14:47:46     12s] <CMD> fit
[12/02 14:47:46     12s] <CMD> saveDesign DBS/core_top_pads-fplan.enc
[12/02 14:47:46     12s] #% Begin save design ... (date=12/02 14:47:46, mem=880.2M)
[12/02 14:47:46     12s] % Begin Save netlist data ... (date=12/02 14:47:46, mem=880.3M)
[12/02 14:47:46     12s] Writing Binary DB to DBS/core_top_pads-fplan.enc.dat.tmp/core_top_pads.v.bin in single-threaded mode...
[12/02 14:47:46     12s] % End Save netlist data ... (date=12/02 14:47:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.0M, current mem=883.0M)
[12/02 14:47:46     12s] % Begin Save AAE data ... (date=12/02 14:47:46, mem=883.0M)
[12/02 14:47:46     12s] Saving AAE Data ...
[12/02 14:47:46     12s] % End Save AAE data ... (date=12/02 14:47:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.0M, current mem=883.0M)
[12/02 14:47:46     12s] % Begin Save clock tree data ... (date=12/02 14:47:46, mem=883.0M)
[12/02 14:47:46     12s] % End Save clock tree data ... (date=12/02 14:47:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.0M, current mem=883.0M)
[12/02 14:47:46     12s] Saving preference file DBS/core_top_pads-fplan.enc.dat.tmp/gui.pref.tcl ...
[12/02 14:47:46     12s] Saving mode setting ...
[12/02 14:47:46     12s] Saving global file ...
[12/02 14:47:46     12s] % Begin Save floorplan data ... (date=12/02 14:47:46, mem=883.1M)
[12/02 14:47:46     12s] Saving floorplan file ...
[12/02 14:47:46     12s] % End Save floorplan data ... (date=12/02 14:47:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.1M, current mem=883.1M)
[12/02 14:47:46     12s] Saving Drc markers ...
[12/02 14:47:46     12s] ... No Drc file written since there is no markers found.
[12/02 14:47:46     12s] % Begin Save placement data ... (date=12/02 14:47:46, mem=883.1M)
[12/02 14:47:46     12s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/02 14:47:46     12s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=963.6M) ***
[12/02 14:47:46     12s] % End Save placement data ... (date=12/02 14:47:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.3M, current mem=883.3M)
[12/02 14:47:46     12s] % Begin Save routing data ... (date=12/02 14:47:46, mem=883.3M)
[12/02 14:47:46     12s] Saving route file ...
[12/02 14:47:46     12s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=963.6M) ***
[12/02 14:47:46     12s] % End Save routing data ... (date=12/02 14:47:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.2M, current mem=884.2M)
[12/02 14:47:46     12s] Saving property file DBS/core_top_pads-fplan.enc.dat.tmp/core_top_pads.prop
[12/02 14:47:46     12s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=963.6M) ***
[12/02 14:47:46     12s] % Begin Save power constraints data ... (date=12/02 14:47:46, mem=884.2M)
[12/02 14:47:46     12s] % End Save power constraints data ... (date=12/02 14:47:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.2M, current mem=884.2M)
[12/02 14:47:46     12s] Generated self-contained design core_top_pads-fplan.enc.dat.tmp
[12/02 14:47:46     12s] #% End save design ... (date=12/02 14:47:46, total cpu=0:00:00.3, real=0:00:00.0, peak res=884.2M, current mem=884.2M)
[12/02 14:47:46     12s] *** Message Summary: 0 warning(s), 0 error(s)
[12/02 14:47:46     12s] 
[12/02 14:47:48     12s] <CMD> pan -248.593 54.149
[12/02 14:47:49     13s] <CMD> pan 86.146 -110.760
[12/02 14:47:52     13s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
[12/02 14:47:52     13s] 32322 new pwr-pin connections were made to global net 'VDD'.
[12/02 14:47:52     13s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
[12/02 14:47:52     13s] 32322 new gnd-pin connections were made to global net 'VSS'.
[12/02 14:47:52     13s] <CMD> globalNetConnect VDD -type tiehi
[12/02 14:47:52     13s] <CMD> globalNetConnect VSS -type tielo
[12/02 14:47:54     13s] <CMD> deleteIoFiller
[12/02 14:47:54     13s] No cell name specified, will delete physical io cells with CLASS PAD SPACER only.
[12/02 14:47:54     13s] Total 0 cells are deleted.
[12/02 14:47:54     13s] <CMD> loadIoFile SCRIPTS/place_io.io
[12/02 14:47:54     13s] Reading IO assignment file "SCRIPTS/place_io.io" ...
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_32' on top side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_16' on top side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_8' on top side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_4' on top side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_2' on top side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_1' on top side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_01' on top side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_005' on top side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_32' on bottom side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_16' on bottom side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_8' on bottom side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_4' on bottom side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_2' on bottom side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_1' on bottom side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_01' on bottom side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_005' on bottom side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_32' on right side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
[12/02 14:47:54     13s] Added 12 of filler cell 'pad_fill_16' on right side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_8' on right side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
[12/02 14:47:54     13s] Added 12 of filler cell 'pad_fill_4' on right side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
[12/02 14:47:54     13s] Added 12 of filler cell 'pad_fill_2' on right side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_1' on right side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
[12/02 14:47:54     13s] Added 60 of filler cell 'pad_fill_01' on right side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_005' on right side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_32' on left side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_16' on left side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_8' on left side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_4' on left side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_2' on left side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_1' on left side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_01' on left side.
[12/02 14:47:54     13s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
[12/02 14:47:54     13s] Added 0 of filler cell 'pad_fill_005' on left side.
[12/02 14:47:56     13s] <CMD> pan 76.301 54.149
[12/02 14:47:57     13s] <CMD> pan 103.376 219.057
[12/02 14:48:02     14s] <CMD> pan 12.306 -219.057
[12/02 14:48:03     14s] <CMD> pan 0.000 91.069
[12/02 14:48:04     14s] <CMD> uiSetTool ruler
[12/02 14:48:05     14s] <CMD> uiSetTool ruler
[12/02 14:48:11     15s] <CMD> uiSetTool ruler
[12/02 14:48:18     15s] <CMD> uiSetTool ruler
[12/02 14:48:19     15s] <CMD> uiSetTool ruler
[12/02 14:48:21     16s] <CMD> pan -872.394 -39.830
[12/02 14:48:40     18s] <CMD> uiSetTool ruler
[12/02 14:48:44     18s] <CMD> pan -129.453 694.960
[12/02 14:48:55     19s] <CMD> pan 102.514 -508.385
[12/02 14:48:56     20s] <CMD> pan -43.934 -646.465
[12/02 14:48:59     20s] <CMD> pan -150.632 472.819
[12/02 14:49:03     20s] <CMD> addRing -type core_rings -follow core -nets {VSS VDD} -center 1 -width 8 -spacing 5 -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0
[12/02 14:49:03     20s] 
[12/02 14:49:03     20s] Ring generation is complete.
[12/02 14:49:03     20s] vias are now being generated.
[12/02 14:49:03     20s] addRing created 8 wires.
[12/02 14:49:03     20s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/02 14:49:03     20s] +--------+----------------+----------------+
[12/02 14:49:03     20s] |  Layer |     Created    |     Deleted    |
[12/02 14:49:03     20s] +--------+----------------+----------------+
[12/02 14:49:03     20s] | METAL4 |        4       |       NA       |
[12/02 14:49:03     20s] |  VIA45 |        8       |        0       |
[12/02 14:49:03     20s] | METAL5 |        4       |       NA       |
[12/02 14:49:03     20s] +--------+----------------+----------------+
[12/02 14:49:03     20s] <CMD> saveDesign DBS/core_top_pads-power.enc
[12/02 14:49:03     20s] #% Begin save design ... (date=12/02 14:49:03, mem=883.2M)
[12/02 14:49:03     20s] % Begin Save netlist data ... (date=12/02 14:49:03, mem=883.2M)
[12/02 14:49:03     20s] Writing Binary DB to DBS/core_top_pads-power.enc.dat/core_top_pads.v.bin in single-threaded mode...
[12/02 14:49:03     20s] % End Save netlist data ... (date=12/02 14:49:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.7M, current mem=888.7M)
[12/02 14:49:03     20s] % Begin Save AAE data ... (date=12/02 14:49:03, mem=888.7M)
[12/02 14:49:03     20s] Saving AAE Data ...
[12/02 14:49:03     20s] % End Save AAE data ... (date=12/02 14:49:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.7M, current mem=888.7M)
[12/02 14:49:04     20s] % Begin Save clock tree data ... (date=12/02 14:49:04, mem=888.7M)
[12/02 14:49:04     20s] % End Save clock tree data ... (date=12/02 14:49:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.7M, current mem=888.7M)
[12/02 14:49:04     20s] Saving preference file DBS/core_top_pads-power.enc.dat/gui.pref.tcl ...
[12/02 14:49:04     20s] Saving mode setting ...
[12/02 14:49:04     20s] Saving global file ...
[12/02 14:49:04     20s] % Begin Save floorplan data ... (date=12/02 14:49:04, mem=888.9M)
[12/02 14:49:04     20s] Saving floorplan file ...
[12/02 14:49:04     21s] % End Save floorplan data ... (date=12/02 14:49:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.9M, current mem=888.9M)
[12/02 14:49:04     21s] Saving Drc markers ...
[12/02 14:49:04     21s] ... No Drc file written since there is no markers found.
[12/02 14:49:04     21s] % Begin Save placement data ... (date=12/02 14:49:04, mem=885.7M)
[12/02 14:49:04     21s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/02 14:49:04     21s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=962.7M) ***
[12/02 14:49:04     21s] % End Save placement data ... (date=12/02 14:49:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.9M, current mem=885.9M)
[12/02 14:49:04     21s] % Begin Save routing data ... (date=12/02 14:49:04, mem=885.9M)
[12/02 14:49:04     21s] Saving route file ...
[12/02 14:49:04     21s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=962.7M) ***
[12/02 14:49:04     21s] % End Save routing data ... (date=12/02 14:49:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.7M, current mem=886.7M)
[12/02 14:49:04     21s] Saving property file DBS/core_top_pads-power.enc.dat/core_top_pads.prop
[12/02 14:49:04     21s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=962.7M) ***
[12/02 14:49:04     21s] % Begin Save power constraints data ... (date=12/02 14:49:04, mem=886.7M)
[12/02 14:49:04     21s] % End Save power constraints data ... (date=12/02 14:49:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.7M, current mem=886.7M)
[12/02 14:49:04     21s] Generated self-contained design core_top_pads-power.enc.dat
[12/02 14:49:04     21s] #% End save design ... (date=12/02 14:49:04, total cpu=0:00:00.3, real=0:00:01.0, peak res=888.9M, current mem=883.8M)
[12/02 14:49:04     21s] *** Message Summary: 0 warning(s), 0 error(s)
[12/02 14:49:04     21s] 
[12/02 14:49:11     21s] <CMD> pan -117.159 286.620
[12/02 14:49:17     22s] <CMD> pan 0.484 -129.865
[12/02 14:49:20     22s] <CMD> pan 32.351 -212.253
[12/02 14:49:21     23s] <CMD> pan 77.090 -370.031
[12/02 14:49:22     23s] <CMD> pan 350.758 102.787
[12/02 14:49:24     23s] <CMD> pan 127.198 512.647
[12/02 14:49:30     24s] <CMD> pan -389.303 -332.770
[12/02 14:49:31     24s] <CMD> pan -42.400 -372.600
[12/02 14:49:33     25s] <CMD> pan -5.701 -19.953
[12/02 14:49:37     25s] <CMD> pan -83.802 -47.317
[12/02 14:49:43     26s] <CMD> pan 13.925 4.641
[12/02 14:53:05     41s] <CMD> pan 79.833 50.128
[12/02 14:58:47     64s] <CMD> set init_design_uniquify 1
[12/02 14:58:51     64s] <CMD> freeDesign
[12/02 14:58:51     64s] Resetting process node dependent CCOpt properties.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out0 (pad_out_buffered) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out1 (pad_out_buffered_SPC_1) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out2 (pad_out_buffered_SPC_2) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out3 (pad_out_buffered_SPC_3) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out4 (pad_out_buffered_SPC_4) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out5 (pad_out_buffered_SPC_5) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out6 (pad_out_buffered_SPC_6) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out7 (pad_out_buffered_SPC_7) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out8 (pad_out_buffered_SPC_8) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out9 (pad_out_buffered_SPC_9) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out10 (pad_out_buffered_SPC_10) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out11 (pad_out_buffered_SPC_11) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out12 (pad_out_buffered_SPC_12) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out13 (pad_out_buffered_SPC_13) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out14 (pad_out_buffered_SPC_14) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out15 (pad_out_buffered_SPC_15) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out16 (pad_out_buffered_SPC_16) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out17 (pad_out_buffered_SPC_17) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out18 (pad_out_buffered_SPC_18) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out19 (pad_out_buffered_SPC_19) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out20 (pad_out_buffered_SPC_20) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out21 (pad_out_buffered_SPC_21) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for pad_out22 (pad_out_buffered_SPC_22) and all their descendants.
[12/02 14:58:51     64s] Reset to color id 0 for core_dut (Core) and all their descendants.
[12/02 14:58:51     64s] Free PSO.
[12/02 14:58:51     64s] Reset cap table.
[12/02 14:58:51     64s] Cleaning up the current multi-corner RC extraction setup.
[12/02 14:58:51     64s] Resetting process node dependent CCOpt properties.
[12/02 14:58:51     64s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/02 14:58:52     65s] Set DBUPerIGU to 1000.
[12/02 14:58:52     65s] Set net toggle Scale Factor to 1.00
[12/02 14:58:52     65s] Set Shrink Factor to 1.00000
[12/02 14:58:52     65s] Set net toggle Scale Factor to 1.00
[12/02 14:58:52     65s] Set Shrink Factor to 1.00000
[12/02 14:58:52     65s] Set net toggle Scale Factor to 1.00
[12/02 14:58:52     65s] Set Shrink Factor to 1.00000
[12/02 14:58:52     65s] 
[12/02 14:58:52     65s] *** Memory Usage v#1 (Current mem = 824.516M, initial mem = 179.684M) ***
[12/02 14:58:52     65s] 
[12/02 14:58:52     65s] 
[12/02 14:58:52     65s] Info (SM2C): Status of key globals:
[12/02 14:58:52     65s] 	 MMMC-by-default flow     : 1
[12/02 14:58:52     65s] 	 Default MMMC objs envvar : 0
[12/02 14:58:52     65s] 	 Data portability         : 0
[12/02 14:58:52     65s] 	 MMMC PV Emulation        : 0
[12/02 14:58:52     65s] 	 MMMC debug               : 0
[12/02 14:58:52     65s] 	 Init_Design flow         : 1
[12/02 14:58:52     65s] 
[12/02 14:58:52     65s] 
[12/02 14:58:52     65s] 	 CTE SM2C global          : false
[12/02 14:58:52     65s] 	 Reporting view filter    : false
[12/02 14:58:55     65s] <CMD> set init_gnd_net VSS
[12/02 14:58:55     65s] <CMD> set init_pwr_net VDD
[12/02 14:58:55     65s] <CMD> set init_top_cell core_top_pads
[12/02 14:58:55     65s] <CMD> set init_verilog HDL/GATE/Core_mapped.v
[12/02 14:58:55     65s] <CMD> set init_verilog HDL/RTL/core_top_pads.v
[12/02 14:58:55     65s] <CMD> create_constraint_mode -name constraint -sdc_files {SDC/Core_mapped.sdc}
[12/02 14:58:55     65s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef}
[12/02 14:58:55     65s] <CMD> set init_mmmc_file CONF/core.view
[12/02 14:58:55     65s] <CMD> init_design
[12/02 14:58:55     65s] #% Begin Load MMMC data ... (date=12/02 14:58:55, mem=728.7M)
[12/02 14:58:55     65s] #% End Load MMMC data ... (date=12/02 14:58:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=728.7M, current mem=728.7M)
[12/02 14:58:55     65s] 
[12/02 14:58:55     65s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/02 14:58:55     65s] 
[12/02 14:58:55     65s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/02 14:58:55     65s] Set DBUPerIGU to M2 pitch 1120.
[12/02 14:58:55     65s] 
[12/02 14:58:55     65s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/02 14:58:55     65s] 
[12/02 14:58:55     65s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef ...
[12/02 14:58:55     65s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/02 14:58:55     65s] The LEF parser will ignore this statement.
[12/02 14:58:55     65s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef at line 12.
[12/02 14:58:55     65s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef at line 902.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'A[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'A[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'A[2]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'CEN' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'CLK' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'D[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'D[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'D[2]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'D[3]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'D[4]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'D[5]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'D[6]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'D[7]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'WEN[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'WEN[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-200' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/02 14:58:55     65s] To increase the message display limit, refer to the product command reference manual.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 14:58:55     65s] Type 'man IMPLF-201' for more detail.
[12/02 14:58:55     65s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/02 14:58:55     65s] To increase the message display limit, refer to the product command reference manual.
[12/02 14:58:55     65s] 
[12/02 14:58:55     65s] viaInitial starts at Mon Dec  2 14:58:55 2019
viaInitial ends at Mon Dec  2 14:58:55 2019
Loading view definition file from CONF/core.view
[12/02 14:58:55     65s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/02 14:58:55     65s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 14:58:55     65s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/02 14:58:55     65s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/02 14:58:55     65s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/02 14:58:55     65s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/02 14:58:55     65s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/02 14:58:55     65s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/02 14:58:55     65s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4_slow_syn.lib' ...
[12/02 14:58:55     65s] Read 1 cells in library 'USERLIB' 
[12/02 14:58:55     65s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/02 14:58:55     65s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/02 14:58:55     65s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/02 14:58:55     65s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/02 14:58:55     65s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/02 14:58:55     65s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/02 14:58:55     65s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/02 14:58:55     65s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/02 14:58:55     65s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4_fast@-40C_syn.lib' ...
[12/02 14:58:55     65s] Read 1 cells in library 'USERLIB' 
[12/02 14:58:55     65s] *** End library_loading (cpu=0.00min, real=0.00min, mem=9.5M, fe_cpu=1.09min, fe_real=11.98min, fe_mem=834.0M) ***
[12/02 14:58:55     65s] #% Begin Load netlist data ... (date=12/02 14:58:55, mem=728.5M)
[12/02 14:58:55     65s] *** Begin netlist parsing (mem=834.0M) ***
[12/02 14:58:55     65s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/02 14:58:55     65s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rfsphs8x8m1wm4' is defined in LEF but not in the timing library.
[12/02 14:58:55     65s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rfsphs8x8m1wm4' is defined in LEF but not in the timing library.
[12/02 14:58:55     65s] Created 28 new cells from 6 timing libraries.
[12/02 14:58:55     65s] Reading netlist ...
[12/02 14:58:55     65s] Backslashed names will retain backslash and a trailing blank character.
[12/02 14:58:55     65s] Keeping previous port order for module pad_in.
[12/02 14:58:55     65s] Keeping previous port order for module pad_out.
[12/02 14:58:55     65s] Keeping previous port order for module pad_bidirhe.
[12/02 14:58:55     65s] Keeping previous port order for module pad_vdd.
[12/02 14:58:55     65s] Keeping previous port order for module pad_gnd.
[12/02 14:58:55     65s] Keeping previous port order for module pad_ana.
[12/02 14:58:55     65s] Reading verilog netlist 'HDL/RTL/core_top_pads.v'
[12/02 14:58:55     65s] **WARN: (IMPVL-346):	Module '\**FFGEN** ' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/02 14:58:55     65s] Type 'man IMPVL-346' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPVL-346):	Module '\**TSGEN** ' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/02 14:58:55     65s] Type 'man IMPVL-346' for more detail.
[12/02 14:58:55     65s] 
[12/02 14:58:55     65s] *** Memory Usage v#1 (Current mem = 833.984M, initial mem = 179.684M) ***
[12/02 14:58:55     65s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=834.0M) ***
[12/02 14:58:55     65s] #% End Load netlist data ... (date=12/02 14:58:55, total cpu=0:00:00.2, real=0:00:00.0, peak res=740.0M, current mem=740.0M)
[12/02 14:58:55     65s] Set top cell to core_top_pads.
[12/02 14:58:55     65s] Hooked 56 DB cells to tlib cells.
[12/02 14:58:55     65s] **WARN: (IMPDB-2504):	Cell '\**TSGEN** ' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/02 14:58:55     65s] **WARN: (IMPDB-2504):	Cell '\**FFGEN** ' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/02 14:58:55     65s] Cell '\**FFGEN** ' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell '\**FFGEN** ' as output for net 'result[15]' in module 'Execute'.
[12/02 14:58:55     65s] 2 empty module found.
[12/02 14:58:55     65s] Starting recursive module instantiation check.
[12/02 14:58:55     65s] No recursion found.
[12/02 14:58:55     65s] Term dir updated for 0 vinsts of 2 cells.
[12/02 14:58:55     65s] Building hierarchical netlist for Cell core_top_pads ...
[12/02 14:58:55     65s] *** Netlist is NOT unique.
[12/02 14:58:55     65s] ** info: there are 353 modules.
[12/02 14:58:55     65s] ** info: there are 32259 stdCell insts.
[12/02 14:58:55     65s] ** info: there are 63 Pad insts.
[12/02 14:58:55     65s] 
[12/02 14:58:55     65s] *** Memory Usage v#1 (Current mem = 849.898M, initial mem = 179.684M) ***
[12/02 14:58:55     65s] *info: set bottom ioPad orient R0
[12/02 14:58:55     65s] Initializing I/O assignment ...
[12/02 14:58:55     65s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/02 14:58:55     65s] Type 'man IMPFP-3961' for more detail.
[12/02 14:58:55     65s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/02 14:58:55     65s] Type 'man IMPFP-3961' for more detail.
[12/02 14:58:55     65s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/02 14:58:55     65s] Set Default Net Delay as 1000 ps.
[12/02 14:58:55     65s] Set Default Net Load as 0.5 pF. 
[12/02 14:58:55     65s] Set Default Input Pin Transition as 0.1 ps.
[12/02 14:58:55     65s] Pre-connect netlist-defined P/G connections...
[12/02 14:58:55     65s]   Updated 0 instances.
[12/02 14:58:55     65s] **WARN: analysis view bc not found, use default_view_setup
[12/02 14:58:55     65s] **WARN: analysis view wc not found, use default_view_setup
[12/02 14:58:56     65s] Extraction setup Started 
[12/02 14:58:56     65s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/02 14:58:56     65s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable ...
[12/02 14:58:56     65s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable ...
[12/02 14:58:56     65s] Importing multi-corner RC tables ... 
[12/02 14:58:56     65s] Summary of Active RC-Corners : 
[12/02 14:58:56     65s]  
[12/02 14:58:56     65s]  Analysis View: wc
[12/02 14:58:56     65s]     RC-Corner Name        : wc
[12/02 14:58:56     65s]     RC-Corner Index       : 0
[12/02 14:58:56     65s]     RC-Corner Temperature : 25 Celsius
[12/02 14:58:56     65s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable'
[12/02 14:58:56     65s]     RC-Corner PreRoute Res Factor         : 1
[12/02 14:58:56     65s]     RC-Corner PreRoute Cap Factor         : 1
[12/02 14:58:56     65s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/02 14:58:56     65s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/02 14:58:56     65s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/02 14:58:56     65s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/02 14:58:56     65s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/02 14:58:56     65s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/02 14:58:56     65s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/02 14:58:56     65s]  
[12/02 14:58:56     65s]  Analysis View: bc
[12/02 14:58:56     65s]     RC-Corner Name        : bc
[12/02 14:58:56     65s]     RC-Corner Index       : 1
[12/02 14:58:56     65s]     RC-Corner Temperature : 25 Celsius
[12/02 14:58:56     65s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable'
[12/02 14:58:56     65s]     RC-Corner PreRoute Res Factor         : 1
[12/02 14:58:56     65s]     RC-Corner PreRoute Cap Factor         : 1
[12/02 14:58:56     65s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/02 14:58:56     65s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/02 14:58:56     65s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/02 14:58:56     65s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/02 14:58:56     65s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/02 14:58:56     65s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/02 14:58:56     65s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/02 14:58:56     66s] *Info: initialize multi-corner CTS.
[12/02 14:58:56     66s] Reading timing constraints file './SDC/Core_mapped.sdc' ...
[12/02 14:58:56     66s] Current (total cpu=0:01:06, real=0:12:00, peak res=888.9M, current mem=878.6M)
[12/02 14:58:56     66s] INFO (CTE): Constraints read successfully.
[12/02 14:58:56     66s] WARNING (CTE-25): Line: 9 of File ./SDC/Core_mapped.sdc : Skipped unsupported command: set_max_area
[12/02 14:58:56     66s] 
[12/02 14:58:56     66s] 
[12/02 14:58:56     66s] WARNING (CTE-25): Line: 8 of File ./SDC/Core_mapped.sdc : Skipped unsupported command: set_units
[12/02 14:58:56     66s] 
[12/02 14:58:56     66s] 
[12/02 14:58:56     66s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=879.2M, current mem=879.2M)
[12/02 14:58:56     66s] Current (total cpu=0:01:06, real=0:12:00, peak res=888.9M, current mem=879.2M)
[12/02 14:58:56     66s] Creating Cell Server ...(0, 1, 1, 1)
[12/02 14:58:56     66s] Summary for sequential cells identification: 
[12/02 14:58:56     66s]   Identified SBFF number: 4
[12/02 14:58:56     66s]   Identified MBFF number: 0
[12/02 14:58:56     66s]   Identified SB Latch number: 0
[12/02 14:58:56     66s]   Identified MB Latch number: 0
[12/02 14:58:56     66s]   Not identified SBFF number: 0
[12/02 14:58:56     66s]   Not identified MBFF number: 0
[12/02 14:58:56     66s]   Not identified SB Latch number: 0
[12/02 14:58:56     66s]   Not identified MB Latch number: 0
[12/02 14:58:56     66s]   Number of sequential cells which are not FFs: 0
[12/02 14:58:56     66s] Total number of combinational cells: 17
[12/02 14:58:56     66s] Total number of sequential cells: 4
[12/02 14:58:56     66s] Total number of tristate cells: 0
[12/02 14:58:56     66s] Total number of level shifter cells: 0
[12/02 14:58:56     66s] Total number of power gating cells: 0
[12/02 14:58:56     66s] Total number of isolation cells: 0
[12/02 14:58:56     66s] Total number of power switch cells: 0
[12/02 14:58:56     66s] Total number of pulse generator cells: 0
[12/02 14:58:56     66s] Total number of always on buffers: 0
[12/02 14:58:56     66s] Total number of retention cells: 0
[12/02 14:58:56     66s] List of usable buffers: BUFX1
[12/02 14:58:56     66s] Total number of usable buffers: 1
[12/02 14:58:56     66s] List of unusable buffers:
[12/02 14:58:56     66s] Total number of unusable buffers: 0
[12/02 14:58:56     66s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/02 14:58:56     66s] Total number of usable inverters: 6
[12/02 14:58:56     66s] List of unusable inverters:
[12/02 14:58:56     66s] Total number of unusable inverters: 0
[12/02 14:58:56     66s] List of identified usable delay cells:
[12/02 14:58:56     66s] Total number of identified usable delay cells: 0
[12/02 14:58:56     66s] List of identified unusable delay cells:
[12/02 14:58:56     66s] Total number of identified unusable delay cells: 0
[12/02 14:58:56     66s] Creating Cell Server, finished. 
[12/02 14:58:56     66s] 
[12/02 14:58:56     66s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/02 14:58:56     66s] Deleting Cell Server ...
[12/02 14:58:56     66s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/02 14:58:56     66s] Type 'man IMPSYC-2' for more detail.
[12/02 14:58:56     66s] 
[12/02 14:58:56     66s] *** Summary of all messages that are not suppressed in this session:
[12/02 14:58:56     66s] Severity  ID               Count  Summary                                  
[12/02 14:58:56     66s] WARNING   IMPLF-200           55  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/02 14:58:56     66s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/02 14:58:56     66s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/02 14:58:56     66s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/02 14:58:56     66s] WARNING   IMPVL-346            2  Module '%s' is instantiated in the netli...
[12/02 14:58:56     66s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/02 14:58:56     66s] WARNING   IMPDB-2504           2  Cell '%s' is instantiated in the Verilog...
[12/02 14:58:56     66s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/02 14:58:56     66s] *** Message Summary: 106 warning(s), 0 error(s)
[12/02 14:58:56     66s] 
[12/02 14:58:56     66s] <CMD> saveDesign DBS/core_top_pads-import.enc
[12/02 14:58:56     66s] #% Begin save design ... (date=12/02 14:58:56, mem=879.9M)
[12/02 14:58:56     66s] % Begin Save netlist data ... (date=12/02 14:58:56, mem=880.1M)
[12/02 14:58:56     66s] Writing Binary DB to DBS/core_top_pads-import.enc.dat.tmp/core_top_pads.v.bin in single-threaded mode...
[12/02 14:58:56     66s] % End Save netlist data ... (date=12/02 14:58:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=882.8M, current mem=882.8M)
[12/02 14:58:56     66s] % Begin Save AAE data ... (date=12/02 14:58:56, mem=882.8M)
[12/02 14:58:56     66s] Saving AAE Data ...
[12/02 14:58:56     66s] % End Save AAE data ... (date=12/02 14:58:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=882.8M, current mem=882.8M)
[12/02 14:58:56     66s] % Begin Save clock tree data ... (date=12/02 14:58:56, mem=882.9M)
[12/02 14:58:56     66s] % End Save clock tree data ... (date=12/02 14:58:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=882.9M, current mem=882.9M)
[12/02 14:58:56     66s] Saving preference file DBS/core_top_pads-import.enc.dat.tmp/gui.pref.tcl ...
[12/02 14:58:56     66s] Saving mode setting ...
[12/02 14:58:56     66s] Saving global file ...
[12/02 14:58:56     66s] % Begin Save floorplan data ... (date=12/02 14:58:56, mem=883.5M)
[12/02 14:58:56     66s] Saving floorplan file ...
[12/02 14:58:56     66s] % End Save floorplan data ... (date=12/02 14:58:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.5M, current mem=883.5M)
[12/02 14:58:56     66s] Saving Drc markers ...
[12/02 14:58:56     66s] ... No Drc file written since there is no markers found.
[12/02 14:58:56     66s] % Begin Save placement data ... (date=12/02 14:58:56, mem=883.5M)
[12/02 14:58:56     66s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/02 14:58:56     66s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=973.0M) ***
[12/02 14:58:56     66s] % End Save placement data ... (date=12/02 14:58:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.8M, current mem=883.8M)
[12/02 14:58:56     66s] % Begin Save routing data ... (date=12/02 14:58:56, mem=883.8M)
[12/02 14:58:56     66s] Saving route file ...
[12/02 14:58:56     66s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=973.0M) ***
[12/02 14:58:56     66s] % End Save routing data ... (date=12/02 14:58:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.4M, current mem=884.4M)
[12/02 14:58:56     66s] Saving property file DBS/core_top_pads-import.enc.dat.tmp/core_top_pads.prop
[12/02 14:58:56     66s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=973.0M) ***
[12/02 14:58:56     66s] % Begin Save power constraints data ... (date=12/02 14:58:56, mem=884.4M)
[12/02 14:58:56     66s] % End Save power constraints data ... (date=12/02 14:58:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.4M, current mem=884.4M)
[12/02 14:58:56     66s] Generated self-contained design core_top_pads-import.enc.dat.tmp
[12/02 14:58:56     66s] #% End save design ... (date=12/02 14:58:56, total cpu=0:00:00.4, real=0:00:00.0, peak res=884.4M, current mem=882.3M)
[12/02 14:58:56     66s] *** Message Summary: 0 warning(s), 0 error(s)
[12/02 14:58:56     66s] 
[12/02 14:58:56     66s] <CMD> setDrawView fplan
[12/02 14:58:56     66s] <CMD> fit
[12/02 14:58:58     66s] <CMD> floorPlan -site core7T -r 1.0 0.7 12 12 12 12
[12/02 14:58:58     66s] Adjusting Core to Left to: 12.6400. Core to Bottom to: 12.6400.
[12/02 14:58:58     66s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/02 14:58:58     66s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/02 14:58:58     66s] <CMD> fit
[12/02 14:58:58     66s] <CMD_INTERNAL> selectObject Module dp
[12/02 14:58:58     66s] <CMD> ungroup
[12/02 14:58:58     66s] <CMD> deselectAll
[12/02 14:58:58     66s] <CMD_INTERNAL> selectObject Module dp/rf
[12/02 14:58:58     66s] <CMD> create_relative_floorplan -place dp/rf -ref_type core_boundary -horizontal_edge_separate {0  ""  0} -vertical_edge_separate {0  ""  0}
[12/02 14:58:58     66s] **ERROR: (IMPFP-254):	Unrecognized object dp/rf.
**ERROR: (IMPFP-254):	Unrecognized object dp/rf.
<CMD> fit
[12/02 14:58:58     66s] <CMD> saveDesign DBS/core_top_pads-fplan.enc
[12/02 14:58:58     66s] #% Begin save design ... (date=12/02 14:58:58, mem=882.4M)
[12/02 14:58:58     66s] % Begin Save netlist data ... (date=12/02 14:58:58, mem=882.4M)
[12/02 14:58:58     66s] Writing Binary DB to DBS/core_top_pads-fplan.enc.dat.tmp/core_top_pads.v.bin in single-threaded mode...
[12/02 14:58:58     66s] % End Save netlist data ... (date=12/02 14:58:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.2M, current mem=885.2M)
[12/02 14:58:58     66s] % Begin Save AAE data ... (date=12/02 14:58:58, mem=885.2M)
[12/02 14:58:58     66s] Saving AAE Data ...
[12/02 14:58:58     66s] % End Save AAE data ... (date=12/02 14:58:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.2M, current mem=885.2M)
[12/02 14:58:58     66s] % Begin Save clock tree data ... (date=12/02 14:58:58, mem=885.2M)
[12/02 14:58:58     66s] % End Save clock tree data ... (date=12/02 14:58:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.2M, current mem=885.2M)
[12/02 14:58:58     66s] Saving preference file DBS/core_top_pads-fplan.enc.dat.tmp/gui.pref.tcl ...
[12/02 14:58:58     66s] Saving mode setting ...
[12/02 14:58:58     66s] Saving global file ...
[12/02 14:58:58     66s] % Begin Save floorplan data ... (date=12/02 14:58:58, mem=885.2M)
[12/02 14:58:58     66s] Saving floorplan file ...
[12/02 14:58:58     66s] % End Save floorplan data ... (date=12/02 14:58:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.2M, current mem=885.2M)
[12/02 14:58:58     66s] Saving Drc markers ...
[12/02 14:58:58     66s] ... No Drc file written since there is no markers found.
[12/02 14:58:58     66s] % Begin Save placement data ... (date=12/02 14:58:58, mem=885.2M)
[12/02 14:58:58     66s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/02 14:58:58     66s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=968.0M) ***
[12/02 14:58:58     66s] % End Save placement data ... (date=12/02 14:58:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.6M, current mem=885.6M)
[12/02 14:58:58     66s] % Begin Save routing data ... (date=12/02 14:58:58, mem=885.6M)
[12/02 14:58:58     66s] Saving route file ...
[12/02 14:58:58     66s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=968.0M) ***
[12/02 14:58:58     66s] % End Save routing data ... (date=12/02 14:58:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.4M, current mem=886.4M)
[12/02 14:58:58     66s] Saving property file DBS/core_top_pads-fplan.enc.dat.tmp/core_top_pads.prop
[12/02 14:58:58     66s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=968.0M) ***
[12/02 14:58:58     66s] % Begin Save power constraints data ... (date=12/02 14:58:58, mem=886.4M)
[12/02 14:58:58     66s] % End Save power constraints data ... (date=12/02 14:58:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.4M, current mem=886.4M)
[12/02 14:58:59     67s] Generated self-contained design core_top_pads-fplan.enc.dat.tmp
[12/02 14:58:59     67s] #% End save design ... (date=12/02 14:58:59, total cpu=0:00:00.3, real=0:00:01.0, peak res=886.4M, current mem=883.5M)
[12/02 14:58:59     67s] *** Message Summary: 0 warning(s), 0 error(s)
[12/02 14:58:59     67s] 
[12/02 14:59:00     67s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
[12/02 14:59:00     67s] 32322 new pwr-pin connections were made to global net 'VDD'.
[12/02 14:59:00     67s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
[12/02 14:59:00     67s] 32322 new gnd-pin connections were made to global net 'VSS'.
[12/02 14:59:00     67s] <CMD> globalNetConnect VDD -type tiehi
[12/02 14:59:00     67s] <CMD> globalNetConnect VSS -type tielo
[12/02 14:59:02     67s] <CMD> loadIoFile SCRIPTS/place_io.io
[12/02 14:59:02     67s] Reading IO assignment file "SCRIPTS/place_io.io" ...
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_32' on top side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_16' on top side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_8' on top side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_4' on top side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_2' on top side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_1' on top side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_01' on top side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_005' on top side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_32' on bottom side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_16' on bottom side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_8' on bottom side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_4' on bottom side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_2' on bottom side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_1' on bottom side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_01' on bottom side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_005' on bottom side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_32' on right side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
[12/02 14:59:02     67s] Added 12 of filler cell 'pad_fill_16' on right side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_8' on right side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
[12/02 14:59:02     67s] Added 12 of filler cell 'pad_fill_4' on right side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
[12/02 14:59:02     67s] Added 12 of filler cell 'pad_fill_2' on right side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_1' on right side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
[12/02 14:59:02     67s] Added 60 of filler cell 'pad_fill_01' on right side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_005' on right side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_32' on left side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_16' on left side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_8' on left side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_4' on left side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_2' on left side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_1' on left side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_01' on left side.
[12/02 14:59:02     67s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
[12/02 14:59:02     67s] Added 0 of filler cell 'pad_fill_005' on left side.
[12/02 14:59:04     67s] <CMD> deleteAllPowerPreroutes
[12/02 14:59:04     67s] <CMD> addRing -type core_rings -follow core -nets {VSS VDD} -center 1 -width 1.0 -spacing 1.5 -layer {top METAL1 bottom METAL1 left METAL2 right METAL2} -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0
[12/02 14:59:04     67s] 
[12/02 14:59:04     67s] Ring generation is complete.
[12/02 14:59:04     67s] vias are now being generated.
[12/02 14:59:04     67s] addRing created 8 wires.
[12/02 14:59:04     67s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/02 14:59:04     67s] +--------+----------------+----------------+
[12/02 14:59:04     67s] |  Layer |     Created    |     Deleted    |
[12/02 14:59:04     67s] +--------+----------------+----------------+
[12/02 14:59:04     67s] | METAL1 |        4       |       NA       |
[12/02 14:59:04     67s] |  VIA12 |        8       |        0       |
[12/02 14:59:04     67s] | METAL2 |        4       |       NA       |
[12/02 14:59:04     67s] +--------+----------------+----------------+
[12/02 14:59:04     67s] <CMD> definePartition -hinst dp/rf -coreSpacing 0.0 0.0 0.0 0.0 -railWidth 0.0 -minPitchLeft 2 -minPitchRight 2 -minPitchTop 2 -minPitchBottom 2 -reservedLayer { 1 2 3 4 5 6} -pinLayerTop { 2 4 6} -pinLayerLeft { 3 5} -pinLayerBottom { 2 4 6} -pinLayerRight { 3 5} -placementHalo 0.0 0.0 0.0 0.0 -routingHalo 0.0 -routingHaloTopLayer 6 -routingHaloBottomLayer 1
[12/02 14:59:04     67s] **ERROR: (IMPPTN-676):	Partition cannot be created because Hierarchical Instance [dp/rf] not found in the design.Specify correct name and run the command again.

[12/02 14:59:04     67s] Usage: definePartition [-help] [-coreSpacing {left right top bottom}] [-minPitchBottom <integer>] [-minPitchLeft <integer>] [-minPitchRight <integer>] [-minPitchTop <integer>]
[12/02 14:59:04     67s]                        [-pinLayerBottom {list_of_layers}] [-pinLayerLeft {list_of_layers}] [-pinLayerRight {list_of_layers}] [-pinLayerTop {list_of_layers}]
[12/02 14:59:04     67s]                        [-placementHalo {left  right top bottom }] [-railwidth <float>] [-reservedLayer {list_of_layers}] [-routingHalo <float>] [-routingHaloBottomLayer <integer>]
[12/02 14:59:04     67s]                        [-routingHaloTopLayer <integer>] [-stdCellHeight <float>] [-hinst <string> | -proto {master_hinst_name_list}] [-checkCloneAlignment ]
[12/02 14:59:04     67s] 
[12/02 14:59:04     67s] -help                                    # Prints out the command usage
[12/02 14:59:04     67s] -checkCloneAlignment                     # Specifies to only check alignment of clone with master partition. (bool, optional)
[12/02 14:59:04     67s] -coreSpacing {left right top bottom}     # Specifies the space between the module boundary and core design area of partition module on left, right, top,and bottom sides
[12/02 14:59:04     67s]                                          # (string, optional)
[12/02 14:59:04     67s] -hinst <string>                          # Specifies the name of the hierarchical instance. (string, optional)
[12/02 14:59:04     67s] -minPitchBottom <integer>                # Specifies the pin pitch dimension for the Bottom partition sides. (int, optional)
[12/02 14:59:04     67s] -minPitchLeft <integer>                  # Specifies the pin pitch dimension for the Left partition sides. (int, optional)
[12/02 14:59:04     67s] -minPitchRight <integer>                 # Specifies the pin pitch dimension for the Right partition sides. (int, optional)
[12/02 14:59:04     67s] -minPitchTop <integer>                   # Specifies the pin pitch dimension for the Top partition sides. (int, optional)
[12/02 14:59:04     67s] -pinLayerBottom {list_of_layers}         # Specifies the metal layers to use for the partition. (string, optional)
[12/02 14:59:04     67s] -pinLayerLeft {list_of_layers}           # Specifies the metal layers to use for the partition. (string, optional)
[12/02 14:59:04     67s] -pinLayerRight {list_of_layers}          # Specifies the metal layers to use for the partition. (string, optional)
[12/02 14:59:04     67s] -pinLayerTop {list_of_layers}            # Specifies the metal layers to use for the partition. (string, optional)
[12/02 14:59:04     67s] -placementHalo {left  right top bottom }
[12/02 14:59:04     67s]                                          # Specifies extra spacing, in micrometers of the partition that should not be used for placement.
[12/02 14:59:04     67s]                                          # (string, optional)
[12/02 14:59:04     67s] -proto {master_hinst_name_list}          # Specifies master_hinst_name_list for prototyping flow. (string, optional)
[12/02 14:59:04     67s] -railwidth <float>                       # Specifies the standard cell power rail width, in micrometers. (float, optional)
[12/02 14:59:04     67s] -reservedLayer {list_of_layers}          # Specifies the metal layers that are used for routing in the partition and generating partition pins. (string, optional)
[12/02 14:59:04     67s] -routingHalo <float>                     # Specifies routing spacing, in micrometers, around the sides of the partition. (float, optional)
[12/02 14:59:04     67s] -routingHaloBottomLayer <integer>        # Specifies the bottom partition layer for which routing halo will be created. (int, optional)
[12/02 14:59:04     67s] -routingHaloTopLayer <integer>           # Specifies the top partition layer for which routing halo will be created . (int, optional)
[12/02 14:59:04     67s] -stdCellHeight <float>                   # Specifies the standard cell height for the partition. (float, optional)
[12/02 14:59:04     67s] 
[12/02 14:59:04     67s] 
[12/02 14:59:04     67s] **ERROR: (IMPSYC-194):	Incorrect usage for command 'definePartition'.

[12/02 14:59:22     68s] <CMD> pan -127.989 -194.444
[12/02 14:59:25     69s] <CMD> pan -4.530 -103.796
[12/02 15:03:13     84s] <CMD> set init_design_uniquify 1
[12/02 15:03:16     84s] <CMD> freeDesign
[12/02 15:03:16     84s] Resetting process node dependent CCOpt properties.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out0 (pad_out_buffered) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out1 (pad_out_buffered_SPC_1) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out2 (pad_out_buffered_SPC_2) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out3 (pad_out_buffered_SPC_3) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out4 (pad_out_buffered_SPC_4) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out5 (pad_out_buffered_SPC_5) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out6 (pad_out_buffered_SPC_6) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out7 (pad_out_buffered_SPC_7) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out8 (pad_out_buffered_SPC_8) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out9 (pad_out_buffered_SPC_9) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out10 (pad_out_buffered_SPC_10) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out11 (pad_out_buffered_SPC_11) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out12 (pad_out_buffered_SPC_12) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out13 (pad_out_buffered_SPC_13) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out14 (pad_out_buffered_SPC_14) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out15 (pad_out_buffered_SPC_15) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out16 (pad_out_buffered_SPC_16) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out17 (pad_out_buffered_SPC_17) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out18 (pad_out_buffered_SPC_18) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out19 (pad_out_buffered_SPC_19) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out20 (pad_out_buffered_SPC_20) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out21 (pad_out_buffered_SPC_21) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for pad_out22 (pad_out_buffered_SPC_22) and all their descendants.
[12/02 15:03:16     84s] Reset to color id 0 for core_dut (Core) and all their descendants.
[12/02 15:03:16     84s] Free PSO.
[12/02 15:03:16     84s] Reset cap table.
[12/02 15:03:16     84s] Cleaning up the current multi-corner RC extraction setup.
[12/02 15:03:16     84s] Resetting process node dependent CCOpt properties.
[12/02 15:03:16     84s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/02 15:03:16     84s] Set DBUPerIGU to 1000.
[12/02 15:03:16     84s] Set net toggle Scale Factor to 1.00
[12/02 15:03:16     84s] Set Shrink Factor to 1.00000
[12/02 15:03:16     84s] Set net toggle Scale Factor to 1.00
[12/02 15:03:16     84s] Set Shrink Factor to 1.00000
[12/02 15:03:16     84s] Set net toggle Scale Factor to 1.00
[12/02 15:03:16     84s] Set Shrink Factor to 1.00000
[12/02 15:03:16     84s] 
[12/02 15:03:16     84s] *** Memory Usage v#1 (Current mem = 824.961M, initial mem = 179.684M) ***
[12/02 15:03:16     84s] 
[12/02 15:03:16     84s] 
[12/02 15:03:16     84s] Info (SM2C): Status of key globals:
[12/02 15:03:16     84s] 	 MMMC-by-default flow     : 1
[12/02 15:03:16     84s] 	 Default MMMC objs envvar : 0
[12/02 15:03:16     84s] 	 Data portability         : 0
[12/02 15:03:16     84s] 	 MMMC PV Emulation        : 0
[12/02 15:03:16     84s] 	 MMMC debug               : 0
[12/02 15:03:16     84s] 	 Init_Design flow         : 1
[12/02 15:03:16     84s] 
[12/02 15:03:16     84s] 
[12/02 15:03:16     84s] 	 CTE SM2C global          : false
[12/02 15:03:16     84s] 	 Reporting view filter    : false
[12/02 15:03:19     85s] <CMD> set init_gnd_net VSS
[12/02 15:03:19     85s] <CMD> set init_pwr_net VDD
[12/02 15:03:19     85s] <CMD> set init_top_cell core_top_pads
[12/02 15:03:19     85s] <CMD> set init_verilog HDL/GATE/Core_mapped.v
[12/02 15:03:19     85s] <CMD> set init_verilog HDL/RTL/core_top_pads.v
[12/02 15:03:19     85s] <CMD> create_constraint_mode -name constraint -sdc_files {SDC/Core_mapped.sdc}
[12/02 15:03:19     85s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef}
[12/02 15:03:19     85s] <CMD> set init_mmmc_file CONF/core.view
[12/02 15:03:19     85s] <CMD> init_design
[12/02 15:03:19     85s] #% Begin Load MMMC data ... (date=12/02 15:03:19, mem=730.3M)
[12/02 15:03:19     85s] #% End Load MMMC data ... (date=12/02 15:03:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=730.3M, current mem=730.3M)
[12/02 15:03:19     85s] 
[12/02 15:03:19     85s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/02 15:03:19     85s] 
[12/02 15:03:19     85s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/02 15:03:19     85s] Set DBUPerIGU to M2 pitch 1120.
[12/02 15:03:19     85s] 
[12/02 15:03:19     85s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/02 15:03:19     85s] 
[12/02 15:03:19     85s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef ...
[12/02 15:03:19     85s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/02 15:03:19     85s] The LEF parser will ignore this statement.
[12/02 15:03:19     85s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef at line 12.
[12/02 15:03:19     85s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef at line 902.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'A[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'A[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'A[2]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'CEN' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'CLK' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'D[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'D[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'D[2]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'D[3]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'D[4]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'D[5]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'D[6]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'D[7]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'WEN[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'WEN[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-200' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/02 15:03:19     85s] To increase the message display limit, refer to the product command reference manual.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:03:19     85s] Type 'man IMPLF-201' for more detail.
[12/02 15:03:19     85s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/02 15:03:19     85s] To increase the message display limit, refer to the product command reference manual.
[12/02 15:03:19     85s] 
[12/02 15:03:19     85s] viaInitial starts at Mon Dec  2 15:03:19 2019
viaInitial ends at Mon Dec  2 15:03:19 2019
Loading view definition file from CONF/core.view
[12/02 15:03:19     85s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/02 15:03:19     85s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/02 15:03:19     85s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/02 15:03:19     85s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/02 15:03:19     85s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/02 15:03:19     85s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/02 15:03:19     85s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/02 15:03:19     85s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/02 15:03:19     85s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4_slow_syn.lib' ...
[12/02 15:03:19     85s] Read 1 cells in library 'USERLIB' 
[12/02 15:03:19     85s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/02 15:03:19     85s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/02 15:03:19     85s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/02 15:03:19     85s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/02 15:03:19     85s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/02 15:03:19     85s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4_fast@-40C_syn.lib' ...
[12/02 15:03:19     85s] Read 1 cells in library 'USERLIB' 
[12/02 15:03:19     85s] *** End library_loading (cpu=0.00min, real=0.00min, mem=7.5M, fe_cpu=1.42min, fe_real=16.38min, fe_mem=835.5M) ***
[12/02 15:03:19     85s] #% Begin Load netlist data ... (date=12/02 15:03:19, mem=733.5M)
[12/02 15:03:19     85s] *** Begin netlist parsing (mem=835.5M) ***
[12/02 15:03:19     85s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/02 15:03:19     85s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rfsphs8x8m1wm4' is defined in LEF but not in the timing library.
[12/02 15:03:19     85s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rfsphs8x8m1wm4' is defined in LEF but not in the timing library.
[12/02 15:03:19     85s] Created 28 new cells from 6 timing libraries.
[12/02 15:03:19     85s] Reading netlist ...
[12/02 15:03:19     85s] Backslashed names will retain backslash and a trailing blank character.
[12/02 15:03:19     85s] Keeping previous port order for module pad_in.
[12/02 15:03:19     85s] Keeping previous port order for module pad_out.
[12/02 15:03:19     85s] Keeping previous port order for module pad_bidirhe.
[12/02 15:03:19     85s] Keeping previous port order for module pad_vdd.
[12/02 15:03:19     85s] Keeping previous port order for module pad_gnd.
[12/02 15:03:19     85s] Keeping previous port order for module pad_ana.
[12/02 15:03:19     85s] Reading verilog netlist 'HDL/RTL/core_top_pads.v'
[12/02 15:03:19     85s] **WARN: (IMPVL-346):	Module '\**FFGEN** ' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/02 15:03:19     85s] Type 'man IMPVL-346' for more detail.
[12/02 15:03:19     85s] **WARN: (IMPVL-346):	Module '\**TSGEN** ' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/02 15:03:19     85s] Type 'man IMPVL-346' for more detail.
[12/02 15:03:19     85s] 
[12/02 15:03:19     85s] *** Memory Usage v#1 (Current mem = 835.531M, initial mem = 179.684M) ***
[12/02 15:03:19     85s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=835.5M) ***
[12/02 15:03:19     85s] #% End Load netlist data ... (date=12/02 15:03:19, total cpu=0:00:00.2, real=0:00:00.0, peak res=744.7M, current mem=744.7M)
[12/02 15:03:19     85s] Set top cell to core_top_pads.
[12/02 15:03:20     85s] Hooked 56 DB cells to tlib cells.
[12/02 15:03:20     85s] **WARN: (IMPDB-2504):	Cell '\**TSGEN** ' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/02 15:03:20     85s] **WARN: (IMPDB-2504):	Cell '\**FFGEN** ' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/02 15:03:20     85s] Cell '\**FFGEN** ' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell '\**FFGEN** ' as output for net 'result[15]' in module 'Execute'.
[12/02 15:03:20     85s] 2 empty module found.
[12/02 15:03:20     85s] Starting recursive module instantiation check.
[12/02 15:03:20     85s] No recursion found.
[12/02 15:03:20     85s] Term dir updated for 0 vinsts of 2 cells.
[12/02 15:03:20     85s] Building hierarchical netlist for Cell core_top_pads ...
[12/02 15:03:20     85s] *** Netlist is NOT unique.
[12/02 15:03:20     85s] ** info: there are 353 modules.
[12/02 15:03:20     85s] ** info: there are 32259 stdCell insts.
[12/02 15:03:20     85s] ** info: there are 63 Pad insts.
[12/02 15:03:20     85s] 
[12/02 15:03:20     85s] *** Memory Usage v#1 (Current mem = 850.445M, initial mem = 179.684M) ***
[12/02 15:03:20     85s] *info: set bottom ioPad orient R0
[12/02 15:03:20     85s] Initializing I/O assignment ...
[12/02 15:03:20     85s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/02 15:03:20     85s] Type 'man IMPFP-3961' for more detail.
[12/02 15:03:20     85s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/02 15:03:20     85s] Type 'man IMPFP-3961' for more detail.
[12/02 15:03:20     85s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/02 15:03:20     85s] Set Default Net Delay as 1000 ps.
[12/02 15:03:20     85s] Set Default Net Load as 0.5 pF. 
[12/02 15:03:20     85s] Set Default Input Pin Transition as 0.1 ps.
[12/02 15:03:20     85s] Pre-connect netlist-defined P/G connections...
[12/02 15:03:20     85s]   Updated 0 instances.
[12/02 15:03:20     85s] **WARN: analysis view bc not found, use default_view_setup
[12/02 15:03:20     85s] **WARN: analysis view wc not found, use default_view_setup
[12/02 15:03:20     85s] **WARN: analysis view bc not found, use default_view_setup
[12/02 15:03:20     85s] **WARN: analysis view wc not found, use default_view_setup
[12/02 15:03:20     85s] Extraction setup Started 
[12/02 15:03:20     85s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/02 15:03:20     85s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable ...
[12/02 15:03:20     85s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable ...
[12/02 15:03:20     85s] Importing multi-corner RC tables ... 
[12/02 15:03:20     85s] Summary of Active RC-Corners : 
[12/02 15:03:20     85s]  
[12/02 15:03:20     85s]  Analysis View: wc
[12/02 15:03:20     85s]     RC-Corner Name        : wc
[12/02 15:03:20     85s]     RC-Corner Index       : 0
[12/02 15:03:20     85s]     RC-Corner Temperature : 25 Celsius
[12/02 15:03:20     85s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable'
[12/02 15:03:20     85s]     RC-Corner PreRoute Res Factor         : 1
[12/02 15:03:20     85s]     RC-Corner PreRoute Cap Factor         : 1
[12/02 15:03:20     85s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/02 15:03:20     85s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/02 15:03:20     85s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/02 15:03:20     85s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/02 15:03:20     85s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/02 15:03:20     85s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/02 15:03:20     85s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/02 15:03:20     85s]  
[12/02 15:03:20     85s]  Analysis View: bc
[12/02 15:03:20     85s]     RC-Corner Name        : bc
[12/02 15:03:20     85s]     RC-Corner Index       : 1
[12/02 15:03:20     85s]     RC-Corner Temperature : 25 Celsius
[12/02 15:03:20     85s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable'
[12/02 15:03:20     85s]     RC-Corner PreRoute Res Factor         : 1
[12/02 15:03:20     85s]     RC-Corner PreRoute Cap Factor         : 1
[12/02 15:03:20     85s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/02 15:03:20     85s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/02 15:03:20     85s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/02 15:03:20     85s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/02 15:03:20     85s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/02 15:03:20     85s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/02 15:03:20     85s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/02 15:03:20     85s] *Info: initialize multi-corner CTS.
[12/02 15:03:20     85s] Reading timing constraints file './SDC/Core_mapped.sdc' ...
[12/02 15:03:20     85s] Current (total cpu=0:01:26, real=0:16:24, peak res=888.9M, current mem=881.1M)
[12/02 15:03:20     85s] INFO (CTE): Constraints read successfully.
[12/02 15:03:20     85s] WARNING (CTE-25): Line: 9 of File ./SDC/Core_mapped.sdc : Skipped unsupported command: set_max_area
[12/02 15:03:20     85s] 
[12/02 15:03:20     85s] 
[12/02 15:03:20     85s] WARNING (CTE-25): Line: 8 of File ./SDC/Core_mapped.sdc : Skipped unsupported command: set_units
[12/02 15:03:20     85s] 
[12/02 15:03:20     85s] 
[12/02 15:03:20     85s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=881.8M, current mem=881.8M)
[12/02 15:03:20     85s] Current (total cpu=0:01:26, real=0:16:24, peak res=888.9M, current mem=881.8M)
[12/02 15:03:20     85s] Creating Cell Server ...(0, 1, 1, 1)
[12/02 15:03:20     85s] Summary for sequential cells identification: 
[12/02 15:03:20     85s]   Identified SBFF number: 4
[12/02 15:03:20     85s]   Identified MBFF number: 0
[12/02 15:03:20     85s]   Identified SB Latch number: 0
[12/02 15:03:20     85s]   Identified MB Latch number: 0
[12/02 15:03:20     85s]   Not identified SBFF number: 0
[12/02 15:03:20     85s]   Not identified MBFF number: 0
[12/02 15:03:20     85s]   Not identified SB Latch number: 0
[12/02 15:03:20     85s]   Not identified MB Latch number: 0
[12/02 15:03:20     85s]   Number of sequential cells which are not FFs: 0
[12/02 15:03:20     85s] Total number of combinational cells: 17
[12/02 15:03:20     85s] Total number of sequential cells: 4
[12/02 15:03:20     85s] Total number of tristate cells: 0
[12/02 15:03:20     85s] Total number of level shifter cells: 0
[12/02 15:03:20     85s] Total number of power gating cells: 0
[12/02 15:03:20     85s] Total number of isolation cells: 0
[12/02 15:03:20     85s] Total number of power switch cells: 0
[12/02 15:03:20     85s] Total number of pulse generator cells: 0
[12/02 15:03:20     85s] Total number of always on buffers: 0
[12/02 15:03:20     85s] Total number of retention cells: 0
[12/02 15:03:20     85s] List of usable buffers: BUFX1
[12/02 15:03:20     85s] Total number of usable buffers: 1
[12/02 15:03:20     85s] List of unusable buffers:
[12/02 15:03:20     85s] Total number of unusable buffers: 0
[12/02 15:03:20     85s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/02 15:03:20     85s] Total number of usable inverters: 6
[12/02 15:03:20     85s] List of unusable inverters:
[12/02 15:03:20     85s] Total number of unusable inverters: 0
[12/02 15:03:20     85s] List of identified usable delay cells:
[12/02 15:03:20     85s] Total number of identified usable delay cells: 0
[12/02 15:03:20     85s] List of identified unusable delay cells:
[12/02 15:03:20     85s] Total number of identified unusable delay cells: 0
[12/02 15:03:20     85s] Creating Cell Server, finished. 
[12/02 15:03:20     85s] 
[12/02 15:03:20     85s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/02 15:03:20     85s] Deleting Cell Server ...
[12/02 15:03:20     85s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/02 15:03:20     85s] Type 'man IMPSYC-2' for more detail.
[12/02 15:03:20     85s] 
[12/02 15:03:20     85s] *** Summary of all messages that are not suppressed in this session:
[12/02 15:03:20     85s] Severity  ID               Count  Summary                                  
[12/02 15:03:20     85s] WARNING   IMPLF-200           55  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/02 15:03:20     85s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/02 15:03:20     85s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/02 15:03:20     85s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/02 15:03:20     85s] WARNING   IMPVL-346            2  Module '%s' is instantiated in the netli...
[12/02 15:03:20     85s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/02 15:03:20     85s] WARNING   IMPDB-2504           2  Cell '%s' is instantiated in the Verilog...
[12/02 15:03:20     85s] WARNING   TECHLIB-302          4  No function defined for cell '%s'. The c...
[12/02 15:03:20     85s] *** Message Summary: 102 warning(s), 0 error(s)
[12/02 15:03:20     85s] 
[12/02 15:03:20     85s] <CMD> saveDesign DBS/core_top_pads-import.enc
[12/02 15:03:20     85s] #% Begin save design ... (date=12/02 15:03:20, mem=882.4M)
[12/02 15:03:20     85s] % Begin Save netlist data ... (date=12/02 15:03:20, mem=882.6M)
[12/02 15:03:20     85s] Writing Binary DB to DBS/core_top_pads-import.enc.dat.tmp/core_top_pads.v.bin in single-threaded mode...
[12/02 15:03:20     85s] % End Save netlist data ... (date=12/02 15:03:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.4M, current mem=885.4M)
[12/02 15:03:20     85s] % Begin Save AAE data ... (date=12/02 15:03:20, mem=885.4M)
[12/02 15:03:20     85s] Saving AAE Data ...
[12/02 15:03:20     86s] % End Save AAE data ... (date=12/02 15:03:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.4M, current mem=885.4M)
[12/02 15:03:20     86s] % Begin Save clock tree data ... (date=12/02 15:03:20, mem=885.5M)
[12/02 15:03:20     86s] % End Save clock tree data ... (date=12/02 15:03:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.5M, current mem=885.5M)
[12/02 15:03:20     86s] Saving preference file DBS/core_top_pads-import.enc.dat.tmp/gui.pref.tcl ...
[12/02 15:03:20     86s] Saving mode setting ...
[12/02 15:03:20     86s] Saving global file ...
[12/02 15:03:20     86s] % Begin Save floorplan data ... (date=12/02 15:03:20, mem=886.0M)
[12/02 15:03:20     86s] Saving floorplan file ...
[12/02 15:03:20     86s] % End Save floorplan data ... (date=12/02 15:03:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.0M, current mem=886.0M)
[12/02 15:03:20     86s] Saving Drc markers ...
[12/02 15:03:20     86s] ... No Drc file written since there is no markers found.
[12/02 15:03:20     86s] % Begin Save placement data ... (date=12/02 15:03:20, mem=886.0M)
[12/02 15:03:20     86s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/02 15:03:20     86s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=974.2M) ***
[12/02 15:03:20     86s] % End Save placement data ... (date=12/02 15:03:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.4M, current mem=886.4M)
[12/02 15:03:20     86s] % Begin Save routing data ... (date=12/02 15:03:20, mem=886.4M)
[12/02 15:03:20     86s] Saving route file ...
[12/02 15:03:20     86s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=974.2M) ***
[12/02 15:03:20     86s] % End Save routing data ... (date=12/02 15:03:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=887.3M, current mem=887.3M)
[12/02 15:03:20     86s] Saving property file DBS/core_top_pads-import.enc.dat.tmp/core_top_pads.prop
[12/02 15:03:20     86s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=974.2M) ***
[12/02 15:03:20     86s] % Begin Save power constraints data ... (date=12/02 15:03:20, mem=887.3M)
[12/02 15:03:20     86s] % End Save power constraints data ... (date=12/02 15:03:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=887.3M, current mem=887.3M)
[12/02 15:03:21     86s] Generated self-contained design core_top_pads-import.enc.dat.tmp
[12/02 15:03:21     86s] #% End save design ... (date=12/02 15:03:21, total cpu=0:00:00.4, real=0:00:01.0, peak res=887.3M, current mem=884.6M)
[12/02 15:03:21     86s] *** Message Summary: 0 warning(s), 0 error(s)
[12/02 15:03:21     86s] 
[12/02 15:03:21     86s] <CMD> setDrawView fplan
[12/02 15:03:21     86s] <CMD> fit
[12/02 15:03:22     86s] <CMD> floorPlan -site core7T -r 1.0 0.7 12 12 12 12
[12/02 15:03:22     86s] Adjusting Core to Left to: 12.6400. Core to Bottom to: 12.6400.
[12/02 15:03:22     86s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/02 15:03:22     86s] <CMD> fit
[12/02 15:03:22     86s] <CMD> saveDesign DBS/core_top_pads-fplan.enc
[12/02 15:03:22     86s] #% Begin save design ... (date=12/02 15:03:22, mem=884.7M)
[12/02 15:03:23     86s] % Begin Save netlist data ... (date=12/02 15:03:23, mem=884.7M)
[12/02 15:03:23     86s] Writing Binary DB to DBS/core_top_pads-fplan.enc.dat.tmp/core_top_pads.v.bin in single-threaded mode...
[12/02 15:03:23     86s] % End Save netlist data ... (date=12/02 15:03:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.0M, current mem=888.0M)
[12/02 15:03:23     86s] % Begin Save AAE data ... (date=12/02 15:03:23, mem=888.0M)
[12/02 15:03:23     86s] Saving AAE Data ...
[12/02 15:03:23     86s] % End Save AAE data ... (date=12/02 15:03:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.0M, current mem=888.0M)
[12/02 15:03:23     86s] % Begin Save clock tree data ... (date=12/02 15:03:23, mem=888.0M)
[12/02 15:03:23     86s] % End Save clock tree data ... (date=12/02 15:03:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.0M, current mem=888.0M)
[12/02 15:03:23     86s] Saving preference file DBS/core_top_pads-fplan.enc.dat.tmp/gui.pref.tcl ...
[12/02 15:03:23     86s] Saving mode setting ...
[12/02 15:03:23     86s] Saving global file ...
[12/02 15:03:23     86s] % Begin Save floorplan data ... (date=12/02 15:03:23, mem=888.0M)
[12/02 15:03:23     86s] Saving floorplan file ...
[12/02 15:03:23     86s] % End Save floorplan data ... (date=12/02 15:03:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.0M, current mem=888.0M)
[12/02 15:03:23     86s] Saving Drc markers ...
[12/02 15:03:23     86s] ... No Drc file written since there is no markers found.
[12/02 15:03:23     86s] % Begin Save placement data ... (date=12/02 15:03:23, mem=888.0M)
[12/02 15:03:23     86s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/02 15:03:23     86s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=971.3M) ***
[12/02 15:03:23     86s] % End Save placement data ... (date=12/02 15:03:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.1M, current mem=888.1M)
[12/02 15:03:23     86s] % Begin Save routing data ... (date=12/02 15:03:23, mem=888.1M)
[12/02 15:03:23     86s] Saving route file ...
[12/02 15:03:23     86s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=971.3M) ***
[12/02 15:03:23     86s] % End Save routing data ... (date=12/02 15:03:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.9M, current mem=888.9M)
[12/02 15:03:23     86s] Saving property file DBS/core_top_pads-fplan.enc.dat.tmp/core_top_pads.prop
[12/02 15:03:23     86s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=971.3M) ***
[12/02 15:03:23     86s] % Begin Save power constraints data ... (date=12/02 15:03:23, mem=888.9M)
[12/02 15:03:23     86s] % End Save power constraints data ... (date=12/02 15:03:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.9M, current mem=888.9M)
[12/02 15:03:23     86s] Generated self-contained design core_top_pads-fplan.enc.dat.tmp
[12/02 15:03:23     86s] #% End save design ... (date=12/02 15:03:23, total cpu=0:00:00.3, real=0:00:01.0, peak res=889.0M, current mem=889.0M)
[12/02 15:03:23     86s] *** Message Summary: 0 warning(s), 0 error(s)
[12/02 15:03:23     86s] 
[12/02 15:03:25     86s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
[12/02 15:03:25     86s] 32322 new pwr-pin connections were made to global net 'VDD'.
[12/02 15:03:25     86s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
[12/02 15:03:25     86s] 32322 new gnd-pin connections were made to global net 'VSS'.
[12/02 15:03:25     86s] <CMD> globalNetConnect VDD -type tiehi
[12/02 15:03:25     86s] <CMD> globalNetConnect VSS -type tielo
[12/02 15:03:27     87s] <CMD> loadIoFile SCRIPTS/place_io.io
[12/02 15:03:27     87s] Reading IO assignment file "SCRIPTS/place_io.io" ...
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_32' on top side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_16' on top side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_8' on top side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_4' on top side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_2' on top side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_1' on top side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_01' on top side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_005' on top side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_32' on bottom side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_16' on bottom side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_8' on bottom side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_4' on bottom side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_2' on bottom side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_1' on bottom side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_01' on bottom side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_005' on bottom side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_32' on right side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
[12/02 15:03:27     87s] Added 12 of filler cell 'pad_fill_16' on right side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_8' on right side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
[12/02 15:03:27     87s] Added 12 of filler cell 'pad_fill_4' on right side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
[12/02 15:03:27     87s] Added 12 of filler cell 'pad_fill_2' on right side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_1' on right side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
[12/02 15:03:27     87s] Added 60 of filler cell 'pad_fill_01' on right side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_005' on right side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_32' on left side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_16' on left side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_8' on left side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_4' on left side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_2' on left side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_1' on left side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_01' on left side.
[12/02 15:03:27     87s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
[12/02 15:03:27     87s] Added 0 of filler cell 'pad_fill_005' on left side.
[12/02 15:03:28     87s] <CMD> saveDesign DBS/core_top_pads-power.enc
[12/02 15:03:28     87s] #% Begin save design ... (date=12/02 15:03:28, mem=885.9M)
[12/02 15:03:28     87s] % Begin Save netlist data ... (date=12/02 15:03:28, mem=885.9M)
[12/02 15:03:28     87s] Writing Binary DB to DBS/core_top_pads-power.enc.dat.tmp/core_top_pads.v.bin in single-threaded mode...
[12/02 15:03:28     87s] % End Save netlist data ... (date=12/02 15:03:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=890.7M, current mem=890.7M)
[12/02 15:03:28     87s] % Begin Save AAE data ... (date=12/02 15:03:28, mem=890.7M)
[12/02 15:03:28     87s] Saving AAE Data ...
[12/02 15:03:28     87s] % End Save AAE data ... (date=12/02 15:03:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.7M, current mem=890.7M)
[12/02 15:03:28     87s] % Begin Save clock tree data ... (date=12/02 15:03:28, mem=890.7M)
[12/02 15:03:28     87s] % End Save clock tree data ... (date=12/02 15:03:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.7M, current mem=890.7M)
[12/02 15:03:28     87s] Saving preference file DBS/core_top_pads-power.enc.dat.tmp/gui.pref.tcl ...
[12/02 15:03:28     87s] Saving mode setting ...
[12/02 15:03:28     87s] Saving global file ...
[12/02 15:03:28     87s] % Begin Save floorplan data ... (date=12/02 15:03:28, mem=890.7M)
[12/02 15:03:28     87s] Saving floorplan file ...
[12/02 15:03:28     87s] % End Save floorplan data ... (date=12/02 15:03:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=892.7M, current mem=892.7M)
[12/02 15:03:28     87s] Saving Drc markers ...
[12/02 15:03:28     87s] ... No Drc file written since there is no markers found.
[12/02 15:03:28     87s] % Begin Save placement data ... (date=12/02 15:03:28, mem=892.7M)
[12/02 15:03:28     87s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/02 15:03:28     87s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=973.3M) ***
[12/02 15:03:28     87s] % End Save placement data ... (date=12/02 15:03:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=892.8M, current mem=892.8M)
[12/02 15:03:28     87s] % Begin Save routing data ... (date=12/02 15:03:28, mem=892.8M)
[12/02 15:03:28     87s] Saving route file ...
[12/02 15:03:28     87s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=973.3M) ***
[12/02 15:03:28     87s] % End Save routing data ... (date=12/02 15:03:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=893.8M, current mem=893.8M)
[12/02 15:03:28     87s] Saving property file DBS/core_top_pads-power.enc.dat.tmp/core_top_pads.prop
[12/02 15:03:28     87s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=973.3M) ***
[12/02 15:03:28     87s] % Begin Save power constraints data ... (date=12/02 15:03:28, mem=893.8M)
[12/02 15:03:28     87s] % End Save power constraints data ... (date=12/02 15:03:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=893.8M, current mem=893.8M)
[12/02 15:03:29     87s] Generated self-contained design core_top_pads-power.enc.dat.tmp
[12/02 15:03:29     87s] #% End save design ... (date=12/02 15:03:29, total cpu=0:00:00.3, real=0:00:01.0, peak res=893.8M, current mem=893.8M)
[12/02 15:03:29     87s] *** Message Summary: 0 warning(s), 0 error(s)
[12/02 15:03:29     87s] 
[12/02 15:03:33     88s] <CMD> pan 100.914 -248.593
[12/02 15:03:38     88s] <CMD> pan -449.910 -56.906
[12/02 15:03:42     88s] <CMD> pan 314.405 474.630
[12/02 15:04:30     92s] <CMD> saveDesign DBS/core_top_pads-power.enc
[12/02 15:04:30     92s] #% Begin save design ... (date=12/02 15:04:30, mem=886.7M)
[12/02 15:04:30     92s] % Begin Save netlist data ... (date=12/02 15:04:30, mem=886.7M)
[12/02 15:04:30     92s] Writing Binary DB to DBS/core_top_pads-power.enc.dat.tmp/core_top_pads.v.bin in single-threaded mode...
[12/02 15:04:30     92s] % End Save netlist data ... (date=12/02 15:04:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=892.7M, current mem=892.7M)
[12/02 15:04:30     92s] % Begin Save AAE data ... (date=12/02 15:04:30, mem=892.7M)
[12/02 15:04:30     92s] Saving AAE Data ...
[12/02 15:04:30     92s] % End Save AAE data ... (date=12/02 15:04:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=892.7M, current mem=892.7M)
[12/02 15:04:30     92s] % Begin Save clock tree data ... (date=12/02 15:04:30, mem=892.7M)
[12/02 15:04:30     92s] % End Save clock tree data ... (date=12/02 15:04:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=892.7M, current mem=892.7M)
[12/02 15:04:30     92s] Saving preference file DBS/core_top_pads-power.enc.dat.tmp/gui.pref.tcl ...
[12/02 15:04:30     92s] Saving mode setting ...
[12/02 15:04:30     92s] Saving global file ...
[12/02 15:04:30     92s] % Begin Save floorplan data ... (date=12/02 15:04:30, mem=892.7M)
[12/02 15:04:30     92s] Saving floorplan file ...
[12/02 15:04:30     92s] % End Save floorplan data ... (date=12/02 15:04:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=892.7M, current mem=892.7M)
[12/02 15:04:30     92s] Saving Drc markers ...
[12/02 15:04:30     92s] ... No Drc file written since there is no markers found.
[12/02 15:04:30     92s] % Begin Save placement data ... (date=12/02 15:04:30, mem=892.7M)
[12/02 15:04:30     92s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/02 15:04:30     92s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=975.4M) ***
[12/02 15:04:30     92s] % End Save placement data ... (date=12/02 15:04:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=892.9M, current mem=892.9M)
[12/02 15:04:30     92s] % Begin Save routing data ... (date=12/02 15:04:30, mem=892.9M)
[12/02 15:04:30     92s] Saving route file ...
[12/02 15:04:30     92s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=975.4M) ***
[12/02 15:04:30     92s] % End Save routing data ... (date=12/02 15:04:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=893.9M, current mem=893.9M)
[12/02 15:04:30     92s] Saving property file DBS/core_top_pads-power.enc.dat.tmp/core_top_pads.prop
[12/02 15:04:30     92s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=975.4M) ***
[12/02 15:04:30     92s] % Begin Save power constraints data ... (date=12/02 15:04:30, mem=893.9M)
[12/02 15:04:30     92s] % End Save power constraints data ... (date=12/02 15:04:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=893.9M, current mem=893.9M)
[12/02 15:04:30     92s] Generated self-contained design core_top_pads-power.enc.dat.tmp
[12/02 15:04:30     92s] #% End save design ... (date=12/02 15:04:30, total cpu=0:00:00.3, real=0:00:00.0, peak res=893.9M, current mem=893.9M)
[12/02 15:04:30     92s] *** Message Summary: 0 warning(s), 0 error(s)
[12/02 15:04:30     92s] 
[12/02 15:04:34     92s] <CMD> uiSetTool ruler
[12/02 15:04:35     92s] <CMD> pan 79.501 -328.464
[12/02 15:04:40     93s] <CMD> pan 596.511 211.385
[12/02 15:04:42     93s] <CMD> pan 1245.145 -173.741
[12/02 15:04:44     94s] <CMD> uiSetTool ruler
[12/02 15:04:45     94s] <CMD> uiSetTool ruler
[12/02 15:04:49     94s] <CMD> get_visible_nets
[12/02 15:04:52     94s] <CMD> uiSetTool addWire
[12/02 15:04:53     94s] <CMD> uiSetTool addWire
[12/02 15:04:54     94s] <CMD> ungroup
[12/02 15:04:54     94s] <CMD> set layerNameNoAbbreviation 0
[12/02 15:04:54     94s] <CMD> getEdit -force_patch
[12/02 15:04:54     94s] <CMD> getEdit -layer_horizontal
[12/02 15:04:54     94s] <CMD> getEdit -layer_vertical
[12/02 15:04:54     94s] <CMD> set layerNameNoAbbreviation 1
[12/02 15:04:54     94s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
[12/02 15:04:57     95s] <CMD> ungroup
[12/02 15:04:58     95s] <CMD_INTERNAL> editCancelRoute
[12/02 15:04:59     95s] <CMD> uiSetTool select
[12/02 15:05:00     95s] <CMD> selectObject Module core_dut
[12/02 15:05:01     95s] <CMD> ungroup
[12/02 15:05:01     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:02     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:03     95s] <CMD> pan 915.609 287.974
[12/02 15:05:03     95s] Set RLRP Inst: core_dut/U1
[12/02 15:05:03     95s] <CMD> deselectAll
[12/02 15:05:03     95s] <CMD> selectObject Module core_dut/_btb
[12/02 15:05:04     95s] <CMD> deselectAll
[12/02 15:05:04     95s] <CMD> selectObject Module core_dut/_btb
[12/02 15:05:04     95s] <CMD> gui_select -rect {-424.602 586.465 -436.909 512.625}
[12/02 15:05:05     95s] <CMD> selectObject Module core_dut/_btb
[12/02 15:05:05     95s] <CMD> deselectAll
[12/02 15:05:05     95s] <CMD> selectObject Module core_dut/_btb
[12/02 15:05:06     96s] <CMD> uiSetTool ruler
[12/02 15:05:14     96s] <CMD> ungroup
[12/02 15:05:14     96s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:18     97s] <CMD> uiSetTool ruler
[12/02 15:05:18     97s] <CMD> uiSetTool ruler
[12/02 15:05:19     97s] <CMD> uiSetTool ruler
[12/02 15:05:19     97s] <CMD> uiSetTool ruler
[12/02 15:05:19     97s] <CMD> uiSetTool ruler
[12/02 15:05:19     97s] <CMD> uiSetTool ruler
[12/02 15:05:21     97s] <CMD> uiSetTool ruler
[12/02 15:05:24     97s] <CMD> uiSetTool select
[12/02 15:05:25     97s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     97s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     97s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     97s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     97s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     97s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     97s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     97s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     98s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     98s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     98s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     98s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     98s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     98s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     98s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     98s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     98s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     98s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:25     98s] <CMD> pan 511.954 9.845
[12/02 15:05:25     98s] Set RLRP Inst: core_dut/_btb/U341
[12/02 15:05:26     98s] <CMD> gui_select -rect {-1330.366 303.413 -961.168 -132.239}
[12/02 15:05:28     98s] <CMD> pan -1543.245 -135.373
[12/02 15:05:31     98s] <CMD> pan -639.388 -545.672
[12/02 15:05:31     98s] <CMD> pan 329.519 -501.837
[12/02 15:05:37     99s] <CMD> pan 497.999 43.684
[12/02 15:05:40     99s] <CMD> pan 229.984 381.594
[12/02 15:05:41     99s] <CMD> pan -96.029 343.214
[12/02 15:05:41    100s] <CMD> pan -124.481 129.816
[12/02 15:06:06    101s] <CMD> pan -80.024 -49.793
[12/02 15:06:09    102s] <CMD> setDrawView ameba
[12/02 15:06:11    102s] <CMD> setDrawView place
[12/02 15:06:11    102s] <CMD> setDrawView place
[12/02 15:06:13    102s] <CMD> setDrawView fplan
[12/02 15:06:15    102s] <CMD> pan -103.142 -90.694
[12/02 15:06:16    102s] <CMD> pan -297.820 -189.523
[12/02 15:06:22    103s] <CMD> setLayerPreference mGrid -isVisible 1
[12/02 15:06:22    103s] <CMD> setLayerPreference pGrid -isVisible 1
[12/02 15:06:22    103s] <CMD> setLayerPreference userGrid -isVisible 1
[12/02 15:06:22    103s] <CMD> setLayerPreference iGrid -isVisible 1
[12/02 15:06:22    103s] <CMD> setLayerPreference fmGrid -isVisible 1
[12/02 15:06:22    103s] <CMD> setLayerPreference fiGrid -isVisible 1
[12/02 15:06:22    103s] <CMD> setLayerPreference fpGrid -isVisible 1
[12/02 15:06:22    103s] <CMD> setLayerPreference gcell -isVisible 1
[12/02 15:06:22    103s] <CMD> setLayerPreference trimGridObj -isVisible 1
[12/02 15:06:22    103s] <CMD> setLayerPreference pgViaGridObj -isVisible 1
[12/02 15:06:22    103s] <CMD> setLayerPreference mGrid -isVisible 0
[12/02 15:06:22    103s] <CMD> setLayerPreference pGrid -isVisible 0
[12/02 15:06:22    103s] <CMD> setLayerPreference userGrid -isVisible 0
[12/02 15:06:22    103s] <CMD> setLayerPreference iGrid -isVisible 0
[12/02 15:06:22    103s] <CMD> setLayerPreference fmGrid -isVisible 0
[12/02 15:06:22    103s] <CMD> setLayerPreference fiGrid -isVisible 0
[12/02 15:06:22    103s] <CMD> setLayerPreference fpGrid -isVisible 0
[12/02 15:06:22    103s] <CMD> setLayerPreference gcell -isVisible 0
[12/02 15:06:22    103s] <CMD> setLayerPreference trimGridObj -isVisible 0
[12/02 15:06:22    103s] <CMD> setLayerPreference pgViaGridObj -isVisible 0
[12/02 15:09:44    117s] <CMD> set init_design_uniquify 1
[12/02 15:09:47    117s] <CMD> freeDesign
[12/02 15:09:47    117s] Resetting process node dependent CCOpt properties.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out0 (pad_out_buffered) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out1 (pad_out_buffered_SPC_1) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out2 (pad_out_buffered_SPC_2) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out3 (pad_out_buffered_SPC_3) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out4 (pad_out_buffered_SPC_4) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out5 (pad_out_buffered_SPC_5) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out6 (pad_out_buffered_SPC_6) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out7 (pad_out_buffered_SPC_7) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out8 (pad_out_buffered_SPC_8) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out9 (pad_out_buffered_SPC_9) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out10 (pad_out_buffered_SPC_10) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out11 (pad_out_buffered_SPC_11) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out12 (pad_out_buffered_SPC_12) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out13 (pad_out_buffered_SPC_13) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out14 (pad_out_buffered_SPC_14) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out15 (pad_out_buffered_SPC_15) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out16 (pad_out_buffered_SPC_16) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out17 (pad_out_buffered_SPC_17) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out18 (pad_out_buffered_SPC_18) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out19 (pad_out_buffered_SPC_19) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out20 (pad_out_buffered_SPC_20) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out21 (pad_out_buffered_SPC_21) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for pad_out22 (pad_out_buffered_SPC_22) and all their descendants.
[12/02 15:09:47    117s] Reset to color id 0 for core_dut (Core) and all their descendants.
[12/02 15:09:47    117s] Free PSO.
[12/02 15:09:47    117s] Reset cap table.
[12/02 15:09:47    117s] Cleaning up the current multi-corner RC extraction setup.
[12/02 15:09:47    117s] Resetting process node dependent CCOpt properties.
[12/02 15:09:47    117s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/02 15:09:47    117s] Set DBUPerIGU to 1000.
[12/02 15:09:47    117s] Set net toggle Scale Factor to 1.00
[12/02 15:09:47    117s] Set Shrink Factor to 1.00000
[12/02 15:09:47    117s] Set net toggle Scale Factor to 1.00
[12/02 15:09:47    117s] Set Shrink Factor to 1.00000
[12/02 15:09:47    117s] Set net toggle Scale Factor to 1.00
[12/02 15:09:47    117s] Set Shrink Factor to 1.00000
[12/02 15:09:47    117s] 
[12/02 15:09:47    117s] *** Memory Usage v#1 (Current mem = 868.469M, initial mem = 179.684M) ***
[12/02 15:09:47    117s] 
[12/02 15:09:47    117s] 
[12/02 15:09:47    117s] Info (SM2C): Status of key globals:
[12/02 15:09:47    117s] 	 MMMC-by-default flow     : 1
[12/02 15:09:47    117s] 	 Default MMMC objs envvar : 0
[12/02 15:09:47    117s] 	 Data portability         : 0
[12/02 15:09:47    117s] 	 MMMC PV Emulation        : 0
[12/02 15:09:47    117s] 	 MMMC debug               : 0
[12/02 15:09:47    117s] 	 Init_Design flow         : 1
[12/02 15:09:47    117s] 
[12/02 15:09:47    117s] 
[12/02 15:09:47    117s] 	 CTE SM2C global          : false
[12/02 15:09:47    117s] 	 Reporting view filter    : false
[12/02 15:09:49    117s] <CMD> set init_gnd_net VSS
[12/02 15:09:49    117s] <CMD> set init_pwr_net VDD
[12/02 15:09:49    117s] <CMD> set init_top_cell core_top_pads
[12/02 15:09:49    117s] <CMD> set init_verilog HDL/GATE/Core_mapped.v
[12/02 15:09:49    117s] <CMD> set init_verilog HDL/RTL/core_top_pads.v
[12/02 15:09:49    117s] <CMD> create_constraint_mode -name constraint -sdc_files {SDC/Core_mapped.sdc}
[12/02 15:09:49    117s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef}
[12/02 15:09:49    117s] <CMD> set init_mmmc_file CONF/core.view
[12/02 15:09:49    117s] <CMD> init_design
[12/02 15:09:49    117s] #% Begin Load MMMC data ... (date=12/02 15:09:49, mem=739.0M)
[12/02 15:09:49    117s] #% End Load MMMC data ... (date=12/02 15:09:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=739.0M, current mem=739.0M)
[12/02 15:09:49    117s] 
[12/02 15:09:49    117s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/02 15:09:49    117s] 
[12/02 15:09:49    117s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/02 15:09:49    117s] Set DBUPerIGU to M2 pitch 1120.
[12/02 15:09:49    117s] 
[12/02 15:09:49    117s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/02 15:09:49    117s] 
[12/02 15:09:49    117s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef ...
[12/02 15:09:49    117s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/02 15:09:49    117s] The LEF parser will ignore this statement.
[12/02 15:09:49    117s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef at line 12.
[12/02 15:09:49    117s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4.vclef at line 902.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'A[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'A[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'A[2]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'CEN' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'CLK' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'D[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'D[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'D[2]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'D[3]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'D[4]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'D[5]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'D[6]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'D[7]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rfsphs8x8m1wm4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'WEN[0]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'WEN[1]' in macro 'rfsphs8x8m1wm4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-200' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/02 15:09:49    117s] To increase the message display limit, refer to the product command reference manual.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/02 15:09:49    117s] Type 'man IMPLF-201' for more detail.
[12/02 15:09:49    117s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/02 15:09:49    117s] To increase the message display limit, refer to the product command reference manual.
[12/02 15:09:49    117s] 
[12/02 15:09:49    117s] viaInitial starts at Mon Dec  2 15:09:49 2019
viaInitial ends at Mon Dec  2 15:09:49 2019
Loading view definition file from CONF/core.view
[12/02 15:09:49    117s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/02 15:09:49    117s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/02 15:09:49    117s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/02 15:09:49    117s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/02 15:09:49    117s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4_slow_syn.lib' ...
[12/02 15:09:49    117s] Read 1 cells in library 'USERLIB' 
[12/02 15:09:49    117s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/02 15:09:49    117s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/02 15:09:49    117s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/02 15:09:49    117s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/02 15:09:49    117s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m1wm4_fast@-40C_syn.lib' ...
[12/02 15:09:49    117s] Read 1 cells in library 'USERLIB' 
[12/02 15:09:49    117s] *** End library_loading (cpu=0.00min, real=0.00min, mem=15.0M, fe_cpu=1.97min, fe_real=22.88min, fe_mem=886.6M) ***
[12/02 15:09:49    117s] #% Begin Load netlist data ... (date=12/02 15:09:49, mem=742.2M)
[12/02 15:09:49    117s] *** Begin netlist parsing (mem=886.6M) ***
[12/02 15:09:49    117s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/02 15:09:49    117s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rfsphs8x8m1wm4' is defined in LEF but not in the timing library.
[12/02 15:09:49    117s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rfsphs8x8m1wm4' is defined in LEF but not in the timing library.
[12/02 15:09:49    117s] Created 28 new cells from 6 timing libraries.
[12/02 15:09:49    117s] Reading netlist ...
[12/02 15:09:49    117s] Backslashed names will retain backslash and a trailing blank character.
[12/02 15:09:49    117s] Keeping previous port order for module pad_in.
[12/02 15:09:49    117s] Keeping previous port order for module pad_out.
[12/02 15:09:49    117s] Keeping previous port order for module pad_bidirhe.
[12/02 15:09:49    117s] Keeping previous port order for module pad_vdd.
[12/02 15:09:49    117s] Keeping previous port order for module pad_gnd.
[12/02 15:09:49    117s] Keeping previous port order for module pad_ana.
[12/02 15:09:49    117s] Reading verilog netlist 'HDL/RTL/core_top_pads.v'
[12/02 15:09:49    118s] **WARN: (IMPVL-346):	Module '\**FFGEN** ' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/02 15:09:49    118s] Type 'man IMPVL-346' for more detail.
[12/02 15:09:49    118s] **WARN: (IMPVL-346):	Module '\**TSGEN** ' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/02 15:09:49    118s] Type 'man IMPVL-346' for more detail.
[12/02 15:09:49    118s] 
[12/02 15:09:49    118s] *** Memory Usage v#1 (Current mem = 886.574M, initial mem = 179.684M) ***
[12/02 15:09:49    118s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=886.6M) ***
[12/02 15:09:49    118s] #% End Load netlist data ... (date=12/02 15:09:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=752.5M, current mem=752.5M)
[12/02 15:09:49    118s] Set top cell to core_top_pads.
[12/02 15:09:49    118s] Hooked 56 DB cells to tlib cells.
[12/02 15:09:49    118s] **WARN: (IMPDB-2504):	Cell '\**TSGEN** ' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/02 15:09:49    118s] **WARN: (IMPDB-2504):	Cell '\**FFGEN** ' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/02 15:09:49    118s] Cell '\**FFGEN** ' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell '\**FFGEN** ' as output for net 'result[15]' in module 'Execute'.
[12/02 15:09:49    118s] 2 empty module found.
[12/02 15:09:49    118s] Starting recursive module instantiation check.
[12/02 15:09:49    118s] No recursion found.
[12/02 15:09:49    118s] Term dir updated for 0 vinsts of 2 cells.
[12/02 15:09:49    118s] Building hierarchical netlist for Cell core_top_pads ...
[12/02 15:09:49    118s] *** Netlist is NOT unique.
[12/02 15:09:49    118s] ** info: there are 353 modules.
[12/02 15:09:49    118s] ** info: there are 32259 stdCell insts.
[12/02 15:09:49    118s] ** info: there are 63 Pad insts.
[12/02 15:09:49    118s] 
[12/02 15:09:49    118s] *** Memory Usage v#1 (Current mem = 923.750M, initial mem = 179.684M) ***
[12/02 15:09:49    118s] *info: set bottom ioPad orient R0
[12/02 15:09:49    118s] Initializing I/O assignment ...
[12/02 15:09:49    118s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/02 15:09:49    118s] Type 'man IMPFP-3961' for more detail.
[12/02 15:09:49    118s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/02 15:09:49    118s] Type 'man IMPFP-3961' for more detail.
[12/02 15:09:49    118s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/02 15:09:49    118s] Set Default Net Delay as 1000 ps.
[12/02 15:09:49    118s] Set Default Net Load as 0.5 pF. 
[12/02 15:09:49    118s] Set Default Input Pin Transition as 0.1 ps.
[12/02 15:09:49    118s] Pre-connect netlist-defined P/G connections...
[12/02 15:09:49    118s]   Updated 0 instances.
[12/02 15:09:50    118s] **WARN: analysis view bc not found, use default_view_setup
[12/02 15:09:50    118s] **WARN: analysis view wc not found, use default_view_setup
[12/02 15:09:50    118s] **WARN: analysis view bc not found, use default_view_setup
[12/02 15:09:50    118s] **WARN: analysis view wc not found, use default_view_setup
[12/02 15:09:50    118s] **WARN: analysis view bc not found, use default_view_setup
[12/02 15:09:50    118s] **WARN: analysis view wc not found, use default_view_setup
[12/02 15:09:50    118s] Extraction setup Started 
[12/02 15:09:50    118s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/02 15:09:50    118s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable ...
[12/02 15:09:50    118s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable ...
[12/02 15:09:50    118s] Importing multi-corner RC tables ... 
[12/02 15:09:50    118s] Summary of Active RC-Corners : 
[12/02 15:09:50    118s]  
[12/02 15:09:50    118s]  Analysis View: wc
[12/02 15:09:50    118s]     RC-Corner Name        : wc
[12/02 15:09:50    118s]     RC-Corner Index       : 0
[12/02 15:09:50    118s]     RC-Corner Temperature : 25 Celsius
[12/02 15:09:50    118s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable'
[12/02 15:09:50    118s]     RC-Corner PreRoute Res Factor         : 1
[12/02 15:09:50    118s]     RC-Corner PreRoute Cap Factor         : 1
[12/02 15:09:50    118s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/02 15:09:50    118s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/02 15:09:50    118s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/02 15:09:50    118s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/02 15:09:50    118s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/02 15:09:50    118s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/02 15:09:50    118s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/02 15:09:50    118s]  
[12/02 15:09:50    118s]  Analysis View: bc
[12/02 15:09:50    118s]     RC-Corner Name        : bc
[12/02 15:09:50    118s]     RC-Corner Index       : 1
[12/02 15:09:50    118s]     RC-Corner Temperature : 25 Celsius
[12/02 15:09:50    118s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/captable/t018lo_1p6m_typical.captable'
[12/02 15:09:50    118s]     RC-Corner PreRoute Res Factor         : 1
[12/02 15:09:50    118s]     RC-Corner PreRoute Cap Factor         : 1
[12/02 15:09:50    118s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/02 15:09:50    118s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/02 15:09:50    118s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/02 15:09:50    118s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/02 15:09:50    118s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/02 15:09:50    118s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/02 15:09:50    118s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/02 15:09:50    118s] *Info: initialize multi-corner CTS.
[12/02 15:09:50    118s] Reading timing constraints file './SDC/Core_mapped.sdc' ...
[12/02 15:09:50    118s] Current (total cpu=0:01:59, real=0:22:54, peak res=893.9M, current mem=890.5M)
[12/02 15:09:50    118s] INFO (CTE): Constraints read successfully.
[12/02 15:09:50    118s] WARNING (CTE-25): Line: 9 of File ./SDC/Core_mapped.sdc : Skipped unsupported command: set_max_area
[12/02 15:09:50    118s] 
[12/02 15:09:50    118s] 
[12/02 15:09:50    118s] WARNING (CTE-25): Line: 8 of File ./SDC/Core_mapped.sdc : Skipped unsupported command: set_units
[12/02 15:09:50    118s] 
[12/02 15:09:50    118s] 
[12/02 15:09:50    118s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=891.1M, current mem=891.1M)
[12/02 15:09:50    118s] Current (total cpu=0:01:59, real=0:22:54, peak res=893.9M, current mem=891.1M)
[12/02 15:09:50    118s] Creating Cell Server ...(0, 1, 1, 1)
[12/02 15:09:50    118s] Summary for sequential cells identification: 
[12/02 15:09:50    118s]   Identified SBFF number: 4
[12/02 15:09:50    118s]   Identified MBFF number: 0
[12/02 15:09:50    118s]   Identified SB Latch number: 0
[12/02 15:09:50    118s]   Identified MB Latch number: 0
[12/02 15:09:50    118s]   Not identified SBFF number: 0
[12/02 15:09:50    118s]   Not identified MBFF number: 0
[12/02 15:09:50    118s]   Not identified SB Latch number: 0
[12/02 15:09:50    118s]   Not identified MB Latch number: 0
[12/02 15:09:50    118s]   Number of sequential cells which are not FFs: 0
[12/02 15:09:50    118s] Total number of combinational cells: 17
[12/02 15:09:50    118s] Total number of sequential cells: 4
[12/02 15:09:50    118s] Total number of tristate cells: 0
[12/02 15:09:50    118s] Total number of level shifter cells: 0
[12/02 15:09:50    118s] Total number of power gating cells: 0
[12/02 15:09:50    118s] Total number of isolation cells: 0
[12/02 15:09:50    118s] Total number of power switch cells: 0
[12/02 15:09:50    118s] Total number of pulse generator cells: 0
[12/02 15:09:50    118s] Total number of always on buffers: 0
[12/02 15:09:50    118s] Total number of retention cells: 0
[12/02 15:09:50    118s] List of usable buffers: BUFX1
[12/02 15:09:50    118s] Total number of usable buffers: 1
[12/02 15:09:50    118s] List of unusable buffers:
[12/02 15:09:50    118s] Total number of unusable buffers: 0
[12/02 15:09:50    118s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/02 15:09:50    118s] Total number of usable inverters: 6
[12/02 15:09:50    118s] List of unusable inverters:
[12/02 15:09:50    118s] Total number of unusable inverters: 0
[12/02 15:09:50    118s] List of identified usable delay cells:
[12/02 15:09:50    118s] Total number of identified usable delay cells: 0
[12/02 15:09:50    118s] List of identified unusable delay cells:
[12/02 15:09:50    118s] Total number of identified unusable delay cells: 0
[12/02 15:09:50    118s] Creating Cell Server, finished. 
[12/02 15:09:50    118s] 
[12/02 15:09:50    118s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/02 15:09:50    118s] Deleting Cell Server ...
[12/02 15:09:50    118s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/02 15:09:50    118s] Type 'man IMPSYC-2' for more detail.
[12/02 15:09:50    118s] 
[12/02 15:09:50    118s] *** Summary of all messages that are not suppressed in this session:
[12/02 15:09:50    118s] Severity  ID               Count  Summary                                  
[12/02 15:09:50    118s] WARNING   IMPLF-200           55  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/02 15:09:50    118s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/02 15:09:50    118s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/02 15:09:50    118s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/02 15:09:50    118s] WARNING   IMPVL-346            2  Module '%s' is instantiated in the netli...
[12/02 15:09:50    118s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/02 15:09:50    118s] WARNING   IMPDB-2504           2  Cell '%s' is instantiated in the Verilog...
[12/02 15:09:50    118s] *** Message Summary: 98 warning(s), 0 error(s)
[12/02 15:09:50    118s] 
[12/02 15:09:50    118s] <CMD> saveDesign DBS/core_top_pads-import.enc
[12/02 15:09:50    118s] #% Begin save design ... (date=12/02 15:09:50, mem=891.8M)
[12/02 15:09:50    118s] % Begin Save netlist data ... (date=12/02 15:09:50, mem=892.0M)
[12/02 15:09:50    118s] Writing Binary DB to DBS/core_top_pads-import.enc.dat.tmp/core_top_pads.v.bin in single-threaded mode...
[12/02 15:09:50    118s] % End Save netlist data ... (date=12/02 15:09:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=894.8M, current mem=894.8M)
[12/02 15:09:50    118s] % Begin Save AAE data ... (date=12/02 15:09:50, mem=894.7M)
[12/02 15:09:50    118s] Saving AAE Data ...
[12/02 15:09:50    118s] % End Save AAE data ... (date=12/02 15:09:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=894.7M, current mem=894.7M)
[12/02 15:09:50    118s] % Begin Save clock tree data ... (date=12/02 15:09:50, mem=894.8M)
[12/02 15:09:50    118s] % End Save clock tree data ... (date=12/02 15:09:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=894.8M, current mem=894.8M)
[12/02 15:09:50    118s] Saving preference file DBS/core_top_pads-import.enc.dat.tmp/gui.pref.tcl ...
[12/02 15:09:50    118s] Saving mode setting ...
[12/02 15:09:50    118s] Saving global file ...
[12/02 15:09:50    118s] % Begin Save floorplan data ... (date=12/02 15:09:50, mem=895.4M)
[12/02 15:09:50    118s] Saving floorplan file ...
[12/02 15:09:50    118s] % End Save floorplan data ... (date=12/02 15:09:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.4M, current mem=895.4M)
[12/02 15:09:50    118s] Saving Drc markers ...
[12/02 15:09:50    118s] ... No Drc file written since there is no markers found.
[12/02 15:09:50    118s] % Begin Save placement data ... (date=12/02 15:09:50, mem=895.4M)
[12/02 15:09:50    118s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/02 15:09:50    118s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1044.5M) ***
[12/02 15:09:50    118s] % End Save placement data ... (date=12/02 15:09:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.8M, current mem=895.8M)
[12/02 15:09:50    118s] % Begin Save routing data ... (date=12/02 15:09:50, mem=895.8M)
[12/02 15:09:50    118s] Saving route file ...
[12/02 15:09:50    118s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1044.5M) ***
[12/02 15:09:50    118s] % End Save routing data ... (date=12/02 15:09:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.7M, current mem=896.7M)
[12/02 15:09:50    118s] Saving property file DBS/core_top_pads-import.enc.dat.tmp/core_top_pads.prop
[12/02 15:09:50    118s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1044.5M) ***
[12/02 15:09:50    118s] % Begin Save power constraints data ... (date=12/02 15:09:50, mem=896.7M)
[12/02 15:09:50    118s] % End Save power constraints data ... (date=12/02 15:09:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.7M, current mem=896.7M)
[12/02 15:09:50    118s] Generated self-contained design core_top_pads-import.enc.dat.tmp
[12/02 15:09:51    118s] #% End save design ... (date=12/02 15:09:51, total cpu=0:00:00.4, real=0:00:01.0, peak res=897.2M, current mem=897.2M)
[12/02 15:09:51    118s] *** Message Summary: 0 warning(s), 0 error(s)
[12/02 15:09:51    118s] 
[12/02 15:09:51    118s] <CMD> setDrawView fplan
[12/02 15:09:51    118s] <CMD> fit
[12/02 15:09:52    119s] <CMD> floorPlan -site core7T -r 1.0 0.7 12 12 12 12
[12/02 15:09:52    119s] Adjusting Core to Left to: 12.6400. Core to Bottom to: 12.6400.
[12/02 15:09:52    119s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/02 15:09:52    119s] <CMD> fit
[12/02 15:09:52    119s] <CMD> saveDesign DBS/core_top_pads-fplan.enc
[12/02 15:09:52    119s] #% Begin save design ... (date=12/02 15:09:52, mem=892.9M)
[12/02 15:09:52    119s] % Begin Save netlist data ... (date=12/02 15:09:52, mem=893.0M)
[12/02 15:09:52    119s] Writing Binary DB to DBS/core_top_pads-fplan.enc.dat.tmp/core_top_pads.v.bin in single-threaded mode...
[12/02 15:09:52    119s] % End Save netlist data ... (date=12/02 15:09:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=895.4M, current mem=895.4M)
[12/02 15:09:52    119s] % Begin Save AAE data ... (date=12/02 15:09:52, mem=895.4M)
[12/02 15:09:52    119s] Saving AAE Data ...
[12/02 15:09:52    119s] % End Save AAE data ... (date=12/02 15:09:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.4M, current mem=895.4M)
[12/02 15:09:52    119s] % Begin Save clock tree data ... (date=12/02 15:09:52, mem=895.4M)
[12/02 15:09:52    119s] % End Save clock tree data ... (date=12/02 15:09:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.4M, current mem=895.4M)
[12/02 15:09:52    119s] Saving preference file DBS/core_top_pads-fplan.enc.dat.tmp/gui.pref.tcl ...
[12/02 15:09:52    119s] Saving mode setting ...
[12/02 15:09:52    119s] Saving global file ...
[12/02 15:09:52    119s] % Begin Save floorplan data ... (date=12/02 15:09:52, mem=895.4M)
[12/02 15:09:52    119s] Saving floorplan file ...
[12/02 15:09:52    119s] % End Save floorplan data ... (date=12/02 15:09:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.4M, current mem=895.4M)
[12/02 15:09:52    119s] Saving Drc markers ...
[12/02 15:09:52    119s] ... No Drc file written since there is no markers found.
[12/02 15:09:52    119s] % Begin Save placement data ... (date=12/02 15:09:52, mem=895.4M)
[12/02 15:09:52    119s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/02 15:09:52    119s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1039.6M) ***
[12/02 15:09:52    119s] % End Save placement data ... (date=12/02 15:09:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.7M, current mem=895.7M)
[12/02 15:09:52    119s] % Begin Save routing data ... (date=12/02 15:09:52, mem=895.7M)
[12/02 15:09:52    119s] Saving route file ...
[12/02 15:09:52    119s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1039.6M) ***
[12/02 15:09:52    119s] % End Save routing data ... (date=12/02 15:09:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.6M, current mem=896.6M)
[12/02 15:09:52    119s] Saving property file DBS/core_top_pads-fplan.enc.dat.tmp/core_top_pads.prop
[12/02 15:09:52    119s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1039.6M) ***
[12/02 15:09:52    119s] % Begin Save power constraints data ... (date=12/02 15:09:52, mem=896.6M)
[12/02 15:09:52    119s] % End Save power constraints data ... (date=12/02 15:09:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.6M, current mem=896.6M)
[12/02 15:09:53    119s] Generated self-contained design core_top_pads-fplan.enc.dat.tmp
[12/02 15:09:53    119s] #% End save design ... (date=12/02 15:09:53, total cpu=0:00:00.3, real=0:00:01.0, peak res=896.6M, current mem=894.1M)
[12/02 15:09:53    119s] *** Message Summary: 0 warning(s), 0 error(s)
[12/02 15:09:53    119s] 
[12/02 15:09:54    119s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
[12/02 15:09:54    119s] 32322 new pwr-pin connections were made to global net 'VDD'.
[12/02 15:09:54    119s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
[12/02 15:09:54    119s] 32322 new gnd-pin connections were made to global net 'VSS'.
[12/02 15:09:54    119s] <CMD> globalNetConnect VDD -type tiehi
[12/02 15:09:54    119s] <CMD> globalNetConnect VSS -type tielo
[12/02 15:09:56    119s] <CMD> loadIoFile SCRIPTS/place_io.io
[12/02 15:09:56    119s] Reading IO assignment file "SCRIPTS/place_io.io" ...
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_32' on top side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_16' on top side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_8' on top side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_4' on top side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_2' on top side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_1' on top side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_01' on top side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_005' on top side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_32' on bottom side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_16' on bottom side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_8' on bottom side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_4' on bottom side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_2' on bottom side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_1' on bottom side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_01' on bottom side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_005' on bottom side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_32' on right side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
[12/02 15:09:56    119s] Added 12 of filler cell 'pad_fill_16' on right side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_8' on right side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
[12/02 15:09:56    119s] Added 12 of filler cell 'pad_fill_4' on right side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
[12/02 15:09:56    119s] Added 12 of filler cell 'pad_fill_2' on right side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_1' on right side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
[12/02 15:09:56    119s] Added 60 of filler cell 'pad_fill_01' on right side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_005' on right side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_32' on left side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_16' on left side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_8' on left side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_4' on left side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_2' on left side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_1' on left side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_01' on left side.
[12/02 15:09:56    119s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
[12/02 15:09:56    119s] Added 0 of filler cell 'pad_fill_005' on left side.
[12/02 15:09:57    119s] <CMD> addRing -type core_rings -follow core -nets {VSS VDD} -center 1 -width 1.0 -spacing 1.5 -layer {top METAL1 bottom METAL1 left METAL2 right METAL2} -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0
[12/02 15:09:57    119s] 
[12/02 15:09:57    119s] Ring generation is complete.
[12/02 15:09:57    119s] vias are now being generated.
[12/02 15:09:57    119s] addRing created 8 wires.
[12/02 15:09:57    119s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/02 15:09:57    119s] +--------+----------------+----------------+
[12/02 15:09:57    119s] |  Layer |     Created    |     Deleted    |
[12/02 15:09:57    119s] +--------+----------------+----------------+
[12/02 15:09:57    119s] | METAL1 |        4       |       NA       |
[12/02 15:09:57    119s] |  VIA12 |        8       |        0       |
[12/02 15:09:57    119s] | METAL2 |        4       |       NA       |
[12/02 15:09:57    119s] +--------+----------------+----------------+
[12/02 15:09:57    119s] <CMD> saveDesign DBS/core_top_pads-power.enc
[12/02 15:09:57    119s] #% Begin save design ... (date=12/02 15:09:57, mem=896.6M)
[12/02 15:09:57    119s] % Begin Save netlist data ... (date=12/02 15:09:57, mem=896.6M)
[12/02 15:09:57    119s] Writing Binary DB to DBS/core_top_pads-power.enc.dat.tmp/core_top_pads.v.bin in single-threaded mode...
[12/02 15:09:57    119s] % End Save netlist data ... (date=12/02 15:09:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.7M, current mem=902.7M)
[12/02 15:09:57    119s] % Begin Save AAE data ... (date=12/02 15:09:57, mem=902.7M)
[12/02 15:09:57    119s] Saving AAE Data ...
[12/02 15:09:57    119s] % End Save AAE data ... (date=12/02 15:09:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.7M, current mem=902.7M)
[12/02 15:09:57    119s] % Begin Save clock tree data ... (date=12/02 15:09:57, mem=902.7M)
[12/02 15:09:58    119s] % End Save clock tree data ... (date=12/02 15:09:57, total cpu=0:00:00.0, real=0:00:01.0, peak res=902.7M, current mem=902.7M)
[12/02 15:09:58    119s] Saving preference file DBS/core_top_pads-power.enc.dat.tmp/gui.pref.tcl ...
[12/02 15:09:58    119s] Saving mode setting ...
[12/02 15:09:58    119s] Saving global file ...
[12/02 15:09:58    120s] % Begin Save floorplan data ... (date=12/02 15:09:58, mem=902.7M)
[12/02 15:09:58    120s] Saving floorplan file ...
[12/02 15:09:58    120s] % End Save floorplan data ... (date=12/02 15:09:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.7M, current mem=902.7M)
[12/02 15:09:58    120s] Saving Drc markers ...
[12/02 15:09:58    120s] ... No Drc file written since there is no markers found.
[12/02 15:09:58    120s] % Begin Save placement data ... (date=12/02 15:09:58, mem=902.7M)
[12/02 15:09:58    120s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/02 15:09:58    120s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1043.6M) ***
[12/02 15:09:58    120s] % End Save placement data ... (date=12/02 15:09:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=903.0M, current mem=903.0M)
[12/02 15:09:58    120s] % Begin Save routing data ... (date=12/02 15:09:58, mem=903.0M)
[12/02 15:09:58    120s] Saving route file ...
[12/02 15:09:58    120s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1043.6M) ***
[12/02 15:09:58    120s] % End Save routing data ... (date=12/02 15:09:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=903.8M, current mem=903.8M)
[12/02 15:09:58    120s] Saving property file DBS/core_top_pads-power.enc.dat.tmp/core_top_pads.prop
[12/02 15:09:58    120s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1043.6M) ***
[12/02 15:09:58    120s] % Begin Save power constraints data ... (date=12/02 15:09:58, mem=903.8M)
[12/02 15:09:58    120s] % End Save power constraints data ... (date=12/02 15:09:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=903.8M, current mem=903.8M)
[12/02 15:09:58    120s] Generated self-contained design core_top_pads-power.enc.dat.tmp
[12/02 15:09:58    120s] #% End save design ... (date=12/02 15:09:58, total cpu=0:00:00.3, real=0:00:01.0, peak res=903.8M, current mem=903.8M)
[12/02 15:09:58    120s] *** Message Summary: 0 warning(s), 0 error(s)
[12/02 15:09:58    120s] 
[12/02 15:09:59    120s] <CMD> selectObject Module core_dut
[12/02 15:10:01    120s] <CMD> pan -349.507 -507.031
[12/02 15:10:06    121s] <CMD> pan -29.089 11.889
[12/02 15:10:08    121s] <CMD> deselectAll
[12/02 15:10:10    121s] <CMD> pan 144.984 -0.824
[12/02 15:10:11    121s] <CMD> pan 335.213 48.458
[12/02 15:10:11    121s] <CMD> pan 358.016 63.849
[12/02 15:10:13    122s] <CMD> pan -1108.383 33.419
[12/02 15:10:20    122s] <CMD> pan 382.457 293.341
[12/02 15:10:21    122s] <CMD> pan 270.844 420.463
[12/02 15:10:23    123s] <CMD> pan 402.990 -364.765
[12/02 15:10:23    123s] <CMD> pan -514.385 -508.925
