# RISC-Machine
This project is an implementation of a 16-bit, RISC-V ISA based processor in SystemVerilog.
