#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 26 17:14:16 2020
# Process ID: 23480
# Current directory: E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16840 E:\学校\大四上\短学期\summer_school\SEA-master\Examples\FPGA\3.IO-Interface\PWM\PWM_Demo\PWM_Demo.xpr
# Log file: E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/vivado.log
# Journal file: E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo\vivado.jou
#-----------------------------------------------------------
start_guioexit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 17:14:48 2020...
/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/soft/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 713.813 ; gain = 121.617
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 17:15:09 2020...
hing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/soft/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 717.023 ; gain = 131.926
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_Bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.srcs/sources_1/new/Driver_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.srcs/sources_1/new/PWM_Demo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Demo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.srcs/sim_1/new/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Bench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/soft/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18059bb8ed224ca788710a9b4c833d7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Driver_PWM
Compiling module xil_defaultlib.PWM_Demo
Compiling module xil_defaultlib.Test_Bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_Bench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.sim/sim_1/behav/xsim/xsim.dir/Test_Bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 26 18:46:42 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 771.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Bench_behav -key {Behavioral:sim_1:Functional:Test_Bench} -tclbatch {Test_Bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test_Bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 790.191 ; gain = 18.262
save_wave_config {E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/Test_Bench_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/Test_Bench_behav.wcfg
set_property xsim.view E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/Test_Bench_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_Bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/soft/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18059bb8ed224ca788710a9b4c833d7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/PWM_Demo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Bench_behav -key {Behavioral:sim_1:Functional:Test_Bench} -tclbatch {Test_Bench.tcl} -view {E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/Test_Bench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/学校/大四上/短学期/summer_school/SEA-master/Examples/FPGA/3.IO-Interface/PWM/PWM_Demo/Test_Bench_behav.wcfg
source Test_Bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 812.109 ; gain = 2.387
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 814.902 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 20:00:05 2020...
