EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# CYW20719B1KUMLG
#
DEF CYW20719B1KUMLG U 0 40 Y Y 1 L N
F0 "U" -801 1728 50 H V L BNN
F1 "CYW20719B1KUMLG" -801 -1902 50 H V L BNN
F2 "QFN40P500X500X60-41N" 0 0 50 H I L BNN
F3 "UFQFN-40 Cypress Semiconductor" 0 0 50 H I L BNN
F4 "CYW20719B1KUMLG" 0 0 50 H I L BNN
F5 "https://www.digikey.com/product-detail/en/cypress-semiconductor-corp/CYW20719B1KUMLG/428-4498-ND/8633287?utm_source=snapeda&utm_medium=aggregator&utm_campaign=symbol" 0 0 50 H I L BNN
F6 "Cypress Semiconductor" 0 0 50 H I L BNN
F7 "428-4498-ND" 0 0 50 H I L BNN
F8 "Single-Chip Bluetooth Transceiver and Baseband Processor" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 -800 1700 800 1700 N
P 2 0 0 10 800 1700 800 -1800 N
P 2 0 0 10 800 -1800 -800 -1800 N
P 2 0 0 10 -800 -1800 -800 1700 N
X BT_VDDO 25 1000 1600 200 L 40 40 0 0 W 
X BT_VDDC 26 1000 1500 200 L 40 40 0 0 W 
X VDDO 39 1000 1000 200 L 40 40 0 0 W 
X BT_PAVDD 17 1000 1400 200 L 40 40 0 0 W 
X BT_PLLVDD1P2 21 1000 1300 200 L 40 40 0 0 W 
X BT_VCOVDD1P2 20 1000 1200 200 L 40 40 0 0 W 
X BT_IFVDD1P2 19 1000 1100 200 L 40 40 0 0 W 
X DIGLDO_VDDIN 16 -1000 400 200 R 40 40 0 0 I 
X RFLDO_VDDIN 15 -1000 300 200 R 40 40 0 0 I 
X RFLDO_VDDOUT 14 1000 400 200 L 40 40 0 0 O 
X SR_VDDBAT3V 13 -1000 200 200 R 40 40 0 0 I 
X SR_VLX 12 1000 300 200 L 40 40 0 0 O 
X P28 1 1000 -1100 200 L 40 40 0 0 B 
X P29 2 1000 -1200 200 L 40 40 0 0 B 
X P0 3 1000 0 200 L 40 40 0 0 B 
X P1 4 1000 -100 200 L 40 40 0 0 B 
X P34 5 1000 -1400 200 L 40 40 0 0 B 
X P38 6 1000 -1500 200 L 40 40 0 0 B 
X P26 7 1000 -1000 200 L 40 40 0 0 B 
X P25 8 1000 -900 200 L 40 40 0 0 B 
X P33 9 1000 -1300 200 L 40 40 0 0 B 
X P16 33 1000 -700 200 L 40 40 0 0 B 
X BT_UART_CTS_N 30 -1000 -500 200 R 40 40 0 0 I 
X BT_UART_RTS_N 29 -1000 -400 200 R 40 40 0 0 O 
X BT_UART_RXD 27 -1000 -200 200 R 40 40 0 0 I 
X BT_UART_TXD 28 -1000 -300 200 R 40 40 0 0 O 
X BT_XTALI 22 -1000 -700 200 R 40 40 0 0 I 
X BT_XTALO 23 -1000 -800 200 R 40 40 0 0 O 
X XTALI_32K 32 -1000 900 200 R 40 40 0 0 I 
X XTALO_32K 31 -1000 800 200 R 40 40 0 0 O 
X BT_RF 18 -1000 -1100 200 R 40 40 0 0 B 
X JTAG_SEL 11 -1000 0 200 R 40 40 0 0 I 
X ~RST_N~ 10 -1000 600 200 R 40 40 0 0 I 
X P2 34 1000 -200 200 L 40 40 0 0 B 
X P4 35 1000 -300 200 L 40 40 0 0 B 
X P6 36 1000 -400 200 L 40 40 0 0 B 
X P7 37 1000 -500 200 L 40 40 0 0 B 
X P17 38 1000 -800 200 L 40 40 0 0 B 
X P10 40 1000 -600 200 L 40 40 0 0 B 
X BT_HOST_WAKE 24 1000 700 200 L 40 40 0 0 O 
X EP 41 1000 -1700 200 L 40 40 0 0 W 
ENDDRAW
ENDDEF
#
# End Library