/* Generated by Yosys 0.17+76 (git sha1 035496b50, gcc 9.1.0 -fPIC -Os) */

(* dynports =  1  *)
(* top =  1  *)
(* src = "./rtl/adder_128/adder_128.v:3.1-12.10" *)
module adder_128(cout, sum, a, b, cin);
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:43.7-43.9" *)
  wire \$abc$1109$abc$577$auto$alumacc.cc:485:replace_alu$3.co ;
  wire \$abc$2041$abc$1109$abc$976$new_n387__new__new_ ;
  wire \$abc$2041$abc$1109$abc$976$new_n388__new__new_ ;
  wire \$abc$2041$abc$1109$abc$976$new_n389__new__new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1381[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1386[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1391[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1396[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1401[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1406[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1411[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1416[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1421[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1426[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1431[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1436[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1441[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1446[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1451[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1456[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1461[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1466[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1471[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1476[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1481[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1486[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1491[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1496[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1501[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1506[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1511[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1516[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1521[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1526[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1531[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1536[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1541[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1546[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1551[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1556[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1561[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1566[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1571[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1576[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1581[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1586[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1591[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1596[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1601[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1606[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1611[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1616[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1621[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1626[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1631[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1636[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1641[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1646[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1651[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1656[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1661[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1666[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1671[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1676[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1681[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1686[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1691[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1696[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1701[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1706[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1711[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1716[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1721[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1726[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1731[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1736[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1741[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1746[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1751[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1756[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1761[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1766[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1771[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1776[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1781[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1786[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1791[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1796[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1801[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1806[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1811[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1816[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1821[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1826[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1831[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1836[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1841[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1846[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1851[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1856[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1861[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1866[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1871[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1876[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1881[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1886[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1891[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1896[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1901[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1906[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1911[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1916[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1921[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1926[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1936[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1941[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1951[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1956[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1961[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1966[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1971[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1976[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1981[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1986[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1991[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1996[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2001[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2006[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2011[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2016[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2021[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2026[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2031[1]_new_ ;
  wire \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2036[1]_new_ ;
  (* force_downto = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:47.19-47.20" *)
  wire [129:0] \$auto$alumacc.cc:485:replace_alu$3.C ;
  (* force_downto = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:49.21-49.22" *)
  (* unused_bits = "127" *)
  wire [128:0] \$auto$alumacc.cc:485:replace_alu$3.S ;
  (* src = "./rtl/adder_128/adder_128.v:8.18-8.19" *)
  input [127:0] a;
  wire [127:0] a;
  (* src = "./rtl/adder_128/adder_128.v:8.21-8.22" *)
  input [127:0] b;
  wire [127:0] b;
  (* src = "./rtl/adder_128/adder_128.v:7.7-7.10" *)
  input cin;
  wire cin;
  (* src = "./rtl/adder_128/adder_128.v:5.8-5.12" *)
  output cout;
  wire cout;
  (* src = "./rtl/adder_128/adder_128.v:6.19-6.22" *)
  output [127:0] sum;
  wire [127:0] sum;
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1381[1]_new_  = 2'h1 >> a[18];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [18] = 8'hca >> { b[18], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1381[1]_new_ , a[18] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1386[1]_new_  = 2'h1 >> a[19];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [19] = 8'hca >> { b[19], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1386[1]_new_ , a[19] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1391[1]_new_  = 2'h1 >> a[20];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [20] = 8'hca >> { b[20], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1391[1]_new_ , a[20] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1396[1]_new_  = 2'h1 >> a[21];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [21] = 8'hca >> { b[21], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1396[1]_new_ , a[21] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1401[1]_new_  = 2'h1 >> a[22];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [22] = 8'hca >> { b[22], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1401[1]_new_ , a[22] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1406[1]_new_  = 2'h1 >> a[23];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [23] = 8'hca >> { b[23], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1406[1]_new_ , a[23] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1411[1]_new_  = 2'h1 >> a[24];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [24] = 8'hca >> { b[24], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1411[1]_new_ , a[24] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1416[1]_new_  = 2'h1 >> a[25];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [25] = 8'hca >> { b[25], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1416[1]_new_ , a[25] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1421[1]_new_  = 2'h1 >> a[26];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [26] = 8'hca >> { b[26], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1421[1]_new_ , a[26] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1426[1]_new_  = 2'h1 >> a[27];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [27] = 8'hca >> { b[27], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1426[1]_new_ , a[27] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1431[1]_new_  = 2'h1 >> a[28];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [28] = 8'hca >> { b[28], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1431[1]_new_ , a[28] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1436[1]_new_  = 2'h1 >> a[29];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [29] = 8'hca >> { b[29], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1436[1]_new_ , a[29] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1441[1]_new_  = 2'h1 >> a[30];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [30] = 8'hca >> { b[30], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1441[1]_new_ , a[30] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1446[1]_new_  = 2'h1 >> a[31];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [31] = 8'hca >> { b[31], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1446[1]_new_ , a[31] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1451[1]_new_  = 2'h1 >> a[32];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [32] = 8'hca >> { b[32], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1451[1]_new_ , a[32] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1456[1]_new_  = 2'h1 >> a[33];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [33] = 8'hca >> { b[33], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1456[1]_new_ , a[33] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1461[1]_new_  = 2'h1 >> a[34];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [34] = 8'hca >> { b[34], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1461[1]_new_ , a[34] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1466[1]_new_  = 2'h1 >> a[35];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [35] = 8'hca >> { b[35], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1466[1]_new_ , a[35] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1471[1]_new_  = 2'h1 >> a[36];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [36] = 8'hca >> { b[36], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1471[1]_new_ , a[36] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1476[1]_new_  = 2'h1 >> a[37];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [37] = 8'hca >> { b[37], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1476[1]_new_ , a[37] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1481[1]_new_  = 2'h1 >> a[38];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [38] = 8'hca >> { b[38], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1481[1]_new_ , a[38] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1486[1]_new_  = 2'h1 >> a[39];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [39] = 8'hca >> { b[39], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1486[1]_new_ , a[39] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1491[1]_new_  = 2'h1 >> a[40];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [40] = 8'hca >> { b[40], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1491[1]_new_ , a[40] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1496[1]_new_  = 2'h1 >> a[41];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [41] = 8'hca >> { b[41], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1496[1]_new_ , a[41] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1501[1]_new_  = 2'h1 >> a[42];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [42] = 8'hca >> { b[42], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1501[1]_new_ , a[42] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1506[1]_new_  = 2'h1 >> a[43];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [43] = 8'hca >> { b[43], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1506[1]_new_ , a[43] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1511[1]_new_  = 2'h1 >> a[44];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [44] = 8'hca >> { b[44], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1511[1]_new_ , a[44] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1516[1]_new_  = 2'h1 >> a[45];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [45] = 8'hca >> { b[45], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1516[1]_new_ , a[45] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1521[1]_new_  = 2'h1 >> a[46];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [46] = 8'hca >> { b[46], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1521[1]_new_ , a[46] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1526[1]_new_  = 2'h1 >> a[47];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [47] = 8'hca >> { b[47], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1526[1]_new_ , a[47] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1531[1]_new_  = 2'h1 >> a[48];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [48] = 8'hca >> { b[48], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1531[1]_new_ , a[48] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1536[1]_new_  = 2'h1 >> a[49];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [49] = 8'hca >> { b[49], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1536[1]_new_ , a[49] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1541[1]_new_  = 2'h1 >> a[50];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [50] = 8'hca >> { b[50], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1541[1]_new_ , a[50] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1546[1]_new_  = 2'h1 >> a[51];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [51] = 8'hca >> { b[51], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1546[1]_new_ , a[51] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1551[1]_new_  = 2'h1 >> a[52];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [52] = 8'hca >> { b[52], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1551[1]_new_ , a[52] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1556[1]_new_  = 2'h1 >> a[53];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [53] = 8'hca >> { b[53], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1556[1]_new_ , a[53] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1561[1]_new_  = 2'h1 >> a[54];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [54] = 8'hca >> { b[54], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1561[1]_new_ , a[54] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1566[1]_new_  = 2'h1 >> a[55];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [55] = 8'hca >> { b[55], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1566[1]_new_ , a[55] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1571[1]_new_  = 2'h1 >> a[56];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [56] = 8'hca >> { b[56], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1571[1]_new_ , a[56] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1576[1]_new_  = 2'h1 >> a[57];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [57] = 8'hca >> { b[57], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1576[1]_new_ , a[57] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1581[1]_new_  = 2'h1 >> a[58];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [58] = 8'hca >> { b[58], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1581[1]_new_ , a[58] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1586[1]_new_  = 2'h1 >> a[59];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [59] = 8'hca >> { b[59], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1586[1]_new_ , a[59] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1591[1]_new_  = 2'h1 >> a[60];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [60] = 8'hca >> { b[60], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1591[1]_new_ , a[60] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1596[1]_new_  = 2'h1 >> a[61];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [61] = 8'hca >> { b[61], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1596[1]_new_ , a[61] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1601[1]_new_  = 2'h1 >> a[62];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [62] = 8'hca >> { b[62], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1601[1]_new_ , a[62] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1606[1]_new_  = 2'h1 >> a[63];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [63] = 8'hca >> { b[63], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1606[1]_new_ , a[63] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1611[1]_new_  = 2'h1 >> a[64];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [64] = 8'hca >> { b[64], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1611[1]_new_ , a[64] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1616[1]_new_  = 2'h1 >> a[65];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [65] = 8'hca >> { b[65], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1616[1]_new_ , a[65] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1621[1]_new_  = 2'h1 >> a[66];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [66] = 8'hca >> { b[66], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1621[1]_new_ , a[66] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1626[1]_new_  = 2'h1 >> a[67];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [67] = 8'hca >> { b[67], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1626[1]_new_ , a[67] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1631[1]_new_  = 2'h1 >> a[68];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [68] = 8'hca >> { b[68], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1631[1]_new_ , a[68] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1636[1]_new_  = 2'h1 >> a[69];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [69] = 8'hca >> { b[69], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1636[1]_new_ , a[69] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1641[1]_new_  = 2'h1 >> a[70];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [70] = 8'hca >> { b[70], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1641[1]_new_ , a[70] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1646[1]_new_  = 2'h1 >> a[71];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [71] = 8'hca >> { b[71], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1646[1]_new_ , a[71] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1651[1]_new_  = 2'h1 >> a[72];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [72] = 8'hca >> { b[72], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1651[1]_new_ , a[72] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1656[1]_new_  = 2'h1 >> a[73];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [73] = 8'hca >> { b[73], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1656[1]_new_ , a[73] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1661[1]_new_  = 2'h1 >> a[74];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [74] = 8'hca >> { b[74], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1661[1]_new_ , a[74] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1666[1]_new_  = 2'h1 >> a[75];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [75] = 8'hca >> { b[75], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1666[1]_new_ , a[75] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1671[1]_new_  = 2'h1 >> a[76];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [76] = 8'hca >> { b[76], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1671[1]_new_ , a[76] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1676[1]_new_  = 2'h1 >> a[77];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [77] = 8'hca >> { b[77], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1676[1]_new_ , a[77] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1681[1]_new_  = 2'h1 >> a[78];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [78] = 8'hca >> { b[78], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1681[1]_new_ , a[78] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1686[1]_new_  = 2'h1 >> a[79];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [79] = 8'hca >> { b[79], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1686[1]_new_ , a[79] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1691[1]_new_  = 2'h1 >> a[80];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [80] = 8'hca >> { b[80], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1691[1]_new_ , a[80] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1696[1]_new_  = 2'h1 >> a[81];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [81] = 8'hca >> { b[81], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1696[1]_new_ , a[81] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1701[1]_new_  = 2'h1 >> a[82];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [82] = 8'hca >> { b[82], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1701[1]_new_ , a[82] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1706[1]_new_  = 2'h1 >> a[83];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [83] = 8'hca >> { b[83], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1706[1]_new_ , a[83] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1711[1]_new_  = 2'h1 >> a[84];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [84] = 8'hca >> { b[84], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1711[1]_new_ , a[84] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1716[1]_new_  = 2'h1 >> a[85];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [85] = 8'hca >> { b[85], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1716[1]_new_ , a[85] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1721[1]_new_  = 2'h1 >> a[86];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [86] = 8'hca >> { b[86], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1721[1]_new_ , a[86] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1726[1]_new_  = 2'h1 >> a[87];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [87] = 8'hca >> { b[87], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1726[1]_new_ , a[87] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1731[1]_new_  = 2'h1 >> a[88];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [88] = 8'hca >> { b[88], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1731[1]_new_ , a[88] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1736[1]_new_  = 2'h1 >> a[89];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [89] = 8'hca >> { b[89], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1736[1]_new_ , a[89] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1741[1]_new_  = 2'h1 >> a[90];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [90] = 8'hca >> { b[90], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1741[1]_new_ , a[90] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1746[1]_new_  = 2'h1 >> a[91];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [91] = 8'hca >> { b[91], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1746[1]_new_ , a[91] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1751[1]_new_  = 2'h1 >> a[92];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [92] = 8'hca >> { b[92], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1751[1]_new_ , a[92] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1756[1]_new_  = 2'h1 >> a[93];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [93] = 8'hca >> { b[93], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1756[1]_new_ , a[93] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1761[1]_new_  = 2'h1 >> a[94];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [94] = 8'hca >> { b[94], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1761[1]_new_ , a[94] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1766[1]_new_  = 2'h1 >> a[95];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [95] = 8'hca >> { b[95], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1766[1]_new_ , a[95] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1771[1]_new_  = 2'h1 >> a[96];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [96] = 8'hca >> { b[96], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1771[1]_new_ , a[96] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1776[1]_new_  = 2'h1 >> a[97];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [97] = 8'hca >> { b[97], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1776[1]_new_ , a[97] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1781[1]_new_  = 2'h1 >> a[98];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [98] = 8'hca >> { b[98], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1781[1]_new_ , a[98] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1786[1]_new_  = 2'h1 >> a[99];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [99] = 8'hca >> { b[99], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1786[1]_new_ , a[99] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1791[1]_new_  = 2'h1 >> a[100];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [100] = 8'hca >> { b[100], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1791[1]_new_ , a[100] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1796[1]_new_  = 2'h1 >> a[101];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [101] = 8'hca >> { b[101], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1796[1]_new_ , a[101] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1801[1]_new_  = 2'h1 >> a[102];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [102] = 8'hca >> { b[102], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1801[1]_new_ , a[102] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1806[1]_new_  = 2'h1 >> a[103];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [103] = 8'hca >> { b[103], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1806[1]_new_ , a[103] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1811[1]_new_  = 2'h1 >> a[104];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [104] = 8'hca >> { b[104], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1811[1]_new_ , a[104] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1816[1]_new_  = 2'h1 >> a[105];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [105] = 8'hca >> { b[105], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1816[1]_new_ , a[105] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1821[1]_new_  = 2'h1 >> a[106];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [106] = 8'hca >> { b[106], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1821[1]_new_ , a[106] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1826[1]_new_  = 2'h1 >> a[107];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [107] = 8'hca >> { b[107], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1826[1]_new_ , a[107] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1831[1]_new_  = 2'h1 >> a[108];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [108] = 8'hca >> { b[108], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1831[1]_new_ , a[108] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1836[1]_new_  = 2'h1 >> a[109];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [109] = 8'hca >> { b[109], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1836[1]_new_ , a[109] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1841[1]_new_  = 2'h1 >> a[110];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [110] = 8'hca >> { b[110], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1841[1]_new_ , a[110] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1846[1]_new_  = 2'h1 >> a[111];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [111] = 8'hca >> { b[111], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1846[1]_new_ , a[111] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1851[1]_new_  = 2'h1 >> a[112];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [112] = 8'hca >> { b[112], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1851[1]_new_ , a[112] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1856[1]_new_  = 2'h1 >> a[113];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [113] = 8'hca >> { b[113], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1856[1]_new_ , a[113] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1861[1]_new_  = 2'h1 >> a[114];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [114] = 8'hca >> { b[114], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1861[1]_new_ , a[114] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1866[1]_new_  = 2'h1 >> a[115];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [115] = 8'hca >> { b[115], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1866[1]_new_ , a[115] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1871[1]_new_  = 2'h1 >> a[116];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [116] = 8'hca >> { b[116], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1871[1]_new_ , a[116] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1876[1]_new_  = 2'h1 >> a[117];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [117] = 8'hca >> { b[117], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1876[1]_new_ , a[117] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1881[1]_new_  = 2'h1 >> a[118];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [118] = 8'hca >> { b[118], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1881[1]_new_ , a[118] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1886[1]_new_  = 2'h1 >> a[119];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [119] = 8'hca >> { b[119], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1886[1]_new_ , a[119] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1891[1]_new_  = 2'h1 >> a[120];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [120] = 8'hca >> { b[120], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1891[1]_new_ , a[120] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1896[1]_new_  = 2'h1 >> a[121];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [121] = 8'hca >> { b[121], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1896[1]_new_ , a[121] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1901[1]_new_  = 2'h1 >> a[122];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [122] = 8'hca >> { b[122], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1901[1]_new_ , a[122] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1906[1]_new_  = 2'h1 >> a[123];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [123] = 8'hca >> { b[123], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1906[1]_new_ , a[123] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1911[1]_new_  = 2'h1 >> a[124];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [124] = 8'hca >> { b[124], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1911[1]_new_ , a[124] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1916[1]_new_  = 2'h1 >> a[125];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [125] = 8'hca >> { b[125], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1916[1]_new_ , a[125] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1921[1]_new_  = 2'h1 >> a[126];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [126] = 8'hca >> { b[126], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1921[1]_new_ , a[126] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1926[1]_new_  = 2'h1 >> a[127];
  assign \$abc$2041$abc$1109$abc$976$new_n387__new__new_  = 8'hca >> { b[127], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1926[1]_new_ , 1'h1 };
  assign \$abc$2041$abc$1109$abc$976$new_n388__new__new_  = 8'hca >> { b[127], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1926[1]_new_ , a[127] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1936[1]_new_  = 2'h1 >> \$abc$1109$abc$577$auto$alumacc.cc:485:replace_alu$3.co ;
  assign \$abc$2041$abc$1109$abc$976$new_n389__new__new_  = 8'hca >> { \$abc$2041$abc$1109$abc$976$new_n388__new__new_ , \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1936[1]_new_ , 1'h1 };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1941[1]_new_  = 2'h1 >> \$abc$2041$abc$1109$abc$976$new_n387__new__new_ ;
  assign cout = 8'hca >> { \$abc$2041$abc$1109$abc$976$new_n389__new__new_ , \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1941[1]_new_ , 1'h1 };
  assign sum[127] = 8'hca >> { \$abc$2041$abc$1109$abc$976$new_n388__new__new_ , \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1936[1]_new_ , \$abc$1109$abc$577$auto$alumacc.cc:485:replace_alu$3.co  };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1951[1]_new_  = 2'h1 >> a[0];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [0] = 8'hca >> { b[0], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1951[1]_new_ , a[0] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1956[1]_new_  = 2'h1 >> a[1];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [1] = 8'hca >> { b[1], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1956[1]_new_ , a[1] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1961[1]_new_  = 2'h1 >> a[2];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [2] = 8'hca >> { b[2], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1961[1]_new_ , a[2] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1966[1]_new_  = 2'h1 >> a[3];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [3] = 8'hca >> { b[3], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1966[1]_new_ , a[3] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1971[1]_new_  = 2'h1 >> a[4];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [4] = 8'hca >> { b[4], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1971[1]_new_ , a[4] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1976[1]_new_  = 2'h1 >> a[5];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [5] = 8'hca >> { b[5], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1976[1]_new_ , a[5] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1981[1]_new_  = 2'h1 >> a[6];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [6] = 8'hca >> { b[6], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1981[1]_new_ , a[6] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1986[1]_new_  = 2'h1 >> a[7];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [7] = 8'hca >> { b[7], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1986[1]_new_ , a[7] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1991[1]_new_  = 2'h1 >> a[8];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [8] = 8'hca >> { b[8], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1991[1]_new_ , a[8] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1996[1]_new_  = 2'h1 >> a[9];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [9] = 8'hca >> { b[9], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$1996[1]_new_ , a[9] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2001[1]_new_  = 2'h1 >> a[10];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [10] = 8'hca >> { b[10], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2001[1]_new_ , a[10] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2006[1]_new_  = 2'h1 >> a[11];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [11] = 8'hca >> { b[11], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2006[1]_new_ , a[11] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2011[1]_new_  = 2'h1 >> a[12];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [12] = 8'hca >> { b[12], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2011[1]_new_ , a[12] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2016[1]_new_  = 2'h1 >> a[13];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [13] = 8'hca >> { b[13], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2016[1]_new_ , a[13] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2021[1]_new_  = 2'h1 >> a[14];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [14] = 8'hca >> { b[14], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2021[1]_new_ , a[14] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2026[1]_new_  = 2'h1 >> a[15];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [15] = 8'hca >> { b[15], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2026[1]_new_ , a[15] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2031[1]_new_  = 2'h1 >> a[16];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [16] = 8'hca >> { b[16], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2031[1]_new_ , a[16] };
  assign \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2036[1]_new_  = 2'h1 >> a[17];
  assign \$auto$alumacc.cc:485:replace_alu$3.S [17] = 8'hca >> { b[17], \$abc$2041$auto$simplemap.cc:333:simplemap_lut$2036[1]_new_ , a[17] };
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:79.19-85.8" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.final_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [127]),
    .g(1'h0),
    .p(1'h0),
    .sumout(\$abc$1109$abc$577$auto$alumacc.cc:485:replace_alu$3.co )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[0].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [0]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [1]),
    .g(a[0]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [0]),
    .sumout(sum[0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[100].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [100]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [101]),
    .g(a[100]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [100]),
    .sumout(sum[100])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[101].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [101]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [102]),
    .g(a[101]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [101]),
    .sumout(sum[101])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[102].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [102]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [103]),
    .g(a[102]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [102]),
    .sumout(sum[102])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[103].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [103]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [104]),
    .g(a[103]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [103]),
    .sumout(sum[103])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[104].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [104]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [105]),
    .g(a[104]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [104]),
    .sumout(sum[104])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[105].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [105]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [106]),
    .g(a[105]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [105]),
    .sumout(sum[105])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[106].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [106]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [107]),
    .g(a[106]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [106]),
    .sumout(sum[106])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[107].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [107]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [108]),
    .g(a[107]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [107]),
    .sumout(sum[107])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[108].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [108]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [109]),
    .g(a[108]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [108]),
    .sumout(sum[108])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[109].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [109]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [110]),
    .g(a[109]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [109]),
    .sumout(sum[109])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[10].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [10]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [11]),
    .g(a[10]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [10]),
    .sumout(sum[10])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[110].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [110]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [111]),
    .g(a[110]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [110]),
    .sumout(sum[110])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[111].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [111]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [112]),
    .g(a[111]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [111]),
    .sumout(sum[111])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[112].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [112]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [113]),
    .g(a[112]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [112]),
    .sumout(sum[112])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[113].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [113]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [114]),
    .g(a[113]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [113]),
    .sumout(sum[113])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[114].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [114]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [115]),
    .g(a[114]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [114]),
    .sumout(sum[114])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[115].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [115]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [116]),
    .g(a[115]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [115]),
    .sumout(sum[115])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[116].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [116]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [117]),
    .g(a[116]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [116]),
    .sumout(sum[116])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[117].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [117]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [118]),
    .g(a[117]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [117]),
    .sumout(sum[117])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[118].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [118]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [119]),
    .g(a[118]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [118]),
    .sumout(sum[118])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[119].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [119]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [120]),
    .g(a[119]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [119]),
    .sumout(sum[119])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[11].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [11]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [12]),
    .g(a[11]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [11]),
    .sumout(sum[11])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[120].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [120]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [121]),
    .g(a[120]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [120]),
    .sumout(sum[120])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[121].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [121]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [122]),
    .g(a[121]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [121]),
    .sumout(sum[121])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[122].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [122]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [123]),
    .g(a[122]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [122]),
    .sumout(sum[122])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[123].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [123]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [124]),
    .g(a[123]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [123]),
    .sumout(sum[123])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[124].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [124]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [125]),
    .g(a[124]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [124]),
    .sumout(sum[124])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[125].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [125]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [126]),
    .g(a[125]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [125]),
    .sumout(sum[125])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[126].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [126]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [127]),
    .g(a[126]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [126]),
    .sumout(sum[126])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[12].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [12]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [13]),
    .g(a[12]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [12]),
    .sumout(sum[12])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[13].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [13]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [14]),
    .g(a[13]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [13]),
    .sumout(sum[13])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[14].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [14]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [15]),
    .g(a[14]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [14]),
    .sumout(sum[14])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[15].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [15]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [16]),
    .g(a[15]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [15]),
    .sumout(sum[15])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[16].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [16]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [17]),
    .g(a[16]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [16]),
    .sumout(sum[16])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[17].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [17]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [18]),
    .g(a[17]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [17]),
    .sumout(sum[17])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[18].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [18]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [19]),
    .g(a[18]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [18]),
    .sumout(sum[18])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[19].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [19]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [20]),
    .g(a[19]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [19]),
    .sumout(sum[19])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[1].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [1]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [2]),
    .g(a[1]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [1]),
    .sumout(sum[1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[20].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [20]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [21]),
    .g(a[20]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [20]),
    .sumout(sum[20])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[21].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [21]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [22]),
    .g(a[21]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [21]),
    .sumout(sum[21])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[22].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [22]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [23]),
    .g(a[22]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [22]),
    .sumout(sum[22])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[23].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [23]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [24]),
    .g(a[23]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [23]),
    .sumout(sum[23])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[24].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [24]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [25]),
    .g(a[24]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [24]),
    .sumout(sum[24])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[25].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [25]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [26]),
    .g(a[25]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [25]),
    .sumout(sum[25])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[26].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [26]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [27]),
    .g(a[26]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [26]),
    .sumout(sum[26])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[27].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [27]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [28]),
    .g(a[27]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [27]),
    .sumout(sum[27])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[28].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [28]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [29]),
    .g(a[28]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [28]),
    .sumout(sum[28])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[29].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [29]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [30]),
    .g(a[29]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [29]),
    .sumout(sum[29])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[2].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [2]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [3]),
    .g(a[2]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [2]),
    .sumout(sum[2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[30].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [30]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [31]),
    .g(a[30]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [30]),
    .sumout(sum[30])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[31].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [31]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [32]),
    .g(a[31]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [31]),
    .sumout(sum[31])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[32].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [32]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [33]),
    .g(a[32]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [32]),
    .sumout(sum[32])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[33].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [33]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [34]),
    .g(a[33]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [33]),
    .sumout(sum[33])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[34].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [34]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [35]),
    .g(a[34]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [34]),
    .sumout(sum[34])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[35].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [35]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [36]),
    .g(a[35]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [35]),
    .sumout(sum[35])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[36].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [36]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [37]),
    .g(a[36]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [36]),
    .sumout(sum[36])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[37].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [37]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [38]),
    .g(a[37]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [37]),
    .sumout(sum[37])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[38].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [38]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [39]),
    .g(a[38]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [38]),
    .sumout(sum[38])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[39].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [39]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [40]),
    .g(a[39]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [39]),
    .sumout(sum[39])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[3].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [3]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [4]),
    .g(a[3]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [3]),
    .sumout(sum[3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[40].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [40]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [41]),
    .g(a[40]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [40]),
    .sumout(sum[40])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[41].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [41]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [42]),
    .g(a[41]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [41]),
    .sumout(sum[41])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[42].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [42]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [43]),
    .g(a[42]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [42]),
    .sumout(sum[42])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[43].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [43]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [44]),
    .g(a[43]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [43]),
    .sumout(sum[43])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[44].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [44]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [45]),
    .g(a[44]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [44]),
    .sumout(sum[44])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[45].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [45]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [46]),
    .g(a[45]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [45]),
    .sumout(sum[45])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[46].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [46]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [47]),
    .g(a[46]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [46]),
    .sumout(sum[46])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[47].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [47]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [48]),
    .g(a[47]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [47]),
    .sumout(sum[47])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[48].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [48]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [49]),
    .g(a[48]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [48]),
    .sumout(sum[48])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[49].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [49]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [50]),
    .g(a[49]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [49]),
    .sumout(sum[49])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[4].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [4]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [5]),
    .g(a[4]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [4]),
    .sumout(sum[4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[50].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [50]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [51]),
    .g(a[50]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [50]),
    .sumout(sum[50])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[51].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [51]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [52]),
    .g(a[51]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [51]),
    .sumout(sum[51])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[52].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [52]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [53]),
    .g(a[52]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [52]),
    .sumout(sum[52])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[53].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [53]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [54]),
    .g(a[53]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [53]),
    .sumout(sum[53])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[54].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [54]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [55]),
    .g(a[54]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [54]),
    .sumout(sum[54])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[55].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [55]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [56]),
    .g(a[55]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [55]),
    .sumout(sum[55])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[56].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [56]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [57]),
    .g(a[56]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [56]),
    .sumout(sum[56])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[57].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [57]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [58]),
    .g(a[57]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [57]),
    .sumout(sum[57])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[58].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [58]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [59]),
    .g(a[58]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [58]),
    .sumout(sum[58])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[59].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [59]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [60]),
    .g(a[59]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [59]),
    .sumout(sum[59])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[5].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [5]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [6]),
    .g(a[5]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [5]),
    .sumout(sum[5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[60].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [60]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [61]),
    .g(a[60]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [60]),
    .sumout(sum[60])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[61].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [61]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [62]),
    .g(a[61]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [61]),
    .sumout(sum[61])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[62].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [62]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [63]),
    .g(a[62]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [62]),
    .sumout(sum[62])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[63].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [63]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [64]),
    .g(a[63]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [63]),
    .sumout(sum[63])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[64].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [64]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [65]),
    .g(a[64]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [64]),
    .sumout(sum[64])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[65].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [65]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [66]),
    .g(a[65]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [65]),
    .sumout(sum[65])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[66].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [66]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [67]),
    .g(a[66]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [66]),
    .sumout(sum[66])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[67].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [67]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [68]),
    .g(a[67]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [67]),
    .sumout(sum[67])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[68].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [68]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [69]),
    .g(a[68]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [68]),
    .sumout(sum[68])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[69].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [69]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [70]),
    .g(a[69]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [69]),
    .sumout(sum[69])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[6].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [6]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [7]),
    .g(a[6]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [6]),
    .sumout(sum[6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[70].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [70]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [71]),
    .g(a[70]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [70]),
    .sumout(sum[70])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[71].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [71]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [72]),
    .g(a[71]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [71]),
    .sumout(sum[71])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[72].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [72]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [73]),
    .g(a[72]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [72]),
    .sumout(sum[72])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[73].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [73]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [74]),
    .g(a[73]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [73]),
    .sumout(sum[73])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[74].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [74]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [75]),
    .g(a[74]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [74]),
    .sumout(sum[74])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[75].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [75]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [76]),
    .g(a[75]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [75]),
    .sumout(sum[75])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[76].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [76]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [77]),
    .g(a[76]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [76]),
    .sumout(sum[76])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[77].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [77]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [78]),
    .g(a[77]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [77]),
    .sumout(sum[77])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[78].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [78]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [79]),
    .g(a[78]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [78]),
    .sumout(sum[78])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[79].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [79]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [80]),
    .g(a[79]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [79]),
    .sumout(sum[79])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[7].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [7]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [8]),
    .g(a[7]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [7]),
    .sumout(sum[7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[80].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [80]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [81]),
    .g(a[80]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [80]),
    .sumout(sum[80])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[81].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [81]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [82]),
    .g(a[81]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [81]),
    .sumout(sum[81])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[82].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [82]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [83]),
    .g(a[82]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [82]),
    .sumout(sum[82])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[83].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [83]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [84]),
    .g(a[83]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [83]),
    .sumout(sum[83])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[84].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [84]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [85]),
    .g(a[84]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [84]),
    .sumout(sum[84])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[85].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [85]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [86]),
    .g(a[85]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [85]),
    .sumout(sum[85])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[86].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [86]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [87]),
    .g(a[86]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [86]),
    .sumout(sum[86])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[87].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [87]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [88]),
    .g(a[87]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [87]),
    .sumout(sum[87])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[88].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [88]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [89]),
    .g(a[88]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [88]),
    .sumout(sum[88])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[89].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [89]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [90]),
    .g(a[89]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [89]),
    .sumout(sum[89])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[8].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [8]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [9]),
    .g(a[8]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [8]),
    .sumout(sum[8])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[90].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [90]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [91]),
    .g(a[90]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [90]),
    .sumout(sum[90])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[91].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [91]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [92]),
    .g(a[91]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [91]),
    .sumout(sum[91])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[92].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [92]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [93]),
    .g(a[92]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [92]),
    .sumout(sum[92])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[93].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [93]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [94]),
    .g(a[93]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [93]),
    .sumout(sum[93])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[94].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [94]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [95]),
    .g(a[94]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [94]),
    .sumout(sum[94])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[95].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [95]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [96]),
    .g(a[95]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [95]),
    .sumout(sum[95])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[96].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [96]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [97]),
    .g(a[96]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [96]),
    .sumout(sum[96])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[97].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [97]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [98]),
    .g(a[97]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [97]),
    .sumout(sum[97])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[98].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [98]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [99]),
    .g(a[98]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [98]),
    .sumout(sum[98])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[99].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [99]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [100]),
    .g(a[99]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [99]),
    .sumout(sum[99])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.genblk1.slice[9].genblk1.my_adder  (
    .cin(\$auto$alumacc.cc:485:replace_alu$3.C [9]),
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [10]),
    .g(a[9]),
    .p(\$auto$alumacc.cc:485:replace_alu$3.S [9]),
    .sumout(sum[9])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:54.19-60.8" *)
  adder_carry \$auto$alumacc.cc:485:replace_alu$3.intermediate_adder  (
    .cout(\$auto$alumacc.cc:485:replace_alu$3.C [0]),
    .g(cin),
    .p(1'h0)
  );
  assign \$auto$alumacc.cc:485:replace_alu$3.C [129:128] = { 1'h0, cout };
  assign \$auto$alumacc.cc:485:replace_alu$3.S [128] = 1'h0;
endmodule
