
build/debug/EEE2046Prac.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000233c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  080023fc  080023fc  000033fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002594  08002594  0000406c  2**0
                  CONTENTS
  4 .ARM          00000000  08002594  08002594  0000406c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002594  08002594  0000406c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002594  08002594  00003594  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002598  08002598  00003598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800259c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  2000006c  08002608  0000406c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  08002608  00004248  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000406c  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  00004094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a68c  00000000  00000000  000040cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001984  00000000  00000000  0000e759  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00006a1d  00000000  00000000  000100dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000910  00000000  00000000  00016b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000007da  00000000  00000000  00017410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009c28  00000000  00000000  00017bea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000320e  00000000  00000000  00021812  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000015e0  00000000  00000000  00024a20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000197  00000000  00000000  00026000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__gnu_thumb1_case_shi>:
 80000c0:	b403      	push	{r0, r1}
 80000c2:	4671      	mov	r1, lr
 80000c4:	0849      	lsrs	r1, r1, #1
 80000c6:	0040      	lsls	r0, r0, #1
 80000c8:	0049      	lsls	r1, r1, #1
 80000ca:	5e09      	ldrsh	r1, [r1, r0]
 80000cc:	0049      	lsls	r1, r1, #1
 80000ce:	448e      	add	lr, r1
 80000d0:	bc03      	pop	{r0, r1}
 80000d2:	4770      	bx	lr

080000d4 <__udivsi3>:
 80000d4:	2200      	movs	r2, #0
 80000d6:	0843      	lsrs	r3, r0, #1
 80000d8:	428b      	cmp	r3, r1
 80000da:	d374      	bcc.n	80001c6 <__udivsi3+0xf2>
 80000dc:	0903      	lsrs	r3, r0, #4
 80000de:	428b      	cmp	r3, r1
 80000e0:	d35f      	bcc.n	80001a2 <__udivsi3+0xce>
 80000e2:	0a03      	lsrs	r3, r0, #8
 80000e4:	428b      	cmp	r3, r1
 80000e6:	d344      	bcc.n	8000172 <__udivsi3+0x9e>
 80000e8:	0b03      	lsrs	r3, r0, #12
 80000ea:	428b      	cmp	r3, r1
 80000ec:	d328      	bcc.n	8000140 <__udivsi3+0x6c>
 80000ee:	0c03      	lsrs	r3, r0, #16
 80000f0:	428b      	cmp	r3, r1
 80000f2:	d30d      	bcc.n	8000110 <__udivsi3+0x3c>
 80000f4:	22ff      	movs	r2, #255	@ 0xff
 80000f6:	0209      	lsls	r1, r1, #8
 80000f8:	ba12      	rev	r2, r2
 80000fa:	0c03      	lsrs	r3, r0, #16
 80000fc:	428b      	cmp	r3, r1
 80000fe:	d302      	bcc.n	8000106 <__udivsi3+0x32>
 8000100:	1212      	asrs	r2, r2, #8
 8000102:	0209      	lsls	r1, r1, #8
 8000104:	d065      	beq.n	80001d2 <__udivsi3+0xfe>
 8000106:	0b03      	lsrs	r3, r0, #12
 8000108:	428b      	cmp	r3, r1
 800010a:	d319      	bcc.n	8000140 <__udivsi3+0x6c>
 800010c:	e000      	b.n	8000110 <__udivsi3+0x3c>
 800010e:	0a09      	lsrs	r1, r1, #8
 8000110:	0bc3      	lsrs	r3, r0, #15
 8000112:	428b      	cmp	r3, r1
 8000114:	d301      	bcc.n	800011a <__udivsi3+0x46>
 8000116:	03cb      	lsls	r3, r1, #15
 8000118:	1ac0      	subs	r0, r0, r3
 800011a:	4152      	adcs	r2, r2
 800011c:	0b83      	lsrs	r3, r0, #14
 800011e:	428b      	cmp	r3, r1
 8000120:	d301      	bcc.n	8000126 <__udivsi3+0x52>
 8000122:	038b      	lsls	r3, r1, #14
 8000124:	1ac0      	subs	r0, r0, r3
 8000126:	4152      	adcs	r2, r2
 8000128:	0b43      	lsrs	r3, r0, #13
 800012a:	428b      	cmp	r3, r1
 800012c:	d301      	bcc.n	8000132 <__udivsi3+0x5e>
 800012e:	034b      	lsls	r3, r1, #13
 8000130:	1ac0      	subs	r0, r0, r3
 8000132:	4152      	adcs	r2, r2
 8000134:	0b03      	lsrs	r3, r0, #12
 8000136:	428b      	cmp	r3, r1
 8000138:	d301      	bcc.n	800013e <__udivsi3+0x6a>
 800013a:	030b      	lsls	r3, r1, #12
 800013c:	1ac0      	subs	r0, r0, r3
 800013e:	4152      	adcs	r2, r2
 8000140:	0ac3      	lsrs	r3, r0, #11
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x76>
 8000146:	02cb      	lsls	r3, r1, #11
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0a83      	lsrs	r3, r0, #10
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x82>
 8000152:	028b      	lsls	r3, r1, #10
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0a43      	lsrs	r3, r0, #9
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x8e>
 800015e:	024b      	lsls	r3, r1, #9
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0a03      	lsrs	r3, r0, #8
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x9a>
 800016a:	020b      	lsls	r3, r1, #8
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	d2cd      	bcs.n	800010e <__udivsi3+0x3a>
 8000172:	09c3      	lsrs	r3, r0, #7
 8000174:	428b      	cmp	r3, r1
 8000176:	d301      	bcc.n	800017c <__udivsi3+0xa8>
 8000178:	01cb      	lsls	r3, r1, #7
 800017a:	1ac0      	subs	r0, r0, r3
 800017c:	4152      	adcs	r2, r2
 800017e:	0983      	lsrs	r3, r0, #6
 8000180:	428b      	cmp	r3, r1
 8000182:	d301      	bcc.n	8000188 <__udivsi3+0xb4>
 8000184:	018b      	lsls	r3, r1, #6
 8000186:	1ac0      	subs	r0, r0, r3
 8000188:	4152      	adcs	r2, r2
 800018a:	0943      	lsrs	r3, r0, #5
 800018c:	428b      	cmp	r3, r1
 800018e:	d301      	bcc.n	8000194 <__udivsi3+0xc0>
 8000190:	014b      	lsls	r3, r1, #5
 8000192:	1ac0      	subs	r0, r0, r3
 8000194:	4152      	adcs	r2, r2
 8000196:	0903      	lsrs	r3, r0, #4
 8000198:	428b      	cmp	r3, r1
 800019a:	d301      	bcc.n	80001a0 <__udivsi3+0xcc>
 800019c:	010b      	lsls	r3, r1, #4
 800019e:	1ac0      	subs	r0, r0, r3
 80001a0:	4152      	adcs	r2, r2
 80001a2:	08c3      	lsrs	r3, r0, #3
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xd8>
 80001a8:	00cb      	lsls	r3, r1, #3
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0883      	lsrs	r3, r0, #2
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xe4>
 80001b4:	008b      	lsls	r3, r1, #2
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0843      	lsrs	r3, r0, #1
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xf0>
 80001c0:	004b      	lsls	r3, r1, #1
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	1a41      	subs	r1, r0, r1
 80001c8:	d200      	bcs.n	80001cc <__udivsi3+0xf8>
 80001ca:	4601      	mov	r1, r0
 80001cc:	4152      	adcs	r2, r2
 80001ce:	4610      	mov	r0, r2
 80001d0:	4770      	bx	lr
 80001d2:	e7ff      	b.n	80001d4 <__udivsi3+0x100>
 80001d4:	b501      	push	{r0, lr}
 80001d6:	2000      	movs	r0, #0
 80001d8:	f000 f8f0 	bl	80003bc <__aeabi_idiv0>
 80001dc:	bd02      	pop	{r1, pc}
 80001de:	46c0      	nop			@ (mov r8, r8)

080001e0 <__aeabi_uidivmod>:
 80001e0:	2900      	cmp	r1, #0
 80001e2:	d0f7      	beq.n	80001d4 <__udivsi3+0x100>
 80001e4:	e776      	b.n	80000d4 <__udivsi3>
 80001e6:	4770      	bx	lr

080001e8 <__divsi3>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	430b      	orrs	r3, r1
 80001ec:	d47f      	bmi.n	80002ee <__divsi3+0x106>
 80001ee:	2200      	movs	r2, #0
 80001f0:	0843      	lsrs	r3, r0, #1
 80001f2:	428b      	cmp	r3, r1
 80001f4:	d374      	bcc.n	80002e0 <__divsi3+0xf8>
 80001f6:	0903      	lsrs	r3, r0, #4
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d35f      	bcc.n	80002bc <__divsi3+0xd4>
 80001fc:	0a03      	lsrs	r3, r0, #8
 80001fe:	428b      	cmp	r3, r1
 8000200:	d344      	bcc.n	800028c <__divsi3+0xa4>
 8000202:	0b03      	lsrs	r3, r0, #12
 8000204:	428b      	cmp	r3, r1
 8000206:	d328      	bcc.n	800025a <__divsi3+0x72>
 8000208:	0c03      	lsrs	r3, r0, #16
 800020a:	428b      	cmp	r3, r1
 800020c:	d30d      	bcc.n	800022a <__divsi3+0x42>
 800020e:	22ff      	movs	r2, #255	@ 0xff
 8000210:	0209      	lsls	r1, r1, #8
 8000212:	ba12      	rev	r2, r2
 8000214:	0c03      	lsrs	r3, r0, #16
 8000216:	428b      	cmp	r3, r1
 8000218:	d302      	bcc.n	8000220 <__divsi3+0x38>
 800021a:	1212      	asrs	r2, r2, #8
 800021c:	0209      	lsls	r1, r1, #8
 800021e:	d065      	beq.n	80002ec <__divsi3+0x104>
 8000220:	0b03      	lsrs	r3, r0, #12
 8000222:	428b      	cmp	r3, r1
 8000224:	d319      	bcc.n	800025a <__divsi3+0x72>
 8000226:	e000      	b.n	800022a <__divsi3+0x42>
 8000228:	0a09      	lsrs	r1, r1, #8
 800022a:	0bc3      	lsrs	r3, r0, #15
 800022c:	428b      	cmp	r3, r1
 800022e:	d301      	bcc.n	8000234 <__divsi3+0x4c>
 8000230:	03cb      	lsls	r3, r1, #15
 8000232:	1ac0      	subs	r0, r0, r3
 8000234:	4152      	adcs	r2, r2
 8000236:	0b83      	lsrs	r3, r0, #14
 8000238:	428b      	cmp	r3, r1
 800023a:	d301      	bcc.n	8000240 <__divsi3+0x58>
 800023c:	038b      	lsls	r3, r1, #14
 800023e:	1ac0      	subs	r0, r0, r3
 8000240:	4152      	adcs	r2, r2
 8000242:	0b43      	lsrs	r3, r0, #13
 8000244:	428b      	cmp	r3, r1
 8000246:	d301      	bcc.n	800024c <__divsi3+0x64>
 8000248:	034b      	lsls	r3, r1, #13
 800024a:	1ac0      	subs	r0, r0, r3
 800024c:	4152      	adcs	r2, r2
 800024e:	0b03      	lsrs	r3, r0, #12
 8000250:	428b      	cmp	r3, r1
 8000252:	d301      	bcc.n	8000258 <__divsi3+0x70>
 8000254:	030b      	lsls	r3, r1, #12
 8000256:	1ac0      	subs	r0, r0, r3
 8000258:	4152      	adcs	r2, r2
 800025a:	0ac3      	lsrs	r3, r0, #11
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x7c>
 8000260:	02cb      	lsls	r3, r1, #11
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0a83      	lsrs	r3, r0, #10
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x88>
 800026c:	028b      	lsls	r3, r1, #10
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0a43      	lsrs	r3, r0, #9
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x94>
 8000278:	024b      	lsls	r3, r1, #9
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0a03      	lsrs	r3, r0, #8
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0xa0>
 8000284:	020b      	lsls	r3, r1, #8
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	d2cd      	bcs.n	8000228 <__divsi3+0x40>
 800028c:	09c3      	lsrs	r3, r0, #7
 800028e:	428b      	cmp	r3, r1
 8000290:	d301      	bcc.n	8000296 <__divsi3+0xae>
 8000292:	01cb      	lsls	r3, r1, #7
 8000294:	1ac0      	subs	r0, r0, r3
 8000296:	4152      	adcs	r2, r2
 8000298:	0983      	lsrs	r3, r0, #6
 800029a:	428b      	cmp	r3, r1
 800029c:	d301      	bcc.n	80002a2 <__divsi3+0xba>
 800029e:	018b      	lsls	r3, r1, #6
 80002a0:	1ac0      	subs	r0, r0, r3
 80002a2:	4152      	adcs	r2, r2
 80002a4:	0943      	lsrs	r3, r0, #5
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d301      	bcc.n	80002ae <__divsi3+0xc6>
 80002aa:	014b      	lsls	r3, r1, #5
 80002ac:	1ac0      	subs	r0, r0, r3
 80002ae:	4152      	adcs	r2, r2
 80002b0:	0903      	lsrs	r3, r0, #4
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d301      	bcc.n	80002ba <__divsi3+0xd2>
 80002b6:	010b      	lsls	r3, r1, #4
 80002b8:	1ac0      	subs	r0, r0, r3
 80002ba:	4152      	adcs	r2, r2
 80002bc:	08c3      	lsrs	r3, r0, #3
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xde>
 80002c2:	00cb      	lsls	r3, r1, #3
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0883      	lsrs	r3, r0, #2
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xea>
 80002ce:	008b      	lsls	r3, r1, #2
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0843      	lsrs	r3, r0, #1
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xf6>
 80002da:	004b      	lsls	r3, r1, #1
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	1a41      	subs	r1, r0, r1
 80002e2:	d200      	bcs.n	80002e6 <__divsi3+0xfe>
 80002e4:	4601      	mov	r1, r0
 80002e6:	4152      	adcs	r2, r2
 80002e8:	4610      	mov	r0, r2
 80002ea:	4770      	bx	lr
 80002ec:	e05d      	b.n	80003aa <__divsi3+0x1c2>
 80002ee:	0fca      	lsrs	r2, r1, #31
 80002f0:	d000      	beq.n	80002f4 <__divsi3+0x10c>
 80002f2:	4249      	negs	r1, r1
 80002f4:	1003      	asrs	r3, r0, #32
 80002f6:	d300      	bcc.n	80002fa <__divsi3+0x112>
 80002f8:	4240      	negs	r0, r0
 80002fa:	4053      	eors	r3, r2
 80002fc:	2200      	movs	r2, #0
 80002fe:	469c      	mov	ip, r3
 8000300:	0903      	lsrs	r3, r0, #4
 8000302:	428b      	cmp	r3, r1
 8000304:	d32d      	bcc.n	8000362 <__divsi3+0x17a>
 8000306:	0a03      	lsrs	r3, r0, #8
 8000308:	428b      	cmp	r3, r1
 800030a:	d312      	bcc.n	8000332 <__divsi3+0x14a>
 800030c:	22fc      	movs	r2, #252	@ 0xfc
 800030e:	0189      	lsls	r1, r1, #6
 8000310:	ba12      	rev	r2, r2
 8000312:	0a03      	lsrs	r3, r0, #8
 8000314:	428b      	cmp	r3, r1
 8000316:	d30c      	bcc.n	8000332 <__divsi3+0x14a>
 8000318:	0189      	lsls	r1, r1, #6
 800031a:	1192      	asrs	r2, r2, #6
 800031c:	428b      	cmp	r3, r1
 800031e:	d308      	bcc.n	8000332 <__divsi3+0x14a>
 8000320:	0189      	lsls	r1, r1, #6
 8000322:	1192      	asrs	r2, r2, #6
 8000324:	428b      	cmp	r3, r1
 8000326:	d304      	bcc.n	8000332 <__divsi3+0x14a>
 8000328:	0189      	lsls	r1, r1, #6
 800032a:	d03a      	beq.n	80003a2 <__divsi3+0x1ba>
 800032c:	1192      	asrs	r2, r2, #6
 800032e:	e000      	b.n	8000332 <__divsi3+0x14a>
 8000330:	0989      	lsrs	r1, r1, #6
 8000332:	09c3      	lsrs	r3, r0, #7
 8000334:	428b      	cmp	r3, r1
 8000336:	d301      	bcc.n	800033c <__divsi3+0x154>
 8000338:	01cb      	lsls	r3, r1, #7
 800033a:	1ac0      	subs	r0, r0, r3
 800033c:	4152      	adcs	r2, r2
 800033e:	0983      	lsrs	r3, r0, #6
 8000340:	428b      	cmp	r3, r1
 8000342:	d301      	bcc.n	8000348 <__divsi3+0x160>
 8000344:	018b      	lsls	r3, r1, #6
 8000346:	1ac0      	subs	r0, r0, r3
 8000348:	4152      	adcs	r2, r2
 800034a:	0943      	lsrs	r3, r0, #5
 800034c:	428b      	cmp	r3, r1
 800034e:	d301      	bcc.n	8000354 <__divsi3+0x16c>
 8000350:	014b      	lsls	r3, r1, #5
 8000352:	1ac0      	subs	r0, r0, r3
 8000354:	4152      	adcs	r2, r2
 8000356:	0903      	lsrs	r3, r0, #4
 8000358:	428b      	cmp	r3, r1
 800035a:	d301      	bcc.n	8000360 <__divsi3+0x178>
 800035c:	010b      	lsls	r3, r1, #4
 800035e:	1ac0      	subs	r0, r0, r3
 8000360:	4152      	adcs	r2, r2
 8000362:	08c3      	lsrs	r3, r0, #3
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x184>
 8000368:	00cb      	lsls	r3, r1, #3
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0883      	lsrs	r3, r0, #2
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x190>
 8000374:	008b      	lsls	r3, r1, #2
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	d2d9      	bcs.n	8000330 <__divsi3+0x148>
 800037c:	0843      	lsrs	r3, r0, #1
 800037e:	428b      	cmp	r3, r1
 8000380:	d301      	bcc.n	8000386 <__divsi3+0x19e>
 8000382:	004b      	lsls	r3, r1, #1
 8000384:	1ac0      	subs	r0, r0, r3
 8000386:	4152      	adcs	r2, r2
 8000388:	1a41      	subs	r1, r0, r1
 800038a:	d200      	bcs.n	800038e <__divsi3+0x1a6>
 800038c:	4601      	mov	r1, r0
 800038e:	4663      	mov	r3, ip
 8000390:	4152      	adcs	r2, r2
 8000392:	105b      	asrs	r3, r3, #1
 8000394:	4610      	mov	r0, r2
 8000396:	d301      	bcc.n	800039c <__divsi3+0x1b4>
 8000398:	4240      	negs	r0, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d500      	bpl.n	80003a0 <__divsi3+0x1b8>
 800039e:	4249      	negs	r1, r1
 80003a0:	4770      	bx	lr
 80003a2:	4663      	mov	r3, ip
 80003a4:	105b      	asrs	r3, r3, #1
 80003a6:	d300      	bcc.n	80003aa <__divsi3+0x1c2>
 80003a8:	4240      	negs	r0, r0
 80003aa:	b501      	push	{r0, lr}
 80003ac:	2000      	movs	r0, #0
 80003ae:	f000 f805 	bl	80003bc <__aeabi_idiv0>
 80003b2:	bd02      	pop	{r1, pc}

080003b4 <__aeabi_idivmod>:
 80003b4:	2900      	cmp	r1, #0
 80003b6:	d0f8      	beq.n	80003aa <__divsi3+0x1c2>
 80003b8:	e716      	b.n	80001e8 <__divsi3>
 80003ba:	4770      	bx	lr

080003bc <__aeabi_idiv0>:
 80003bc:	4770      	bx	lr
 80003be:	46c0      	nop			@ (mov r8, r8)

080003c0 <__do_global_dtors_aux>:
 80003c0:	b510      	push	{r4, lr}
 80003c2:	4c06      	ldr	r4, [pc, #24]	@ (80003dc <__do_global_dtors_aux+0x1c>)
 80003c4:	7823      	ldrb	r3, [r4, #0]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d107      	bne.n	80003da <__do_global_dtors_aux+0x1a>
 80003ca:	4b05      	ldr	r3, [pc, #20]	@ (80003e0 <__do_global_dtors_aux+0x20>)
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d002      	beq.n	80003d6 <__do_global_dtors_aux+0x16>
 80003d0:	4804      	ldr	r0, [pc, #16]	@ (80003e4 <__do_global_dtors_aux+0x24>)
 80003d2:	e000      	b.n	80003d6 <__do_global_dtors_aux+0x16>
 80003d4:	bf00      	nop
 80003d6:	2301      	movs	r3, #1
 80003d8:	7023      	strb	r3, [r4, #0]
 80003da:	bd10      	pop	{r4, pc}
 80003dc:	2000006c 	.word	0x2000006c
 80003e0:	00000000 	.word	0x00000000
 80003e4:	080023e4 	.word	0x080023e4

080003e8 <frame_dummy>:
 80003e8:	4b04      	ldr	r3, [pc, #16]	@ (80003fc <frame_dummy+0x14>)
 80003ea:	b510      	push	{r4, lr}
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d003      	beq.n	80003f8 <frame_dummy+0x10>
 80003f0:	4903      	ldr	r1, [pc, #12]	@ (8000400 <frame_dummy+0x18>)
 80003f2:	4804      	ldr	r0, [pc, #16]	@ (8000404 <frame_dummy+0x1c>)
 80003f4:	e000      	b.n	80003f8 <frame_dummy+0x10>
 80003f6:	bf00      	nop
 80003f8:	bd10      	pop	{r4, pc}
 80003fa:	46c0      	nop			@ (mov r8, r8)
 80003fc:	00000000 	.word	0x00000000
 8000400:	20000070 	.word	0x20000070
 8000404:	080023e4 	.word	0x080023e4

08000408 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800040a:	46de      	mov	lr, fp
 800040c:	4657      	mov	r7, sl
 800040e:	464e      	mov	r6, r9
 8000410:	4645      	mov	r5, r8
 8000412:	b5e0      	push	{r5, r6, r7, lr}
 8000414:	b08b      	sub	sp, #44	@ 0x2c
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000416:	2218      	movs	r2, #24
 8000418:	2100      	movs	r1, #0
 800041a:	a804      	add	r0, sp, #16
 800041c:	f001 f8a2 	bl	8001564 <memset>
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000420:	4b59      	ldr	r3, [pc, #356]	@ (8000588 <MX_GPIO_Init+0x180>)
 8000422:	695a      	ldr	r2, [r3, #20]
 8000424:	2180      	movs	r1, #128	@ 0x80
 8000426:	03c9      	lsls	r1, r1, #15
 8000428:	430a      	orrs	r2, r1
 800042a:	615a      	str	r2, [r3, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800042c:	695a      	ldr	r2, [r3, #20]
 800042e:	400a      	ands	r2, r1
 8000430:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 8000432:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHBENR, Periphs);
 8000434:	695a      	ldr	r2, [r3, #20]
 8000436:	2180      	movs	r1, #128	@ 0x80
 8000438:	0289      	lsls	r1, r1, #10
 800043a:	430a      	orrs	r2, r1
 800043c:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800043e:	695a      	ldr	r2, [r3, #20]
 8000440:	400a      	ands	r2, r1
 8000442:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000444:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHBENR, Periphs);
 8000446:	695a      	ldr	r2, [r3, #20]
 8000448:	2180      	movs	r1, #128	@ 0x80
 800044a:	02c9      	lsls	r1, r1, #11
 800044c:	430a      	orrs	r2, r1
 800044e:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000450:	695b      	ldr	r3, [r3, #20]
 8000452:	400b      	ands	r3, r1
 8000454:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000456:	9b01      	ldr	r3, [sp, #4]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8000458:	4d4c      	ldr	r5, [pc, #304]	@ (800058c <MX_GPIO_Init+0x184>)
 800045a:	2601      	movs	r6, #1
 800045c:	62ae      	str	r6, [r5, #40]	@ 0x28
 800045e:	2302      	movs	r3, #2
 8000460:	469a      	mov	sl, r3
 8000462:	62ab      	str	r3, [r5, #40]	@ 0x28
 8000464:	3302      	adds	r3, #2
 8000466:	4699      	mov	r9, r3
 8000468:	62ab      	str	r3, [r5, #40]	@ 0x28
 800046a:	3304      	adds	r3, #4
 800046c:	4698      	mov	r8, r3
 800046e:	62ab      	str	r3, [r5, #40]	@ 0x28
 8000470:	3308      	adds	r3, #8
 8000472:	469b      	mov	fp, r3
 8000474:	62ab      	str	r3, [r5, #40]	@ 0x28
 8000476:	3310      	adds	r3, #16
 8000478:	62ab      	str	r3, [r5, #40]	@ 0x28
 800047a:	2240      	movs	r2, #64	@ 0x40
 800047c:	62aa      	str	r2, [r5, #40]	@ 0x28
 800047e:	2180      	movs	r1, #128	@ 0x80
 8000480:	62a9      	str	r1, [r5, #40]	@ 0x28

  /**/
  LL_GPIO_ResetOutputPin(LED7_GPIO_Port, LED7_Pin);

  /**/
  GPIO_InitStruct.Pin = Button0_Pin;
 8000482:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000484:	9608      	str	r6, [sp, #32]
  LL_GPIO_Init(Button0_GPIO_Port, &GPIO_InitStruct);
 8000486:	2790      	movs	r7, #144	@ 0x90
 8000488:	05ff      	lsls	r7, r7, #23
 800048a:	a804      	add	r0, sp, #16
 800048c:	0001      	movs	r1, r0
 800048e:	0038      	movs	r0, r7
 8000490:	f000 fe8c 	bl	80011ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Button1_Pin;
 8000494:	4650      	mov	r0, sl
 8000496:	9004      	str	r0, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000498:	2400      	movs	r4, #0
 800049a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800049c:	9608      	str	r6, [sp, #32]
  LL_GPIO_Init(Button1_GPIO_Port, &GPIO_InitStruct);
 800049e:	a804      	add	r0, sp, #16
 80004a0:	0001      	movs	r1, r0
 80004a2:	0038      	movs	r0, r7
 80004a4:	f000 fe82 	bl	80011ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Button2_Pin;
 80004a8:	4648      	mov	r0, r9
 80004aa:	9004      	str	r0, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80004ac:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80004ae:	9608      	str	r6, [sp, #32]
  LL_GPIO_Init(Button2_GPIO_Port, &GPIO_InitStruct);
 80004b0:	a804      	add	r0, sp, #16
 80004b2:	0001      	movs	r1, r0
 80004b4:	0038      	movs	r0, r7
 80004b6:	f000 fe79 	bl	80011ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Button3_Pin;
 80004ba:	4640      	mov	r0, r8
 80004bc:	9004      	str	r0, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80004be:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80004c0:	9608      	str	r6, [sp, #32]
  LL_GPIO_Init(Button3_GPIO_Port, &GPIO_InitStruct);
 80004c2:	a804      	add	r0, sp, #16
 80004c4:	0001      	movs	r1, r0
 80004c6:	0038      	movs	r0, r7
 80004c8:	f000 fe70 	bl	80011ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED0_Pin;
 80004cc:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004ce:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80004d0:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004d2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80004d4:	9408      	str	r4, [sp, #32]
  LL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80004d6:	a804      	add	r0, sp, #16
 80004d8:	0001      	movs	r1, r0
 80004da:	0028      	movs	r0, r5
 80004dc:	f000 fe66 	bl	80011ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED1_Pin;
 80004e0:	4650      	mov	r0, sl
 80004e2:	9004      	str	r0, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004e4:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80004e6:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004e8:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80004ea:	9408      	str	r4, [sp, #32]
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80004ec:	a804      	add	r0, sp, #16
 80004ee:	0001      	movs	r1, r0
 80004f0:	0028      	movs	r0, r5
 80004f2:	f000 fe5b 	bl	80011ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 80004f6:	4648      	mov	r0, r9
 80004f8:	9004      	str	r0, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004fa:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80004fc:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004fe:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000500:	9408      	str	r4, [sp, #32]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000502:	a804      	add	r0, sp, #16
 8000504:	0001      	movs	r1, r0
 8000506:	0028      	movs	r0, r5
 8000508:	f000 fe50 	bl	80011ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 800050c:	4640      	mov	r0, r8
 800050e:	9004      	str	r0, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000510:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000512:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000514:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000516:	9408      	str	r4, [sp, #32]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8000518:	a804      	add	r0, sp, #16
 800051a:	0001      	movs	r1, r0
 800051c:	0028      	movs	r0, r5
 800051e:	f000 fe45 	bl	80011ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED4_Pin;
 8000522:	4658      	mov	r0, fp
 8000524:	9004      	str	r0, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000526:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000528:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800052a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800052c:	9408      	str	r4, [sp, #32]
  LL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 800052e:	a804      	add	r0, sp, #16
 8000530:	0001      	movs	r1, r0
 8000532:	0028      	movs	r0, r5
 8000534:	f000 fe3a 	bl	80011ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED5_Pin;
 8000538:	2320      	movs	r3, #32
 800053a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800053c:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800053e:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000540:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000542:	9408      	str	r4, [sp, #32]
  LL_GPIO_Init(LED5_GPIO_Port, &GPIO_InitStruct);
 8000544:	ab04      	add	r3, sp, #16
 8000546:	0019      	movs	r1, r3
 8000548:	0028      	movs	r0, r5
 800054a:	f000 fe2f 	bl	80011ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED6_Pin;
 800054e:	2240      	movs	r2, #64	@ 0x40
 8000550:	9204      	str	r2, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000552:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000554:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000556:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000558:	9408      	str	r4, [sp, #32]
  LL_GPIO_Init(LED6_GPIO_Port, &GPIO_InitStruct);
 800055a:	ab04      	add	r3, sp, #16
 800055c:	0019      	movs	r1, r3
 800055e:	0028      	movs	r0, r5
 8000560:	f000 fe24 	bl	80011ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED7_Pin;
 8000564:	2180      	movs	r1, #128	@ 0x80
 8000566:	9104      	str	r1, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000568:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800056a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800056c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800056e:	9408      	str	r4, [sp, #32]
  LL_GPIO_Init(LED7_GPIO_Port, &GPIO_InitStruct);
 8000570:	a904      	add	r1, sp, #16
 8000572:	0028      	movs	r0, r5
 8000574:	f000 fe1a 	bl	80011ac <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000578:	b00b      	add	sp, #44	@ 0x2c
 800057a:	bcf0      	pop	{r4, r5, r6, r7}
 800057c:	46bb      	mov	fp, r7
 800057e:	46b2      	mov	sl, r6
 8000580:	46a9      	mov	r9, r5
 8000582:	46a0      	mov	r8, r4
 8000584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000586:	46c0      	nop			@ (mov r8, r8)
 8000588:	40021000 	.word	0x40021000
 800058c:	48000400 	.word	0x48000400

08000590 <delay>:
//====================================================================
// DESCRIPTION: A delay used by the LCD functions.
//====================================================================

void delay(unsigned int microseconds)
{
 8000590:	b082      	sub	sp, #8
	  volatile unsigned int counter;
	  microseconds *= 3;
 8000592:	0043      	lsls	r3, r0, #1
 8000594:	1818      	adds	r0, r3, r0
	  for(counter = 0; counter<microseconds; counter++)
 8000596:	2300      	movs	r3, #0
 8000598:	9301      	str	r3, [sp, #4]
 800059a:	e004      	b.n	80005a6 <delay+0x16>
	  {
	    __asm("nop");
 800059c:	46c0      	nop			@ (mov r8, r8)
	    __asm("nop");
 800059e:	46c0      	nop			@ (mov r8, r8)
	  for(counter = 0; counter<microseconds; counter++)
 80005a0:	9b01      	ldr	r3, [sp, #4]
 80005a2:	3301      	adds	r3, #1
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	9b01      	ldr	r3, [sp, #4]
 80005a8:	4283      	cmp	r3, r0
 80005aa:	d3f7      	bcc.n	800059c <delay+0xc>
	  }
}
 80005ac:	b002      	add	sp, #8
 80005ae:	4770      	bx	lr

080005b0 <pulse_strobe>:
{
 80005b0:	b570      	push	{r4, r5, r6, lr}
    delay(20);				// Delay
 80005b2:	2014      	movs	r0, #20
 80005b4:	f7ff ffec 	bl	8000590 <delay>
    GPIOC->BSRR |= LCD_EN_SET;		// pull E (PC15) HIGH
 80005b8:	4c0a      	ldr	r4, [pc, #40]	@ (80005e4 <pulse_strobe+0x34>)
 80005ba:	69a3      	ldr	r3, [r4, #24]
 80005bc:	2580      	movs	r5, #128	@ 0x80
 80005be:	022d      	lsls	r5, r5, #8
 80005c0:	432b      	orrs	r3, r5
 80005c2:	61a3      	str	r3, [r4, #24]
    delay(20);				// Delay
 80005c4:	2014      	movs	r0, #20
 80005c6:	f7ff ffe3 	bl	8000590 <delay>
    GPIOC->BSRR |= LCD_EN_RESET;	// Take EN LOW
 80005ca:	69a2      	ldr	r2, [r4, #24]
 80005cc:	2380      	movs	r3, #128	@ 0x80
 80005ce:	061b      	lsls	r3, r3, #24
 80005d0:	4313      	orrs	r3, r2
 80005d2:	61a3      	str	r3, [r4, #24]
    delay(20);				// Delay
 80005d4:	2014      	movs	r0, #20
 80005d6:	f7ff ffdb 	bl	8000590 <delay>
    GPIOC->BSRR |= LCD_EN_SET;		// Take EN HIGH
 80005da:	69a3      	ldr	r3, [r4, #24]
 80005dc:	431d      	orrs	r5, r3
 80005de:	61a5      	str	r5, [r4, #24]
}
 80005e0:	bd70      	pop	{r4, r5, r6, pc}
 80005e2:	46c0      	nop			@ (mov r8, r8)
 80005e4:	48000800 	.word	0x48000800

080005e8 <lcd_putchar>:
{
 80005e8:	b510      	push	{r4, lr}
 80005ea:	0004      	movs	r4, r0
	GPIOC->BSRR |= LCD_RS_SET;	// Register Select (RS) line HIGH (data sent will now be read as text);
 80005ec:	4a45      	ldr	r2, [pc, #276]	@ (8000704 <lcd_putchar+0x11c>)
 80005ee:	6991      	ldr	r1, [r2, #24]
 80005f0:	2380      	movs	r3, #128	@ 0x80
 80005f2:	01db      	lsls	r3, r3, #7
 80005f4:	430b      	orrs	r3, r1
 80005f6:	6193      	str	r3, [r2, #24]
        if ((character & 0x80) != 0) 	// Select bit 7 of command, if HIGH set Data line 7 (D7)
 80005f8:	b243      	sxtb	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	db46      	blt.n	800068c <lcd_putchar+0xa4>
        	GPIOA->BSRR |= LCD_D7_RESET;
 80005fe:	2290      	movs	r2, #144	@ 0x90
 8000600:	05d2      	lsls	r2, r2, #23
 8000602:	6991      	ldr	r1, [r2, #24]
 8000604:	2380      	movs	r3, #128	@ 0x80
 8000606:	061b      	lsls	r3, r3, #24
 8000608:	430b      	orrs	r3, r1
 800060a:	6193      	str	r3, [r2, #24]
        if ((character & 0x40) != 0)	// Select bit 6 of command, if HIGH set Data line 6 (D6)       
 800060c:	0663      	lsls	r3, r4, #25
 800060e:	d545      	bpl.n	800069c <lcd_putchar+0xb4>
            GPIOA->BSRR |= LCD_D6_SET;
 8000610:	2290      	movs	r2, #144	@ 0x90
 8000612:	05d2      	lsls	r2, r2, #23
 8000614:	6991      	ldr	r1, [r2, #24]
 8000616:	2380      	movs	r3, #128	@ 0x80
 8000618:	015b      	lsls	r3, r3, #5
 800061a:	430b      	orrs	r3, r1
 800061c:	6193      	str	r3, [r2, #24]
        if ((character & 0x20) != 0)	// Select bit 5 of command, if HIGH set Data line 5 (D5)
 800061e:	06a3      	lsls	r3, r4, #26
 8000620:	d544      	bpl.n	80006ac <lcd_putchar+0xc4>
        	GPIOB->BSRR |= LCD_D5_SET;                 
 8000622:	4a39      	ldr	r2, [pc, #228]	@ (8000708 <lcd_putchar+0x120>)
 8000624:	6991      	ldr	r1, [r2, #24]
 8000626:	2380      	movs	r3, #128	@ 0x80
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	430b      	orrs	r3, r1
 800062c:	6193      	str	r3, [r2, #24]
        if ((character & 0x10) != 0)	// Select bit 4 of command, if HIGH set Data line 4 (D4) 
 800062e:	06e3      	lsls	r3, r4, #27
 8000630:	d543      	bpl.n	80006ba <lcd_putchar+0xd2>
        	GPIOB->BSRR |= LCD_D4_SET;
 8000632:	4a35      	ldr	r2, [pc, #212]	@ (8000708 <lcd_putchar+0x120>)
 8000634:	6991      	ldr	r1, [r2, #24]
 8000636:	2380      	movs	r3, #128	@ 0x80
 8000638:	005b      	lsls	r3, r3, #1
 800063a:	430b      	orrs	r3, r1
 800063c:	6193      	str	r3, [r2, #24]
        pulse_strobe ();		// Send data
 800063e:	f7ff ffb7 	bl	80005b0 <pulse_strobe>
        if ((character & 0x08) != 0)	// Select bit 3 of command, if HIGH set Data line 7 (D7) 
 8000642:	0723      	lsls	r3, r4, #28
 8000644:	d540      	bpl.n	80006c8 <lcd_putchar+0xe0>
        	GPIOA->BSRR |= LCD_D7_SET;
 8000646:	2290      	movs	r2, #144	@ 0x90
 8000648:	05d2      	lsls	r2, r2, #23
 800064a:	6991      	ldr	r1, [r2, #24]
 800064c:	2380      	movs	r3, #128	@ 0x80
 800064e:	021b      	lsls	r3, r3, #8
 8000650:	430b      	orrs	r3, r1
 8000652:	6193      	str	r3, [r2, #24]
        if ((character & 0x04) != 0)	// Select bit 2 of command, if HIGH set Data line 6 (D6)         
 8000654:	0763      	lsls	r3, r4, #29
 8000656:	d53f      	bpl.n	80006d8 <lcd_putchar+0xf0>
            GPIOA->BSRR |= LCD_D6_SET;
 8000658:	2290      	movs	r2, #144	@ 0x90
 800065a:	05d2      	lsls	r2, r2, #23
 800065c:	6991      	ldr	r1, [r2, #24]
 800065e:	2380      	movs	r3, #128	@ 0x80
 8000660:	015b      	lsls	r3, r3, #5
 8000662:	430b      	orrs	r3, r1
 8000664:	6193      	str	r3, [r2, #24]
        if ((character & 0x02) != 0)	// Select bit 1 of command, if HIGH set Data line 5 (D5)  
 8000666:	07a3      	lsls	r3, r4, #30
 8000668:	d53e      	bpl.n	80006e8 <lcd_putchar+0x100>
        	GPIOB->BSRR |= LCD_D5_SET;       
 800066a:	4a27      	ldr	r2, [pc, #156]	@ (8000708 <lcd_putchar+0x120>)
 800066c:	6991      	ldr	r1, [r2, #24]
 800066e:	2380      	movs	r3, #128	@ 0x80
 8000670:	009b      	lsls	r3, r3, #2
 8000672:	430b      	orrs	r3, r1
 8000674:	6193      	str	r3, [r2, #24]
        if ((character & 0x01) != 0)	// Select bit 0 of command, if HIGH set Data line 4 (D4)
 8000676:	07e4      	lsls	r4, r4, #31
 8000678:	d53d      	bpl.n	80006f6 <lcd_putchar+0x10e>
        	GPIOB->BSRR |= LCD_D4_SET;
 800067a:	4a23      	ldr	r2, [pc, #140]	@ (8000708 <lcd_putchar+0x120>)
 800067c:	6991      	ldr	r1, [r2, #24]
 800067e:	2380      	movs	r3, #128	@ 0x80
 8000680:	005b      	lsls	r3, r3, #1
 8000682:	430b      	orrs	r3, r1
 8000684:	6193      	str	r3, [r2, #24]
        pulse_strobe();			// Send data
 8000686:	f7ff ff93 	bl	80005b0 <pulse_strobe>
}
 800068a:	bd10      	pop	{r4, pc}
        	GPIOA->BSRR |= LCD_D7_SET;
 800068c:	2290      	movs	r2, #144	@ 0x90
 800068e:	05d2      	lsls	r2, r2, #23
 8000690:	6991      	ldr	r1, [r2, #24]
 8000692:	2380      	movs	r3, #128	@ 0x80
 8000694:	021b      	lsls	r3, r3, #8
 8000696:	430b      	orrs	r3, r1
 8000698:	6193      	str	r3, [r2, #24]
 800069a:	e7b7      	b.n	800060c <lcd_putchar+0x24>
            GPIOA->BSRR |= LCD_D6_RESET;
 800069c:	2290      	movs	r2, #144	@ 0x90
 800069e:	05d2      	lsls	r2, r2, #23
 80006a0:	6991      	ldr	r1, [r2, #24]
 80006a2:	2380      	movs	r3, #128	@ 0x80
 80006a4:	055b      	lsls	r3, r3, #21
 80006a6:	430b      	orrs	r3, r1
 80006a8:	6193      	str	r3, [r2, #24]
 80006aa:	e7b8      	b.n	800061e <lcd_putchar+0x36>
        	GPIOB->BSRR |= LCD_D5_RESET;
 80006ac:	4a16      	ldr	r2, [pc, #88]	@ (8000708 <lcd_putchar+0x120>)
 80006ae:	6991      	ldr	r1, [r2, #24]
 80006b0:	2380      	movs	r3, #128	@ 0x80
 80006b2:	049b      	lsls	r3, r3, #18
 80006b4:	430b      	orrs	r3, r1
 80006b6:	6193      	str	r3, [r2, #24]
 80006b8:	e7b9      	b.n	800062e <lcd_putchar+0x46>
        	GPIOB->BSRR |= LCD_D4_RESET;
 80006ba:	4a13      	ldr	r2, [pc, #76]	@ (8000708 <lcd_putchar+0x120>)
 80006bc:	6991      	ldr	r1, [r2, #24]
 80006be:	2380      	movs	r3, #128	@ 0x80
 80006c0:	045b      	lsls	r3, r3, #17
 80006c2:	430b      	orrs	r3, r1
 80006c4:	6193      	str	r3, [r2, #24]
 80006c6:	e7ba      	b.n	800063e <lcd_putchar+0x56>
        	GPIOA->BSRR |= LCD_D7_RESET;
 80006c8:	2290      	movs	r2, #144	@ 0x90
 80006ca:	05d2      	lsls	r2, r2, #23
 80006cc:	6991      	ldr	r1, [r2, #24]
 80006ce:	2380      	movs	r3, #128	@ 0x80
 80006d0:	061b      	lsls	r3, r3, #24
 80006d2:	430b      	orrs	r3, r1
 80006d4:	6193      	str	r3, [r2, #24]
 80006d6:	e7bd      	b.n	8000654 <lcd_putchar+0x6c>
            GPIOA->BSRR |= LCD_D6_RESET;
 80006d8:	2290      	movs	r2, #144	@ 0x90
 80006da:	05d2      	lsls	r2, r2, #23
 80006dc:	6991      	ldr	r1, [r2, #24]
 80006de:	2380      	movs	r3, #128	@ 0x80
 80006e0:	055b      	lsls	r3, r3, #21
 80006e2:	430b      	orrs	r3, r1
 80006e4:	6193      	str	r3, [r2, #24]
 80006e6:	e7be      	b.n	8000666 <lcd_putchar+0x7e>
        	GPIOB->BSRR |= LCD_D5_RESET;
 80006e8:	4a07      	ldr	r2, [pc, #28]	@ (8000708 <lcd_putchar+0x120>)
 80006ea:	6991      	ldr	r1, [r2, #24]
 80006ec:	2380      	movs	r3, #128	@ 0x80
 80006ee:	049b      	lsls	r3, r3, #18
 80006f0:	430b      	orrs	r3, r1
 80006f2:	6193      	str	r3, [r2, #24]
 80006f4:	e7bf      	b.n	8000676 <lcd_putchar+0x8e>
        	GPIOB->BSRR |= LCD_D4_RESET;
 80006f6:	4a04      	ldr	r2, [pc, #16]	@ (8000708 <lcd_putchar+0x120>)
 80006f8:	6991      	ldr	r1, [r2, #24]
 80006fa:	2380      	movs	r3, #128	@ 0x80
 80006fc:	045b      	lsls	r3, r3, #17
 80006fe:	430b      	orrs	r3, r1
 8000700:	6193      	str	r3, [r2, #24]
 8000702:	e7c0      	b.n	8000686 <lcd_putchar+0x9e>
 8000704:	48000800 	.word	0x48000800
 8000708:	48000400 	.word	0x48000400

0800070c <lcd_putstring>:
{
 800070c:	b570      	push	{r4, r5, r6, lr}
 800070e:	0005      	movs	r5, r0
    unsigned char count = 0;
 8000710:	2400      	movs	r4, #0
    while (instring[count])		// Until the null terminator is reached
 8000712:	e003      	b.n	800071c <lcd_putstring+0x10>
    	lcd_putchar(instring[count]);	// Write each character to LCD
 8000714:	f7ff ff68 	bl	80005e8 <lcd_putchar>
	    count++;
 8000718:	3401      	adds	r4, #1
 800071a:	b2e4      	uxtb	r4, r4
    while (instring[count])		// Until the null terminator is reached
 800071c:	5d28      	ldrb	r0, [r5, r4]
 800071e:	2800      	cmp	r0, #0
 8000720:	d1f8      	bne.n	8000714 <lcd_putstring+0x8>
}
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <lcd_command>:
{
 8000724:	b510      	push	{r4, lr}
 8000726:	0004      	movs	r4, r0
    GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as commands);
 8000728:	4a47      	ldr	r2, [pc, #284]	@ (8000848 <lcd_command+0x124>)
 800072a:	6991      	ldr	r1, [r2, #24]
 800072c:	2380      	movs	r3, #128	@ 0x80
 800072e:	05db      	lsls	r3, r3, #23
 8000730:	430b      	orrs	r3, r1
 8000732:	6193      	str	r3, [r2, #24]
    if ((command & 0x80) != 0)		// Select bit 7 of command, if HIGH set Data line 7 (D7) 
 8000734:	b243      	sxtb	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	db49      	blt.n	80007ce <lcd_command+0xaa>
    	GPIOA->BSRR |= LCD_D7_RESET;
 800073a:	2290      	movs	r2, #144	@ 0x90
 800073c:	05d2      	lsls	r2, r2, #23
 800073e:	6991      	ldr	r1, [r2, #24]
 8000740:	2380      	movs	r3, #128	@ 0x80
 8000742:	061b      	lsls	r3, r3, #24
 8000744:	430b      	orrs	r3, r1
 8000746:	6193      	str	r3, [r2, #24]
    if ((command & 0x40) != 0)		// Select bit 6 of command, if HIGH set Data line 6 (D6) 
 8000748:	0663      	lsls	r3, r4, #25
 800074a:	d548      	bpl.n	80007de <lcd_command+0xba>
        GPIOA->BSRR |= LCD_D6_SET;
 800074c:	2290      	movs	r2, #144	@ 0x90
 800074e:	05d2      	lsls	r2, r2, #23
 8000750:	6991      	ldr	r1, [r2, #24]
 8000752:	2380      	movs	r3, #128	@ 0x80
 8000754:	015b      	lsls	r3, r3, #5
 8000756:	430b      	orrs	r3, r1
 8000758:	6193      	str	r3, [r2, #24]
    if ((command & 0x20) != 0)		// Select bit 5 of command, if HIGH set Data line 5 (D5)
 800075a:	06a3      	lsls	r3, r4, #26
 800075c:	d547      	bpl.n	80007ee <lcd_command+0xca>
    	GPIOB->BSRR |= LCD_D5_SET;	
 800075e:	4a3b      	ldr	r2, [pc, #236]	@ (800084c <lcd_command+0x128>)
 8000760:	6991      	ldr	r1, [r2, #24]
 8000762:	2380      	movs	r3, #128	@ 0x80
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	430b      	orrs	r3, r1
 8000768:	6193      	str	r3, [r2, #24]
    if ((command & 0x10) != 0)		// Select bit 4 of command, if HIGH set Data line 4 (D4)
 800076a:	06e3      	lsls	r3, r4, #27
 800076c:	d546      	bpl.n	80007fc <lcd_command+0xd8>
    	GPIOB->BSRR |= LCD_D4_SET;
 800076e:	4a37      	ldr	r2, [pc, #220]	@ (800084c <lcd_command+0x128>)
 8000770:	6991      	ldr	r1, [r2, #24]
 8000772:	2380      	movs	r3, #128	@ 0x80
 8000774:	005b      	lsls	r3, r3, #1
 8000776:	430b      	orrs	r3, r1
 8000778:	6193      	str	r3, [r2, #24]
    pulse_strobe ();			// Send data
 800077a:	f7ff ff19 	bl	80005b0 <pulse_strobe>
    if ((command & 0x08) != 0)		// Select bit 3 of command, if HIGH set Data line 7 (D7) 
 800077e:	0723      	lsls	r3, r4, #28
 8000780:	d543      	bpl.n	800080a <lcd_command+0xe6>
    	GPIOA->BSRR |= LCD_D7_SET;
 8000782:	2290      	movs	r2, #144	@ 0x90
 8000784:	05d2      	lsls	r2, r2, #23
 8000786:	6991      	ldr	r1, [r2, #24]
 8000788:	2380      	movs	r3, #128	@ 0x80
 800078a:	021b      	lsls	r3, r3, #8
 800078c:	430b      	orrs	r3, r1
 800078e:	6193      	str	r3, [r2, #24]
    if ((command & 0x04) != 0)		// Select bit 2 of command, if HIGH set Data line 6 (D6)
 8000790:	0763      	lsls	r3, r4, #29
 8000792:	d542      	bpl.n	800081a <lcd_command+0xf6>
        GPIOA->BSRR |= LCD_D6_SET;
 8000794:	2290      	movs	r2, #144	@ 0x90
 8000796:	05d2      	lsls	r2, r2, #23
 8000798:	6991      	ldr	r1, [r2, #24]
 800079a:	2380      	movs	r3, #128	@ 0x80
 800079c:	015b      	lsls	r3, r3, #5
 800079e:	430b      	orrs	r3, r1
 80007a0:	6193      	str	r3, [r2, #24]
    if ((command & 0x02) != 0)		// Select bit 1 of command, if HIGH set Data line 5 (D5)
 80007a2:	07a3      	lsls	r3, r4, #30
 80007a4:	d541      	bpl.n	800082a <lcd_command+0x106>
    	GPIOB->BSRR |= LCD_D5_SET;         
 80007a6:	4a29      	ldr	r2, [pc, #164]	@ (800084c <lcd_command+0x128>)
 80007a8:	6991      	ldr	r1, [r2, #24]
 80007aa:	2380      	movs	r3, #128	@ 0x80
 80007ac:	009b      	lsls	r3, r3, #2
 80007ae:	430b      	orrs	r3, r1
 80007b0:	6193      	str	r3, [r2, #24]
    if ((command & 0x01) != 0)		// Select bit 0 of command, if HIGH set Data line 4 (D4)
 80007b2:	07e4      	lsls	r4, r4, #31
 80007b4:	d540      	bpl.n	8000838 <lcd_command+0x114>
    	GPIOB->BSRR |= LCD_D4_SET;
 80007b6:	4a25      	ldr	r2, [pc, #148]	@ (800084c <lcd_command+0x128>)
 80007b8:	6991      	ldr	r1, [r2, #24]
 80007ba:	2380      	movs	r3, #128	@ 0x80
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	430b      	orrs	r3, r1
 80007c0:	6193      	str	r3, [r2, #24]
    pulse_strobe();			// Send data
 80007c2:	f7ff fef5 	bl	80005b0 <pulse_strobe>
    delay(3000);
 80007c6:	4822      	ldr	r0, [pc, #136]	@ (8000850 <lcd_command+0x12c>)
 80007c8:	f7ff fee2 	bl	8000590 <delay>
}
 80007cc:	bd10      	pop	{r4, pc}
    	GPIOA->BSRR |= LCD_D7_SET;
 80007ce:	2290      	movs	r2, #144	@ 0x90
 80007d0:	05d2      	lsls	r2, r2, #23
 80007d2:	6991      	ldr	r1, [r2, #24]
 80007d4:	2380      	movs	r3, #128	@ 0x80
 80007d6:	021b      	lsls	r3, r3, #8
 80007d8:	430b      	orrs	r3, r1
 80007da:	6193      	str	r3, [r2, #24]
 80007dc:	e7b4      	b.n	8000748 <lcd_command+0x24>
        GPIOA->BSRR |= LCD_D6_RESET;
 80007de:	2290      	movs	r2, #144	@ 0x90
 80007e0:	05d2      	lsls	r2, r2, #23
 80007e2:	6991      	ldr	r1, [r2, #24]
 80007e4:	2380      	movs	r3, #128	@ 0x80
 80007e6:	055b      	lsls	r3, r3, #21
 80007e8:	430b      	orrs	r3, r1
 80007ea:	6193      	str	r3, [r2, #24]
 80007ec:	e7b5      	b.n	800075a <lcd_command+0x36>
    	GPIOB->BSRR |= LCD_D5_RESET;
 80007ee:	4a17      	ldr	r2, [pc, #92]	@ (800084c <lcd_command+0x128>)
 80007f0:	6991      	ldr	r1, [r2, #24]
 80007f2:	2380      	movs	r3, #128	@ 0x80
 80007f4:	049b      	lsls	r3, r3, #18
 80007f6:	430b      	orrs	r3, r1
 80007f8:	6193      	str	r3, [r2, #24]
 80007fa:	e7b6      	b.n	800076a <lcd_command+0x46>
    	GPIOB->BSRR |= LCD_D4_RESET;
 80007fc:	4a13      	ldr	r2, [pc, #76]	@ (800084c <lcd_command+0x128>)
 80007fe:	6991      	ldr	r1, [r2, #24]
 8000800:	2380      	movs	r3, #128	@ 0x80
 8000802:	045b      	lsls	r3, r3, #17
 8000804:	430b      	orrs	r3, r1
 8000806:	6193      	str	r3, [r2, #24]
 8000808:	e7b7      	b.n	800077a <lcd_command+0x56>
    	GPIOA->BSRR |= LCD_D7_RESET;
 800080a:	2290      	movs	r2, #144	@ 0x90
 800080c:	05d2      	lsls	r2, r2, #23
 800080e:	6991      	ldr	r1, [r2, #24]
 8000810:	2380      	movs	r3, #128	@ 0x80
 8000812:	061b      	lsls	r3, r3, #24
 8000814:	430b      	orrs	r3, r1
 8000816:	6193      	str	r3, [r2, #24]
 8000818:	e7ba      	b.n	8000790 <lcd_command+0x6c>
        GPIOA->BSRR |= LCD_D6_RESET;
 800081a:	2290      	movs	r2, #144	@ 0x90
 800081c:	05d2      	lsls	r2, r2, #23
 800081e:	6991      	ldr	r1, [r2, #24]
 8000820:	2380      	movs	r3, #128	@ 0x80
 8000822:	055b      	lsls	r3, r3, #21
 8000824:	430b      	orrs	r3, r1
 8000826:	6193      	str	r3, [r2, #24]
 8000828:	e7bb      	b.n	80007a2 <lcd_command+0x7e>
    	GPIOB->BSRR |= LCD_D5_RESET;
 800082a:	4a08      	ldr	r2, [pc, #32]	@ (800084c <lcd_command+0x128>)
 800082c:	6991      	ldr	r1, [r2, #24]
 800082e:	2380      	movs	r3, #128	@ 0x80
 8000830:	049b      	lsls	r3, r3, #18
 8000832:	430b      	orrs	r3, r1
 8000834:	6193      	str	r3, [r2, #24]
 8000836:	e7bc      	b.n	80007b2 <lcd_command+0x8e>
    	GPIOB->BSRR |= LCD_D4_RESET;
 8000838:	4a04      	ldr	r2, [pc, #16]	@ (800084c <lcd_command+0x128>)
 800083a:	6991      	ldr	r1, [r2, #24]
 800083c:	2380      	movs	r3, #128	@ 0x80
 800083e:	045b      	lsls	r3, r3, #17
 8000840:	430b      	orrs	r3, r1
 8000842:	6193      	str	r3, [r2, #24]
 8000844:	e7bd      	b.n	80007c2 <lcd_command+0x9e>
 8000846:	46c0      	nop			@ (mov r8, r8)
 8000848:	48000800 	.word	0x48000800
 800084c:	48000400 	.word	0x48000400
 8000850:	00000bb8 	.word	0x00000bb8

08000854 <init_LCD>:
{
 8000854:	b510      	push	{r4, lr}
    RCC->AHBENR |= RCC_AHBENR_GPIOAEN;	// Connect clocks to GPIO A, B and C
 8000856:	4b1b      	ldr	r3, [pc, #108]	@ (80008c4 <init_LCD+0x70>)
 8000858:	6959      	ldr	r1, [r3, #20]
 800085a:	2280      	movs	r2, #128	@ 0x80
 800085c:	0292      	lsls	r2, r2, #10
 800085e:	430a      	orrs	r2, r1
 8000860:	615a      	str	r2, [r3, #20]
    RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8000862:	6959      	ldr	r1, [r3, #20]
 8000864:	2280      	movs	r2, #128	@ 0x80
 8000866:	02d2      	lsls	r2, r2, #11
 8000868:	430a      	orrs	r2, r1
 800086a:	615a      	str	r2, [r3, #20]
    RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 800086c:	6959      	ldr	r1, [r3, #20]
 800086e:	2280      	movs	r2, #128	@ 0x80
 8000870:	0312      	lsls	r2, r2, #12
 8000872:	430a      	orrs	r2, r1
 8000874:	615a      	str	r2, [r3, #20]
    GPIOA->MODER |= (GPIO_MODER_MODER12_0|GPIO_MODER_MODER15_0); // D6 and D7
 8000876:	2290      	movs	r2, #144	@ 0x90
 8000878:	05d2      	lsls	r2, r2, #23
 800087a:	6811      	ldr	r1, [r2, #0]
 800087c:	2382      	movs	r3, #130	@ 0x82
 800087e:	05db      	lsls	r3, r3, #23
 8000880:	430b      	orrs	r3, r1
 8000882:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 8000884:	4a10      	ldr	r2, [pc, #64]	@ (80008c8 <init_LCD+0x74>)
 8000886:	6811      	ldr	r1, [r2, #0]
 8000888:	23a0      	movs	r3, #160	@ 0xa0
 800088a:	02db      	lsls	r3, r3, #11
 800088c:	430b      	orrs	r3, r1
 800088e:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 8000890:	4a0e      	ldr	r2, [pc, #56]	@ (80008cc <init_LCD+0x78>)
 8000892:	6811      	ldr	r1, [r2, #0]
 8000894:	23a0      	movs	r3, #160	@ 0xa0
 8000896:	05db      	lsls	r3, r3, #23
 8000898:	430b      	orrs	r3, r1
 800089a:	6013      	str	r3, [r2, #0]
    delay(30000);			// Allow the LCD some power up time (~30ms)
 800089c:	480c      	ldr	r0, [pc, #48]	@ (80008d0 <init_LCD+0x7c>)
 800089e:	f7ff fe77 	bl	8000590 <delay>
    lcd_command(POWER_UP);		// Power up initialization for the lcd
 80008a2:	2033      	movs	r0, #51	@ 0x33
 80008a4:	f7ff ff3e 	bl	8000724 <lcd_command>
    lcd_command(FOURBIT_MODE);		// Set LCD into 4 bit mode
 80008a8:	2032      	movs	r0, #50	@ 0x32
 80008aa:	f7ff ff3b 	bl	8000724 <lcd_command>
    lcd_command(DISPLAY_ON);		// Turn display on and set up cursor
 80008ae:	200c      	movs	r0, #12
 80008b0:	f7ff ff38 	bl	8000724 <lcd_command>
    lcd_command(TWOLINE_MODE);		// Set up 2 lines and character size
 80008b4:	2028      	movs	r0, #40	@ 0x28
 80008b6:	f7ff ff35 	bl	8000724 <lcd_command>
    lcd_command(CLEAR);			// Clear display
 80008ba:	2001      	movs	r0, #1
 80008bc:	f7ff ff32 	bl	8000724 <lcd_command>
}
 80008c0:	bd10      	pop	{r4, pc}
 80008c2:	46c0      	nop			@ (mov r8, r8)
 80008c4:	40021000 	.word	0x40021000
 80008c8:	48000400 	.word	0x48000400
 80008cc:	48000800 	.word	0x48000800
 80008d0:	00007530 	.word	0x00007530

080008d4 <TIM16_IRQHandler>:

/* USER CODE BEGIN 4 */
void TIM16_IRQHandler(void)
{
 80008d4:	b510      	push	{r4, lr}
  // Acknowledge interrupt
	HAL_TIM_IRQHandler(&htim16);
 80008d6:	4899      	ldr	r0, [pc, #612]	@ (8000b3c <TIM16_IRQHandler+0x268>)
 80008d8:	f000 fb3b 	bl	8000f52 <HAL_TIM_IRQHandler>

	// TODO: Change LED pattern
  if (PA1_state == 1) {
 80008dc:	4b98      	ldr	r3, [pc, #608]	@ (8000b40 <TIM16_IRQHandler+0x26c>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d009      	beq.n	80008f8 <TIM16_IRQHandler+0x24>
    } else if (led_position <= 0) {
      led_position = 0;
      led_direction = 1; // left to right
    }

  } else if (PA2_state == 1) {
 80008e4:	4b97      	ldr	r3, [pc, #604]	@ (8000b44 <TIM16_IRQHandler+0x270>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d05a      	beq.n	80009a2 <TIM16_IRQHandler+0xce>
      led_direction = -1;  // right to left
    } else if (led_position <= 0) {
      led_position = 0;
      led_direction = 1;   // left to right
    }
  } else if (PA3_state == 1) {
 80008ec:	4b96      	ldr	r3, [pc, #600]	@ (8000b48 <TIM16_IRQHandler+0x274>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d100      	bne.n	80008f6 <TIM16_IRQHandler+0x22>
 80008f4:	e0ab      	b.n	8000a4e <TIM16_IRQHandler+0x17a>

      random_off_delay = rand() % 101; // Random delay between 0ms and 100ms
      delay(random_off_delay*300);
    }
  }
}
 80008f6:	bd10      	pop	{r4, pc}
    lcd_command(CLEAR);
 80008f8:	2001      	movs	r0, #1
 80008fa:	f7ff ff13 	bl	8000724 <lcd_command>
    lcd_putstring("Button 1 pressed");
 80008fe:	4893      	ldr	r0, [pc, #588]	@ (8000b4c <TIM16_IRQHandler+0x278>)
 8000900:	f7ff ff04 	bl	800070c <lcd_putstring>
 8000904:	4b92      	ldr	r3, [pc, #584]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000906:	2201      	movs	r2, #1
 8000908:	629a      	str	r2, [r3, #40]	@ 0x28
 800090a:	3201      	adds	r2, #1
 800090c:	629a      	str	r2, [r3, #40]	@ 0x28
 800090e:	3202      	adds	r2, #2
 8000910:	629a      	str	r2, [r3, #40]	@ 0x28
 8000912:	3204      	adds	r2, #4
 8000914:	629a      	str	r2, [r3, #40]	@ 0x28
 8000916:	3208      	adds	r2, #8
 8000918:	629a      	str	r2, [r3, #40]	@ 0x28
 800091a:	3210      	adds	r2, #16
 800091c:	629a      	str	r2, [r3, #40]	@ 0x28
 800091e:	3220      	adds	r2, #32
 8000920:	629a      	str	r2, [r3, #40]	@ 0x28
 8000922:	3240      	adds	r2, #64	@ 0x40
 8000924:	629a      	str	r2, [r3, #40]	@ 0x28
    switch(led_position) {
 8000926:	4b8b      	ldr	r3, [pc, #556]	@ (8000b54 <TIM16_IRQHandler+0x280>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	2b07      	cmp	r3, #7
 800092c:	d806      	bhi.n	800093c <TIM16_IRQHandler+0x68>
 800092e:	009a      	lsls	r2, r3, #2
 8000930:	4989      	ldr	r1, [pc, #548]	@ (8000b58 <TIM16_IRQHandler+0x284>)
 8000932:	588a      	ldr	r2, [r1, r2]
 8000934:	4697      	mov	pc, r2
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000936:	4a86      	ldr	r2, [pc, #536]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000938:	2101      	movs	r1, #1
 800093a:	6191      	str	r1, [r2, #24]
    led_position += led_direction;
 800093c:	4a87      	ldr	r2, [pc, #540]	@ (8000b5c <TIM16_IRQHandler+0x288>)
 800093e:	6812      	ldr	r2, [r2, #0]
 8000940:	189b      	adds	r3, r3, r2
 8000942:	4a84      	ldr	r2, [pc, #528]	@ (8000b54 <TIM16_IRQHandler+0x280>)
 8000944:	6013      	str	r3, [r2, #0]
    if (led_position >= 7) {
 8000946:	2b06      	cmp	r3, #6
 8000948:	dd22      	ble.n	8000990 <TIM16_IRQHandler+0xbc>
      led_position = 7;
 800094a:	0013      	movs	r3, r2
 800094c:	2207      	movs	r2, #7
 800094e:	601a      	str	r2, [r3, #0]
      led_direction = -1; // right to left
 8000950:	4b82      	ldr	r3, [pc, #520]	@ (8000b5c <TIM16_IRQHandler+0x288>)
 8000952:	3a08      	subs	r2, #8
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	e7ce      	b.n	80008f6 <TIM16_IRQHandler+0x22>
 8000958:	4a7d      	ldr	r2, [pc, #500]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 800095a:	2102      	movs	r1, #2
 800095c:	6191      	str	r1, [r2, #24]
}
 800095e:	e7ed      	b.n	800093c <TIM16_IRQHandler+0x68>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000960:	4a7b      	ldr	r2, [pc, #492]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000962:	2104      	movs	r1, #4
 8000964:	6191      	str	r1, [r2, #24]
}
 8000966:	e7e9      	b.n	800093c <TIM16_IRQHandler+0x68>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000968:	4a79      	ldr	r2, [pc, #484]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 800096a:	2108      	movs	r1, #8
 800096c:	6191      	str	r1, [r2, #24]
}
 800096e:	e7e5      	b.n	800093c <TIM16_IRQHandler+0x68>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000970:	4a77      	ldr	r2, [pc, #476]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000972:	2110      	movs	r1, #16
 8000974:	6191      	str	r1, [r2, #24]
}
 8000976:	e7e1      	b.n	800093c <TIM16_IRQHandler+0x68>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000978:	4a75      	ldr	r2, [pc, #468]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 800097a:	2120      	movs	r1, #32
 800097c:	6191      	str	r1, [r2, #24]
}
 800097e:	e7dd      	b.n	800093c <TIM16_IRQHandler+0x68>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000980:	4a73      	ldr	r2, [pc, #460]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000982:	2140      	movs	r1, #64	@ 0x40
 8000984:	6191      	str	r1, [r2, #24]
}
 8000986:	e7d9      	b.n	800093c <TIM16_IRQHandler+0x68>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000988:	4a71      	ldr	r2, [pc, #452]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 800098a:	2180      	movs	r1, #128	@ 0x80
 800098c:	6191      	str	r1, [r2, #24]
}
 800098e:	e7d5      	b.n	800093c <TIM16_IRQHandler+0x68>
    } else if (led_position <= 0) {
 8000990:	2b00      	cmp	r3, #0
 8000992:	dcb0      	bgt.n	80008f6 <TIM16_IRQHandler+0x22>
      led_position = 0;
 8000994:	4b6f      	ldr	r3, [pc, #444]	@ (8000b54 <TIM16_IRQHandler+0x280>)
 8000996:	2200      	movs	r2, #0
 8000998:	601a      	str	r2, [r3, #0]
      led_direction = 1; // left to right
 800099a:	4b70      	ldr	r3, [pc, #448]	@ (8000b5c <TIM16_IRQHandler+0x288>)
 800099c:	3201      	adds	r2, #1
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	e7a9      	b.n	80008f6 <TIM16_IRQHandler+0x22>
    lcd_command(CLEAR);
 80009a2:	2001      	movs	r0, #1
 80009a4:	f7ff febe 	bl	8000724 <lcd_command>
    lcd_putstring("Button 2 pressed");
 80009a8:	486d      	ldr	r0, [pc, #436]	@ (8000b60 <TIM16_IRQHandler+0x28c>)
 80009aa:	f7ff feaf 	bl	800070c <lcd_putstring>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80009ae:	4b68      	ldr	r3, [pc, #416]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 80009b0:	2201      	movs	r2, #1
 80009b2:	619a      	str	r2, [r3, #24]
 80009b4:	3201      	adds	r2, #1
 80009b6:	619a      	str	r2, [r3, #24]
 80009b8:	3202      	adds	r2, #2
 80009ba:	619a      	str	r2, [r3, #24]
 80009bc:	3204      	adds	r2, #4
 80009be:	619a      	str	r2, [r3, #24]
 80009c0:	3208      	adds	r2, #8
 80009c2:	619a      	str	r2, [r3, #24]
 80009c4:	3210      	adds	r2, #16
 80009c6:	619a      	str	r2, [r3, #24]
 80009c8:	3220      	adds	r2, #32
 80009ca:	619a      	str	r2, [r3, #24]
 80009cc:	3240      	adds	r2, #64	@ 0x40
 80009ce:	619a      	str	r2, [r3, #24]
    switch(led_position) {
 80009d0:	4b60      	ldr	r3, [pc, #384]	@ (8000b54 <TIM16_IRQHandler+0x280>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	2b07      	cmp	r3, #7
 80009d6:	d806      	bhi.n	80009e6 <TIM16_IRQHandler+0x112>
 80009d8:	009a      	lsls	r2, r3, #2
 80009da:	4962      	ldr	r1, [pc, #392]	@ (8000b64 <TIM16_IRQHandler+0x290>)
 80009dc:	588a      	ldr	r2, [r1, r2]
 80009de:	4697      	mov	pc, r2
  WRITE_REG(GPIOx->BRR, PinMask);
 80009e0:	4a5b      	ldr	r2, [pc, #364]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 80009e2:	2101      	movs	r1, #1
 80009e4:	6291      	str	r1, [r2, #40]	@ 0x28
    led_position += led_direction;
 80009e6:	4a5d      	ldr	r2, [pc, #372]	@ (8000b5c <TIM16_IRQHandler+0x288>)
 80009e8:	6812      	ldr	r2, [r2, #0]
 80009ea:	189b      	adds	r3, r3, r2
 80009ec:	4a59      	ldr	r2, [pc, #356]	@ (8000b54 <TIM16_IRQHandler+0x280>)
 80009ee:	6013      	str	r3, [r2, #0]
    if (led_position >= 7) {
 80009f0:	2b06      	cmp	r3, #6
 80009f2:	dd22      	ble.n	8000a3a <TIM16_IRQHandler+0x166>
      led_position = 7;
 80009f4:	0013      	movs	r3, r2
 80009f6:	2207      	movs	r2, #7
 80009f8:	601a      	str	r2, [r3, #0]
      led_direction = -1;  // right to left
 80009fa:	4b58      	ldr	r3, [pc, #352]	@ (8000b5c <TIM16_IRQHandler+0x288>)
 80009fc:	3a08      	subs	r2, #8
 80009fe:	601a      	str	r2, [r3, #0]
 8000a00:	e779      	b.n	80008f6 <TIM16_IRQHandler+0x22>
 8000a02:	4a53      	ldr	r2, [pc, #332]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000a04:	2102      	movs	r1, #2
 8000a06:	6291      	str	r1, [r2, #40]	@ 0x28
}
 8000a08:	e7ed      	b.n	80009e6 <TIM16_IRQHandler+0x112>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000a0a:	4a51      	ldr	r2, [pc, #324]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000a0c:	2104      	movs	r1, #4
 8000a0e:	6291      	str	r1, [r2, #40]	@ 0x28
}
 8000a10:	e7e9      	b.n	80009e6 <TIM16_IRQHandler+0x112>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000a12:	4a4f      	ldr	r2, [pc, #316]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000a14:	2108      	movs	r1, #8
 8000a16:	6291      	str	r1, [r2, #40]	@ 0x28
}
 8000a18:	e7e5      	b.n	80009e6 <TIM16_IRQHandler+0x112>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000a1a:	4a4d      	ldr	r2, [pc, #308]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000a1c:	2110      	movs	r1, #16
 8000a1e:	6291      	str	r1, [r2, #40]	@ 0x28
}
 8000a20:	e7e1      	b.n	80009e6 <TIM16_IRQHandler+0x112>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000a22:	4a4b      	ldr	r2, [pc, #300]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000a24:	2120      	movs	r1, #32
 8000a26:	6291      	str	r1, [r2, #40]	@ 0x28
}
 8000a28:	e7dd      	b.n	80009e6 <TIM16_IRQHandler+0x112>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000a2a:	4a49      	ldr	r2, [pc, #292]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000a2c:	2140      	movs	r1, #64	@ 0x40
 8000a2e:	6291      	str	r1, [r2, #40]	@ 0x28
}
 8000a30:	e7d9      	b.n	80009e6 <TIM16_IRQHandler+0x112>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000a32:	4a47      	ldr	r2, [pc, #284]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000a34:	2180      	movs	r1, #128	@ 0x80
 8000a36:	6291      	str	r1, [r2, #40]	@ 0x28
}
 8000a38:	e7d5      	b.n	80009e6 <TIM16_IRQHandler+0x112>
    } else if (led_position <= 0) {
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	dd00      	ble.n	8000a40 <TIM16_IRQHandler+0x16c>
 8000a3e:	e75a      	b.n	80008f6 <TIM16_IRQHandler+0x22>
      led_position = 0;
 8000a40:	4b44      	ldr	r3, [pc, #272]	@ (8000b54 <TIM16_IRQHandler+0x280>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	601a      	str	r2, [r3, #0]
      led_direction = 1;   // left to right
 8000a46:	4b45      	ldr	r3, [pc, #276]	@ (8000b5c <TIM16_IRQHandler+0x288>)
 8000a48:	3201      	adds	r2, #1
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	e753      	b.n	80008f6 <TIM16_IRQHandler+0x22>
    lcd_command(CLEAR);
 8000a4e:	2001      	movs	r0, #1
 8000a50:	f7ff fe68 	bl	8000724 <lcd_command>
    lcd_putstring("Button 3 pressed");
 8000a54:	4844      	ldr	r0, [pc, #272]	@ (8000b68 <TIM16_IRQHandler+0x294>)
 8000a56:	f7ff fe59 	bl	800070c <lcd_putstring>
    random_int = rand() % 256;
 8000a5a:	f000 fc35 	bl	80012c8 <rand>
 8000a5e:	17c2      	asrs	r2, r0, #31
 8000a60:	0e12      	lsrs	r2, r2, #24
 8000a62:	1880      	adds	r0, r0, r2
 8000a64:	23ff      	movs	r3, #255	@ 0xff
 8000a66:	4003      	ands	r3, r0
 8000a68:	1a9b      	subs	r3, r3, r2
 8000a6a:	4a40      	ldr	r2, [pc, #256]	@ (8000b6c <TIM16_IRQHandler+0x298>)
 8000a6c:	6013      	str	r3, [r2, #0]
    GPIOB -> ODR = random_int;
 8000a6e:	4a38      	ldr	r2, [pc, #224]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000a70:	6153      	str	r3, [r2, #20]
    random_on_delay = rand() % 1401 + 100; // Random delay between 100ms and 1500ms
 8000a72:	f000 fc29 	bl	80012c8 <rand>
 8000a76:	493e      	ldr	r1, [pc, #248]	@ (8000b70 <TIM16_IRQHandler+0x29c>)
 8000a78:	f7ff fc9c 	bl	80003b4 <__aeabi_idivmod>
 8000a7c:	3164      	adds	r1, #100	@ 0x64
 8000a7e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b74 <TIM16_IRQHandler+0x2a0>)
 8000a80:	6019      	str	r1, [r3, #0]
    delay(random_on_delay*300);
 8000a82:	008b      	lsls	r3, r1, #2
 8000a84:	185b      	adds	r3, r3, r1
 8000a86:	0118      	lsls	r0, r3, #4
 8000a88:	1ac0      	subs	r0, r0, r3
 8000a8a:	0080      	lsls	r0, r0, #2
 8000a8c:	f7ff fd80 	bl	8000590 <delay>
    while (random_int != 0) {
 8000a90:	e029      	b.n	8000ae6 <TIM16_IRQHandler+0x212>
        index = rand() % 8;
 8000a92:	f000 fc19 	bl	80012c8 <rand>
 8000a96:	17c2      	asrs	r2, r0, #31
 8000a98:	0f52      	lsrs	r2, r2, #29
 8000a9a:	1880      	adds	r0, r0, r2
 8000a9c:	2307      	movs	r3, #7
 8000a9e:	4003      	ands	r3, r0
 8000aa0:	1a9b      	subs	r3, r3, r2
      while (!(random_int & (1 << index))) {
 8000aa2:	4a32      	ldr	r2, [pc, #200]	@ (8000b6c <TIM16_IRQHandler+0x298>)
 8000aa4:	6811      	ldr	r1, [r2, #0]
 8000aa6:	000a      	movs	r2, r1
 8000aa8:	411a      	asrs	r2, r3
 8000aaa:	07d2      	lsls	r2, r2, #31
 8000aac:	d5f1      	bpl.n	8000a92 <TIM16_IRQHandler+0x1be>
      switch(index) {
 8000aae:	2b07      	cmp	r3, #7
 8000ab0:	d806      	bhi.n	8000ac0 <TIM16_IRQHandler+0x1ec>
 8000ab2:	009a      	lsls	r2, r3, #2
 8000ab4:	4830      	ldr	r0, [pc, #192]	@ (8000b78 <TIM16_IRQHandler+0x2a4>)
 8000ab6:	5882      	ldr	r2, [r0, r2]
 8000ab8:	4697      	mov	pc, r2
  WRITE_REG(GPIOx->BRR, PinMask);
 8000aba:	4a25      	ldr	r2, [pc, #148]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000abc:	2001      	movs	r0, #1
 8000abe:	6290      	str	r0, [r2, #40]	@ 0x28
      random_int &= ~(1 << index);
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	409a      	lsls	r2, r3
 8000ac4:	4829      	ldr	r0, [pc, #164]	@ (8000b6c <TIM16_IRQHandler+0x298>)
 8000ac6:	4391      	bics	r1, r2
 8000ac8:	6001      	str	r1, [r0, #0]
      random_off_delay = rand() % 101; // Random delay between 0ms and 100ms
 8000aca:	f000 fbfd 	bl	80012c8 <rand>
 8000ace:	2165      	movs	r1, #101	@ 0x65
 8000ad0:	f7ff fc70 	bl	80003b4 <__aeabi_idivmod>
 8000ad4:	4b29      	ldr	r3, [pc, #164]	@ (8000b7c <TIM16_IRQHandler+0x2a8>)
 8000ad6:	6019      	str	r1, [r3, #0]
      delay(random_off_delay*300);
 8000ad8:	008b      	lsls	r3, r1, #2
 8000ada:	185b      	adds	r3, r3, r1
 8000adc:	0118      	lsls	r0, r3, #4
 8000ade:	1ac0      	subs	r0, r0, r3
 8000ae0:	0080      	lsls	r0, r0, #2
 8000ae2:	f7ff fd55 	bl	8000590 <delay>
    while (random_int != 0) {
 8000ae6:	4b21      	ldr	r3, [pc, #132]	@ (8000b6c <TIM16_IRQHandler+0x298>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d100      	bne.n	8000af0 <TIM16_IRQHandler+0x21c>
 8000aee:	e702      	b.n	80008f6 <TIM16_IRQHandler+0x22>
      int index = rand() % 8;
 8000af0:	f000 fbea 	bl	80012c8 <rand>
 8000af4:	17c2      	asrs	r2, r0, #31
 8000af6:	0f52      	lsrs	r2, r2, #29
 8000af8:	1880      	adds	r0, r0, r2
 8000afa:	2307      	movs	r3, #7
 8000afc:	4003      	ands	r3, r0
 8000afe:	1a9b      	subs	r3, r3, r2
      while (!(random_int & (1 << index))) {
 8000b00:	e7cf      	b.n	8000aa2 <TIM16_IRQHandler+0x1ce>
 8000b02:	4a13      	ldr	r2, [pc, #76]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000b04:	2002      	movs	r0, #2
 8000b06:	6290      	str	r0, [r2, #40]	@ 0x28
}
 8000b08:	e7da      	b.n	8000ac0 <TIM16_IRQHandler+0x1ec>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000b0a:	4a11      	ldr	r2, [pc, #68]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000b0c:	2004      	movs	r0, #4
 8000b0e:	6290      	str	r0, [r2, #40]	@ 0x28
}
 8000b10:	e7d6      	b.n	8000ac0 <TIM16_IRQHandler+0x1ec>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000b12:	4a0f      	ldr	r2, [pc, #60]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000b14:	2008      	movs	r0, #8
 8000b16:	6290      	str	r0, [r2, #40]	@ 0x28
}
 8000b18:	e7d2      	b.n	8000ac0 <TIM16_IRQHandler+0x1ec>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000b1c:	2010      	movs	r0, #16
 8000b1e:	6290      	str	r0, [r2, #40]	@ 0x28
}
 8000b20:	e7ce      	b.n	8000ac0 <TIM16_IRQHandler+0x1ec>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000b22:	4a0b      	ldr	r2, [pc, #44]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000b24:	2020      	movs	r0, #32
 8000b26:	6290      	str	r0, [r2, #40]	@ 0x28
}
 8000b28:	e7ca      	b.n	8000ac0 <TIM16_IRQHandler+0x1ec>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000b2a:	4a09      	ldr	r2, [pc, #36]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000b2c:	2040      	movs	r0, #64	@ 0x40
 8000b2e:	6290      	str	r0, [r2, #40]	@ 0x28
}
 8000b30:	e7c6      	b.n	8000ac0 <TIM16_IRQHandler+0x1ec>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000b32:	4a07      	ldr	r2, [pc, #28]	@ (8000b50 <TIM16_IRQHandler+0x27c>)
 8000b34:	2080      	movs	r0, #128	@ 0x80
 8000b36:	6290      	str	r0, [r2, #40]	@ 0x28
}
 8000b38:	e7c2      	b.n	8000ac0 <TIM16_IRQHandler+0x1ec>
 8000b3a:	46c0      	nop			@ (mov r8, r8)
 8000b3c:	200000ac 	.word	0x200000ac
 8000b40:	200000a4 	.word	0x200000a4
 8000b44:	200000a0 	.word	0x200000a0
 8000b48:	2000009c 	.word	0x2000009c
 8000b4c:	080023fc 	.word	0x080023fc
 8000b50:	48000400 	.word	0x48000400
 8000b54:	20000094 	.word	0x20000094
 8000b58:	08002438 	.word	0x08002438
 8000b5c:	20000000 	.word	0x20000000
 8000b60:	08002410 	.word	0x08002410
 8000b64:	08002458 	.word	0x08002458
 8000b68:	08002424 	.word	0x08002424
 8000b6c:	20000090 	.word	0x20000090
 8000b70:	00000579 	.word	0x00000579
 8000b74:	2000008c 	.word	0x2000008c
 8000b78:	08002478 	.word	0x08002478
 8000b7c:	20000088 	.word	0x20000088

08000b80 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b80:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b82:	e7fe      	b.n	8000b82 <Error_Handler+0x2>

08000b84 <MX_TIM16_Init>:
{
 8000b84:	b510      	push	{r4, lr}
  htim16.Instance = TIM16;
 8000b86:	480c      	ldr	r0, [pc, #48]	@ (8000bb8 <MX_TIM16_Init+0x34>)
 8000b88:	4b0c      	ldr	r3, [pc, #48]	@ (8000bbc <MX_TIM16_Init+0x38>)
 8000b8a:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 8000-1;
 8000b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc0 <MX_TIM16_Init+0x3c>)
 8000b8e:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b90:	2300      	movs	r3, #0
 8000b92:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 1000-1;
 8000b94:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc4 <MX_TIM16_Init+0x40>)
 8000b96:	60c2      	str	r2, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b98:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8000b9a:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b9c:	3380      	adds	r3, #128	@ 0x80
 8000b9e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000ba0:	f000 face 	bl	8001140 <HAL_TIM_Base_Init>
 8000ba4:	2800      	cmp	r0, #0
 8000ba6:	d104      	bne.n	8000bb2 <MX_TIM16_Init+0x2e>
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ba8:	4b07      	ldr	r3, [pc, #28]	@ (8000bc8 <MX_TIM16_Init+0x44>)
 8000baa:	2280      	movs	r2, #128	@ 0x80
 8000bac:	0392      	lsls	r2, r2, #14
 8000bae:	601a      	str	r2, [r3, #0]
}
 8000bb0:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000bb2:	f7ff ffe5 	bl	8000b80 <Error_Handler>
 8000bb6:	46c0      	nop			@ (mov r8, r8)
 8000bb8:	200000ac 	.word	0x200000ac
 8000bbc:	40014400 	.word	0x40014400
 8000bc0:	00001f3f 	.word	0x00001f3f
 8000bc4:	000003e7 	.word	0x000003e7
 8000bc8:	e000e100 	.word	0xe000e100

08000bcc <SystemClock_Config>:
{
 8000bcc:	b510      	push	{r4, lr}
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000bce:	4a1a      	ldr	r2, [pc, #104]	@ (8000c38 <SystemClock_Config+0x6c>)
 8000bd0:	6813      	ldr	r3, [r2, #0]
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	438b      	bics	r3, r1
 8000bd6:	6013      	str	r3, [r2, #0]
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000bd8:	4b17      	ldr	r3, [pc, #92]	@ (8000c38 <SystemClock_Config+0x6c>)
 8000bda:	681b      	ldr	r3, [r3, #0]
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 8000bdc:	07db      	lsls	r3, r3, #31
 8000bde:	d4fb      	bmi.n	8000bd8 <SystemClock_Config+0xc>
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000be0:	4a16      	ldr	r2, [pc, #88]	@ (8000c3c <SystemClock_Config+0x70>)
 8000be2:	6813      	ldr	r3, [r2, #0]
 8000be4:	2101      	movs	r1, #1
 8000be6:	430b      	orrs	r3, r1
 8000be8:	6013      	str	r3, [r2, #0]
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000bea:	4b14      	ldr	r3, [pc, #80]	@ (8000c3c <SystemClock_Config+0x70>)
 8000bec:	681b      	ldr	r3, [r3, #0]
  while(LL_RCC_HSI_IsReady() != 1)
 8000bee:	079b      	lsls	r3, r3, #30
 8000bf0:	d5fb      	bpl.n	8000bea <SystemClock_Config+0x1e>
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000bf2:	4b12      	ldr	r3, [pc, #72]	@ (8000c3c <SystemClock_Config+0x70>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	21f8      	movs	r1, #248	@ 0xf8
 8000bf8:	438a      	bics	r2, r1
 8000bfa:	3978      	subs	r1, #120	@ 0x78
 8000bfc:	430a      	orrs	r2, r1
 8000bfe:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000c00:	685a      	ldr	r2, [r3, #4]
 8000c02:	3170      	adds	r1, #112	@ 0x70
 8000c04:	438a      	bics	r2, r1
 8000c06:	605a      	str	r2, [r3, #4]
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 8000c08:	685a      	ldr	r2, [r3, #4]
 8000c0a:	490d      	ldr	r1, [pc, #52]	@ (8000c40 <SystemClock_Config+0x74>)
 8000c0c:	400a      	ands	r2, r1
 8000c0e:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000c10:	685a      	ldr	r2, [r3, #4]
 8000c12:	2103      	movs	r1, #3
 8000c14:	438a      	bics	r2, r1
 8000c16:	605a      	str	r2, [r3, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000c18:	4b08      	ldr	r3, [pc, #32]	@ (8000c3c <SystemClock_Config+0x70>)
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	220c      	movs	r2, #12
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000c1e:	421a      	tst	r2, r3
 8000c20:	d1fa      	bne.n	8000c18 <SystemClock_Config+0x4c>
  LL_SetSystemCoreClock(8000000);
 8000c22:	4808      	ldr	r0, [pc, #32]	@ (8000c44 <SystemClock_Config+0x78>)
 8000c24:	f000 fb1e 	bl	8001264 <LL_SetSystemCoreClock>
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000c28:	2003      	movs	r0, #3
 8000c2a:	f000 f891 	bl	8000d50 <HAL_InitTick>
 8000c2e:	2800      	cmp	r0, #0
 8000c30:	d100      	bne.n	8000c34 <SystemClock_Config+0x68>
}
 8000c32:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000c34:	f7ff ffa4 	bl	8000b80 <Error_Handler>
 8000c38:	40022000 	.word	0x40022000
 8000c3c:	40021000 	.word	0x40021000
 8000c40:	fffff8ff 	.word	0xfffff8ff
 8000c44:	007a1200 	.word	0x007a1200

08000c48 <main>:
{
 8000c48:	b510      	push	{r4, lr}
  HAL_Init();
 8000c4a:	f000 f8a9 	bl	8000da0 <HAL_Init>
  SystemClock_Config();
 8000c4e:	f7ff ffbd 	bl	8000bcc <SystemClock_Config>
  MX_GPIO_Init();
 8000c52:	f7ff fbd9 	bl	8000408 <MX_GPIO_Init>
  MX_TIM16_Init();
 8000c56:	f7ff ff95 	bl	8000b84 <MX_TIM16_Init>
  HAL_TIM_Base_Start_IT(&htim16);
 8000c5a:	4836      	ldr	r0, [pc, #216]	@ (8000d34 <main+0xec>)
 8000c5c:	f000 f93e 	bl	8000edc <HAL_TIM_Base_Start_IT>
  init_LCD(); // Initialize LCD display
 8000c60:	f7ff fdf8 	bl	8000854 <init_LCD>
 8000c64:	e038      	b.n	8000cd8 <main+0x90>
    } else if (PA2_state == 0 && !LL_GPIO_IsInputPinSet(Button2_GPIO_Port, Button2_Pin)) { 
 8000c66:	4a34      	ldr	r2, [pc, #208]	@ (8000d38 <main+0xf0>)
 8000c68:	6812      	ldr	r2, [r2, #0]
 8000c6a:	2a00      	cmp	r2, #0
 8000c6c:	d110      	bne.n	8000c90 <main+0x48>
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8000c6e:	2290      	movs	r2, #144	@ 0x90
 8000c70:	05d2      	lsls	r2, r2, #23
 8000c72:	6912      	ldr	r2, [r2, #16]
 8000c74:	0752      	lsls	r2, r2, #29
 8000c76:	d40b      	bmi.n	8000c90 <main+0x48>
        PA1_state = 0;
 8000c78:	4930      	ldr	r1, [pc, #192]	@ (8000d3c <main+0xf4>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	600a      	str	r2, [r1, #0]
        PA2_state = 1;
 8000c7e:	492e      	ldr	r1, [pc, #184]	@ (8000d38 <main+0xf0>)
 8000c80:	2001      	movs	r0, #1
 8000c82:	6008      	str	r0, [r1, #0]
        PA3_state = 0;
 8000c84:	492e      	ldr	r1, [pc, #184]	@ (8000d40 <main+0xf8>)
 8000c86:	600a      	str	r2, [r1, #0]
        __HAL_TIM_SET_COUNTER(&htim16, 0);
 8000c88:	492a      	ldr	r1, [pc, #168]	@ (8000d34 <main+0xec>)
 8000c8a:	6809      	ldr	r1, [r1, #0]
 8000c8c:	624a      	str	r2, [r1, #36]	@ 0x24
 8000c8e:	e03e      	b.n	8000d0e <main+0xc6>
    } else if (PA3_state == 0 && !LL_GPIO_IsInputPinSet(Button3_GPIO_Port, Button3_Pin)) {
 8000c90:	4a2b      	ldr	r2, [pc, #172]	@ (8000d40 <main+0xf8>)
 8000c92:	6812      	ldr	r2, [r2, #0]
 8000c94:	2a00      	cmp	r2, #0
 8000c96:	d13a      	bne.n	8000d0e <main+0xc6>
 8000c98:	2290      	movs	r2, #144	@ 0x90
 8000c9a:	05d2      	lsls	r2, r2, #23
 8000c9c:	6912      	ldr	r2, [r2, #16]
 8000c9e:	0712      	lsls	r2, r2, #28
 8000ca0:	d435      	bmi.n	8000d0e <main+0xc6>
        PA1_state = 0;
 8000ca2:	4926      	ldr	r1, [pc, #152]	@ (8000d3c <main+0xf4>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	600a      	str	r2, [r1, #0]
        PA2_state = 0;
 8000ca8:	4923      	ldr	r1, [pc, #140]	@ (8000d38 <main+0xf0>)
 8000caa:	600a      	str	r2, [r1, #0]
        PA3_state = 1;
 8000cac:	4924      	ldr	r1, [pc, #144]	@ (8000d40 <main+0xf8>)
 8000cae:	2001      	movs	r0, #1
 8000cb0:	6008      	str	r0, [r1, #0]
        __HAL_TIM_SET_COUNTER(&htim16, 0);
 8000cb2:	4920      	ldr	r1, [pc, #128]	@ (8000d34 <main+0xec>)
 8000cb4:	6809      	ldr	r1, [r1, #0]
 8000cb6:	624a      	str	r2, [r1, #36]	@ 0x24
 8000cb8:	e029      	b.n	8000d0e <main+0xc6>
            htim16.Instance->ARR = 500 - 1;
 8000cba:	4b1e      	ldr	r3, [pc, #120]	@ (8000d34 <main+0xec>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	22f4      	movs	r2, #244	@ 0xf4
 8000cc0:	32ff      	adds	r2, #255	@ 0xff
 8000cc2:	62da      	str	r2, [r3, #44]	@ 0x2c
            delay_mode = 0;
 8000cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d44 <main+0xfc>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	2390      	movs	r3, #144	@ 0x90
 8000ccc:	05db      	lsls	r3, r3, #23
 8000cce:	691a      	ldr	r2, [r3, #16]
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	4013      	ands	r3, r2
    PA0_state = LL_GPIO_IsInputPinSet(Button0_GPIO_Port, Button0_Pin);
 8000cd4:	4a1c      	ldr	r2, [pc, #112]	@ (8000d48 <main+0x100>)
 8000cd6:	6013      	str	r3, [r2, #0]
 8000cd8:	2390      	movs	r3, #144	@ 0x90
 8000cda:	05db      	lsls	r3, r3, #23
 8000cdc:	691a      	ldr	r2, [r3, #16]
 8000cde:	2301      	movs	r3, #1
 8000ce0:	4013      	ands	r3, r2
    PA0_state = LL_GPIO_IsInputPinSet(Button0_GPIO_Port, Button0_Pin);
 8000ce2:	4a19      	ldr	r2, [pc, #100]	@ (8000d48 <main+0x100>)
 8000ce4:	6013      	str	r3, [r2, #0]
    if (PA1_state == 0 && !LL_GPIO_IsInputPinSet(Button1_GPIO_Port, Button1_Pin)) {
 8000ce6:	4a15      	ldr	r2, [pc, #84]	@ (8000d3c <main+0xf4>)
 8000ce8:	6812      	ldr	r2, [r2, #0]
 8000cea:	2a00      	cmp	r2, #0
 8000cec:	d1bb      	bne.n	8000c66 <main+0x1e>
 8000cee:	2290      	movs	r2, #144	@ 0x90
 8000cf0:	05d2      	lsls	r2, r2, #23
 8000cf2:	6912      	ldr	r2, [r2, #16]
 8000cf4:	0792      	lsls	r2, r2, #30
 8000cf6:	d4b6      	bmi.n	8000c66 <main+0x1e>
        PA1_state = 1;
 8000cf8:	4a10      	ldr	r2, [pc, #64]	@ (8000d3c <main+0xf4>)
 8000cfa:	2101      	movs	r1, #1
 8000cfc:	6011      	str	r1, [r2, #0]
        PA2_state = 0;
 8000cfe:	490e      	ldr	r1, [pc, #56]	@ (8000d38 <main+0xf0>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	600a      	str	r2, [r1, #0]
        PA3_state = 0;
 8000d04:	490e      	ldr	r1, [pc, #56]	@ (8000d40 <main+0xf8>)
 8000d06:	600a      	str	r2, [r1, #0]
        __HAL_TIM_SET_COUNTER(&htim16, 0);
 8000d08:	490a      	ldr	r1, [pc, #40]	@ (8000d34 <main+0xec>)
 8000d0a:	6809      	ldr	r1, [r1, #0]
 8000d0c:	624a      	str	r2, [r1, #36]	@ 0x24
    if (PA0_state == 0 && !LL_GPIO_IsInputPinSet(Button0_GPIO_Port, Button0_Pin)) {
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d1db      	bne.n	8000cca <main+0x82>
 8000d12:	2390      	movs	r3, #144	@ 0x90
 8000d14:	05db      	lsls	r3, r3, #23
 8000d16:	691b      	ldr	r3, [r3, #16]
 8000d18:	07db      	lsls	r3, r3, #31
 8000d1a:	d4d6      	bmi.n	8000cca <main+0x82>
        if (delay_mode == 0) {
 8000d1c:	4b09      	ldr	r3, [pc, #36]	@ (8000d44 <main+0xfc>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d1ca      	bne.n	8000cba <main+0x72>
            htim16.Instance->ARR = 1000 - 1;
 8000d24:	4b03      	ldr	r3, [pc, #12]	@ (8000d34 <main+0xec>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a08      	ldr	r2, [pc, #32]	@ (8000d4c <main+0x104>)
 8000d2a:	62da      	str	r2, [r3, #44]	@ 0x2c
            delay_mode = 1;
 8000d2c:	4b05      	ldr	r3, [pc, #20]	@ (8000d44 <main+0xfc>)
 8000d2e:	2201      	movs	r2, #1
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	e7ca      	b.n	8000cca <main+0x82>
 8000d34:	200000ac 	.word	0x200000ac
 8000d38:	200000a0 	.word	0x200000a0
 8000d3c:	200000a4 	.word	0x200000a4
 8000d40:	2000009c 	.word	0x2000009c
 8000d44:	20000098 	.word	0x20000098
 8000d48:	200000a8 	.word	0x200000a8
 8000d4c:	000003e7 	.word	0x000003e7

08000d50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d50:	b510      	push	{r4, lr}
 8000d52:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d54:	4b0f      	ldr	r3, [pc, #60]	@ (8000d94 <HAL_InitTick+0x44>)
 8000d56:	7819      	ldrb	r1, [r3, #0]
 8000d58:	20fa      	movs	r0, #250	@ 0xfa
 8000d5a:	0080      	lsls	r0, r0, #2
 8000d5c:	f7ff f9ba 	bl	80000d4 <__udivsi3>
 8000d60:	0001      	movs	r1, r0
 8000d62:	4b0d      	ldr	r3, [pc, #52]	@ (8000d98 <HAL_InitTick+0x48>)
 8000d64:	6818      	ldr	r0, [r3, #0]
 8000d66:	f7ff f9b5 	bl	80000d4 <__udivsi3>
 8000d6a:	f000 f885 	bl	8000e78 <HAL_SYSTICK_Config>
 8000d6e:	2800      	cmp	r0, #0
 8000d70:	d10d      	bne.n	8000d8e <HAL_InitTick+0x3e>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d72:	2c03      	cmp	r4, #3
 8000d74:	d901      	bls.n	8000d7a <HAL_InitTick+0x2a>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000d76:	2001      	movs	r0, #1
 8000d78:	e00a      	b.n	8000d90 <HAL_InitTick+0x40>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d7a:	3001      	adds	r0, #1
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	0021      	movs	r1, r4
 8000d80:	4240      	negs	r0, r0
 8000d82:	f000 f875 	bl	8000e70 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d86:	4b05      	ldr	r3, [pc, #20]	@ (8000d9c <HAL_InitTick+0x4c>)
 8000d88:	601c      	str	r4, [r3, #0]
  }

   /* Return function status */
  return HAL_OK;
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	e000      	b.n	8000d90 <HAL_InitTick+0x40>
    return HAL_ERROR;
 8000d8e:	2001      	movs	r0, #1
}
 8000d90:	bd10      	pop	{r4, pc}
 8000d92:	46c0      	nop			@ (mov r8, r8)
 8000d94:	20000004 	.word	0x20000004
 8000d98:	2000000c 	.word	0x2000000c
 8000d9c:	20000008 	.word	0x20000008

08000da0 <HAL_Init>:
{
 8000da0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000da2:	4a06      	ldr	r2, [pc, #24]	@ (8000dbc <HAL_Init+0x1c>)
 8000da4:	6813      	ldr	r3, [r2, #0]
 8000da6:	2110      	movs	r1, #16
 8000da8:	430b      	orrs	r3, r1
 8000daa:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dac:	2003      	movs	r0, #3
 8000dae:	f7ff ffcf 	bl	8000d50 <HAL_InitTick>
  HAL_MspInit();
 8000db2:	f000 f865 	bl	8000e80 <HAL_MspInit>
}
 8000db6:	2000      	movs	r0, #0
 8000db8:	bd10      	pop	{r4, pc}
 8000dba:	46c0      	nop			@ (mov r8, r8)
 8000dbc:	40022000 	.word	0x40022000

08000dc0 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000dc0:	4a03      	ldr	r2, [pc, #12]	@ (8000dd0 <HAL_IncTick+0x10>)
 8000dc2:	6811      	ldr	r1, [r2, #0]
 8000dc4:	4b03      	ldr	r3, [pc, #12]	@ (8000dd4 <HAL_IncTick+0x14>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	185b      	adds	r3, r3, r1
 8000dca:	6013      	str	r3, [r2, #0]
}
 8000dcc:	4770      	bx	lr
 8000dce:	46c0      	nop			@ (mov r8, r8)
 8000dd0:	200000f4 	.word	0x200000f4
 8000dd4:	20000004 	.word	0x20000004

08000dd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dd8:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 8000dda:	2800      	cmp	r0, #0
 8000ddc:	db11      	blt.n	8000e02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dde:	0883      	lsrs	r3, r0, #2
 8000de0:	4d13      	ldr	r5, [pc, #76]	@ (8000e30 <__NVIC_SetPriority+0x58>)
 8000de2:	33c0      	adds	r3, #192	@ 0xc0
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	595c      	ldr	r4, [r3, r5]
 8000de8:	2203      	movs	r2, #3
 8000dea:	4010      	ands	r0, r2
 8000dec:	00c0      	lsls	r0, r0, #3
 8000dee:	32fc      	adds	r2, #252	@ 0xfc
 8000df0:	0016      	movs	r6, r2
 8000df2:	4086      	lsls	r6, r0
 8000df4:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000df6:	0189      	lsls	r1, r1, #6
 8000df8:	400a      	ands	r2, r1
 8000dfa:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dfc:	4322      	orrs	r2, r4
 8000dfe:	515a      	str	r2, [r3, r5]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e00:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e02:	230f      	movs	r3, #15
 8000e04:	4003      	ands	r3, r0
 8000e06:	3b08      	subs	r3, #8
 8000e08:	089b      	lsrs	r3, r3, #2
 8000e0a:	3306      	adds	r3, #6
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	4a09      	ldr	r2, [pc, #36]	@ (8000e34 <__NVIC_SetPriority+0x5c>)
 8000e10:	4694      	mov	ip, r2
 8000e12:	4463      	add	r3, ip
 8000e14:	685c      	ldr	r4, [r3, #4]
 8000e16:	2203      	movs	r2, #3
 8000e18:	4010      	ands	r0, r2
 8000e1a:	00c0      	lsls	r0, r0, #3
 8000e1c:	32fc      	adds	r2, #252	@ 0xfc
 8000e1e:	0015      	movs	r5, r2
 8000e20:	4085      	lsls	r5, r0
 8000e22:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e24:	0189      	lsls	r1, r1, #6
 8000e26:	400a      	ands	r2, r1
 8000e28:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e2a:	4322      	orrs	r2, r4
 8000e2c:	605a      	str	r2, [r3, #4]
}
 8000e2e:	e7e7      	b.n	8000e00 <__NVIC_SetPriority+0x28>
 8000e30:	e000e100 	.word	0xe000e100
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e38:	3801      	subs	r0, #1
 8000e3a:	2380      	movs	r3, #128	@ 0x80
 8000e3c:	045b      	lsls	r3, r3, #17
 8000e3e:	4298      	cmp	r0, r3
 8000e40:	d20f      	bcs.n	8000e62 <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e42:	4a09      	ldr	r2, [pc, #36]	@ (8000e68 <SysTick_Config+0x30>)
 8000e44:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e46:	4809      	ldr	r0, [pc, #36]	@ (8000e6c <SysTick_Config+0x34>)
 8000e48:	6a03      	ldr	r3, [r0, #32]
 8000e4a:	021b      	lsls	r3, r3, #8
 8000e4c:	0a1b      	lsrs	r3, r3, #8
 8000e4e:	21c0      	movs	r1, #192	@ 0xc0
 8000e50:	0609      	lsls	r1, r1, #24
 8000e52:	430b      	orrs	r3, r1
 8000e54:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e56:	2300      	movs	r3, #0
 8000e58:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5a:	3307      	adds	r3, #7
 8000e5c:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e5e:	2000      	movs	r0, #0
}
 8000e60:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000e62:	2001      	movs	r0, #1
 8000e64:	e7fc      	b.n	8000e60 <SysTick_Config+0x28>
 8000e66:	46c0      	nop			@ (mov r8, r8)
 8000e68:	e000e010 	.word	0xe000e010
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e70:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e72:	f7ff ffb1 	bl	8000dd8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000e76:	bd10      	pop	{r4, pc}

08000e78 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e78:	b510      	push	{r4, lr}
   return SysTick_Config(TicksNumb);
 8000e7a:	f7ff ffdd 	bl	8000e38 <SysTick_Config>
}
 8000e7e:	bd10      	pop	{r4, pc}

08000e80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e80:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e82:	4b0a      	ldr	r3, [pc, #40]	@ (8000eac <HAL_MspInit+0x2c>)
 8000e84:	6999      	ldr	r1, [r3, #24]
 8000e86:	2201      	movs	r2, #1
 8000e88:	4311      	orrs	r1, r2
 8000e8a:	6199      	str	r1, [r3, #24]
 8000e8c:	6999      	ldr	r1, [r3, #24]
 8000e8e:	400a      	ands	r2, r1
 8000e90:	9200      	str	r2, [sp, #0]
 8000e92:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e94:	69da      	ldr	r2, [r3, #28]
 8000e96:	2180      	movs	r1, #128	@ 0x80
 8000e98:	0549      	lsls	r1, r1, #21
 8000e9a:	430a      	orrs	r2, r1
 8000e9c:	61da      	str	r2, [r3, #28]
 8000e9e:	69db      	ldr	r3, [r3, #28]
 8000ea0:	400b      	ands	r3, r1
 8000ea2:	9301      	str	r3, [sp, #4]
 8000ea4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ea6:	b002      	add	sp, #8
 8000ea8:	4770      	bx	lr
 8000eaa:	46c0      	nop			@ (mov r8, r8)
 8000eac:	40021000 	.word	0x40021000

08000eb0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000eb0:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM16)
 8000eb2:	6802      	ldr	r2, [r0, #0]
 8000eb4:	4b07      	ldr	r3, [pc, #28]	@ (8000ed4 <HAL_TIM_Base_MspInit+0x24>)
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d001      	beq.n	8000ebe <HAL_TIM_Base_MspInit+0xe>

  /* USER CODE END TIM16_MspInit 1 */

  }

}
 8000eba:	b002      	add	sp, #8
 8000ebc:	4770      	bx	lr
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000ebe:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <HAL_TIM_Base_MspInit+0x28>)
 8000ec0:	699a      	ldr	r2, [r3, #24]
 8000ec2:	2180      	movs	r1, #128	@ 0x80
 8000ec4:	0289      	lsls	r1, r1, #10
 8000ec6:	430a      	orrs	r2, r1
 8000ec8:	619a      	str	r2, [r3, #24]
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	400b      	ands	r3, r1
 8000ece:	9301      	str	r3, [sp, #4]
 8000ed0:	9b01      	ldr	r3, [sp, #4]
}
 8000ed2:	e7f2      	b.n	8000eba <HAL_TIM_Base_MspInit+0xa>
 8000ed4:	40014400 	.word	0x40014400
 8000ed8:	40021000 	.word	0x40021000

08000edc <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8000edc:	233d      	movs	r3, #61	@ 0x3d
 8000ede:	5cc3      	ldrb	r3, [r0, r3]
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d126      	bne.n	8000f32 <HAL_TIM_Base_Start_IT+0x56>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000ee4:	333c      	adds	r3, #60	@ 0x3c
 8000ee6:	2202      	movs	r2, #2
 8000ee8:	54c2      	strb	r2, [r0, r3]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000eea:	6802      	ldr	r2, [r0, #0]
 8000eec:	68d3      	ldr	r3, [r2, #12]
 8000eee:	2101      	movs	r1, #1
 8000ef0:	430b      	orrs	r3, r1
 8000ef2:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8000ef4:	6803      	ldr	r3, [r0, #0]
 8000ef6:	4a11      	ldr	r2, [pc, #68]	@ (8000f3c <HAL_TIM_Base_Start_IT+0x60>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d00f      	beq.n	8000f1c <HAL_TIM_Base_Start_IT+0x40>
 8000efc:	2280      	movs	r2, #128	@ 0x80
 8000efe:	05d2      	lsls	r2, r2, #23
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d00b      	beq.n	8000f1c <HAL_TIM_Base_Start_IT+0x40>
 8000f04:	4a0e      	ldr	r2, [pc, #56]	@ (8000f40 <HAL_TIM_Base_Start_IT+0x64>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d008      	beq.n	8000f1c <HAL_TIM_Base_Start_IT+0x40>
 8000f0a:	4a0e      	ldr	r2, [pc, #56]	@ (8000f44 <HAL_TIM_Base_Start_IT+0x68>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d005      	beq.n	8000f1c <HAL_TIM_Base_Start_IT+0x40>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	2101      	movs	r1, #1
 8000f14:	430a      	orrs	r2, r1
 8000f16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000f18:	2000      	movs	r0, #0
 8000f1a:	e00b      	b.n	8000f34 <HAL_TIM_Base_Start_IT+0x58>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000f1c:	6899      	ldr	r1, [r3, #8]
 8000f1e:	2207      	movs	r2, #7
 8000f20:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000f22:	2a06      	cmp	r2, #6
 8000f24:	d007      	beq.n	8000f36 <HAL_TIM_Base_Start_IT+0x5a>
      __HAL_TIM_ENABLE(htim);
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	2101      	movs	r1, #1
 8000f2a:	430a      	orrs	r2, r1
 8000f2c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8000f2e:	2000      	movs	r0, #0
 8000f30:	e000      	b.n	8000f34 <HAL_TIM_Base_Start_IT+0x58>
    return HAL_ERROR;
 8000f32:	2001      	movs	r0, #1
}
 8000f34:	4770      	bx	lr
  return HAL_OK;
 8000f36:	2000      	movs	r0, #0
 8000f38:	e7fc      	b.n	8000f34 <HAL_TIM_Base_Start_IT+0x58>
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	40012c00 	.word	0x40012c00
 8000f40:	40000400 	.word	0x40000400
 8000f44:	40014000 	.word	0x40014000

08000f48 <HAL_TIM_PeriodElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8000f48:	4770      	bx	lr

08000f4a <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8000f4a:	4770      	bx	lr

08000f4c <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8000f4c:	4770      	bx	lr

08000f4e <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8000f4e:	4770      	bx	lr

08000f50 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8000f50:	4770      	bx	lr

08000f52 <HAL_TIM_IRQHandler>:
{
 8000f52:	b570      	push	{r4, r5, r6, lr}
 8000f54:	0004      	movs	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8000f56:	6803      	ldr	r3, [r0, #0]
 8000f58:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8000f5a:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8000f5c:	07aa      	lsls	r2, r5, #30
 8000f5e:	d50e      	bpl.n	8000f7e <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8000f60:	07b2      	lsls	r2, r6, #30
 8000f62:	d50c      	bpl.n	8000f7e <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8000f64:	2203      	movs	r2, #3
 8000f66:	4252      	negs	r2, r2
 8000f68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000f6e:	6803      	ldr	r3, [r0, #0]
 8000f70:	699b      	ldr	r3, [r3, #24]
 8000f72:	079b      	lsls	r3, r3, #30
 8000f74:	d051      	beq.n	800101a <HAL_TIM_IRQHandler+0xc8>
          HAL_TIM_IC_CaptureCallback(htim);
 8000f76:	f7ff ffe9 	bl	8000f4c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8000f7e:	076b      	lsls	r3, r5, #29
 8000f80:	d512      	bpl.n	8000fa8 <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8000f82:	0773      	lsls	r3, r6, #29
 8000f84:	d510      	bpl.n	8000fa8 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8000f86:	6823      	ldr	r3, [r4, #0]
 8000f88:	2205      	movs	r2, #5
 8000f8a:	4252      	negs	r2, r2
 8000f8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000f92:	6823      	ldr	r3, [r4, #0]
 8000f94:	699a      	ldr	r2, [r3, #24]
 8000f96:	23c0      	movs	r3, #192	@ 0xc0
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	421a      	tst	r2, r3
 8000f9c:	d043      	beq.n	8001026 <HAL_TIM_IRQHandler+0xd4>
        HAL_TIM_IC_CaptureCallback(htim);
 8000f9e:	0020      	movs	r0, r4
 8000fa0:	f7ff ffd4 	bl	8000f4c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8000fa8:	072b      	lsls	r3, r5, #28
 8000faa:	d510      	bpl.n	8000fce <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8000fac:	0733      	lsls	r3, r6, #28
 8000fae:	d50e      	bpl.n	8000fce <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8000fb0:	6823      	ldr	r3, [r4, #0]
 8000fb2:	2209      	movs	r2, #9
 8000fb4:	4252      	negs	r2, r2
 8000fb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000fb8:	2304      	movs	r3, #4
 8000fba:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000fbc:	6823      	ldr	r3, [r4, #0]
 8000fbe:	69db      	ldr	r3, [r3, #28]
 8000fc0:	079b      	lsls	r3, r3, #30
 8000fc2:	d037      	beq.n	8001034 <HAL_TIM_IRQHandler+0xe2>
        HAL_TIM_IC_CaptureCallback(htim);
 8000fc4:	0020      	movs	r0, r4
 8000fc6:	f7ff ffc1 	bl	8000f4c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8000fce:	06eb      	lsls	r3, r5, #27
 8000fd0:	d512      	bpl.n	8000ff8 <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8000fd2:	06f3      	lsls	r3, r6, #27
 8000fd4:	d510      	bpl.n	8000ff8 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8000fd6:	6823      	ldr	r3, [r4, #0]
 8000fd8:	2211      	movs	r2, #17
 8000fda:	4252      	negs	r2, r2
 8000fdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000fde:	2308      	movs	r3, #8
 8000fe0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000fe2:	6823      	ldr	r3, [r4, #0]
 8000fe4:	69da      	ldr	r2, [r3, #28]
 8000fe6:	23c0      	movs	r3, #192	@ 0xc0
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	421a      	tst	r2, r3
 8000fec:	d029      	beq.n	8001042 <HAL_TIM_IRQHandler+0xf0>
        HAL_TIM_IC_CaptureCallback(htim);
 8000fee:	0020      	movs	r0, r4
 8000ff0:	f7ff ffac 	bl	8000f4c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8000ff8:	07eb      	lsls	r3, r5, #31
 8000ffa:	d501      	bpl.n	8001000 <HAL_TIM_IRQHandler+0xae>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8000ffc:	07f3      	lsls	r3, r6, #31
 8000ffe:	d427      	bmi.n	8001050 <HAL_TIM_IRQHandler+0xfe>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001000:	062b      	lsls	r3, r5, #24
 8001002:	d501      	bpl.n	8001008 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001004:	0633      	lsls	r3, r6, #24
 8001006:	d42b      	bmi.n	8001060 <HAL_TIM_IRQHandler+0x10e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001008:	066b      	lsls	r3, r5, #25
 800100a:	d501      	bpl.n	8001010 <HAL_TIM_IRQHandler+0xbe>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800100c:	0673      	lsls	r3, r6, #25
 800100e:	d42f      	bmi.n	8001070 <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001010:	06ad      	lsls	r5, r5, #26
 8001012:	d501      	bpl.n	8001018 <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001014:	06b6      	lsls	r6, r6, #26
 8001016:	d433      	bmi.n	8001080 <HAL_TIM_IRQHandler+0x12e>
}
 8001018:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800101a:	f7ff ff96 	bl	8000f4a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800101e:	0020      	movs	r0, r4
 8001020:	f7ff ff95 	bl	8000f4e <HAL_TIM_PWM_PulseFinishedCallback>
 8001024:	e7a9      	b.n	8000f7a <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001026:	0020      	movs	r0, r4
 8001028:	f7ff ff8f 	bl	8000f4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800102c:	0020      	movs	r0, r4
 800102e:	f7ff ff8e 	bl	8000f4e <HAL_TIM_PWM_PulseFinishedCallback>
 8001032:	e7b7      	b.n	8000fa4 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001034:	0020      	movs	r0, r4
 8001036:	f7ff ff88 	bl	8000f4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800103a:	0020      	movs	r0, r4
 800103c:	f7ff ff87 	bl	8000f4e <HAL_TIM_PWM_PulseFinishedCallback>
 8001040:	e7c3      	b.n	8000fca <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001042:	0020      	movs	r0, r4
 8001044:	f7ff ff81 	bl	8000f4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001048:	0020      	movs	r0, r4
 800104a:	f7ff ff80 	bl	8000f4e <HAL_TIM_PWM_PulseFinishedCallback>
 800104e:	e7d1      	b.n	8000ff4 <HAL_TIM_IRQHandler+0xa2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001050:	6823      	ldr	r3, [r4, #0]
 8001052:	2202      	movs	r2, #2
 8001054:	4252      	negs	r2, r2
 8001056:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001058:	0020      	movs	r0, r4
 800105a:	f7ff ff75 	bl	8000f48 <HAL_TIM_PeriodElapsedCallback>
 800105e:	e7cf      	b.n	8001000 <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001060:	6823      	ldr	r3, [r4, #0]
 8001062:	2281      	movs	r2, #129	@ 0x81
 8001064:	4252      	negs	r2, r2
 8001066:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001068:	0020      	movs	r0, r4
 800106a:	f000 f896 	bl	800119a <HAL_TIMEx_BreakCallback>
 800106e:	e7cb      	b.n	8001008 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001070:	6823      	ldr	r3, [r4, #0]
 8001072:	2241      	movs	r2, #65	@ 0x41
 8001074:	4252      	negs	r2, r2
 8001076:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001078:	0020      	movs	r0, r4
 800107a:	f7ff ff69 	bl	8000f50 <HAL_TIM_TriggerCallback>
 800107e:	e7c7      	b.n	8001010 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001080:	6823      	ldr	r3, [r4, #0]
 8001082:	2221      	movs	r2, #33	@ 0x21
 8001084:	4252      	negs	r2, r2
 8001086:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8001088:	0020      	movs	r0, r4
 800108a:	f000 f885 	bl	8001198 <HAL_TIMEx_CommutCallback>
}
 800108e:	e7c3      	b.n	8001018 <HAL_TIM_IRQHandler+0xc6>

08001090 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001090:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001092:	4a24      	ldr	r2, [pc, #144]	@ (8001124 <TIM_Base_SetConfig+0x94>)
 8001094:	4290      	cmp	r0, r2
 8001096:	d006      	beq.n	80010a6 <TIM_Base_SetConfig+0x16>
 8001098:	2280      	movs	r2, #128	@ 0x80
 800109a:	05d2      	lsls	r2, r2, #23
 800109c:	4290      	cmp	r0, r2
 800109e:	d002      	beq.n	80010a6 <TIM_Base_SetConfig+0x16>
 80010a0:	4a21      	ldr	r2, [pc, #132]	@ (8001128 <TIM_Base_SetConfig+0x98>)
 80010a2:	4290      	cmp	r0, r2
 80010a4:	d103      	bne.n	80010ae <TIM_Base_SetConfig+0x1e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80010a6:	2270      	movs	r2, #112	@ 0x70
 80010a8:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80010aa:	684a      	ldr	r2, [r1, #4]
 80010ac:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80010ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001124 <TIM_Base_SetConfig+0x94>)
 80010b0:	4290      	cmp	r0, r2
 80010b2:	d012      	beq.n	80010da <TIM_Base_SetConfig+0x4a>
 80010b4:	2280      	movs	r2, #128	@ 0x80
 80010b6:	05d2      	lsls	r2, r2, #23
 80010b8:	4290      	cmp	r0, r2
 80010ba:	d00e      	beq.n	80010da <TIM_Base_SetConfig+0x4a>
 80010bc:	4a1a      	ldr	r2, [pc, #104]	@ (8001128 <TIM_Base_SetConfig+0x98>)
 80010be:	4290      	cmp	r0, r2
 80010c0:	d00b      	beq.n	80010da <TIM_Base_SetConfig+0x4a>
 80010c2:	4a1a      	ldr	r2, [pc, #104]	@ (800112c <TIM_Base_SetConfig+0x9c>)
 80010c4:	4290      	cmp	r0, r2
 80010c6:	d008      	beq.n	80010da <TIM_Base_SetConfig+0x4a>
 80010c8:	4a19      	ldr	r2, [pc, #100]	@ (8001130 <TIM_Base_SetConfig+0xa0>)
 80010ca:	4290      	cmp	r0, r2
 80010cc:	d005      	beq.n	80010da <TIM_Base_SetConfig+0x4a>
 80010ce:	4a19      	ldr	r2, [pc, #100]	@ (8001134 <TIM_Base_SetConfig+0xa4>)
 80010d0:	4290      	cmp	r0, r2
 80010d2:	d002      	beq.n	80010da <TIM_Base_SetConfig+0x4a>
 80010d4:	4a18      	ldr	r2, [pc, #96]	@ (8001138 <TIM_Base_SetConfig+0xa8>)
 80010d6:	4290      	cmp	r0, r2
 80010d8:	d103      	bne.n	80010e2 <TIM_Base_SetConfig+0x52>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80010da:	4a18      	ldr	r2, [pc, #96]	@ (800113c <TIM_Base_SetConfig+0xac>)
 80010dc:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80010de:	68cb      	ldr	r3, [r1, #12]
 80010e0:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80010e2:	2280      	movs	r2, #128	@ 0x80
 80010e4:	4393      	bics	r3, r2
 80010e6:	694a      	ldr	r2, [r1, #20]
 80010e8:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80010ea:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80010ec:	688b      	ldr	r3, [r1, #8]
 80010ee:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80010f0:	680b      	ldr	r3, [r1, #0]
 80010f2:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80010f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <TIM_Base_SetConfig+0x94>)
 80010f6:	4298      	cmp	r0, r3
 80010f8:	d008      	beq.n	800110c <TIM_Base_SetConfig+0x7c>
 80010fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001130 <TIM_Base_SetConfig+0xa0>)
 80010fc:	4298      	cmp	r0, r3
 80010fe:	d005      	beq.n	800110c <TIM_Base_SetConfig+0x7c>
 8001100:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <TIM_Base_SetConfig+0xa4>)
 8001102:	4298      	cmp	r0, r3
 8001104:	d002      	beq.n	800110c <TIM_Base_SetConfig+0x7c>
 8001106:	4b0c      	ldr	r3, [pc, #48]	@ (8001138 <TIM_Base_SetConfig+0xa8>)
 8001108:	4298      	cmp	r0, r3
 800110a:	d101      	bne.n	8001110 <TIM_Base_SetConfig+0x80>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800110c:	690b      	ldr	r3, [r1, #16]
 800110e:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001110:	2301      	movs	r3, #1
 8001112:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001114:	6902      	ldr	r2, [r0, #16]
 8001116:	4213      	tst	r3, r2
 8001118:	d003      	beq.n	8001122 <TIM_Base_SetConfig+0x92>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800111a:	6903      	ldr	r3, [r0, #16]
 800111c:	2201      	movs	r2, #1
 800111e:	4393      	bics	r3, r2
 8001120:	6103      	str	r3, [r0, #16]
  }
}
 8001122:	4770      	bx	lr
 8001124:	40012c00 	.word	0x40012c00
 8001128:	40000400 	.word	0x40000400
 800112c:	40002000 	.word	0x40002000
 8001130:	40014000 	.word	0x40014000
 8001134:	40014400 	.word	0x40014400
 8001138:	40014800 	.word	0x40014800
 800113c:	fffffcff 	.word	0xfffffcff

08001140 <HAL_TIM_Base_Init>:
{
 8001140:	b570      	push	{r4, r5, r6, lr}
 8001142:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8001144:	d026      	beq.n	8001194 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001146:	233d      	movs	r3, #61	@ 0x3d
 8001148:	5cc3      	ldrb	r3, [r0, r3]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d01c      	beq.n	8001188 <HAL_TIM_Base_Init+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 800114e:	253d      	movs	r5, #61	@ 0x3d
 8001150:	2302      	movs	r3, #2
 8001152:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001154:	0021      	movs	r1, r4
 8001156:	c901      	ldmia	r1!, {r0}
 8001158:	f7ff ff9a 	bl	8001090 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800115c:	2301      	movs	r3, #1
 800115e:	2246      	movs	r2, #70	@ 0x46
 8001160:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001162:	3a08      	subs	r2, #8
 8001164:	54a3      	strb	r3, [r4, r2]
 8001166:	3201      	adds	r2, #1
 8001168:	54a3      	strb	r3, [r4, r2]
 800116a:	3201      	adds	r2, #1
 800116c:	54a3      	strb	r3, [r4, r2]
 800116e:	3201      	adds	r2, #1
 8001170:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001172:	3201      	adds	r2, #1
 8001174:	54a3      	strb	r3, [r4, r2]
 8001176:	3201      	adds	r2, #1
 8001178:	54a3      	strb	r3, [r4, r2]
 800117a:	3201      	adds	r2, #1
 800117c:	54a3      	strb	r3, [r4, r2]
 800117e:	3201      	adds	r2, #1
 8001180:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8001182:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8001184:	2000      	movs	r0, #0
}
 8001186:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8001188:	333c      	adds	r3, #60	@ 0x3c
 800118a:	2200      	movs	r2, #0
 800118c:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 800118e:	f7ff fe8f 	bl	8000eb0 <HAL_TIM_Base_MspInit>
 8001192:	e7dc      	b.n	800114e <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 8001194:	2001      	movs	r0, #1
 8001196:	e7f6      	b.n	8001186 <HAL_TIM_Base_Init+0x46>

08001198 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001198:	4770      	bx	lr

0800119a <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800119a:	4770      	bx	lr

0800119c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800119c:	e7fe      	b.n	800119c <NMI_Handler>

0800119e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800119e:	e7fe      	b.n	800119e <HardFault_Handler>

080011a0 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80011a0:	4770      	bx	lr

080011a2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011a2:	4770      	bx	lr

080011a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011a4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011a6:	f7ff fe0b 	bl	8000dc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011aa:	bd10      	pop	{r4, pc}

080011ac <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80011ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 80011ae:	2200      	movs	r2, #0

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80011b0:	e016      	b.n	80011e0 <LL_GPIO_Init+0x34>
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80011b2:	690b      	ldr	r3, [r1, #16]
 80011b4:	469c      	mov	ip, r3
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 80011b6:	68c4      	ldr	r4, [r0, #12]
 80011b8:	002b      	movs	r3, r5
 80011ba:	436b      	muls	r3, r5
 80011bc:	005e      	lsls	r6, r3, #1
 80011be:	18f6      	adds	r6, r6, r3
 80011c0:	43f7      	mvns	r7, r6
 80011c2:	43b4      	bics	r4, r6
 80011c4:	4666      	mov	r6, ip
 80011c6:	435e      	muls	r6, r3
 80011c8:	4334      	orrs	r4, r6
 80011ca:	60c4      	str	r4, [r0, #12]

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80011cc:	684c      	ldr	r4, [r1, #4]
 80011ce:	2c02      	cmp	r4, #2
 80011d0:	d026      	beq.n	8001220 <LL_GPIO_Init+0x74>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80011d2:	684d      	ldr	r5, [r1, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 80011d4:	6804      	ldr	r4, [r0, #0]
 80011d6:	403c      	ands	r4, r7
 80011d8:	436b      	muls	r3, r5
 80011da:	4323      	orrs	r3, r4
 80011dc:	6003      	str	r3, [r0, #0]
    }
    pinpos++;
 80011de:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80011e0:	680c      	ldr	r4, [r1, #0]
 80011e2:	0023      	movs	r3, r4
 80011e4:	40d3      	lsrs	r3, r2
 80011e6:	d03b      	beq.n	8001260 <LL_GPIO_Init+0xb4>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80011e8:	2301      	movs	r3, #1
 80011ea:	4093      	lsls	r3, r2
 80011ec:	0025      	movs	r5, r4
 80011ee:	401d      	ands	r5, r3
    if (currentpin != 0x00u)
 80011f0:	421c      	tst	r4, r3
 80011f2:	d0f4      	beq.n	80011de <LL_GPIO_Init+0x32>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80011f4:	684b      	ldr	r3, [r1, #4]
 80011f6:	3b01      	subs	r3, #1
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d8da      	bhi.n	80011b2 <LL_GPIO_Init+0x6>
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80011fc:	688f      	ldr	r7, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 80011fe:	6883      	ldr	r3, [r0, #8]
 8001200:	002c      	movs	r4, r5
 8001202:	436c      	muls	r4, r5
 8001204:	0066      	lsls	r6, r4, #1
 8001206:	1936      	adds	r6, r6, r4
 8001208:	43b3      	bics	r3, r6
 800120a:	437c      	muls	r4, r7
 800120c:	4323      	orrs	r3, r4
 800120e:	6083      	str	r3, [r0, #8]
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001210:	680e      	ldr	r6, [r1, #0]
 8001212:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001214:	6843      	ldr	r3, [r0, #4]
 8001216:	43b3      	bics	r3, r6
 8001218:	4374      	muls	r4, r6
 800121a:	4323      	orrs	r3, r4
 800121c:	6043      	str	r3, [r0, #4]
}
 800121e:	e7c8      	b.n	80011b2 <LL_GPIO_Init+0x6>
        if (currentpin < LL_GPIO_PIN_8)
 8001220:	2dff      	cmp	r5, #255	@ 0xff
 8001222:	d80d      	bhi.n	8001240 <LL_GPIO_Init+0x94>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001224:	694c      	ldr	r4, [r1, #20]
 8001226:	46a4      	mov	ip, r4
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8001228:	6a06      	ldr	r6, [r0, #32]
 800122a:	001c      	movs	r4, r3
 800122c:	436c      	muls	r4, r5
 800122e:	436c      	muls	r4, r5
 8001230:	0125      	lsls	r5, r4, #4
 8001232:	1b2d      	subs	r5, r5, r4
 8001234:	43ae      	bics	r6, r5
 8001236:	4665      	mov	r5, ip
 8001238:	436c      	muls	r4, r5
 800123a:	4334      	orrs	r4, r6
 800123c:	6204      	str	r4, [r0, #32]
}
 800123e:	e7c8      	b.n	80011d2 <LL_GPIO_Init+0x26>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001240:	694c      	ldr	r4, [r1, #20]
 8001242:	46a4      	mov	ip, r4
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8001244:	6a46      	ldr	r6, [r0, #36]	@ 0x24
 8001246:	0a2d      	lsrs	r5, r5, #8
 8001248:	002c      	movs	r4, r5
 800124a:	436c      	muls	r4, r5
 800124c:	436c      	muls	r4, r5
 800124e:	436c      	muls	r4, r5
 8001250:	0125      	lsls	r5, r4, #4
 8001252:	1b2d      	subs	r5, r5, r4
 8001254:	43ae      	bics	r6, r5
 8001256:	4665      	mov	r5, ip
 8001258:	436c      	muls	r4, r5
 800125a:	4334      	orrs	r4, r6
 800125c:	6244      	str	r4, [r0, #36]	@ 0x24
}
 800125e:	e7b8      	b.n	80011d2 <LL_GPIO_Init+0x26>
  }

  return (SUCCESS);
}
 8001260:	2000      	movs	r0, #0
 8001262:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001264 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001264:	4b01      	ldr	r3, [pc, #4]	@ (800126c <LL_SetSystemCoreClock+0x8>)
 8001266:	6018      	str	r0, [r3, #0]
}
 8001268:	4770      	bx	lr
 800126a:	46c0      	nop			@ (mov r8, r8)
 800126c:	2000000c 	.word	0x2000000c

08001270 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001270:	4770      	bx	lr
	...

08001274 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001274:	480d      	ldr	r0, [pc, #52]	@ (80012ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001276:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8001278:	f7ff fffa 	bl	8001270 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800127c:	480c      	ldr	r0, [pc, #48]	@ (80012b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800127e:	490d      	ldr	r1, [pc, #52]	@ (80012b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001280:	4a0d      	ldr	r2, [pc, #52]	@ (80012b8 <LoopForever+0xe>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001284:	e002      	b.n	800128c <LoopCopyDataInit>

08001286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800128a:	3304      	adds	r3, #4

0800128c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800128c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800128e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001290:	d3f9      	bcc.n	8001286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001292:	4a0a      	ldr	r2, [pc, #40]	@ (80012bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001294:	4c0a      	ldr	r4, [pc, #40]	@ (80012c0 <LoopForever+0x16>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001298:	e001      	b.n	800129e <LoopFillZerobss>

0800129a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800129a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800129c:	3204      	adds	r2, #4

0800129e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800129e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012a0:	d3fb      	bcc.n	800129a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80012a2:	f000 f9b5 	bl	8001610 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012a6:	f7ff fccf 	bl	8000c48 <main>

080012aa <LoopForever>:

LoopForever:
    b LoopForever
 80012aa:	e7fe      	b.n	80012aa <LoopForever>
  ldr   r0, =_estack
 80012ac:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80012b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012b4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80012b8:	0800259c 	.word	0x0800259c
  ldr r2, =_sbss
 80012bc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80012c0:	20000248 	.word	0x20000248

080012c4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012c4:	e7fe      	b.n	80012c4 <ADC1_COMP_IRQHandler>
	...

080012c8 <rand>:
 80012c8:	4b16      	ldr	r3, [pc, #88]	@ (8001324 <rand+0x5c>)
 80012ca:	b510      	push	{r4, lr}
 80012cc:	681c      	ldr	r4, [r3, #0]
 80012ce:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d116      	bne.n	8001302 <rand+0x3a>
 80012d4:	2018      	movs	r0, #24
 80012d6:	f000 fa2b 	bl	8001730 <malloc>
 80012da:	1e02      	subs	r2, r0, #0
 80012dc:	6320      	str	r0, [r4, #48]	@ 0x30
 80012de:	d104      	bne.n	80012ea <rand+0x22>
 80012e0:	2152      	movs	r1, #82	@ 0x52
 80012e2:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <rand+0x60>)
 80012e4:	4811      	ldr	r0, [pc, #68]	@ (800132c <rand+0x64>)
 80012e6:	f000 f9bb 	bl	8001660 <__assert_func>
 80012ea:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <rand+0x68>)
 80012ec:	2100      	movs	r1, #0
 80012ee:	6003      	str	r3, [r0, #0]
 80012f0:	4b10      	ldr	r3, [pc, #64]	@ (8001334 <rand+0x6c>)
 80012f2:	6043      	str	r3, [r0, #4]
 80012f4:	4b10      	ldr	r3, [pc, #64]	@ (8001338 <rand+0x70>)
 80012f6:	6083      	str	r3, [r0, #8]
 80012f8:	230b      	movs	r3, #11
 80012fa:	8183      	strh	r3, [r0, #12]
 80012fc:	2001      	movs	r0, #1
 80012fe:	6110      	str	r0, [r2, #16]
 8001300:	6151      	str	r1, [r2, #20]
 8001302:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 8001304:	4a0d      	ldr	r2, [pc, #52]	@ (800133c <rand+0x74>)
 8001306:	6920      	ldr	r0, [r4, #16]
 8001308:	6961      	ldr	r1, [r4, #20]
 800130a:	4b0d      	ldr	r3, [pc, #52]	@ (8001340 <rand+0x78>)
 800130c:	f001 f83c 	bl	8002388 <__aeabi_lmul>
 8001310:	2201      	movs	r2, #1
 8001312:	2300      	movs	r3, #0
 8001314:	1880      	adds	r0, r0, r2
 8001316:	4159      	adcs	r1, r3
 8001318:	6120      	str	r0, [r4, #16]
 800131a:	6161      	str	r1, [r4, #20]
 800131c:	0048      	lsls	r0, r1, #1
 800131e:	0840      	lsrs	r0, r0, #1
 8001320:	bd10      	pop	{r4, pc}
 8001322:	46c0      	nop			@ (mov r8, r8)
 8001324:	2000001c 	.word	0x2000001c
 8001328:	08002498 	.word	0x08002498
 800132c:	080024af 	.word	0x080024af
 8001330:	abcd330e 	.word	0xabcd330e
 8001334:	e66d1234 	.word	0xe66d1234
 8001338:	0005deec 	.word	0x0005deec
 800133c:	4c957f2d 	.word	0x4c957f2d
 8001340:	5851f42d 	.word	0x5851f42d

08001344 <std>:
 8001344:	2300      	movs	r3, #0
 8001346:	b510      	push	{r4, lr}
 8001348:	0004      	movs	r4, r0
 800134a:	6003      	str	r3, [r0, #0]
 800134c:	6043      	str	r3, [r0, #4]
 800134e:	6083      	str	r3, [r0, #8]
 8001350:	8181      	strh	r1, [r0, #12]
 8001352:	6643      	str	r3, [r0, #100]	@ 0x64
 8001354:	81c2      	strh	r2, [r0, #14]
 8001356:	6103      	str	r3, [r0, #16]
 8001358:	6143      	str	r3, [r0, #20]
 800135a:	6183      	str	r3, [r0, #24]
 800135c:	0019      	movs	r1, r3
 800135e:	2208      	movs	r2, #8
 8001360:	305c      	adds	r0, #92	@ 0x5c
 8001362:	f000 f8ff 	bl	8001564 <memset>
 8001366:	4b0b      	ldr	r3, [pc, #44]	@ (8001394 <std+0x50>)
 8001368:	6224      	str	r4, [r4, #32]
 800136a:	6263      	str	r3, [r4, #36]	@ 0x24
 800136c:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <std+0x54>)
 800136e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001370:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <std+0x58>)
 8001372:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001374:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <std+0x5c>)
 8001376:	6323      	str	r3, [r4, #48]	@ 0x30
 8001378:	4b0a      	ldr	r3, [pc, #40]	@ (80013a4 <std+0x60>)
 800137a:	429c      	cmp	r4, r3
 800137c:	d005      	beq.n	800138a <std+0x46>
 800137e:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <std+0x64>)
 8001380:	429c      	cmp	r4, r3
 8001382:	d002      	beq.n	800138a <std+0x46>
 8001384:	4b09      	ldr	r3, [pc, #36]	@ (80013ac <std+0x68>)
 8001386:	429c      	cmp	r4, r3
 8001388:	d103      	bne.n	8001392 <std+0x4e>
 800138a:	0020      	movs	r0, r4
 800138c:	3058      	adds	r0, #88	@ 0x58
 800138e:	f000 f963 	bl	8001658 <__retarget_lock_init_recursive>
 8001392:	bd10      	pop	{r4, pc}
 8001394:	080014cd 	.word	0x080014cd
 8001398:	080014f5 	.word	0x080014f5
 800139c:	0800152d 	.word	0x0800152d
 80013a0:	08001559 	.word	0x08001559
 80013a4:	200000f8 	.word	0x200000f8
 80013a8:	20000160 	.word	0x20000160
 80013ac:	200001c8 	.word	0x200001c8

080013b0 <stdio_exit_handler>:
 80013b0:	b510      	push	{r4, lr}
 80013b2:	4a03      	ldr	r2, [pc, #12]	@ (80013c0 <stdio_exit_handler+0x10>)
 80013b4:	4903      	ldr	r1, [pc, #12]	@ (80013c4 <stdio_exit_handler+0x14>)
 80013b6:	4804      	ldr	r0, [pc, #16]	@ (80013c8 <stdio_exit_handler+0x18>)
 80013b8:	f000 f86c 	bl	8001494 <_fwalk_sglue>
 80013bc:	bd10      	pop	{r4, pc}
 80013be:	46c0      	nop			@ (mov r8, r8)
 80013c0:	20000010 	.word	0x20000010
 80013c4:	080019b5 	.word	0x080019b5
 80013c8:	20000020 	.word	0x20000020

080013cc <cleanup_stdio>:
 80013cc:	6841      	ldr	r1, [r0, #4]
 80013ce:	4b0b      	ldr	r3, [pc, #44]	@ (80013fc <cleanup_stdio+0x30>)
 80013d0:	b510      	push	{r4, lr}
 80013d2:	0004      	movs	r4, r0
 80013d4:	4299      	cmp	r1, r3
 80013d6:	d001      	beq.n	80013dc <cleanup_stdio+0x10>
 80013d8:	f000 faec 	bl	80019b4 <_fflush_r>
 80013dc:	68a1      	ldr	r1, [r4, #8]
 80013de:	4b08      	ldr	r3, [pc, #32]	@ (8001400 <cleanup_stdio+0x34>)
 80013e0:	4299      	cmp	r1, r3
 80013e2:	d002      	beq.n	80013ea <cleanup_stdio+0x1e>
 80013e4:	0020      	movs	r0, r4
 80013e6:	f000 fae5 	bl	80019b4 <_fflush_r>
 80013ea:	68e1      	ldr	r1, [r4, #12]
 80013ec:	4b05      	ldr	r3, [pc, #20]	@ (8001404 <cleanup_stdio+0x38>)
 80013ee:	4299      	cmp	r1, r3
 80013f0:	d002      	beq.n	80013f8 <cleanup_stdio+0x2c>
 80013f2:	0020      	movs	r0, r4
 80013f4:	f000 fade 	bl	80019b4 <_fflush_r>
 80013f8:	bd10      	pop	{r4, pc}
 80013fa:	46c0      	nop			@ (mov r8, r8)
 80013fc:	200000f8 	.word	0x200000f8
 8001400:	20000160 	.word	0x20000160
 8001404:	200001c8 	.word	0x200001c8

08001408 <global_stdio_init.part.0>:
 8001408:	b510      	push	{r4, lr}
 800140a:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <global_stdio_init.part.0+0x28>)
 800140c:	4a09      	ldr	r2, [pc, #36]	@ (8001434 <global_stdio_init.part.0+0x2c>)
 800140e:	2104      	movs	r1, #4
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	4809      	ldr	r0, [pc, #36]	@ (8001438 <global_stdio_init.part.0+0x30>)
 8001414:	2200      	movs	r2, #0
 8001416:	f7ff ff95 	bl	8001344 <std>
 800141a:	2201      	movs	r2, #1
 800141c:	2109      	movs	r1, #9
 800141e:	4807      	ldr	r0, [pc, #28]	@ (800143c <global_stdio_init.part.0+0x34>)
 8001420:	f7ff ff90 	bl	8001344 <std>
 8001424:	2202      	movs	r2, #2
 8001426:	2112      	movs	r1, #18
 8001428:	4805      	ldr	r0, [pc, #20]	@ (8001440 <global_stdio_init.part.0+0x38>)
 800142a:	f7ff ff8b 	bl	8001344 <std>
 800142e:	bd10      	pop	{r4, pc}
 8001430:	20000230 	.word	0x20000230
 8001434:	080013b1 	.word	0x080013b1
 8001438:	200000f8 	.word	0x200000f8
 800143c:	20000160 	.word	0x20000160
 8001440:	200001c8 	.word	0x200001c8

08001444 <__sfp_lock_acquire>:
 8001444:	b510      	push	{r4, lr}
 8001446:	4802      	ldr	r0, [pc, #8]	@ (8001450 <__sfp_lock_acquire+0xc>)
 8001448:	f000 f907 	bl	800165a <__retarget_lock_acquire_recursive>
 800144c:	bd10      	pop	{r4, pc}
 800144e:	46c0      	nop			@ (mov r8, r8)
 8001450:	20000239 	.word	0x20000239

08001454 <__sfp_lock_release>:
 8001454:	b510      	push	{r4, lr}
 8001456:	4802      	ldr	r0, [pc, #8]	@ (8001460 <__sfp_lock_release+0xc>)
 8001458:	f000 f900 	bl	800165c <__retarget_lock_release_recursive>
 800145c:	bd10      	pop	{r4, pc}
 800145e:	46c0      	nop			@ (mov r8, r8)
 8001460:	20000239 	.word	0x20000239

08001464 <__sinit>:
 8001464:	b510      	push	{r4, lr}
 8001466:	0004      	movs	r4, r0
 8001468:	f7ff ffec 	bl	8001444 <__sfp_lock_acquire>
 800146c:	6a23      	ldr	r3, [r4, #32]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d002      	beq.n	8001478 <__sinit+0x14>
 8001472:	f7ff ffef 	bl	8001454 <__sfp_lock_release>
 8001476:	bd10      	pop	{r4, pc}
 8001478:	4b04      	ldr	r3, [pc, #16]	@ (800148c <__sinit+0x28>)
 800147a:	6223      	str	r3, [r4, #32]
 800147c:	4b04      	ldr	r3, [pc, #16]	@ (8001490 <__sinit+0x2c>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d1f6      	bne.n	8001472 <__sinit+0xe>
 8001484:	f7ff ffc0 	bl	8001408 <global_stdio_init.part.0>
 8001488:	e7f3      	b.n	8001472 <__sinit+0xe>
 800148a:	46c0      	nop			@ (mov r8, r8)
 800148c:	080013cd 	.word	0x080013cd
 8001490:	20000230 	.word	0x20000230

08001494 <_fwalk_sglue>:
 8001494:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001496:	0014      	movs	r4, r2
 8001498:	2600      	movs	r6, #0
 800149a:	9000      	str	r0, [sp, #0]
 800149c:	9101      	str	r1, [sp, #4]
 800149e:	68a5      	ldr	r5, [r4, #8]
 80014a0:	6867      	ldr	r7, [r4, #4]
 80014a2:	3f01      	subs	r7, #1
 80014a4:	d504      	bpl.n	80014b0 <_fwalk_sglue+0x1c>
 80014a6:	6824      	ldr	r4, [r4, #0]
 80014a8:	2c00      	cmp	r4, #0
 80014aa:	d1f8      	bne.n	800149e <_fwalk_sglue+0xa>
 80014ac:	0030      	movs	r0, r6
 80014ae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80014b0:	89ab      	ldrh	r3, [r5, #12]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d908      	bls.n	80014c8 <_fwalk_sglue+0x34>
 80014b6:	220e      	movs	r2, #14
 80014b8:	5eab      	ldrsh	r3, [r5, r2]
 80014ba:	3301      	adds	r3, #1
 80014bc:	d004      	beq.n	80014c8 <_fwalk_sglue+0x34>
 80014be:	0029      	movs	r1, r5
 80014c0:	9800      	ldr	r0, [sp, #0]
 80014c2:	9b01      	ldr	r3, [sp, #4]
 80014c4:	4798      	blx	r3
 80014c6:	4306      	orrs	r6, r0
 80014c8:	3568      	adds	r5, #104	@ 0x68
 80014ca:	e7ea      	b.n	80014a2 <_fwalk_sglue+0xe>

080014cc <__sread>:
 80014cc:	b570      	push	{r4, r5, r6, lr}
 80014ce:	000c      	movs	r4, r1
 80014d0:	250e      	movs	r5, #14
 80014d2:	5f49      	ldrsh	r1, [r1, r5]
 80014d4:	f000 f874 	bl	80015c0 <_read_r>
 80014d8:	2800      	cmp	r0, #0
 80014da:	db03      	blt.n	80014e4 <__sread+0x18>
 80014dc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80014de:	181b      	adds	r3, r3, r0
 80014e0:	6563      	str	r3, [r4, #84]	@ 0x54
 80014e2:	bd70      	pop	{r4, r5, r6, pc}
 80014e4:	89a3      	ldrh	r3, [r4, #12]
 80014e6:	4a02      	ldr	r2, [pc, #8]	@ (80014f0 <__sread+0x24>)
 80014e8:	4013      	ands	r3, r2
 80014ea:	81a3      	strh	r3, [r4, #12]
 80014ec:	e7f9      	b.n	80014e2 <__sread+0x16>
 80014ee:	46c0      	nop			@ (mov r8, r8)
 80014f0:	ffffefff 	.word	0xffffefff

080014f4 <__swrite>:
 80014f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014f6:	001f      	movs	r7, r3
 80014f8:	898b      	ldrh	r3, [r1, #12]
 80014fa:	0005      	movs	r5, r0
 80014fc:	000c      	movs	r4, r1
 80014fe:	0016      	movs	r6, r2
 8001500:	05db      	lsls	r3, r3, #23
 8001502:	d505      	bpl.n	8001510 <__swrite+0x1c>
 8001504:	230e      	movs	r3, #14
 8001506:	5ec9      	ldrsh	r1, [r1, r3]
 8001508:	2200      	movs	r2, #0
 800150a:	2302      	movs	r3, #2
 800150c:	f000 f844 	bl	8001598 <_lseek_r>
 8001510:	89a3      	ldrh	r3, [r4, #12]
 8001512:	4a05      	ldr	r2, [pc, #20]	@ (8001528 <__swrite+0x34>)
 8001514:	0028      	movs	r0, r5
 8001516:	4013      	ands	r3, r2
 8001518:	81a3      	strh	r3, [r4, #12]
 800151a:	0032      	movs	r2, r6
 800151c:	230e      	movs	r3, #14
 800151e:	5ee1      	ldrsh	r1, [r4, r3]
 8001520:	003b      	movs	r3, r7
 8001522:	f000 f861 	bl	80015e8 <_write_r>
 8001526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001528:	ffffefff 	.word	0xffffefff

0800152c <__sseek>:
 800152c:	b570      	push	{r4, r5, r6, lr}
 800152e:	000c      	movs	r4, r1
 8001530:	250e      	movs	r5, #14
 8001532:	5f49      	ldrsh	r1, [r1, r5]
 8001534:	f000 f830 	bl	8001598 <_lseek_r>
 8001538:	89a3      	ldrh	r3, [r4, #12]
 800153a:	1c42      	adds	r2, r0, #1
 800153c:	d103      	bne.n	8001546 <__sseek+0x1a>
 800153e:	4a05      	ldr	r2, [pc, #20]	@ (8001554 <__sseek+0x28>)
 8001540:	4013      	ands	r3, r2
 8001542:	81a3      	strh	r3, [r4, #12]
 8001544:	bd70      	pop	{r4, r5, r6, pc}
 8001546:	2280      	movs	r2, #128	@ 0x80
 8001548:	0152      	lsls	r2, r2, #5
 800154a:	4313      	orrs	r3, r2
 800154c:	81a3      	strh	r3, [r4, #12]
 800154e:	6560      	str	r0, [r4, #84]	@ 0x54
 8001550:	e7f8      	b.n	8001544 <__sseek+0x18>
 8001552:	46c0      	nop			@ (mov r8, r8)
 8001554:	ffffefff 	.word	0xffffefff

08001558 <__sclose>:
 8001558:	b510      	push	{r4, lr}
 800155a:	230e      	movs	r3, #14
 800155c:	5ec9      	ldrsh	r1, [r1, r3]
 800155e:	f000 f809 	bl	8001574 <_close_r>
 8001562:	bd10      	pop	{r4, pc}

08001564 <memset>:
 8001564:	0003      	movs	r3, r0
 8001566:	1882      	adds	r2, r0, r2
 8001568:	4293      	cmp	r3, r2
 800156a:	d100      	bne.n	800156e <memset+0xa>
 800156c:	4770      	bx	lr
 800156e:	7019      	strb	r1, [r3, #0]
 8001570:	3301      	adds	r3, #1
 8001572:	e7f9      	b.n	8001568 <memset+0x4>

08001574 <_close_r>:
 8001574:	2300      	movs	r3, #0
 8001576:	b570      	push	{r4, r5, r6, lr}
 8001578:	4d06      	ldr	r5, [pc, #24]	@ (8001594 <_close_r+0x20>)
 800157a:	0004      	movs	r4, r0
 800157c:	0008      	movs	r0, r1
 800157e:	602b      	str	r3, [r5, #0]
 8001580:	f000 feb2 	bl	80022e8 <_close>
 8001584:	1c43      	adds	r3, r0, #1
 8001586:	d103      	bne.n	8001590 <_close_r+0x1c>
 8001588:	682b      	ldr	r3, [r5, #0]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d000      	beq.n	8001590 <_close_r+0x1c>
 800158e:	6023      	str	r3, [r4, #0]
 8001590:	bd70      	pop	{r4, r5, r6, pc}
 8001592:	46c0      	nop			@ (mov r8, r8)
 8001594:	20000234 	.word	0x20000234

08001598 <_lseek_r>:
 8001598:	b570      	push	{r4, r5, r6, lr}
 800159a:	0004      	movs	r4, r0
 800159c:	0008      	movs	r0, r1
 800159e:	0011      	movs	r1, r2
 80015a0:	001a      	movs	r2, r3
 80015a2:	2300      	movs	r3, #0
 80015a4:	4d05      	ldr	r5, [pc, #20]	@ (80015bc <_lseek_r+0x24>)
 80015a6:	602b      	str	r3, [r5, #0]
 80015a8:	f000 fec6 	bl	8002338 <_lseek>
 80015ac:	1c43      	adds	r3, r0, #1
 80015ae:	d103      	bne.n	80015b8 <_lseek_r+0x20>
 80015b0:	682b      	ldr	r3, [r5, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d000      	beq.n	80015b8 <_lseek_r+0x20>
 80015b6:	6023      	str	r3, [r4, #0]
 80015b8:	bd70      	pop	{r4, r5, r6, pc}
 80015ba:	46c0      	nop			@ (mov r8, r8)
 80015bc:	20000234 	.word	0x20000234

080015c0 <_read_r>:
 80015c0:	b570      	push	{r4, r5, r6, lr}
 80015c2:	0004      	movs	r4, r0
 80015c4:	0008      	movs	r0, r1
 80015c6:	0011      	movs	r1, r2
 80015c8:	001a      	movs	r2, r3
 80015ca:	2300      	movs	r3, #0
 80015cc:	4d05      	ldr	r5, [pc, #20]	@ (80015e4 <_read_r+0x24>)
 80015ce:	602b      	str	r3, [r5, #0]
 80015d0:	f000 feba 	bl	8002348 <_read>
 80015d4:	1c43      	adds	r3, r0, #1
 80015d6:	d103      	bne.n	80015e0 <_read_r+0x20>
 80015d8:	682b      	ldr	r3, [r5, #0]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d000      	beq.n	80015e0 <_read_r+0x20>
 80015de:	6023      	str	r3, [r4, #0]
 80015e0:	bd70      	pop	{r4, r5, r6, pc}
 80015e2:	46c0      	nop			@ (mov r8, r8)
 80015e4:	20000234 	.word	0x20000234

080015e8 <_write_r>:
 80015e8:	b570      	push	{r4, r5, r6, lr}
 80015ea:	0004      	movs	r4, r0
 80015ec:	0008      	movs	r0, r1
 80015ee:	0011      	movs	r1, r2
 80015f0:	001a      	movs	r2, r3
 80015f2:	2300      	movs	r3, #0
 80015f4:	4d05      	ldr	r5, [pc, #20]	@ (800160c <_write_r+0x24>)
 80015f6:	602b      	str	r3, [r5, #0]
 80015f8:	f000 febc 	bl	8002374 <_write>
 80015fc:	1c43      	adds	r3, r0, #1
 80015fe:	d103      	bne.n	8001608 <_write_r+0x20>
 8001600:	682b      	ldr	r3, [r5, #0]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d000      	beq.n	8001608 <_write_r+0x20>
 8001606:	6023      	str	r3, [r4, #0]
 8001608:	bd70      	pop	{r4, r5, r6, pc}
 800160a:	46c0      	nop			@ (mov r8, r8)
 800160c:	20000234 	.word	0x20000234

08001610 <__libc_init_array>:
 8001610:	b570      	push	{r4, r5, r6, lr}
 8001612:	2600      	movs	r6, #0
 8001614:	4c0c      	ldr	r4, [pc, #48]	@ (8001648 <__libc_init_array+0x38>)
 8001616:	4d0d      	ldr	r5, [pc, #52]	@ (800164c <__libc_init_array+0x3c>)
 8001618:	1b64      	subs	r4, r4, r5
 800161a:	10a4      	asrs	r4, r4, #2
 800161c:	42a6      	cmp	r6, r4
 800161e:	d109      	bne.n	8001634 <__libc_init_array+0x24>
 8001620:	2600      	movs	r6, #0
 8001622:	f000 fedf 	bl	80023e4 <_init>
 8001626:	4c0a      	ldr	r4, [pc, #40]	@ (8001650 <__libc_init_array+0x40>)
 8001628:	4d0a      	ldr	r5, [pc, #40]	@ (8001654 <__libc_init_array+0x44>)
 800162a:	1b64      	subs	r4, r4, r5
 800162c:	10a4      	asrs	r4, r4, #2
 800162e:	42a6      	cmp	r6, r4
 8001630:	d105      	bne.n	800163e <__libc_init_array+0x2e>
 8001632:	bd70      	pop	{r4, r5, r6, pc}
 8001634:	00b3      	lsls	r3, r6, #2
 8001636:	58eb      	ldr	r3, [r5, r3]
 8001638:	4798      	blx	r3
 800163a:	3601      	adds	r6, #1
 800163c:	e7ee      	b.n	800161c <__libc_init_array+0xc>
 800163e:	00b3      	lsls	r3, r6, #2
 8001640:	58eb      	ldr	r3, [r5, r3]
 8001642:	4798      	blx	r3
 8001644:	3601      	adds	r6, #1
 8001646:	e7f2      	b.n	800162e <__libc_init_array+0x1e>
 8001648:	08002594 	.word	0x08002594
 800164c:	08002594 	.word	0x08002594
 8001650:	08002598 	.word	0x08002598
 8001654:	08002594 	.word	0x08002594

08001658 <__retarget_lock_init_recursive>:
 8001658:	4770      	bx	lr

0800165a <__retarget_lock_acquire_recursive>:
 800165a:	4770      	bx	lr

0800165c <__retarget_lock_release_recursive>:
 800165c:	4770      	bx	lr
	...

08001660 <__assert_func>:
 8001660:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8001662:	0014      	movs	r4, r2
 8001664:	001a      	movs	r2, r3
 8001666:	4b09      	ldr	r3, [pc, #36]	@ (800168c <__assert_func+0x2c>)
 8001668:	0005      	movs	r5, r0
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	000e      	movs	r6, r1
 800166e:	68d8      	ldr	r0, [r3, #12]
 8001670:	4b07      	ldr	r3, [pc, #28]	@ (8001690 <__assert_func+0x30>)
 8001672:	2c00      	cmp	r4, #0
 8001674:	d101      	bne.n	800167a <__assert_func+0x1a>
 8001676:	4b07      	ldr	r3, [pc, #28]	@ (8001694 <__assert_func+0x34>)
 8001678:	001c      	movs	r4, r3
 800167a:	4907      	ldr	r1, [pc, #28]	@ (8001698 <__assert_func+0x38>)
 800167c:	9301      	str	r3, [sp, #4]
 800167e:	9402      	str	r4, [sp, #8]
 8001680:	002b      	movs	r3, r5
 8001682:	9600      	str	r6, [sp, #0]
 8001684:	f000 f9c2 	bl	8001a0c <fiprintf>
 8001688:	f000 f9e2 	bl	8001a50 <abort>
 800168c:	2000001c 	.word	0x2000001c
 8001690:	08002524 	.word	0x08002524
 8001694:	0800255f 	.word	0x0800255f
 8001698:	08002531 	.word	0x08002531

0800169c <_free_r>:
 800169c:	b570      	push	{r4, r5, r6, lr}
 800169e:	0005      	movs	r5, r0
 80016a0:	1e0c      	subs	r4, r1, #0
 80016a2:	d010      	beq.n	80016c6 <_free_r+0x2a>
 80016a4:	3c04      	subs	r4, #4
 80016a6:	6823      	ldr	r3, [r4, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	da00      	bge.n	80016ae <_free_r+0x12>
 80016ac:	18e4      	adds	r4, r4, r3
 80016ae:	0028      	movs	r0, r5
 80016b0:	f000 f8ea 	bl	8001888 <__malloc_lock>
 80016b4:	4a1d      	ldr	r2, [pc, #116]	@ (800172c <_free_r+0x90>)
 80016b6:	6813      	ldr	r3, [r2, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d105      	bne.n	80016c8 <_free_r+0x2c>
 80016bc:	6063      	str	r3, [r4, #4]
 80016be:	6014      	str	r4, [r2, #0]
 80016c0:	0028      	movs	r0, r5
 80016c2:	f000 f8e9 	bl	8001898 <__malloc_unlock>
 80016c6:	bd70      	pop	{r4, r5, r6, pc}
 80016c8:	42a3      	cmp	r3, r4
 80016ca:	d908      	bls.n	80016de <_free_r+0x42>
 80016cc:	6820      	ldr	r0, [r4, #0]
 80016ce:	1821      	adds	r1, r4, r0
 80016d0:	428b      	cmp	r3, r1
 80016d2:	d1f3      	bne.n	80016bc <_free_r+0x20>
 80016d4:	6819      	ldr	r1, [r3, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	1809      	adds	r1, r1, r0
 80016da:	6021      	str	r1, [r4, #0]
 80016dc:	e7ee      	b.n	80016bc <_free_r+0x20>
 80016de:	001a      	movs	r2, r3
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <_free_r+0x4e>
 80016e6:	42a3      	cmp	r3, r4
 80016e8:	d9f9      	bls.n	80016de <_free_r+0x42>
 80016ea:	6811      	ldr	r1, [r2, #0]
 80016ec:	1850      	adds	r0, r2, r1
 80016ee:	42a0      	cmp	r0, r4
 80016f0:	d10b      	bne.n	800170a <_free_r+0x6e>
 80016f2:	6820      	ldr	r0, [r4, #0]
 80016f4:	1809      	adds	r1, r1, r0
 80016f6:	1850      	adds	r0, r2, r1
 80016f8:	6011      	str	r1, [r2, #0]
 80016fa:	4283      	cmp	r3, r0
 80016fc:	d1e0      	bne.n	80016c0 <_free_r+0x24>
 80016fe:	6818      	ldr	r0, [r3, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	1841      	adds	r1, r0, r1
 8001704:	6011      	str	r1, [r2, #0]
 8001706:	6053      	str	r3, [r2, #4]
 8001708:	e7da      	b.n	80016c0 <_free_r+0x24>
 800170a:	42a0      	cmp	r0, r4
 800170c:	d902      	bls.n	8001714 <_free_r+0x78>
 800170e:	230c      	movs	r3, #12
 8001710:	602b      	str	r3, [r5, #0]
 8001712:	e7d5      	b.n	80016c0 <_free_r+0x24>
 8001714:	6820      	ldr	r0, [r4, #0]
 8001716:	1821      	adds	r1, r4, r0
 8001718:	428b      	cmp	r3, r1
 800171a:	d103      	bne.n	8001724 <_free_r+0x88>
 800171c:	6819      	ldr	r1, [r3, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	1809      	adds	r1, r1, r0
 8001722:	6021      	str	r1, [r4, #0]
 8001724:	6063      	str	r3, [r4, #4]
 8001726:	6054      	str	r4, [r2, #4]
 8001728:	e7ca      	b.n	80016c0 <_free_r+0x24>
 800172a:	46c0      	nop			@ (mov r8, r8)
 800172c:	20000240 	.word	0x20000240

08001730 <malloc>:
 8001730:	b510      	push	{r4, lr}
 8001732:	4b03      	ldr	r3, [pc, #12]	@ (8001740 <malloc+0x10>)
 8001734:	0001      	movs	r1, r0
 8001736:	6818      	ldr	r0, [r3, #0]
 8001738:	f000 f826 	bl	8001788 <_malloc_r>
 800173c:	bd10      	pop	{r4, pc}
 800173e:	46c0      	nop			@ (mov r8, r8)
 8001740:	2000001c 	.word	0x2000001c

08001744 <sbrk_aligned>:
 8001744:	b570      	push	{r4, r5, r6, lr}
 8001746:	4e0f      	ldr	r6, [pc, #60]	@ (8001784 <sbrk_aligned+0x40>)
 8001748:	000d      	movs	r5, r1
 800174a:	6831      	ldr	r1, [r6, #0]
 800174c:	0004      	movs	r4, r0
 800174e:	2900      	cmp	r1, #0
 8001750:	d102      	bne.n	8001758 <sbrk_aligned+0x14>
 8001752:	f000 f96b 	bl	8001a2c <_sbrk_r>
 8001756:	6030      	str	r0, [r6, #0]
 8001758:	0029      	movs	r1, r5
 800175a:	0020      	movs	r0, r4
 800175c:	f000 f966 	bl	8001a2c <_sbrk_r>
 8001760:	1c43      	adds	r3, r0, #1
 8001762:	d103      	bne.n	800176c <sbrk_aligned+0x28>
 8001764:	2501      	movs	r5, #1
 8001766:	426d      	negs	r5, r5
 8001768:	0028      	movs	r0, r5
 800176a:	bd70      	pop	{r4, r5, r6, pc}
 800176c:	2303      	movs	r3, #3
 800176e:	1cc5      	adds	r5, r0, #3
 8001770:	439d      	bics	r5, r3
 8001772:	42a8      	cmp	r0, r5
 8001774:	d0f8      	beq.n	8001768 <sbrk_aligned+0x24>
 8001776:	1a29      	subs	r1, r5, r0
 8001778:	0020      	movs	r0, r4
 800177a:	f000 f957 	bl	8001a2c <_sbrk_r>
 800177e:	3001      	adds	r0, #1
 8001780:	d1f2      	bne.n	8001768 <sbrk_aligned+0x24>
 8001782:	e7ef      	b.n	8001764 <sbrk_aligned+0x20>
 8001784:	2000023c 	.word	0x2000023c

08001788 <_malloc_r>:
 8001788:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800178a:	2203      	movs	r2, #3
 800178c:	1ccb      	adds	r3, r1, #3
 800178e:	4393      	bics	r3, r2
 8001790:	3308      	adds	r3, #8
 8001792:	0005      	movs	r5, r0
 8001794:	001f      	movs	r7, r3
 8001796:	2b0c      	cmp	r3, #12
 8001798:	d234      	bcs.n	8001804 <_malloc_r+0x7c>
 800179a:	270c      	movs	r7, #12
 800179c:	42b9      	cmp	r1, r7
 800179e:	d833      	bhi.n	8001808 <_malloc_r+0x80>
 80017a0:	0028      	movs	r0, r5
 80017a2:	f000 f871 	bl	8001888 <__malloc_lock>
 80017a6:	4e37      	ldr	r6, [pc, #220]	@ (8001884 <_malloc_r+0xfc>)
 80017a8:	6833      	ldr	r3, [r6, #0]
 80017aa:	001c      	movs	r4, r3
 80017ac:	2c00      	cmp	r4, #0
 80017ae:	d12f      	bne.n	8001810 <_malloc_r+0x88>
 80017b0:	0039      	movs	r1, r7
 80017b2:	0028      	movs	r0, r5
 80017b4:	f7ff ffc6 	bl	8001744 <sbrk_aligned>
 80017b8:	0004      	movs	r4, r0
 80017ba:	1c43      	adds	r3, r0, #1
 80017bc:	d15f      	bne.n	800187e <_malloc_r+0xf6>
 80017be:	6834      	ldr	r4, [r6, #0]
 80017c0:	9400      	str	r4, [sp, #0]
 80017c2:	9b00      	ldr	r3, [sp, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d14a      	bne.n	800185e <_malloc_r+0xd6>
 80017c8:	2c00      	cmp	r4, #0
 80017ca:	d052      	beq.n	8001872 <_malloc_r+0xea>
 80017cc:	6823      	ldr	r3, [r4, #0]
 80017ce:	0028      	movs	r0, r5
 80017d0:	18e3      	adds	r3, r4, r3
 80017d2:	9900      	ldr	r1, [sp, #0]
 80017d4:	9301      	str	r3, [sp, #4]
 80017d6:	f000 f929 	bl	8001a2c <_sbrk_r>
 80017da:	9b01      	ldr	r3, [sp, #4]
 80017dc:	4283      	cmp	r3, r0
 80017de:	d148      	bne.n	8001872 <_malloc_r+0xea>
 80017e0:	6823      	ldr	r3, [r4, #0]
 80017e2:	0028      	movs	r0, r5
 80017e4:	1aff      	subs	r7, r7, r3
 80017e6:	0039      	movs	r1, r7
 80017e8:	f7ff ffac 	bl	8001744 <sbrk_aligned>
 80017ec:	3001      	adds	r0, #1
 80017ee:	d040      	beq.n	8001872 <_malloc_r+0xea>
 80017f0:	6823      	ldr	r3, [r4, #0]
 80017f2:	19db      	adds	r3, r3, r7
 80017f4:	6023      	str	r3, [r4, #0]
 80017f6:	6833      	ldr	r3, [r6, #0]
 80017f8:	685a      	ldr	r2, [r3, #4]
 80017fa:	2a00      	cmp	r2, #0
 80017fc:	d133      	bne.n	8001866 <_malloc_r+0xde>
 80017fe:	9b00      	ldr	r3, [sp, #0]
 8001800:	6033      	str	r3, [r6, #0]
 8001802:	e019      	b.n	8001838 <_malloc_r+0xb0>
 8001804:	2b00      	cmp	r3, #0
 8001806:	dac9      	bge.n	800179c <_malloc_r+0x14>
 8001808:	230c      	movs	r3, #12
 800180a:	602b      	str	r3, [r5, #0]
 800180c:	2000      	movs	r0, #0
 800180e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001810:	6821      	ldr	r1, [r4, #0]
 8001812:	1bc9      	subs	r1, r1, r7
 8001814:	d420      	bmi.n	8001858 <_malloc_r+0xd0>
 8001816:	290b      	cmp	r1, #11
 8001818:	d90a      	bls.n	8001830 <_malloc_r+0xa8>
 800181a:	19e2      	adds	r2, r4, r7
 800181c:	6027      	str	r7, [r4, #0]
 800181e:	42a3      	cmp	r3, r4
 8001820:	d104      	bne.n	800182c <_malloc_r+0xa4>
 8001822:	6032      	str	r2, [r6, #0]
 8001824:	6863      	ldr	r3, [r4, #4]
 8001826:	6011      	str	r1, [r2, #0]
 8001828:	6053      	str	r3, [r2, #4]
 800182a:	e005      	b.n	8001838 <_malloc_r+0xb0>
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	e7f9      	b.n	8001824 <_malloc_r+0x9c>
 8001830:	6862      	ldr	r2, [r4, #4]
 8001832:	42a3      	cmp	r3, r4
 8001834:	d10e      	bne.n	8001854 <_malloc_r+0xcc>
 8001836:	6032      	str	r2, [r6, #0]
 8001838:	0028      	movs	r0, r5
 800183a:	f000 f82d 	bl	8001898 <__malloc_unlock>
 800183e:	0020      	movs	r0, r4
 8001840:	2207      	movs	r2, #7
 8001842:	300b      	adds	r0, #11
 8001844:	1d23      	adds	r3, r4, #4
 8001846:	4390      	bics	r0, r2
 8001848:	1ac2      	subs	r2, r0, r3
 800184a:	4298      	cmp	r0, r3
 800184c:	d0df      	beq.n	800180e <_malloc_r+0x86>
 800184e:	1a1b      	subs	r3, r3, r0
 8001850:	50a3      	str	r3, [r4, r2]
 8001852:	e7dc      	b.n	800180e <_malloc_r+0x86>
 8001854:	605a      	str	r2, [r3, #4]
 8001856:	e7ef      	b.n	8001838 <_malloc_r+0xb0>
 8001858:	0023      	movs	r3, r4
 800185a:	6864      	ldr	r4, [r4, #4]
 800185c:	e7a6      	b.n	80017ac <_malloc_r+0x24>
 800185e:	9c00      	ldr	r4, [sp, #0]
 8001860:	6863      	ldr	r3, [r4, #4]
 8001862:	9300      	str	r3, [sp, #0]
 8001864:	e7ad      	b.n	80017c2 <_malloc_r+0x3a>
 8001866:	001a      	movs	r2, r3
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	42a3      	cmp	r3, r4
 800186c:	d1fb      	bne.n	8001866 <_malloc_r+0xde>
 800186e:	2300      	movs	r3, #0
 8001870:	e7da      	b.n	8001828 <_malloc_r+0xa0>
 8001872:	230c      	movs	r3, #12
 8001874:	0028      	movs	r0, r5
 8001876:	602b      	str	r3, [r5, #0]
 8001878:	f000 f80e 	bl	8001898 <__malloc_unlock>
 800187c:	e7c6      	b.n	800180c <_malloc_r+0x84>
 800187e:	6007      	str	r7, [r0, #0]
 8001880:	e7da      	b.n	8001838 <_malloc_r+0xb0>
 8001882:	46c0      	nop			@ (mov r8, r8)
 8001884:	20000240 	.word	0x20000240

08001888 <__malloc_lock>:
 8001888:	b510      	push	{r4, lr}
 800188a:	4802      	ldr	r0, [pc, #8]	@ (8001894 <__malloc_lock+0xc>)
 800188c:	f7ff fee5 	bl	800165a <__retarget_lock_acquire_recursive>
 8001890:	bd10      	pop	{r4, pc}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	20000238 	.word	0x20000238

08001898 <__malloc_unlock>:
 8001898:	b510      	push	{r4, lr}
 800189a:	4802      	ldr	r0, [pc, #8]	@ (80018a4 <__malloc_unlock+0xc>)
 800189c:	f7ff fede 	bl	800165c <__retarget_lock_release_recursive>
 80018a0:	bd10      	pop	{r4, pc}
 80018a2:	46c0      	nop			@ (mov r8, r8)
 80018a4:	20000238 	.word	0x20000238

080018a8 <__sflush_r>:
 80018a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80018aa:	220c      	movs	r2, #12
 80018ac:	5e8b      	ldrsh	r3, [r1, r2]
 80018ae:	0005      	movs	r5, r0
 80018b0:	000c      	movs	r4, r1
 80018b2:	071a      	lsls	r2, r3, #28
 80018b4:	d456      	bmi.n	8001964 <__sflush_r+0xbc>
 80018b6:	684a      	ldr	r2, [r1, #4]
 80018b8:	2a00      	cmp	r2, #0
 80018ba:	dc02      	bgt.n	80018c2 <__sflush_r+0x1a>
 80018bc:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80018be:	2a00      	cmp	r2, #0
 80018c0:	dd4e      	ble.n	8001960 <__sflush_r+0xb8>
 80018c2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80018c4:	2f00      	cmp	r7, #0
 80018c6:	d04b      	beq.n	8001960 <__sflush_r+0xb8>
 80018c8:	2200      	movs	r2, #0
 80018ca:	2080      	movs	r0, #128	@ 0x80
 80018cc:	682e      	ldr	r6, [r5, #0]
 80018ce:	602a      	str	r2, [r5, #0]
 80018d0:	001a      	movs	r2, r3
 80018d2:	0140      	lsls	r0, r0, #5
 80018d4:	6a21      	ldr	r1, [r4, #32]
 80018d6:	4002      	ands	r2, r0
 80018d8:	4203      	tst	r3, r0
 80018da:	d033      	beq.n	8001944 <__sflush_r+0x9c>
 80018dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80018de:	89a3      	ldrh	r3, [r4, #12]
 80018e0:	075b      	lsls	r3, r3, #29
 80018e2:	d506      	bpl.n	80018f2 <__sflush_r+0x4a>
 80018e4:	6863      	ldr	r3, [r4, #4]
 80018e6:	1ad2      	subs	r2, r2, r3
 80018e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <__sflush_r+0x4a>
 80018ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80018f0:	1ad2      	subs	r2, r2, r3
 80018f2:	2300      	movs	r3, #0
 80018f4:	0028      	movs	r0, r5
 80018f6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80018f8:	6a21      	ldr	r1, [r4, #32]
 80018fa:	47b8      	blx	r7
 80018fc:	89a2      	ldrh	r2, [r4, #12]
 80018fe:	1c43      	adds	r3, r0, #1
 8001900:	d106      	bne.n	8001910 <__sflush_r+0x68>
 8001902:	6829      	ldr	r1, [r5, #0]
 8001904:	291d      	cmp	r1, #29
 8001906:	d846      	bhi.n	8001996 <__sflush_r+0xee>
 8001908:	4b29      	ldr	r3, [pc, #164]	@ (80019b0 <__sflush_r+0x108>)
 800190a:	40cb      	lsrs	r3, r1
 800190c:	07db      	lsls	r3, r3, #31
 800190e:	d542      	bpl.n	8001996 <__sflush_r+0xee>
 8001910:	2300      	movs	r3, #0
 8001912:	6063      	str	r3, [r4, #4]
 8001914:	6923      	ldr	r3, [r4, #16]
 8001916:	6023      	str	r3, [r4, #0]
 8001918:	04d2      	lsls	r2, r2, #19
 800191a:	d505      	bpl.n	8001928 <__sflush_r+0x80>
 800191c:	1c43      	adds	r3, r0, #1
 800191e:	d102      	bne.n	8001926 <__sflush_r+0x7e>
 8001920:	682b      	ldr	r3, [r5, #0]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d100      	bne.n	8001928 <__sflush_r+0x80>
 8001926:	6560      	str	r0, [r4, #84]	@ 0x54
 8001928:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800192a:	602e      	str	r6, [r5, #0]
 800192c:	2900      	cmp	r1, #0
 800192e:	d017      	beq.n	8001960 <__sflush_r+0xb8>
 8001930:	0023      	movs	r3, r4
 8001932:	3344      	adds	r3, #68	@ 0x44
 8001934:	4299      	cmp	r1, r3
 8001936:	d002      	beq.n	800193e <__sflush_r+0x96>
 8001938:	0028      	movs	r0, r5
 800193a:	f7ff feaf 	bl	800169c <_free_r>
 800193e:	2300      	movs	r3, #0
 8001940:	6363      	str	r3, [r4, #52]	@ 0x34
 8001942:	e00d      	b.n	8001960 <__sflush_r+0xb8>
 8001944:	2301      	movs	r3, #1
 8001946:	0028      	movs	r0, r5
 8001948:	47b8      	blx	r7
 800194a:	0002      	movs	r2, r0
 800194c:	1c43      	adds	r3, r0, #1
 800194e:	d1c6      	bne.n	80018de <__sflush_r+0x36>
 8001950:	682b      	ldr	r3, [r5, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d0c3      	beq.n	80018de <__sflush_r+0x36>
 8001956:	2b1d      	cmp	r3, #29
 8001958:	d001      	beq.n	800195e <__sflush_r+0xb6>
 800195a:	2b16      	cmp	r3, #22
 800195c:	d11a      	bne.n	8001994 <__sflush_r+0xec>
 800195e:	602e      	str	r6, [r5, #0]
 8001960:	2000      	movs	r0, #0
 8001962:	e01e      	b.n	80019a2 <__sflush_r+0xfa>
 8001964:	690e      	ldr	r6, [r1, #16]
 8001966:	2e00      	cmp	r6, #0
 8001968:	d0fa      	beq.n	8001960 <__sflush_r+0xb8>
 800196a:	680f      	ldr	r7, [r1, #0]
 800196c:	600e      	str	r6, [r1, #0]
 800196e:	1bba      	subs	r2, r7, r6
 8001970:	9201      	str	r2, [sp, #4]
 8001972:	2200      	movs	r2, #0
 8001974:	079b      	lsls	r3, r3, #30
 8001976:	d100      	bne.n	800197a <__sflush_r+0xd2>
 8001978:	694a      	ldr	r2, [r1, #20]
 800197a:	60a2      	str	r2, [r4, #8]
 800197c:	9b01      	ldr	r3, [sp, #4]
 800197e:	2b00      	cmp	r3, #0
 8001980:	ddee      	ble.n	8001960 <__sflush_r+0xb8>
 8001982:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001984:	0032      	movs	r2, r6
 8001986:	001f      	movs	r7, r3
 8001988:	0028      	movs	r0, r5
 800198a:	9b01      	ldr	r3, [sp, #4]
 800198c:	6a21      	ldr	r1, [r4, #32]
 800198e:	47b8      	blx	r7
 8001990:	2800      	cmp	r0, #0
 8001992:	dc07      	bgt.n	80019a4 <__sflush_r+0xfc>
 8001994:	89a2      	ldrh	r2, [r4, #12]
 8001996:	2340      	movs	r3, #64	@ 0x40
 8001998:	2001      	movs	r0, #1
 800199a:	4313      	orrs	r3, r2
 800199c:	b21b      	sxth	r3, r3
 800199e:	81a3      	strh	r3, [r4, #12]
 80019a0:	4240      	negs	r0, r0
 80019a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80019a4:	9b01      	ldr	r3, [sp, #4]
 80019a6:	1836      	adds	r6, r6, r0
 80019a8:	1a1b      	subs	r3, r3, r0
 80019aa:	9301      	str	r3, [sp, #4]
 80019ac:	e7e6      	b.n	800197c <__sflush_r+0xd4>
 80019ae:	46c0      	nop			@ (mov r8, r8)
 80019b0:	20400001 	.word	0x20400001

080019b4 <_fflush_r>:
 80019b4:	690b      	ldr	r3, [r1, #16]
 80019b6:	b570      	push	{r4, r5, r6, lr}
 80019b8:	0005      	movs	r5, r0
 80019ba:	000c      	movs	r4, r1
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d102      	bne.n	80019c6 <_fflush_r+0x12>
 80019c0:	2500      	movs	r5, #0
 80019c2:	0028      	movs	r0, r5
 80019c4:	bd70      	pop	{r4, r5, r6, pc}
 80019c6:	2800      	cmp	r0, #0
 80019c8:	d004      	beq.n	80019d4 <_fflush_r+0x20>
 80019ca:	6a03      	ldr	r3, [r0, #32]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d101      	bne.n	80019d4 <_fflush_r+0x20>
 80019d0:	f7ff fd48 	bl	8001464 <__sinit>
 80019d4:	220c      	movs	r2, #12
 80019d6:	5ea3      	ldrsh	r3, [r4, r2]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d0f1      	beq.n	80019c0 <_fflush_r+0xc>
 80019dc:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80019de:	07d2      	lsls	r2, r2, #31
 80019e0:	d404      	bmi.n	80019ec <_fflush_r+0x38>
 80019e2:	059b      	lsls	r3, r3, #22
 80019e4:	d402      	bmi.n	80019ec <_fflush_r+0x38>
 80019e6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80019e8:	f7ff fe37 	bl	800165a <__retarget_lock_acquire_recursive>
 80019ec:	0028      	movs	r0, r5
 80019ee:	0021      	movs	r1, r4
 80019f0:	f7ff ff5a 	bl	80018a8 <__sflush_r>
 80019f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80019f6:	0005      	movs	r5, r0
 80019f8:	07db      	lsls	r3, r3, #31
 80019fa:	d4e2      	bmi.n	80019c2 <_fflush_r+0xe>
 80019fc:	89a3      	ldrh	r3, [r4, #12]
 80019fe:	059b      	lsls	r3, r3, #22
 8001a00:	d4df      	bmi.n	80019c2 <_fflush_r+0xe>
 8001a02:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001a04:	f7ff fe2a 	bl	800165c <__retarget_lock_release_recursive>
 8001a08:	e7db      	b.n	80019c2 <_fflush_r+0xe>
	...

08001a0c <fiprintf>:
 8001a0c:	b40e      	push	{r1, r2, r3}
 8001a0e:	b517      	push	{r0, r1, r2, r4, lr}
 8001a10:	4c05      	ldr	r4, [pc, #20]	@ (8001a28 <fiprintf+0x1c>)
 8001a12:	ab05      	add	r3, sp, #20
 8001a14:	cb04      	ldmia	r3!, {r2}
 8001a16:	0001      	movs	r1, r0
 8001a18:	6820      	ldr	r0, [r4, #0]
 8001a1a:	9301      	str	r3, [sp, #4]
 8001a1c:	f000 f846 	bl	8001aac <_vfiprintf_r>
 8001a20:	bc1e      	pop	{r1, r2, r3, r4}
 8001a22:	bc08      	pop	{r3}
 8001a24:	b003      	add	sp, #12
 8001a26:	4718      	bx	r3
 8001a28:	2000001c 	.word	0x2000001c

08001a2c <_sbrk_r>:
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	b570      	push	{r4, r5, r6, lr}
 8001a30:	4d06      	ldr	r5, [pc, #24]	@ (8001a4c <_sbrk_r+0x20>)
 8001a32:	0004      	movs	r4, r0
 8001a34:	0008      	movs	r0, r1
 8001a36:	602b      	str	r3, [r5, #0]
 8001a38:	f000 fc8e 	bl	8002358 <_sbrk>
 8001a3c:	1c43      	adds	r3, r0, #1
 8001a3e:	d103      	bne.n	8001a48 <_sbrk_r+0x1c>
 8001a40:	682b      	ldr	r3, [r5, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d000      	beq.n	8001a48 <_sbrk_r+0x1c>
 8001a46:	6023      	str	r3, [r4, #0]
 8001a48:	bd70      	pop	{r4, r5, r6, pc}
 8001a4a:	46c0      	nop			@ (mov r8, r8)
 8001a4c:	20000234 	.word	0x20000234

08001a50 <abort>:
 8001a50:	2006      	movs	r0, #6
 8001a52:	b510      	push	{r4, lr}
 8001a54:	f000 fb8c 	bl	8002170 <raise>
 8001a58:	2001      	movs	r0, #1
 8001a5a:	f000 fc93 	bl	8002384 <_exit>

08001a5e <__sfputc_r>:
 8001a5e:	6893      	ldr	r3, [r2, #8]
 8001a60:	b510      	push	{r4, lr}
 8001a62:	3b01      	subs	r3, #1
 8001a64:	6093      	str	r3, [r2, #8]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	da04      	bge.n	8001a74 <__sfputc_r+0x16>
 8001a6a:	6994      	ldr	r4, [r2, #24]
 8001a6c:	42a3      	cmp	r3, r4
 8001a6e:	db07      	blt.n	8001a80 <__sfputc_r+0x22>
 8001a70:	290a      	cmp	r1, #10
 8001a72:	d005      	beq.n	8001a80 <__sfputc_r+0x22>
 8001a74:	6813      	ldr	r3, [r2, #0]
 8001a76:	1c58      	adds	r0, r3, #1
 8001a78:	6010      	str	r0, [r2, #0]
 8001a7a:	7019      	strb	r1, [r3, #0]
 8001a7c:	0008      	movs	r0, r1
 8001a7e:	bd10      	pop	{r4, pc}
 8001a80:	f000 faac 	bl	8001fdc <__swbuf_r>
 8001a84:	0001      	movs	r1, r0
 8001a86:	e7f9      	b.n	8001a7c <__sfputc_r+0x1e>

08001a88 <__sfputs_r>:
 8001a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a8a:	0006      	movs	r6, r0
 8001a8c:	000f      	movs	r7, r1
 8001a8e:	0014      	movs	r4, r2
 8001a90:	18d5      	adds	r5, r2, r3
 8001a92:	42ac      	cmp	r4, r5
 8001a94:	d101      	bne.n	8001a9a <__sfputs_r+0x12>
 8001a96:	2000      	movs	r0, #0
 8001a98:	e007      	b.n	8001aaa <__sfputs_r+0x22>
 8001a9a:	7821      	ldrb	r1, [r4, #0]
 8001a9c:	003a      	movs	r2, r7
 8001a9e:	0030      	movs	r0, r6
 8001aa0:	f7ff ffdd 	bl	8001a5e <__sfputc_r>
 8001aa4:	3401      	adds	r4, #1
 8001aa6:	1c43      	adds	r3, r0, #1
 8001aa8:	d1f3      	bne.n	8001a92 <__sfputs_r+0xa>
 8001aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001aac <_vfiprintf_r>:
 8001aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aae:	b0a1      	sub	sp, #132	@ 0x84
 8001ab0:	000f      	movs	r7, r1
 8001ab2:	0015      	movs	r5, r2
 8001ab4:	001e      	movs	r6, r3
 8001ab6:	9003      	str	r0, [sp, #12]
 8001ab8:	2800      	cmp	r0, #0
 8001aba:	d004      	beq.n	8001ac6 <_vfiprintf_r+0x1a>
 8001abc:	6a03      	ldr	r3, [r0, #32]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d101      	bne.n	8001ac6 <_vfiprintf_r+0x1a>
 8001ac2:	f7ff fccf 	bl	8001464 <__sinit>
 8001ac6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ac8:	07db      	lsls	r3, r3, #31
 8001aca:	d405      	bmi.n	8001ad8 <_vfiprintf_r+0x2c>
 8001acc:	89bb      	ldrh	r3, [r7, #12]
 8001ace:	059b      	lsls	r3, r3, #22
 8001ad0:	d402      	bmi.n	8001ad8 <_vfiprintf_r+0x2c>
 8001ad2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001ad4:	f7ff fdc1 	bl	800165a <__retarget_lock_acquire_recursive>
 8001ad8:	89bb      	ldrh	r3, [r7, #12]
 8001ada:	071b      	lsls	r3, r3, #28
 8001adc:	d502      	bpl.n	8001ae4 <_vfiprintf_r+0x38>
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d113      	bne.n	8001b0c <_vfiprintf_r+0x60>
 8001ae4:	0039      	movs	r1, r7
 8001ae6:	9803      	ldr	r0, [sp, #12]
 8001ae8:	f000 faba 	bl	8002060 <__swsetup_r>
 8001aec:	2800      	cmp	r0, #0
 8001aee:	d00d      	beq.n	8001b0c <_vfiprintf_r+0x60>
 8001af0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001af2:	07db      	lsls	r3, r3, #31
 8001af4:	d503      	bpl.n	8001afe <_vfiprintf_r+0x52>
 8001af6:	2001      	movs	r0, #1
 8001af8:	4240      	negs	r0, r0
 8001afa:	b021      	add	sp, #132	@ 0x84
 8001afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001afe:	89bb      	ldrh	r3, [r7, #12]
 8001b00:	059b      	lsls	r3, r3, #22
 8001b02:	d4f8      	bmi.n	8001af6 <_vfiprintf_r+0x4a>
 8001b04:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001b06:	f7ff fda9 	bl	800165c <__retarget_lock_release_recursive>
 8001b0a:	e7f4      	b.n	8001af6 <_vfiprintf_r+0x4a>
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	ac08      	add	r4, sp, #32
 8001b10:	6163      	str	r3, [r4, #20]
 8001b12:	3320      	adds	r3, #32
 8001b14:	7663      	strb	r3, [r4, #25]
 8001b16:	3310      	adds	r3, #16
 8001b18:	76a3      	strb	r3, [r4, #26]
 8001b1a:	9607      	str	r6, [sp, #28]
 8001b1c:	002e      	movs	r6, r5
 8001b1e:	7833      	ldrb	r3, [r6, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <_vfiprintf_r+0x7c>
 8001b24:	2b25      	cmp	r3, #37	@ 0x25
 8001b26:	d148      	bne.n	8001bba <_vfiprintf_r+0x10e>
 8001b28:	1b73      	subs	r3, r6, r5
 8001b2a:	9305      	str	r3, [sp, #20]
 8001b2c:	42ae      	cmp	r6, r5
 8001b2e:	d00b      	beq.n	8001b48 <_vfiprintf_r+0x9c>
 8001b30:	002a      	movs	r2, r5
 8001b32:	0039      	movs	r1, r7
 8001b34:	9803      	ldr	r0, [sp, #12]
 8001b36:	f7ff ffa7 	bl	8001a88 <__sfputs_r>
 8001b3a:	3001      	adds	r0, #1
 8001b3c:	d100      	bne.n	8001b40 <_vfiprintf_r+0x94>
 8001b3e:	e0ae      	b.n	8001c9e <_vfiprintf_r+0x1f2>
 8001b40:	6963      	ldr	r3, [r4, #20]
 8001b42:	9a05      	ldr	r2, [sp, #20]
 8001b44:	189b      	adds	r3, r3, r2
 8001b46:	6163      	str	r3, [r4, #20]
 8001b48:	7833      	ldrb	r3, [r6, #0]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d100      	bne.n	8001b50 <_vfiprintf_r+0xa4>
 8001b4e:	e0a6      	b.n	8001c9e <_vfiprintf_r+0x1f2>
 8001b50:	2201      	movs	r2, #1
 8001b52:	2300      	movs	r3, #0
 8001b54:	4252      	negs	r2, r2
 8001b56:	6062      	str	r2, [r4, #4]
 8001b58:	a904      	add	r1, sp, #16
 8001b5a:	3254      	adds	r2, #84	@ 0x54
 8001b5c:	1852      	adds	r2, r2, r1
 8001b5e:	1c75      	adds	r5, r6, #1
 8001b60:	6023      	str	r3, [r4, #0]
 8001b62:	60e3      	str	r3, [r4, #12]
 8001b64:	60a3      	str	r3, [r4, #8]
 8001b66:	7013      	strb	r3, [r2, #0]
 8001b68:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001b6a:	4b59      	ldr	r3, [pc, #356]	@ (8001cd0 <_vfiprintf_r+0x224>)
 8001b6c:	2205      	movs	r2, #5
 8001b6e:	0018      	movs	r0, r3
 8001b70:	7829      	ldrb	r1, [r5, #0]
 8001b72:	9305      	str	r3, [sp, #20]
 8001b74:	f000 fb1c 	bl	80021b0 <memchr>
 8001b78:	1c6e      	adds	r6, r5, #1
 8001b7a:	2800      	cmp	r0, #0
 8001b7c:	d11f      	bne.n	8001bbe <_vfiprintf_r+0x112>
 8001b7e:	6822      	ldr	r2, [r4, #0]
 8001b80:	06d3      	lsls	r3, r2, #27
 8001b82:	d504      	bpl.n	8001b8e <_vfiprintf_r+0xe2>
 8001b84:	2353      	movs	r3, #83	@ 0x53
 8001b86:	a904      	add	r1, sp, #16
 8001b88:	185b      	adds	r3, r3, r1
 8001b8a:	2120      	movs	r1, #32
 8001b8c:	7019      	strb	r1, [r3, #0]
 8001b8e:	0713      	lsls	r3, r2, #28
 8001b90:	d504      	bpl.n	8001b9c <_vfiprintf_r+0xf0>
 8001b92:	2353      	movs	r3, #83	@ 0x53
 8001b94:	a904      	add	r1, sp, #16
 8001b96:	185b      	adds	r3, r3, r1
 8001b98:	212b      	movs	r1, #43	@ 0x2b
 8001b9a:	7019      	strb	r1, [r3, #0]
 8001b9c:	782b      	ldrb	r3, [r5, #0]
 8001b9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001ba0:	d016      	beq.n	8001bd0 <_vfiprintf_r+0x124>
 8001ba2:	002e      	movs	r6, r5
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	200a      	movs	r0, #10
 8001ba8:	68e3      	ldr	r3, [r4, #12]
 8001baa:	7832      	ldrb	r2, [r6, #0]
 8001bac:	1c75      	adds	r5, r6, #1
 8001bae:	3a30      	subs	r2, #48	@ 0x30
 8001bb0:	2a09      	cmp	r2, #9
 8001bb2:	d950      	bls.n	8001c56 <_vfiprintf_r+0x1aa>
 8001bb4:	2900      	cmp	r1, #0
 8001bb6:	d111      	bne.n	8001bdc <_vfiprintf_r+0x130>
 8001bb8:	e017      	b.n	8001bea <_vfiprintf_r+0x13e>
 8001bba:	3601      	adds	r6, #1
 8001bbc:	e7af      	b.n	8001b1e <_vfiprintf_r+0x72>
 8001bbe:	9b05      	ldr	r3, [sp, #20]
 8001bc0:	6822      	ldr	r2, [r4, #0]
 8001bc2:	1ac0      	subs	r0, r0, r3
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	4083      	lsls	r3, r0
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	0035      	movs	r5, r6
 8001bcc:	6023      	str	r3, [r4, #0]
 8001bce:	e7cc      	b.n	8001b6a <_vfiprintf_r+0xbe>
 8001bd0:	9b07      	ldr	r3, [sp, #28]
 8001bd2:	1d19      	adds	r1, r3, #4
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	9107      	str	r1, [sp, #28]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	db01      	blt.n	8001be0 <_vfiprintf_r+0x134>
 8001bdc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001bde:	e004      	b.n	8001bea <_vfiprintf_r+0x13e>
 8001be0:	425b      	negs	r3, r3
 8001be2:	60e3      	str	r3, [r4, #12]
 8001be4:	2302      	movs	r3, #2
 8001be6:	4313      	orrs	r3, r2
 8001be8:	6023      	str	r3, [r4, #0]
 8001bea:	7833      	ldrb	r3, [r6, #0]
 8001bec:	2b2e      	cmp	r3, #46	@ 0x2e
 8001bee:	d10c      	bne.n	8001c0a <_vfiprintf_r+0x15e>
 8001bf0:	7873      	ldrb	r3, [r6, #1]
 8001bf2:	2b2a      	cmp	r3, #42	@ 0x2a
 8001bf4:	d134      	bne.n	8001c60 <_vfiprintf_r+0x1b4>
 8001bf6:	9b07      	ldr	r3, [sp, #28]
 8001bf8:	3602      	adds	r6, #2
 8001bfa:	1d1a      	adds	r2, r3, #4
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	9207      	str	r2, [sp, #28]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	da01      	bge.n	8001c08 <_vfiprintf_r+0x15c>
 8001c04:	2301      	movs	r3, #1
 8001c06:	425b      	negs	r3, r3
 8001c08:	9309      	str	r3, [sp, #36]	@ 0x24
 8001c0a:	4d32      	ldr	r5, [pc, #200]	@ (8001cd4 <_vfiprintf_r+0x228>)
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	0028      	movs	r0, r5
 8001c10:	7831      	ldrb	r1, [r6, #0]
 8001c12:	f000 facd 	bl	80021b0 <memchr>
 8001c16:	2800      	cmp	r0, #0
 8001c18:	d006      	beq.n	8001c28 <_vfiprintf_r+0x17c>
 8001c1a:	2340      	movs	r3, #64	@ 0x40
 8001c1c:	1b40      	subs	r0, r0, r5
 8001c1e:	4083      	lsls	r3, r0
 8001c20:	6822      	ldr	r2, [r4, #0]
 8001c22:	3601      	adds	r6, #1
 8001c24:	4313      	orrs	r3, r2
 8001c26:	6023      	str	r3, [r4, #0]
 8001c28:	7831      	ldrb	r1, [r6, #0]
 8001c2a:	2206      	movs	r2, #6
 8001c2c:	482a      	ldr	r0, [pc, #168]	@ (8001cd8 <_vfiprintf_r+0x22c>)
 8001c2e:	1c75      	adds	r5, r6, #1
 8001c30:	7621      	strb	r1, [r4, #24]
 8001c32:	f000 fabd 	bl	80021b0 <memchr>
 8001c36:	2800      	cmp	r0, #0
 8001c38:	d040      	beq.n	8001cbc <_vfiprintf_r+0x210>
 8001c3a:	4b28      	ldr	r3, [pc, #160]	@ (8001cdc <_vfiprintf_r+0x230>)
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d122      	bne.n	8001c86 <_vfiprintf_r+0x1da>
 8001c40:	2207      	movs	r2, #7
 8001c42:	9b07      	ldr	r3, [sp, #28]
 8001c44:	3307      	adds	r3, #7
 8001c46:	4393      	bics	r3, r2
 8001c48:	3308      	adds	r3, #8
 8001c4a:	9307      	str	r3, [sp, #28]
 8001c4c:	6963      	ldr	r3, [r4, #20]
 8001c4e:	9a04      	ldr	r2, [sp, #16]
 8001c50:	189b      	adds	r3, r3, r2
 8001c52:	6163      	str	r3, [r4, #20]
 8001c54:	e762      	b.n	8001b1c <_vfiprintf_r+0x70>
 8001c56:	4343      	muls	r3, r0
 8001c58:	002e      	movs	r6, r5
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	189b      	adds	r3, r3, r2
 8001c5e:	e7a4      	b.n	8001baa <_vfiprintf_r+0xfe>
 8001c60:	2300      	movs	r3, #0
 8001c62:	200a      	movs	r0, #10
 8001c64:	0019      	movs	r1, r3
 8001c66:	3601      	adds	r6, #1
 8001c68:	6063      	str	r3, [r4, #4]
 8001c6a:	7832      	ldrb	r2, [r6, #0]
 8001c6c:	1c75      	adds	r5, r6, #1
 8001c6e:	3a30      	subs	r2, #48	@ 0x30
 8001c70:	2a09      	cmp	r2, #9
 8001c72:	d903      	bls.n	8001c7c <_vfiprintf_r+0x1d0>
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d0c8      	beq.n	8001c0a <_vfiprintf_r+0x15e>
 8001c78:	9109      	str	r1, [sp, #36]	@ 0x24
 8001c7a:	e7c6      	b.n	8001c0a <_vfiprintf_r+0x15e>
 8001c7c:	4341      	muls	r1, r0
 8001c7e:	002e      	movs	r6, r5
 8001c80:	2301      	movs	r3, #1
 8001c82:	1889      	adds	r1, r1, r2
 8001c84:	e7f1      	b.n	8001c6a <_vfiprintf_r+0x1be>
 8001c86:	aa07      	add	r2, sp, #28
 8001c88:	9200      	str	r2, [sp, #0]
 8001c8a:	0021      	movs	r1, r4
 8001c8c:	003a      	movs	r2, r7
 8001c8e:	4b14      	ldr	r3, [pc, #80]	@ (8001ce0 <_vfiprintf_r+0x234>)
 8001c90:	9803      	ldr	r0, [sp, #12]
 8001c92:	e000      	b.n	8001c96 <_vfiprintf_r+0x1ea>
 8001c94:	bf00      	nop
 8001c96:	9004      	str	r0, [sp, #16]
 8001c98:	9b04      	ldr	r3, [sp, #16]
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	d1d6      	bne.n	8001c4c <_vfiprintf_r+0x1a0>
 8001c9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ca0:	07db      	lsls	r3, r3, #31
 8001ca2:	d405      	bmi.n	8001cb0 <_vfiprintf_r+0x204>
 8001ca4:	89bb      	ldrh	r3, [r7, #12]
 8001ca6:	059b      	lsls	r3, r3, #22
 8001ca8:	d402      	bmi.n	8001cb0 <_vfiprintf_r+0x204>
 8001caa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001cac:	f7ff fcd6 	bl	800165c <__retarget_lock_release_recursive>
 8001cb0:	89bb      	ldrh	r3, [r7, #12]
 8001cb2:	065b      	lsls	r3, r3, #25
 8001cb4:	d500      	bpl.n	8001cb8 <_vfiprintf_r+0x20c>
 8001cb6:	e71e      	b.n	8001af6 <_vfiprintf_r+0x4a>
 8001cb8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8001cba:	e71e      	b.n	8001afa <_vfiprintf_r+0x4e>
 8001cbc:	aa07      	add	r2, sp, #28
 8001cbe:	9200      	str	r2, [sp, #0]
 8001cc0:	0021      	movs	r1, r4
 8001cc2:	003a      	movs	r2, r7
 8001cc4:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <_vfiprintf_r+0x234>)
 8001cc6:	9803      	ldr	r0, [sp, #12]
 8001cc8:	f000 f87c 	bl	8001dc4 <_printf_i>
 8001ccc:	e7e3      	b.n	8001c96 <_vfiprintf_r+0x1ea>
 8001cce:	46c0      	nop			@ (mov r8, r8)
 8001cd0:	08002560 	.word	0x08002560
 8001cd4:	08002566 	.word	0x08002566
 8001cd8:	0800256a 	.word	0x0800256a
 8001cdc:	00000000 	.word	0x00000000
 8001ce0:	08001a89 	.word	0x08001a89

08001ce4 <_printf_common>:
 8001ce4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001ce6:	0016      	movs	r6, r2
 8001ce8:	9301      	str	r3, [sp, #4]
 8001cea:	688a      	ldr	r2, [r1, #8]
 8001cec:	690b      	ldr	r3, [r1, #16]
 8001cee:	000c      	movs	r4, r1
 8001cf0:	9000      	str	r0, [sp, #0]
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	da00      	bge.n	8001cf8 <_printf_common+0x14>
 8001cf6:	0013      	movs	r3, r2
 8001cf8:	0022      	movs	r2, r4
 8001cfa:	6033      	str	r3, [r6, #0]
 8001cfc:	3243      	adds	r2, #67	@ 0x43
 8001cfe:	7812      	ldrb	r2, [r2, #0]
 8001d00:	2a00      	cmp	r2, #0
 8001d02:	d001      	beq.n	8001d08 <_printf_common+0x24>
 8001d04:	3301      	adds	r3, #1
 8001d06:	6033      	str	r3, [r6, #0]
 8001d08:	6823      	ldr	r3, [r4, #0]
 8001d0a:	069b      	lsls	r3, r3, #26
 8001d0c:	d502      	bpl.n	8001d14 <_printf_common+0x30>
 8001d0e:	6833      	ldr	r3, [r6, #0]
 8001d10:	3302      	adds	r3, #2
 8001d12:	6033      	str	r3, [r6, #0]
 8001d14:	6822      	ldr	r2, [r4, #0]
 8001d16:	2306      	movs	r3, #6
 8001d18:	0015      	movs	r5, r2
 8001d1a:	401d      	ands	r5, r3
 8001d1c:	421a      	tst	r2, r3
 8001d1e:	d027      	beq.n	8001d70 <_printf_common+0x8c>
 8001d20:	0023      	movs	r3, r4
 8001d22:	3343      	adds	r3, #67	@ 0x43
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	1e5a      	subs	r2, r3, #1
 8001d28:	4193      	sbcs	r3, r2
 8001d2a:	6822      	ldr	r2, [r4, #0]
 8001d2c:	0692      	lsls	r2, r2, #26
 8001d2e:	d430      	bmi.n	8001d92 <_printf_common+0xae>
 8001d30:	0022      	movs	r2, r4
 8001d32:	9901      	ldr	r1, [sp, #4]
 8001d34:	9800      	ldr	r0, [sp, #0]
 8001d36:	9d08      	ldr	r5, [sp, #32]
 8001d38:	3243      	adds	r2, #67	@ 0x43
 8001d3a:	47a8      	blx	r5
 8001d3c:	3001      	adds	r0, #1
 8001d3e:	d025      	beq.n	8001d8c <_printf_common+0xa8>
 8001d40:	2206      	movs	r2, #6
 8001d42:	6823      	ldr	r3, [r4, #0]
 8001d44:	2500      	movs	r5, #0
 8001d46:	4013      	ands	r3, r2
 8001d48:	2b04      	cmp	r3, #4
 8001d4a:	d105      	bne.n	8001d58 <_printf_common+0x74>
 8001d4c:	6833      	ldr	r3, [r6, #0]
 8001d4e:	68e5      	ldr	r5, [r4, #12]
 8001d50:	1aed      	subs	r5, r5, r3
 8001d52:	43eb      	mvns	r3, r5
 8001d54:	17db      	asrs	r3, r3, #31
 8001d56:	401d      	ands	r5, r3
 8001d58:	68a3      	ldr	r3, [r4, #8]
 8001d5a:	6922      	ldr	r2, [r4, #16]
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	dd01      	ble.n	8001d64 <_printf_common+0x80>
 8001d60:	1a9b      	subs	r3, r3, r2
 8001d62:	18ed      	adds	r5, r5, r3
 8001d64:	2600      	movs	r6, #0
 8001d66:	42b5      	cmp	r5, r6
 8001d68:	d120      	bne.n	8001dac <_printf_common+0xc8>
 8001d6a:	2000      	movs	r0, #0
 8001d6c:	e010      	b.n	8001d90 <_printf_common+0xac>
 8001d6e:	3501      	adds	r5, #1
 8001d70:	68e3      	ldr	r3, [r4, #12]
 8001d72:	6832      	ldr	r2, [r6, #0]
 8001d74:	1a9b      	subs	r3, r3, r2
 8001d76:	42ab      	cmp	r3, r5
 8001d78:	ddd2      	ble.n	8001d20 <_printf_common+0x3c>
 8001d7a:	0022      	movs	r2, r4
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	9901      	ldr	r1, [sp, #4]
 8001d80:	9800      	ldr	r0, [sp, #0]
 8001d82:	9f08      	ldr	r7, [sp, #32]
 8001d84:	3219      	adds	r2, #25
 8001d86:	47b8      	blx	r7
 8001d88:	3001      	adds	r0, #1
 8001d8a:	d1f0      	bne.n	8001d6e <_printf_common+0x8a>
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	4240      	negs	r0, r0
 8001d90:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001d92:	2030      	movs	r0, #48	@ 0x30
 8001d94:	18e1      	adds	r1, r4, r3
 8001d96:	3143      	adds	r1, #67	@ 0x43
 8001d98:	7008      	strb	r0, [r1, #0]
 8001d9a:	0021      	movs	r1, r4
 8001d9c:	1c5a      	adds	r2, r3, #1
 8001d9e:	3145      	adds	r1, #69	@ 0x45
 8001da0:	7809      	ldrb	r1, [r1, #0]
 8001da2:	18a2      	adds	r2, r4, r2
 8001da4:	3243      	adds	r2, #67	@ 0x43
 8001da6:	3302      	adds	r3, #2
 8001da8:	7011      	strb	r1, [r2, #0]
 8001daa:	e7c1      	b.n	8001d30 <_printf_common+0x4c>
 8001dac:	0022      	movs	r2, r4
 8001dae:	2301      	movs	r3, #1
 8001db0:	9901      	ldr	r1, [sp, #4]
 8001db2:	9800      	ldr	r0, [sp, #0]
 8001db4:	9f08      	ldr	r7, [sp, #32]
 8001db6:	321a      	adds	r2, #26
 8001db8:	47b8      	blx	r7
 8001dba:	3001      	adds	r0, #1
 8001dbc:	d0e6      	beq.n	8001d8c <_printf_common+0xa8>
 8001dbe:	3601      	adds	r6, #1
 8001dc0:	e7d1      	b.n	8001d66 <_printf_common+0x82>
	...

08001dc4 <_printf_i>:
 8001dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dc6:	b08b      	sub	sp, #44	@ 0x2c
 8001dc8:	9206      	str	r2, [sp, #24]
 8001dca:	000a      	movs	r2, r1
 8001dcc:	3243      	adds	r2, #67	@ 0x43
 8001dce:	9307      	str	r3, [sp, #28]
 8001dd0:	9005      	str	r0, [sp, #20]
 8001dd2:	9203      	str	r2, [sp, #12]
 8001dd4:	7e0a      	ldrb	r2, [r1, #24]
 8001dd6:	000c      	movs	r4, r1
 8001dd8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8001dda:	2a78      	cmp	r2, #120	@ 0x78
 8001ddc:	d809      	bhi.n	8001df2 <_printf_i+0x2e>
 8001dde:	2a62      	cmp	r2, #98	@ 0x62
 8001de0:	d80b      	bhi.n	8001dfa <_printf_i+0x36>
 8001de2:	2a00      	cmp	r2, #0
 8001de4:	d100      	bne.n	8001de8 <_printf_i+0x24>
 8001de6:	e0ba      	b.n	8001f5e <_printf_i+0x19a>
 8001de8:	497a      	ldr	r1, [pc, #488]	@ (8001fd4 <_printf_i+0x210>)
 8001dea:	9104      	str	r1, [sp, #16]
 8001dec:	2a58      	cmp	r2, #88	@ 0x58
 8001dee:	d100      	bne.n	8001df2 <_printf_i+0x2e>
 8001df0:	e08e      	b.n	8001f10 <_printf_i+0x14c>
 8001df2:	0025      	movs	r5, r4
 8001df4:	3542      	adds	r5, #66	@ 0x42
 8001df6:	702a      	strb	r2, [r5, #0]
 8001df8:	e022      	b.n	8001e40 <_printf_i+0x7c>
 8001dfa:	0010      	movs	r0, r2
 8001dfc:	3863      	subs	r0, #99	@ 0x63
 8001dfe:	2815      	cmp	r0, #21
 8001e00:	d8f7      	bhi.n	8001df2 <_printf_i+0x2e>
 8001e02:	f7fe f95d 	bl	80000c0 <__gnu_thumb1_case_shi>
 8001e06:	0016      	.short	0x0016
 8001e08:	fff6001f 	.word	0xfff6001f
 8001e0c:	fff6fff6 	.word	0xfff6fff6
 8001e10:	001ffff6 	.word	0x001ffff6
 8001e14:	fff6fff6 	.word	0xfff6fff6
 8001e18:	fff6fff6 	.word	0xfff6fff6
 8001e1c:	0036009f 	.word	0x0036009f
 8001e20:	fff6007e 	.word	0xfff6007e
 8001e24:	00b0fff6 	.word	0x00b0fff6
 8001e28:	0036fff6 	.word	0x0036fff6
 8001e2c:	fff6fff6 	.word	0xfff6fff6
 8001e30:	0082      	.short	0x0082
 8001e32:	0025      	movs	r5, r4
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	3542      	adds	r5, #66	@ 0x42
 8001e38:	1d11      	adds	r1, r2, #4
 8001e3a:	6019      	str	r1, [r3, #0]
 8001e3c:	6813      	ldr	r3, [r2, #0]
 8001e3e:	702b      	strb	r3, [r5, #0]
 8001e40:	2301      	movs	r3, #1
 8001e42:	e09e      	b.n	8001f82 <_printf_i+0x1be>
 8001e44:	6818      	ldr	r0, [r3, #0]
 8001e46:	6809      	ldr	r1, [r1, #0]
 8001e48:	1d02      	adds	r2, r0, #4
 8001e4a:	060d      	lsls	r5, r1, #24
 8001e4c:	d50b      	bpl.n	8001e66 <_printf_i+0xa2>
 8001e4e:	6806      	ldr	r6, [r0, #0]
 8001e50:	601a      	str	r2, [r3, #0]
 8001e52:	2e00      	cmp	r6, #0
 8001e54:	da03      	bge.n	8001e5e <_printf_i+0x9a>
 8001e56:	232d      	movs	r3, #45	@ 0x2d
 8001e58:	9a03      	ldr	r2, [sp, #12]
 8001e5a:	4276      	negs	r6, r6
 8001e5c:	7013      	strb	r3, [r2, #0]
 8001e5e:	4b5d      	ldr	r3, [pc, #372]	@ (8001fd4 <_printf_i+0x210>)
 8001e60:	270a      	movs	r7, #10
 8001e62:	9304      	str	r3, [sp, #16]
 8001e64:	e018      	b.n	8001e98 <_printf_i+0xd4>
 8001e66:	6806      	ldr	r6, [r0, #0]
 8001e68:	601a      	str	r2, [r3, #0]
 8001e6a:	0649      	lsls	r1, r1, #25
 8001e6c:	d5f1      	bpl.n	8001e52 <_printf_i+0x8e>
 8001e6e:	b236      	sxth	r6, r6
 8001e70:	e7ef      	b.n	8001e52 <_printf_i+0x8e>
 8001e72:	6808      	ldr	r0, [r1, #0]
 8001e74:	6819      	ldr	r1, [r3, #0]
 8001e76:	c940      	ldmia	r1!, {r6}
 8001e78:	0605      	lsls	r5, r0, #24
 8001e7a:	d402      	bmi.n	8001e82 <_printf_i+0xbe>
 8001e7c:	0640      	lsls	r0, r0, #25
 8001e7e:	d500      	bpl.n	8001e82 <_printf_i+0xbe>
 8001e80:	b2b6      	uxth	r6, r6
 8001e82:	6019      	str	r1, [r3, #0]
 8001e84:	4b53      	ldr	r3, [pc, #332]	@ (8001fd4 <_printf_i+0x210>)
 8001e86:	270a      	movs	r7, #10
 8001e88:	9304      	str	r3, [sp, #16]
 8001e8a:	2a6f      	cmp	r2, #111	@ 0x6f
 8001e8c:	d100      	bne.n	8001e90 <_printf_i+0xcc>
 8001e8e:	3f02      	subs	r7, #2
 8001e90:	0023      	movs	r3, r4
 8001e92:	2200      	movs	r2, #0
 8001e94:	3343      	adds	r3, #67	@ 0x43
 8001e96:	701a      	strb	r2, [r3, #0]
 8001e98:	6863      	ldr	r3, [r4, #4]
 8001e9a:	60a3      	str	r3, [r4, #8]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	db06      	blt.n	8001eae <_printf_i+0xea>
 8001ea0:	2104      	movs	r1, #4
 8001ea2:	6822      	ldr	r2, [r4, #0]
 8001ea4:	9d03      	ldr	r5, [sp, #12]
 8001ea6:	438a      	bics	r2, r1
 8001ea8:	6022      	str	r2, [r4, #0]
 8001eaa:	4333      	orrs	r3, r6
 8001eac:	d00c      	beq.n	8001ec8 <_printf_i+0x104>
 8001eae:	9d03      	ldr	r5, [sp, #12]
 8001eb0:	0030      	movs	r0, r6
 8001eb2:	0039      	movs	r1, r7
 8001eb4:	f7fe f994 	bl	80001e0 <__aeabi_uidivmod>
 8001eb8:	9b04      	ldr	r3, [sp, #16]
 8001eba:	3d01      	subs	r5, #1
 8001ebc:	5c5b      	ldrb	r3, [r3, r1]
 8001ebe:	702b      	strb	r3, [r5, #0]
 8001ec0:	0033      	movs	r3, r6
 8001ec2:	0006      	movs	r6, r0
 8001ec4:	429f      	cmp	r7, r3
 8001ec6:	d9f3      	bls.n	8001eb0 <_printf_i+0xec>
 8001ec8:	2f08      	cmp	r7, #8
 8001eca:	d109      	bne.n	8001ee0 <_printf_i+0x11c>
 8001ecc:	6823      	ldr	r3, [r4, #0]
 8001ece:	07db      	lsls	r3, r3, #31
 8001ed0:	d506      	bpl.n	8001ee0 <_printf_i+0x11c>
 8001ed2:	6862      	ldr	r2, [r4, #4]
 8001ed4:	6923      	ldr	r3, [r4, #16]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	dc02      	bgt.n	8001ee0 <_printf_i+0x11c>
 8001eda:	2330      	movs	r3, #48	@ 0x30
 8001edc:	3d01      	subs	r5, #1
 8001ede:	702b      	strb	r3, [r5, #0]
 8001ee0:	9b03      	ldr	r3, [sp, #12]
 8001ee2:	1b5b      	subs	r3, r3, r5
 8001ee4:	6123      	str	r3, [r4, #16]
 8001ee6:	9b07      	ldr	r3, [sp, #28]
 8001ee8:	0021      	movs	r1, r4
 8001eea:	9300      	str	r3, [sp, #0]
 8001eec:	9805      	ldr	r0, [sp, #20]
 8001eee:	9b06      	ldr	r3, [sp, #24]
 8001ef0:	aa09      	add	r2, sp, #36	@ 0x24
 8001ef2:	f7ff fef7 	bl	8001ce4 <_printf_common>
 8001ef6:	3001      	adds	r0, #1
 8001ef8:	d148      	bne.n	8001f8c <_printf_i+0x1c8>
 8001efa:	2001      	movs	r0, #1
 8001efc:	4240      	negs	r0, r0
 8001efe:	b00b      	add	sp, #44	@ 0x2c
 8001f00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f02:	2220      	movs	r2, #32
 8001f04:	6809      	ldr	r1, [r1, #0]
 8001f06:	430a      	orrs	r2, r1
 8001f08:	6022      	str	r2, [r4, #0]
 8001f0a:	2278      	movs	r2, #120	@ 0x78
 8001f0c:	4932      	ldr	r1, [pc, #200]	@ (8001fd8 <_printf_i+0x214>)
 8001f0e:	9104      	str	r1, [sp, #16]
 8001f10:	0021      	movs	r1, r4
 8001f12:	3145      	adds	r1, #69	@ 0x45
 8001f14:	700a      	strb	r2, [r1, #0]
 8001f16:	6819      	ldr	r1, [r3, #0]
 8001f18:	6822      	ldr	r2, [r4, #0]
 8001f1a:	c940      	ldmia	r1!, {r6}
 8001f1c:	0610      	lsls	r0, r2, #24
 8001f1e:	d402      	bmi.n	8001f26 <_printf_i+0x162>
 8001f20:	0650      	lsls	r0, r2, #25
 8001f22:	d500      	bpl.n	8001f26 <_printf_i+0x162>
 8001f24:	b2b6      	uxth	r6, r6
 8001f26:	6019      	str	r1, [r3, #0]
 8001f28:	07d3      	lsls	r3, r2, #31
 8001f2a:	d502      	bpl.n	8001f32 <_printf_i+0x16e>
 8001f2c:	2320      	movs	r3, #32
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	6023      	str	r3, [r4, #0]
 8001f32:	2e00      	cmp	r6, #0
 8001f34:	d001      	beq.n	8001f3a <_printf_i+0x176>
 8001f36:	2710      	movs	r7, #16
 8001f38:	e7aa      	b.n	8001e90 <_printf_i+0xcc>
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	6823      	ldr	r3, [r4, #0]
 8001f3e:	4393      	bics	r3, r2
 8001f40:	6023      	str	r3, [r4, #0]
 8001f42:	e7f8      	b.n	8001f36 <_printf_i+0x172>
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	680d      	ldr	r5, [r1, #0]
 8001f48:	1d10      	adds	r0, r2, #4
 8001f4a:	6949      	ldr	r1, [r1, #20]
 8001f4c:	6018      	str	r0, [r3, #0]
 8001f4e:	6813      	ldr	r3, [r2, #0]
 8001f50:	062e      	lsls	r6, r5, #24
 8001f52:	d501      	bpl.n	8001f58 <_printf_i+0x194>
 8001f54:	6019      	str	r1, [r3, #0]
 8001f56:	e002      	b.n	8001f5e <_printf_i+0x19a>
 8001f58:	066d      	lsls	r5, r5, #25
 8001f5a:	d5fb      	bpl.n	8001f54 <_printf_i+0x190>
 8001f5c:	8019      	strh	r1, [r3, #0]
 8001f5e:	2300      	movs	r3, #0
 8001f60:	9d03      	ldr	r5, [sp, #12]
 8001f62:	6123      	str	r3, [r4, #16]
 8001f64:	e7bf      	b.n	8001ee6 <_printf_i+0x122>
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	1d11      	adds	r1, r2, #4
 8001f6a:	6019      	str	r1, [r3, #0]
 8001f6c:	6815      	ldr	r5, [r2, #0]
 8001f6e:	2100      	movs	r1, #0
 8001f70:	0028      	movs	r0, r5
 8001f72:	6862      	ldr	r2, [r4, #4]
 8001f74:	f000 f91c 	bl	80021b0 <memchr>
 8001f78:	2800      	cmp	r0, #0
 8001f7a:	d001      	beq.n	8001f80 <_printf_i+0x1bc>
 8001f7c:	1b40      	subs	r0, r0, r5
 8001f7e:	6060      	str	r0, [r4, #4]
 8001f80:	6863      	ldr	r3, [r4, #4]
 8001f82:	6123      	str	r3, [r4, #16]
 8001f84:	2300      	movs	r3, #0
 8001f86:	9a03      	ldr	r2, [sp, #12]
 8001f88:	7013      	strb	r3, [r2, #0]
 8001f8a:	e7ac      	b.n	8001ee6 <_printf_i+0x122>
 8001f8c:	002a      	movs	r2, r5
 8001f8e:	6923      	ldr	r3, [r4, #16]
 8001f90:	9906      	ldr	r1, [sp, #24]
 8001f92:	9805      	ldr	r0, [sp, #20]
 8001f94:	9d07      	ldr	r5, [sp, #28]
 8001f96:	47a8      	blx	r5
 8001f98:	3001      	adds	r0, #1
 8001f9a:	d0ae      	beq.n	8001efa <_printf_i+0x136>
 8001f9c:	6823      	ldr	r3, [r4, #0]
 8001f9e:	079b      	lsls	r3, r3, #30
 8001fa0:	d415      	bmi.n	8001fce <_printf_i+0x20a>
 8001fa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001fa4:	68e0      	ldr	r0, [r4, #12]
 8001fa6:	4298      	cmp	r0, r3
 8001fa8:	daa9      	bge.n	8001efe <_printf_i+0x13a>
 8001faa:	0018      	movs	r0, r3
 8001fac:	e7a7      	b.n	8001efe <_printf_i+0x13a>
 8001fae:	0022      	movs	r2, r4
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	9906      	ldr	r1, [sp, #24]
 8001fb4:	9805      	ldr	r0, [sp, #20]
 8001fb6:	9e07      	ldr	r6, [sp, #28]
 8001fb8:	3219      	adds	r2, #25
 8001fba:	47b0      	blx	r6
 8001fbc:	3001      	adds	r0, #1
 8001fbe:	d09c      	beq.n	8001efa <_printf_i+0x136>
 8001fc0:	3501      	adds	r5, #1
 8001fc2:	68e3      	ldr	r3, [r4, #12]
 8001fc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001fc6:	1a9b      	subs	r3, r3, r2
 8001fc8:	42ab      	cmp	r3, r5
 8001fca:	dcf0      	bgt.n	8001fae <_printf_i+0x1ea>
 8001fcc:	e7e9      	b.n	8001fa2 <_printf_i+0x1de>
 8001fce:	2500      	movs	r5, #0
 8001fd0:	e7f7      	b.n	8001fc2 <_printf_i+0x1fe>
 8001fd2:	46c0      	nop			@ (mov r8, r8)
 8001fd4:	08002571 	.word	0x08002571
 8001fd8:	08002582 	.word	0x08002582

08001fdc <__swbuf_r>:
 8001fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fde:	0006      	movs	r6, r0
 8001fe0:	000d      	movs	r5, r1
 8001fe2:	0014      	movs	r4, r2
 8001fe4:	2800      	cmp	r0, #0
 8001fe6:	d004      	beq.n	8001ff2 <__swbuf_r+0x16>
 8001fe8:	6a03      	ldr	r3, [r0, #32]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d101      	bne.n	8001ff2 <__swbuf_r+0x16>
 8001fee:	f7ff fa39 	bl	8001464 <__sinit>
 8001ff2:	69a3      	ldr	r3, [r4, #24]
 8001ff4:	60a3      	str	r3, [r4, #8]
 8001ff6:	89a3      	ldrh	r3, [r4, #12]
 8001ff8:	071b      	lsls	r3, r3, #28
 8001ffa:	d502      	bpl.n	8002002 <__swbuf_r+0x26>
 8001ffc:	6923      	ldr	r3, [r4, #16]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d109      	bne.n	8002016 <__swbuf_r+0x3a>
 8002002:	0021      	movs	r1, r4
 8002004:	0030      	movs	r0, r6
 8002006:	f000 f82b 	bl	8002060 <__swsetup_r>
 800200a:	2800      	cmp	r0, #0
 800200c:	d003      	beq.n	8002016 <__swbuf_r+0x3a>
 800200e:	2501      	movs	r5, #1
 8002010:	426d      	negs	r5, r5
 8002012:	0028      	movs	r0, r5
 8002014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002016:	6923      	ldr	r3, [r4, #16]
 8002018:	6820      	ldr	r0, [r4, #0]
 800201a:	b2ef      	uxtb	r7, r5
 800201c:	1ac0      	subs	r0, r0, r3
 800201e:	6963      	ldr	r3, [r4, #20]
 8002020:	b2ed      	uxtb	r5, r5
 8002022:	4283      	cmp	r3, r0
 8002024:	dc05      	bgt.n	8002032 <__swbuf_r+0x56>
 8002026:	0021      	movs	r1, r4
 8002028:	0030      	movs	r0, r6
 800202a:	f7ff fcc3 	bl	80019b4 <_fflush_r>
 800202e:	2800      	cmp	r0, #0
 8002030:	d1ed      	bne.n	800200e <__swbuf_r+0x32>
 8002032:	68a3      	ldr	r3, [r4, #8]
 8002034:	3001      	adds	r0, #1
 8002036:	3b01      	subs	r3, #1
 8002038:	60a3      	str	r3, [r4, #8]
 800203a:	6823      	ldr	r3, [r4, #0]
 800203c:	1c5a      	adds	r2, r3, #1
 800203e:	6022      	str	r2, [r4, #0]
 8002040:	701f      	strb	r7, [r3, #0]
 8002042:	6963      	ldr	r3, [r4, #20]
 8002044:	4283      	cmp	r3, r0
 8002046:	d004      	beq.n	8002052 <__swbuf_r+0x76>
 8002048:	89a3      	ldrh	r3, [r4, #12]
 800204a:	07db      	lsls	r3, r3, #31
 800204c:	d5e1      	bpl.n	8002012 <__swbuf_r+0x36>
 800204e:	2d0a      	cmp	r5, #10
 8002050:	d1df      	bne.n	8002012 <__swbuf_r+0x36>
 8002052:	0021      	movs	r1, r4
 8002054:	0030      	movs	r0, r6
 8002056:	f7ff fcad 	bl	80019b4 <_fflush_r>
 800205a:	2800      	cmp	r0, #0
 800205c:	d0d9      	beq.n	8002012 <__swbuf_r+0x36>
 800205e:	e7d6      	b.n	800200e <__swbuf_r+0x32>

08002060 <__swsetup_r>:
 8002060:	4b2d      	ldr	r3, [pc, #180]	@ (8002118 <__swsetup_r+0xb8>)
 8002062:	b570      	push	{r4, r5, r6, lr}
 8002064:	0005      	movs	r5, r0
 8002066:	6818      	ldr	r0, [r3, #0]
 8002068:	000c      	movs	r4, r1
 800206a:	2800      	cmp	r0, #0
 800206c:	d004      	beq.n	8002078 <__swsetup_r+0x18>
 800206e:	6a03      	ldr	r3, [r0, #32]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <__swsetup_r+0x18>
 8002074:	f7ff f9f6 	bl	8001464 <__sinit>
 8002078:	220c      	movs	r2, #12
 800207a:	5ea3      	ldrsh	r3, [r4, r2]
 800207c:	071a      	lsls	r2, r3, #28
 800207e:	d423      	bmi.n	80020c8 <__swsetup_r+0x68>
 8002080:	06da      	lsls	r2, r3, #27
 8002082:	d407      	bmi.n	8002094 <__swsetup_r+0x34>
 8002084:	2209      	movs	r2, #9
 8002086:	602a      	str	r2, [r5, #0]
 8002088:	2240      	movs	r2, #64	@ 0x40
 800208a:	2001      	movs	r0, #1
 800208c:	4313      	orrs	r3, r2
 800208e:	81a3      	strh	r3, [r4, #12]
 8002090:	4240      	negs	r0, r0
 8002092:	e03a      	b.n	800210a <__swsetup_r+0xaa>
 8002094:	075b      	lsls	r3, r3, #29
 8002096:	d513      	bpl.n	80020c0 <__swsetup_r+0x60>
 8002098:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800209a:	2900      	cmp	r1, #0
 800209c:	d008      	beq.n	80020b0 <__swsetup_r+0x50>
 800209e:	0023      	movs	r3, r4
 80020a0:	3344      	adds	r3, #68	@ 0x44
 80020a2:	4299      	cmp	r1, r3
 80020a4:	d002      	beq.n	80020ac <__swsetup_r+0x4c>
 80020a6:	0028      	movs	r0, r5
 80020a8:	f7ff faf8 	bl	800169c <_free_r>
 80020ac:	2300      	movs	r3, #0
 80020ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80020b0:	2224      	movs	r2, #36	@ 0x24
 80020b2:	89a3      	ldrh	r3, [r4, #12]
 80020b4:	4393      	bics	r3, r2
 80020b6:	81a3      	strh	r3, [r4, #12]
 80020b8:	2300      	movs	r3, #0
 80020ba:	6063      	str	r3, [r4, #4]
 80020bc:	6923      	ldr	r3, [r4, #16]
 80020be:	6023      	str	r3, [r4, #0]
 80020c0:	2308      	movs	r3, #8
 80020c2:	89a2      	ldrh	r2, [r4, #12]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	81a3      	strh	r3, [r4, #12]
 80020c8:	6923      	ldr	r3, [r4, #16]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d10b      	bne.n	80020e6 <__swsetup_r+0x86>
 80020ce:	21a0      	movs	r1, #160	@ 0xa0
 80020d0:	2280      	movs	r2, #128	@ 0x80
 80020d2:	89a3      	ldrh	r3, [r4, #12]
 80020d4:	0089      	lsls	r1, r1, #2
 80020d6:	0092      	lsls	r2, r2, #2
 80020d8:	400b      	ands	r3, r1
 80020da:	4293      	cmp	r3, r2
 80020dc:	d003      	beq.n	80020e6 <__swsetup_r+0x86>
 80020de:	0021      	movs	r1, r4
 80020e0:	0028      	movs	r0, r5
 80020e2:	f000 f89b 	bl	800221c <__smakebuf_r>
 80020e6:	220c      	movs	r2, #12
 80020e8:	5ea3      	ldrsh	r3, [r4, r2]
 80020ea:	2101      	movs	r1, #1
 80020ec:	001a      	movs	r2, r3
 80020ee:	400a      	ands	r2, r1
 80020f0:	420b      	tst	r3, r1
 80020f2:	d00b      	beq.n	800210c <__swsetup_r+0xac>
 80020f4:	2200      	movs	r2, #0
 80020f6:	60a2      	str	r2, [r4, #8]
 80020f8:	6962      	ldr	r2, [r4, #20]
 80020fa:	4252      	negs	r2, r2
 80020fc:	61a2      	str	r2, [r4, #24]
 80020fe:	2000      	movs	r0, #0
 8002100:	6922      	ldr	r2, [r4, #16]
 8002102:	4282      	cmp	r2, r0
 8002104:	d101      	bne.n	800210a <__swsetup_r+0xaa>
 8002106:	061a      	lsls	r2, r3, #24
 8002108:	d4be      	bmi.n	8002088 <__swsetup_r+0x28>
 800210a:	bd70      	pop	{r4, r5, r6, pc}
 800210c:	0799      	lsls	r1, r3, #30
 800210e:	d400      	bmi.n	8002112 <__swsetup_r+0xb2>
 8002110:	6962      	ldr	r2, [r4, #20]
 8002112:	60a2      	str	r2, [r4, #8]
 8002114:	e7f3      	b.n	80020fe <__swsetup_r+0x9e>
 8002116:	46c0      	nop			@ (mov r8, r8)
 8002118:	2000001c 	.word	0x2000001c

0800211c <_raise_r>:
 800211c:	b570      	push	{r4, r5, r6, lr}
 800211e:	0004      	movs	r4, r0
 8002120:	000d      	movs	r5, r1
 8002122:	291f      	cmp	r1, #31
 8002124:	d904      	bls.n	8002130 <_raise_r+0x14>
 8002126:	2316      	movs	r3, #22
 8002128:	6003      	str	r3, [r0, #0]
 800212a:	2001      	movs	r0, #1
 800212c:	4240      	negs	r0, r0
 800212e:	bd70      	pop	{r4, r5, r6, pc}
 8002130:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8002132:	2b00      	cmp	r3, #0
 8002134:	d004      	beq.n	8002140 <_raise_r+0x24>
 8002136:	008a      	lsls	r2, r1, #2
 8002138:	189b      	adds	r3, r3, r2
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	2a00      	cmp	r2, #0
 800213e:	d108      	bne.n	8002152 <_raise_r+0x36>
 8002140:	0020      	movs	r0, r4
 8002142:	f000 f831 	bl	80021a8 <_getpid_r>
 8002146:	002a      	movs	r2, r5
 8002148:	0001      	movs	r1, r0
 800214a:	0020      	movs	r0, r4
 800214c:	f000 f81a 	bl	8002184 <_kill_r>
 8002150:	e7ed      	b.n	800212e <_raise_r+0x12>
 8002152:	2a01      	cmp	r2, #1
 8002154:	d009      	beq.n	800216a <_raise_r+0x4e>
 8002156:	1c51      	adds	r1, r2, #1
 8002158:	d103      	bne.n	8002162 <_raise_r+0x46>
 800215a:	2316      	movs	r3, #22
 800215c:	6003      	str	r3, [r0, #0]
 800215e:	2001      	movs	r0, #1
 8002160:	e7e5      	b.n	800212e <_raise_r+0x12>
 8002162:	2100      	movs	r1, #0
 8002164:	0028      	movs	r0, r5
 8002166:	6019      	str	r1, [r3, #0]
 8002168:	4790      	blx	r2
 800216a:	2000      	movs	r0, #0
 800216c:	e7df      	b.n	800212e <_raise_r+0x12>
	...

08002170 <raise>:
 8002170:	b510      	push	{r4, lr}
 8002172:	4b03      	ldr	r3, [pc, #12]	@ (8002180 <raise+0x10>)
 8002174:	0001      	movs	r1, r0
 8002176:	6818      	ldr	r0, [r3, #0]
 8002178:	f7ff ffd0 	bl	800211c <_raise_r>
 800217c:	bd10      	pop	{r4, pc}
 800217e:	46c0      	nop			@ (mov r8, r8)
 8002180:	2000001c 	.word	0x2000001c

08002184 <_kill_r>:
 8002184:	2300      	movs	r3, #0
 8002186:	b570      	push	{r4, r5, r6, lr}
 8002188:	4d06      	ldr	r5, [pc, #24]	@ (80021a4 <_kill_r+0x20>)
 800218a:	0004      	movs	r4, r0
 800218c:	0008      	movs	r0, r1
 800218e:	0011      	movs	r1, r2
 8002190:	602b      	str	r3, [r5, #0]
 8002192:	f000 f8c9 	bl	8002328 <_kill>
 8002196:	1c43      	adds	r3, r0, #1
 8002198:	d103      	bne.n	80021a2 <_kill_r+0x1e>
 800219a:	682b      	ldr	r3, [r5, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d000      	beq.n	80021a2 <_kill_r+0x1e>
 80021a0:	6023      	str	r3, [r4, #0]
 80021a2:	bd70      	pop	{r4, r5, r6, pc}
 80021a4:	20000234 	.word	0x20000234

080021a8 <_getpid_r>:
 80021a8:	b510      	push	{r4, lr}
 80021aa:	f000 f8ad 	bl	8002308 <_getpid>
 80021ae:	bd10      	pop	{r4, pc}

080021b0 <memchr>:
 80021b0:	b2c9      	uxtb	r1, r1
 80021b2:	1882      	adds	r2, r0, r2
 80021b4:	4290      	cmp	r0, r2
 80021b6:	d101      	bne.n	80021bc <memchr+0xc>
 80021b8:	2000      	movs	r0, #0
 80021ba:	4770      	bx	lr
 80021bc:	7803      	ldrb	r3, [r0, #0]
 80021be:	428b      	cmp	r3, r1
 80021c0:	d0fb      	beq.n	80021ba <memchr+0xa>
 80021c2:	3001      	adds	r0, #1
 80021c4:	e7f6      	b.n	80021b4 <memchr+0x4>
	...

080021c8 <__swhatbuf_r>:
 80021c8:	b570      	push	{r4, r5, r6, lr}
 80021ca:	000e      	movs	r6, r1
 80021cc:	001d      	movs	r5, r3
 80021ce:	230e      	movs	r3, #14
 80021d0:	5ec9      	ldrsh	r1, [r1, r3]
 80021d2:	0014      	movs	r4, r2
 80021d4:	b096      	sub	sp, #88	@ 0x58
 80021d6:	2900      	cmp	r1, #0
 80021d8:	da0c      	bge.n	80021f4 <__swhatbuf_r+0x2c>
 80021da:	89b2      	ldrh	r2, [r6, #12]
 80021dc:	2380      	movs	r3, #128	@ 0x80
 80021de:	0011      	movs	r1, r2
 80021e0:	4019      	ands	r1, r3
 80021e2:	421a      	tst	r2, r3
 80021e4:	d114      	bne.n	8002210 <__swhatbuf_r+0x48>
 80021e6:	2380      	movs	r3, #128	@ 0x80
 80021e8:	00db      	lsls	r3, r3, #3
 80021ea:	2000      	movs	r0, #0
 80021ec:	6029      	str	r1, [r5, #0]
 80021ee:	6023      	str	r3, [r4, #0]
 80021f0:	b016      	add	sp, #88	@ 0x58
 80021f2:	bd70      	pop	{r4, r5, r6, pc}
 80021f4:	466a      	mov	r2, sp
 80021f6:	f000 f853 	bl	80022a0 <_fstat_r>
 80021fa:	2800      	cmp	r0, #0
 80021fc:	dbed      	blt.n	80021da <__swhatbuf_r+0x12>
 80021fe:	23f0      	movs	r3, #240	@ 0xf0
 8002200:	9901      	ldr	r1, [sp, #4]
 8002202:	021b      	lsls	r3, r3, #8
 8002204:	4019      	ands	r1, r3
 8002206:	4b04      	ldr	r3, [pc, #16]	@ (8002218 <__swhatbuf_r+0x50>)
 8002208:	18c9      	adds	r1, r1, r3
 800220a:	424b      	negs	r3, r1
 800220c:	4159      	adcs	r1, r3
 800220e:	e7ea      	b.n	80021e6 <__swhatbuf_r+0x1e>
 8002210:	2100      	movs	r1, #0
 8002212:	2340      	movs	r3, #64	@ 0x40
 8002214:	e7e9      	b.n	80021ea <__swhatbuf_r+0x22>
 8002216:	46c0      	nop			@ (mov r8, r8)
 8002218:	ffffe000 	.word	0xffffe000

0800221c <__smakebuf_r>:
 800221c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800221e:	2602      	movs	r6, #2
 8002220:	898b      	ldrh	r3, [r1, #12]
 8002222:	0005      	movs	r5, r0
 8002224:	000c      	movs	r4, r1
 8002226:	b085      	sub	sp, #20
 8002228:	4233      	tst	r3, r6
 800222a:	d007      	beq.n	800223c <__smakebuf_r+0x20>
 800222c:	0023      	movs	r3, r4
 800222e:	3347      	adds	r3, #71	@ 0x47
 8002230:	6023      	str	r3, [r4, #0]
 8002232:	6123      	str	r3, [r4, #16]
 8002234:	2301      	movs	r3, #1
 8002236:	6163      	str	r3, [r4, #20]
 8002238:	b005      	add	sp, #20
 800223a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800223c:	ab03      	add	r3, sp, #12
 800223e:	aa02      	add	r2, sp, #8
 8002240:	f7ff ffc2 	bl	80021c8 <__swhatbuf_r>
 8002244:	9f02      	ldr	r7, [sp, #8]
 8002246:	9001      	str	r0, [sp, #4]
 8002248:	0039      	movs	r1, r7
 800224a:	0028      	movs	r0, r5
 800224c:	f7ff fa9c 	bl	8001788 <_malloc_r>
 8002250:	2800      	cmp	r0, #0
 8002252:	d108      	bne.n	8002266 <__smakebuf_r+0x4a>
 8002254:	220c      	movs	r2, #12
 8002256:	5ea3      	ldrsh	r3, [r4, r2]
 8002258:	059a      	lsls	r2, r3, #22
 800225a:	d4ed      	bmi.n	8002238 <__smakebuf_r+0x1c>
 800225c:	2203      	movs	r2, #3
 800225e:	4393      	bics	r3, r2
 8002260:	431e      	orrs	r6, r3
 8002262:	81a6      	strh	r6, [r4, #12]
 8002264:	e7e2      	b.n	800222c <__smakebuf_r+0x10>
 8002266:	2380      	movs	r3, #128	@ 0x80
 8002268:	89a2      	ldrh	r2, [r4, #12]
 800226a:	6020      	str	r0, [r4, #0]
 800226c:	4313      	orrs	r3, r2
 800226e:	81a3      	strh	r3, [r4, #12]
 8002270:	9b03      	ldr	r3, [sp, #12]
 8002272:	6120      	str	r0, [r4, #16]
 8002274:	6167      	str	r7, [r4, #20]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d00c      	beq.n	8002294 <__smakebuf_r+0x78>
 800227a:	0028      	movs	r0, r5
 800227c:	230e      	movs	r3, #14
 800227e:	5ee1      	ldrsh	r1, [r4, r3]
 8002280:	f000 f820 	bl	80022c4 <_isatty_r>
 8002284:	2800      	cmp	r0, #0
 8002286:	d005      	beq.n	8002294 <__smakebuf_r+0x78>
 8002288:	2303      	movs	r3, #3
 800228a:	89a2      	ldrh	r2, [r4, #12]
 800228c:	439a      	bics	r2, r3
 800228e:	3b02      	subs	r3, #2
 8002290:	4313      	orrs	r3, r2
 8002292:	81a3      	strh	r3, [r4, #12]
 8002294:	89a3      	ldrh	r3, [r4, #12]
 8002296:	9a01      	ldr	r2, [sp, #4]
 8002298:	4313      	orrs	r3, r2
 800229a:	81a3      	strh	r3, [r4, #12]
 800229c:	e7cc      	b.n	8002238 <__smakebuf_r+0x1c>
	...

080022a0 <_fstat_r>:
 80022a0:	2300      	movs	r3, #0
 80022a2:	b570      	push	{r4, r5, r6, lr}
 80022a4:	4d06      	ldr	r5, [pc, #24]	@ (80022c0 <_fstat_r+0x20>)
 80022a6:	0004      	movs	r4, r0
 80022a8:	0008      	movs	r0, r1
 80022aa:	0011      	movs	r1, r2
 80022ac:	602b      	str	r3, [r5, #0]
 80022ae:	f000 f823 	bl	80022f8 <_fstat>
 80022b2:	1c43      	adds	r3, r0, #1
 80022b4:	d103      	bne.n	80022be <_fstat_r+0x1e>
 80022b6:	682b      	ldr	r3, [r5, #0]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d000      	beq.n	80022be <_fstat_r+0x1e>
 80022bc:	6023      	str	r3, [r4, #0]
 80022be:	bd70      	pop	{r4, r5, r6, pc}
 80022c0:	20000234 	.word	0x20000234

080022c4 <_isatty_r>:
 80022c4:	2300      	movs	r3, #0
 80022c6:	b570      	push	{r4, r5, r6, lr}
 80022c8:	4d06      	ldr	r5, [pc, #24]	@ (80022e4 <_isatty_r+0x20>)
 80022ca:	0004      	movs	r4, r0
 80022cc:	0008      	movs	r0, r1
 80022ce:	602b      	str	r3, [r5, #0]
 80022d0:	f000 f822 	bl	8002318 <_isatty>
 80022d4:	1c43      	adds	r3, r0, #1
 80022d6:	d103      	bne.n	80022e0 <_isatty_r+0x1c>
 80022d8:	682b      	ldr	r3, [r5, #0]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d000      	beq.n	80022e0 <_isatty_r+0x1c>
 80022de:	6023      	str	r3, [r4, #0]
 80022e0:	bd70      	pop	{r4, r5, r6, pc}
 80022e2:	46c0      	nop			@ (mov r8, r8)
 80022e4:	20000234 	.word	0x20000234

080022e8 <_close>:
 80022e8:	2258      	movs	r2, #88	@ 0x58
 80022ea:	2001      	movs	r0, #1
 80022ec:	4b01      	ldr	r3, [pc, #4]	@ (80022f4 <_close+0xc>)
 80022ee:	4240      	negs	r0, r0
 80022f0:	601a      	str	r2, [r3, #0]
 80022f2:	4770      	bx	lr
 80022f4:	20000234 	.word	0x20000234

080022f8 <_fstat>:
 80022f8:	2258      	movs	r2, #88	@ 0x58
 80022fa:	2001      	movs	r0, #1
 80022fc:	4b01      	ldr	r3, [pc, #4]	@ (8002304 <_fstat+0xc>)
 80022fe:	4240      	negs	r0, r0
 8002300:	601a      	str	r2, [r3, #0]
 8002302:	4770      	bx	lr
 8002304:	20000234 	.word	0x20000234

08002308 <_getpid>:
 8002308:	2258      	movs	r2, #88	@ 0x58
 800230a:	2001      	movs	r0, #1
 800230c:	4b01      	ldr	r3, [pc, #4]	@ (8002314 <_getpid+0xc>)
 800230e:	4240      	negs	r0, r0
 8002310:	601a      	str	r2, [r3, #0]
 8002312:	4770      	bx	lr
 8002314:	20000234 	.word	0x20000234

08002318 <_isatty>:
 8002318:	2258      	movs	r2, #88	@ 0x58
 800231a:	4b02      	ldr	r3, [pc, #8]	@ (8002324 <_isatty+0xc>)
 800231c:	2000      	movs	r0, #0
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	4770      	bx	lr
 8002322:	46c0      	nop			@ (mov r8, r8)
 8002324:	20000234 	.word	0x20000234

08002328 <_kill>:
 8002328:	2258      	movs	r2, #88	@ 0x58
 800232a:	2001      	movs	r0, #1
 800232c:	4b01      	ldr	r3, [pc, #4]	@ (8002334 <_kill+0xc>)
 800232e:	4240      	negs	r0, r0
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	4770      	bx	lr
 8002334:	20000234 	.word	0x20000234

08002338 <_lseek>:
 8002338:	2258      	movs	r2, #88	@ 0x58
 800233a:	2001      	movs	r0, #1
 800233c:	4b01      	ldr	r3, [pc, #4]	@ (8002344 <_lseek+0xc>)
 800233e:	4240      	negs	r0, r0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	4770      	bx	lr
 8002344:	20000234 	.word	0x20000234

08002348 <_read>:
 8002348:	2258      	movs	r2, #88	@ 0x58
 800234a:	2001      	movs	r0, #1
 800234c:	4b01      	ldr	r3, [pc, #4]	@ (8002354 <_read+0xc>)
 800234e:	4240      	negs	r0, r0
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	4770      	bx	lr
 8002354:	20000234 	.word	0x20000234

08002358 <_sbrk>:
 8002358:	4a04      	ldr	r2, [pc, #16]	@ (800236c <_sbrk+0x14>)
 800235a:	0003      	movs	r3, r0
 800235c:	6810      	ldr	r0, [r2, #0]
 800235e:	2800      	cmp	r0, #0
 8002360:	d002      	beq.n	8002368 <_sbrk+0x10>
 8002362:	18c3      	adds	r3, r0, r3
 8002364:	6013      	str	r3, [r2, #0]
 8002366:	4770      	bx	lr
 8002368:	4801      	ldr	r0, [pc, #4]	@ (8002370 <_sbrk+0x18>)
 800236a:	e7fa      	b.n	8002362 <_sbrk+0xa>
 800236c:	20000244 	.word	0x20000244
 8002370:	20000248 	.word	0x20000248

08002374 <_write>:
 8002374:	2258      	movs	r2, #88	@ 0x58
 8002376:	2001      	movs	r0, #1
 8002378:	4b01      	ldr	r3, [pc, #4]	@ (8002380 <_write+0xc>)
 800237a:	4240      	negs	r0, r0
 800237c:	601a      	str	r2, [r3, #0]
 800237e:	4770      	bx	lr
 8002380:	20000234 	.word	0x20000234

08002384 <_exit>:
 8002384:	e7fe      	b.n	8002384 <_exit>
 8002386:	46c0      	nop			@ (mov r8, r8)

08002388 <__aeabi_lmul>:
 8002388:	b5f0      	push	{r4, r5, r6, r7, lr}
 800238a:	46ce      	mov	lr, r9
 800238c:	4699      	mov	r9, r3
 800238e:	0c03      	lsrs	r3, r0, #16
 8002390:	469c      	mov	ip, r3
 8002392:	0413      	lsls	r3, r2, #16
 8002394:	4647      	mov	r7, r8
 8002396:	0c1b      	lsrs	r3, r3, #16
 8002398:	001d      	movs	r5, r3
 800239a:	000e      	movs	r6, r1
 800239c:	4661      	mov	r1, ip
 800239e:	0404      	lsls	r4, r0, #16
 80023a0:	0c24      	lsrs	r4, r4, #16
 80023a2:	b580      	push	{r7, lr}
 80023a4:	0007      	movs	r7, r0
 80023a6:	0c10      	lsrs	r0, r2, #16
 80023a8:	434b      	muls	r3, r1
 80023aa:	4365      	muls	r5, r4
 80023ac:	4341      	muls	r1, r0
 80023ae:	4360      	muls	r0, r4
 80023b0:	0c2c      	lsrs	r4, r5, #16
 80023b2:	18c0      	adds	r0, r0, r3
 80023b4:	1824      	adds	r4, r4, r0
 80023b6:	468c      	mov	ip, r1
 80023b8:	42a3      	cmp	r3, r4
 80023ba:	d903      	bls.n	80023c4 <__aeabi_lmul+0x3c>
 80023bc:	2380      	movs	r3, #128	@ 0x80
 80023be:	025b      	lsls	r3, r3, #9
 80023c0:	4698      	mov	r8, r3
 80023c2:	44c4      	add	ip, r8
 80023c4:	4649      	mov	r1, r9
 80023c6:	4379      	muls	r1, r7
 80023c8:	4356      	muls	r6, r2
 80023ca:	0c23      	lsrs	r3, r4, #16
 80023cc:	042d      	lsls	r5, r5, #16
 80023ce:	0c2d      	lsrs	r5, r5, #16
 80023d0:	1989      	adds	r1, r1, r6
 80023d2:	4463      	add	r3, ip
 80023d4:	0424      	lsls	r4, r4, #16
 80023d6:	1960      	adds	r0, r4, r5
 80023d8:	18c9      	adds	r1, r1, r3
 80023da:	bcc0      	pop	{r6, r7}
 80023dc:	46b9      	mov	r9, r7
 80023de:	46b0      	mov	r8, r6
 80023e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023e2:	46c0      	nop			@ (mov r8, r8)

080023e4 <_init>:
 80023e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023e6:	46c0      	nop			@ (mov r8, r8)
 80023e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023ea:	bc08      	pop	{r3}
 80023ec:	469e      	mov	lr, r3
 80023ee:	4770      	bx	lr

080023f0 <_fini>:
 80023f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023f2:	46c0      	nop			@ (mov r8, r8)
 80023f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023f6:	bc08      	pop	{r3}
 80023f8:	469e      	mov	lr, r3
 80023fa:	4770      	bx	lr
