

================================================================
== Vitis HLS Report for 'padv4_Pipeline_VITIS_LOOP_203_1'
================================================================
* Date:           Mon May  2 01:13:00 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_203_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sizeNeeded = alloca i32 1"   --->   Operation 5 'alloca' 'sizeNeeded' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sizeNeeded_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sizeNeeded_3_reload"   --->   Operation 6 'read' 'sizeNeeded_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %sizeNeeded_3_reload_read, i32 %sizeNeeded"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %getStringLength.exit"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sizeNeeded_1 = load i32 %sizeNeeded" [ECE418FinalProject/fullCode.c:203]   --->   Operation 9 'load' 'sizeNeeded_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sizeNeeded_1, i32 31" [ECE418FinalProject/fullCode.c:203]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln203)   --->   "%trunc_ln203 = trunc i32 %sizeNeeded_1" [ECE418FinalProject/fullCode.c:203]   --->   Operation 12 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.70ns)   --->   "%sub_ln203 = sub i32 0, i32 %sizeNeeded_1" [ECE418FinalProject/fullCode.c:203]   --->   Operation 13 'sub' 'sub_ln203' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i32 %sub_ln203" [ECE418FinalProject/fullCode.c:203]   --->   Operation 14 'trunc' 'trunc_ln203_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_and_t_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 0, i9 %trunc_ln203_1" [ECE418FinalProject/fullCode.c:203]   --->   Operation 15 'bitconcatenate' 'p_and_t_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.12ns)   --->   "%sub_ln203_1 = sub i10 0, i10 %p_and_t_cast" [ECE418FinalProject/fullCode.c:203]   --->   Operation 16 'sub' 'sub_ln203_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln203)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 0, i9 %trunc_ln203" [ECE418FinalProject/fullCode.c:203]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln203)   --->   "%select_ln203 = select i1 %tmp, i10 %sub_ln203_1, i10 %tmp_s" [ECE418FinalProject/fullCode.c:203]   --->   Operation 18 'select' 'select_ln203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.70ns) (out node of the LUT)   --->   "%icmp_ln203 = icmp_eq  i10 %select_ln203, i10 448" [ECE418FinalProject/fullCode.c:203]   --->   Operation 19 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void, void %.exitStub" [ECE418FinalProject/fullCode.c:203]   --->   Operation 20 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln203 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sizeNeeded_out, i32 %sizeNeeded_1" [ECE418FinalProject/fullCode.c:203]   --->   Operation 25 'write' 'write_ln203' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln203 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %p_cond_out, i1 %tmp" [ECE418FinalProject/fullCode.c:203]   --->   Operation 26 'write' 'write_ln203' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln203 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sub_ln203_out, i32 %sub_ln203" [ECE418FinalProject/fullCode.c:203]   --->   Operation 27 'write' 'write_ln203' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln203)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [ECE418FinalProject/fullCode.c:204]   --->   Operation 21 'specloopname' 'specloopname_ln204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.70ns)   --->   "%sizeNeeded_2 = add i32 %sizeNeeded_1, i32 1" [ECE418FinalProject/fullCode.c:204]   --->   Operation 22 'add' 'sizeNeeded_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln203 = store i32 %sizeNeeded_2, i32 %sizeNeeded" [ECE418FinalProject/fullCode.c:203]   --->   Operation 23 'store' 'store_ln203' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln203 = br void %getStringLength.exit" [ECE418FinalProject/fullCode.c:203]   --->   Operation 24 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.53ns
The critical path consists of the following:
	'alloca' operation ('sizeNeeded') [5]  (0 ns)
	'load' operation ('sizeNeeded', ECE418FinalProject/fullCode.c:203) on local variable 'sizeNeeded' [10]  (0 ns)
	'sub' operation ('sub_ln203', ECE418FinalProject/fullCode.c:203) [14]  (2.7 ns)
	'sub' operation ('sub_ln203_1', ECE418FinalProject/fullCode.c:203) [17]  (2.12 ns)
	'select' operation ('select_ln203', ECE418FinalProject/fullCode.c:203) [19]  (0 ns)
	'icmp' operation ('icmp_ln203', ECE418FinalProject/fullCode.c:203) [20]  (1.7 ns)

 <State 2>: 4.31ns
The critical path consists of the following:
	'add' operation ('sizeNeeded', ECE418FinalProject/fullCode.c:204) [24]  (2.7 ns)
	'store' operation ('store_ln203', ECE418FinalProject/fullCode.c:203) of variable 'sizeNeeded', ECE418FinalProject/fullCode.c:204 on local variable 'sizeNeeded' [25]  (1.61 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
