$date
	Mon Oct  7 13:43:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_tt_um_dff_mem $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " ce_n $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % lr_n $end
$var reg 4 & mar [3:0] $end
$scope module dut $end
$var wire 1 " ce_n $end
$var wire 1 # clk $end
$var wire 8 ' data_in [7:0] $end
$var wire 1 % lr_n $end
$var wire 4 ( mar [3:0] $end
$var reg 8 ) data_out [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 * i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
b0 (
b0 '
b0 &
1%
b0 $
0#
1"
bx !
$end
#10000
1#
#20000
0#
b0 *
#30000
0%
b10101010 $
b10101010 '
1#
#40000
0#
#50000
b10101011 $
b10101011 '
b1 &
b1 (
1#
b1 *
#60000
0#
#70000
b10101100 $
b10101100 '
b10 &
b10 (
1#
b10 *
#80000
0#
#90000
b10101101 $
b10101101 '
b11 &
b11 (
1#
b11 *
#100000
0#
#110000
b10101110 $
b10101110 '
b100 &
b100 (
1#
b100 *
#120000
0#
#130000
b10101111 $
b10101111 '
b101 &
b101 (
1#
b101 *
#140000
0#
#150000
b10110000 $
b10110000 '
b110 &
b110 (
1#
b110 *
#160000
0#
#170000
b10110001 $
b10110001 '
b111 &
b111 (
1#
b111 *
#180000
0#
#190000
b10110010 $
b10110010 '
b1000 &
b1000 (
1#
b1000 *
#200000
0#
#210000
b10110011 $
b10110011 '
b1001 &
b1001 (
1#
b1001 *
#220000
0#
#230000
b10110100 $
b10110100 '
b1010 &
b1010 (
1#
b1010 *
#240000
0#
#250000
b10110101 $
b10110101 '
b1011 &
b1011 (
1#
b1011 *
#260000
0#
#270000
b10110110 $
b10110110 '
b1100 &
b1100 (
1#
b1100 *
#280000
0#
#290000
b10110111 $
b10110111 '
b1101 &
b1101 (
1#
b1101 *
#300000
0#
#310000
b10111000 $
b10111000 '
b1110 &
b1110 (
1#
b1110 *
#320000
0#
#330000
b10111001 $
b10111001 '
b1111 &
b1111 (
1#
b1111 *
#340000
0#
#350000
b10101010 !
b10101010 )
0"
1%
b0 &
b0 (
1#
b0 +
b10000 *
#360000
0#
#370000
b10101011 !
b10101011 )
b1 &
b1 (
1#
b1 +
0"
#380000
0#
#390000
b10101100 !
b10101100 )
b10 &
b10 (
1#
b10 +
0"
#400000
0#
#410000
b10101101 !
b10101101 )
b11 &
b11 (
1#
b11 +
0"
#420000
0#
#430000
b10101110 !
b10101110 )
b100 &
b100 (
1#
b100 +
0"
#440000
0#
#450000
b10101111 !
b10101111 )
b101 &
b101 (
1#
b101 +
0"
#460000
0#
#470000
b10110000 !
b10110000 )
b110 &
b110 (
1#
b110 +
0"
#480000
0#
#490000
b10110001 !
b10110001 )
b111 &
b111 (
1#
b111 +
0"
#500000
0#
#510000
b10110010 !
b10110010 )
b1000 &
b1000 (
1#
b1000 +
0"
#520000
0#
#530000
b10110011 !
b10110011 )
b1001 &
b1001 (
1#
b1001 +
0"
#540000
0#
#550000
b10110100 !
b10110100 )
b1010 &
b1010 (
1#
b1010 +
0"
#560000
0#
#570000
b10110101 !
b10110101 )
b1011 &
b1011 (
1#
b1011 +
0"
#580000
0#
#590000
b10110110 !
b10110110 )
b1100 &
b1100 (
1#
b1100 +
0"
#600000
0#
#610000
b10110111 !
b10110111 )
b1101 &
b1101 (
1#
b1101 +
0"
#620000
0#
#630000
b10111000 !
b10111000 )
b1110 &
b1110 (
1#
b1110 +
0"
#640000
0#
#650000
b10111001 !
b10111001 )
b1111 &
b1111 (
1#
b1111 +
0"
#660000
0#
#670000
