// Seed: 1008727157
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wire void id_1,
    output wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wand id_7,
    input tri id_8,
    input wand id_9,
    input wand id_10,
    input wand id_11,
    output supply0 id_12,
    input logic id_13,
    output supply1 id_14,
    input wand id_15,
    output wand id_16,
    input tri id_17,
    output supply1 id_18,
    output tri id_19,
    output wire id_20,
    input wor id_21,
    input wire id_22,
    output logic id_23,
    input supply0 id_24
);
  always id_23 <= id_13;
  wire id_26;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
