---
url: https://www.mathworks.com/help/simulink/slref/triggeredsubsystem.html
title: Subsystem whose execution is triggered by external input - Simulink --- 由外部输入触发执行的子系统 - Simulink
date: 2023-07-10 09:22:20
tag:
summary: The Triggered Subsystem block is a Subsystem block preconfigured as a starting point for creating a s......
---
Actual code generation support depends on block implementation.

HDL Coder™ provides additional configuration options that affect HDL implementation and synthesized logic. For information about best practices, restrictions, and how you can use the trigger signal as a clock with the `TriggerAsClock` property, see [Using Triggered Subsystems for HDL Code Generation](https://www.mathworks.com/help/hdlcoder/ug/use-trigger-as-clock-in-triggered-subsystems.html) (HDL Coder).

**HDL Architecture**

<table><colgroup><col width="26%"><col width="74%"></colgroup><thead><tr><th>Architecture</th><th>Description</th></tr></thead><tbody><tr><td><code>Module</code> (default)</td><td>Generate code for the subsystem and the blocks within the subsystem.</td></tr><tr><td><code>BlackBox</code></td><td><p>Generate a black box interface. The generated HDL code includes only the input/output port definitions for the subsystem. Therefore, you can use a subsystem in your model to generate an interface to existing, manually written HDL code.</p><p>The black-box interface generation for subsystems is similar to the Model block interface generation without the clock signals.</p></td></tr><tr><td><p><code>No HDL</code></p></td><td><p>Remove the subsystem from the generated code. You can use the subsystem in simulation, however, treat it as a “no-op” in the HDL code.</p></td></tr></tbody></table>

**HDL Block Properties**

<table><colgroup><col width="25%"><col width="75%"></colgroup><thead><tr><th colspan="2">General</th></tr></thead><tbody><tr><td><strong>AdaptivePipelining</strong></td><td><p>Automatic pipeline insertion based on the synthesis tool, target frequency, and multiplier word-lengths. The default is <code>inherit</code>. See also <a href="https://www.mathworks.com/help/hdlcoder/ug/block-implementation-parameters.html#bve2wds-1">AdaptivePipelining</a><span role="cross_prod"> (HDL Coder)</span>.</p></td></tr><tr><td><strong>BalanceDelays</strong></td><td><p>Detects introduction of new delays along one path and inserts matching delays on the other paths. The default is <code>inherit</code>. See also <a href="https://www.mathworks.com/help/hdlcoder/ug/block-implementation-parameters.html#btudq9e">BalanceDelays</a><span role="cross_prod"> (HDL Coder)</span>.</p></td></tr><tr><td><strong>ClockRatePipelining</strong></td><td><p>Insert pipeline registers at a faster clock rate instead of the slower data rate. The default is <code>inherit</code>. See also <a href="https://www.mathworks.com/help/hdlcoder/ug/block-implementation-parameters.html#bveex_4-1">ClockRatePipelining</a><span role="cross_prod"> (HDL Coder)</span>.</p></td></tr><tr><td><strong>ConstrainedOutputPipeline</strong></td><td><p>Number of registers to place at the outputs by moving existing delays within your design. Distributed pipelining does not redistribute these registers. The default is <code>0</code>. For more details, see <a href="https://www.mathworks.com/help/hdlcoder/ug/block-implementation-parameters.html#btp8gmp">ConstrainedOutputPipeline</a><span role="cross_prod"> (HDL Coder)</span>.</p></td></tr><tr><td><strong>DistributedPipelining</strong></td><td><p>Pipeline register distribution, or register retiming. The default is <code>inherit</code>. See also <a href="https://www.mathworks.com/help/hdlcoder/ug/block-implementation-parameters.html#bsmj7ju-20">DistributedPipelining</a><span role="cross_prod"> (HDL Coder)</span>.</p></td></tr><tr><td><strong>DSPStyle</strong></td><td><p>Synthesis attributes for multiplier mapping. The default is <code>none</code>. See also <a href="https://www.mathworks.com/help/hdlcoder/ug/block-implementation-parameters.html#bubc5wb-1">DSPStyle</a><span role="cross_prod"> (HDL Coder)</span>.</p></td></tr><tr><td><strong>FlattenHierarchy</strong></td><td><p>Remove subsystem hierarchy from generated HDL code. The default is <code>inherit</code>. See also <a href="https://www.mathworks.com/help/hdlcoder/ug/block-implementation-parameters.html#btdc8oq-1">FlattenHierarchy</a><span role="cross_prod"> (HDL Coder)</span>.</p></td></tr><tr><td><strong>InputPipeline</strong></td><td><p>Number of input pipeline stages to insert in the generated code. Distributed pipelining and constrained output pipelining can move these registers. The default is <code>0</code>. For more details, see <a href="https://www.mathworks.com/help/hdlcoder/ug/block-implementation-parameters.html#bsmj7ju-25">InputPipeline</a><span role="cross_prod"> (HDL Coder)</span>.</p></td></tr><tr><td><strong>OutputPipeline</strong></td><td><p>Number of output pipeline stages to insert in the generated code. Distributed pipelining and constrained output pipelining can move these registers. The default is <code>0</code>. For more details, see <a href="https://www.mathworks.com/help/hdlcoder/ug/block-implementation-parameters.html#bsmj7ju-26">OutputPipeline</a><span role="cross_prod"> (HDL Coder)</span>.</p></td></tr><tr><td><strong>SharingFactor</strong></td><td><p>Number of functionally equivalent resources to map to a single shared resource. The default is 0. See also <a href="https://www.mathworks.com/help/hdlcoder/ug/resource-sharing.html">Resource Sharing</a><span role="cross_prod"> (HDL Coder)</span>.</p></td></tr><tr><td><strong>StreamingFactor</strong></td><td><p>Number of parallel data paths, or vectors, that are time multiplexed to transform into serial, scalar data paths. The default is 0, which implements fully parallel data paths. See also <a href="https://www.mathworks.com/help/hdlcoder/ug/streaming.html">Streaming</a><span role="cross_prod"> (HDL Coder)</span>.</p></td></tr></tbody></table>

**Target Specification**

This block cannot be the DUT, so the block property settings in the **Target Specification** tab are ignored.

**Restrictions**

- HDL code generation supports only boolean datatype at the trigger input.
- If the output of the subsystem is a bus then **Initial condition** of the outport must be 0.

Actual data type support depends on block implementation.
