%TF.GenerationSoftware,KiCad,Pcbnew,7.0.9-7.0.9~ubuntu22.04.1*%
%TF.CreationDate,2024-02-03T20:02:18-05:00*%
%TF.ProjectId,deca-ring-counter,64656361-2d72-4696-9e67-2d636f756e74,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 7.0.9-7.0.9~ubuntu22.04.1) date 2024-02-03 20:02:18*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.050000X1.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.050000X1.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17R,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18O,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19C,1.651000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD20C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD21C,0.400000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,Q2,1,C*%
%TO.N,GND*%
X170230000Y-142820000D03*
D11*
%TO.P,Q2,2,B*%
%TO.N,/Circuit panel/reset in*%
X171500000Y-142820000D03*
%TO.P,Q2,3,E*%
%TO.N,+5V*%
X172770000Y-142820000D03*
%TD*%
D12*
%TO.P,R8,1*%
%TO.N,Net-(D11-K)*%
X161790000Y-135360000D03*
D13*
%TO.P,R8,2*%
%TO.N,GND*%
X169410000Y-135360000D03*
%TD*%
D12*
%TO.P,R6,1*%
%TO.N,Net-(U6E-I)*%
X187500000Y-55660000D03*
D13*
%TO.P,R6,2*%
%TO.N,GND*%
X179880000Y-55660000D03*
%TD*%
D12*
%TO.P,C8,1*%
%TO.N,Net-(D22-A)*%
X162293000Y-76376000D03*
%TO.P,C8,2*%
%TO.N,GND*%
X164793000Y-76376000D03*
%TD*%
%TO.P,R7,1*%
%TO.N,Net-(U3A-I)*%
X165849000Y-68248000D03*
D13*
%TO.P,R7,2*%
%TO.N,GND*%
X158229000Y-68248000D03*
%TD*%
%TO.P,D22,2,A*%
%TO.N,Net-(D22-A)*%
X179400000Y-67420000D03*
D14*
%TO.P,D22,1,K*%
%TO.N,Net-(D22-K)*%
X179400000Y-59800000D03*
%TD*%
D12*
%TO.P,C12,1*%
%TO.N,Net-(U8C-I)*%
X165850000Y-96060000D03*
%TO.P,C12,2*%
%TO.N,/Circuit panel/trigger step 5*%
X163350000Y-96060000D03*
%TD*%
D14*
%TO.P,D11,1,K*%
%TO.N,Net-(D11-K)*%
X151100000Y-128050000D03*
D13*
%TO.P,D11,2,A*%
%TO.N,Net-(D11-A)*%
X151100000Y-135670000D03*
%TD*%
D12*
%TO.P,R2,1*%
%TO.N,Net-(U6A-I)*%
X165810000Y-44460000D03*
D13*
%TO.P,R2,2*%
%TO.N,GND*%
X158190000Y-44460000D03*
%TD*%
D15*
%TO.P,J5,1,Pin_1*%
%TO.N,/Circuit panel/gate_out*%
X151090000Y-116687531D03*
D16*
%TO.P,J5,2,Pin_2*%
%TO.N,GND*%
X151090000Y-119227531D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/Circuit panel/reset in*%
X151090000Y-121767531D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/Circuit panel/clock in*%
X151090000Y-124307531D03*
%TD*%
D17*
%TO.P,U3,1,I*%
%TO.N,Net-(U3A-I)*%
X168900000Y-65320000D03*
D18*
%TO.P,U3,2,O*%
%TO.N,Net-(U3A-O)*%
X168900000Y-67860000D03*
%TO.P,U3,3,I*%
X168900000Y-70400000D03*
%TO.P,U3,4,O*%
%TO.N,Net-(U1B-O)*%
X168900000Y-72940000D03*
%TO.P,U3,5,I*%
X168900000Y-75480000D03*
%TO.P,U3,6,O*%
%TO.N,Net-(D22-K)*%
X168900000Y-78020000D03*
%TO.P,U3,7,VSS*%
%TO.N,GND*%
X168900000Y-80560000D03*
%TO.P,U3,8,O*%
%TO.N,/Circuit panel/gate_out*%
X176520000Y-80560000D03*
%TO.P,U3,9,I*%
%TO.N,Net-(D22-A)*%
X176520000Y-78020000D03*
%TO.P,U3,10*%
%TO.N,N/C*%
X176520000Y-75480000D03*
%TO.P,U3,11*%
X176520000Y-72940000D03*
%TO.P,U3,12*%
X176520000Y-70400000D03*
%TO.P,U3,13*%
X176520000Y-67860000D03*
%TO.P,U3,14,VDD*%
%TO.N,+5V*%
X176520000Y-65320000D03*
%TD*%
D15*
%TO.P,J10,1,Pin_1*%
%TO.N,/Circuit panel/trigger step 10*%
X186680000Y-115651643D03*
D16*
%TO.P,J10,2,Pin_2*%
%TO.N,/Circuit panel/trigger step 9*%
X186680000Y-113111643D03*
%TO.P,J10,3,Pin_3*%
%TO.N,/Circuit panel/trigger step 8*%
X186680000Y-110571643D03*
%TO.P,J10,4,Pin_4*%
%TO.N,/Circuit panel/trigger step 7*%
X186680000Y-108031643D03*
%TO.P,J10,5,Pin_5*%
%TO.N,/Circuit panel/trigger step 6*%
X186680000Y-105491643D03*
%TO.P,J10,6,Pin_6*%
%TO.N,/Circuit panel/trigger step 5*%
X186680000Y-102951643D03*
%TO.P,J10,7,Pin_7*%
%TO.N,/Circuit panel/trigger step 4*%
X186680000Y-100411643D03*
%TO.P,J10,8,Pin_8*%
%TO.N,/Circuit panel/trigger step 3*%
X186680000Y-97871643D03*
%TO.P,J10,9,Pin_9*%
%TO.N,/Circuit panel/trigger step 2*%
X186680000Y-95331643D03*
%TO.P,J10,10,Pin_10*%
%TO.N,/Circuit panel/trigger step 1*%
X186680000Y-92791643D03*
%TD*%
D12*
%TO.P,C3,1*%
%TO.N,Net-(U1E-I)*%
X181700000Y-122460000D03*
%TO.P,C3,2*%
%TO.N,/Circuit panel/trigger step 9*%
X181700000Y-119960000D03*
%TD*%
%TO.P,C2,1*%
%TO.N,Net-(U6A-I)*%
X165934000Y-48072000D03*
%TO.P,C2,2*%
%TO.N,/Circuit panel/trigger step 1*%
X163434000Y-48072000D03*
%TD*%
D15*
%TO.P,J8,1,Pin_1*%
%TO.N,/Circuit panel/step 10*%
X151168140Y-86149174D03*
D16*
%TO.P,J8,2,Pin_2*%
%TO.N,/Circuit panel/step 9*%
X151168140Y-83609174D03*
%TO.P,J8,3,Pin_3*%
%TO.N,/Circuit panel/step 8*%
X151168140Y-81069174D03*
%TO.P,J8,4,Pin_4*%
%TO.N,/Circuit panel/step 7*%
X151168140Y-78529174D03*
%TO.P,J8,5,Pin_5*%
%TO.N,/Circuit panel/step 6*%
X151168140Y-75989174D03*
%TO.P,J8,6,Pin_6*%
%TO.N,/Circuit panel/step 5*%
X151168140Y-73449174D03*
%TO.P,J8,7,Pin_7*%
%TO.N,/Circuit panel/step 4*%
X151168140Y-70909174D03*
%TO.P,J8,8,Pin_8*%
%TO.N,/Circuit panel/step 3*%
X151168140Y-68369174D03*
%TO.P,J8,9,Pin_9*%
%TO.N,/Circuit panel/step 2*%
X151168140Y-65829174D03*
%TO.P,J8,10,Pin_10*%
%TO.N,/Circuit panel/step 1*%
X151168140Y-63289174D03*
%TD*%
D12*
%TO.P,C4,1*%
%TO.N,Net-(U6C-I)*%
X161034000Y-61722000D03*
%TO.P,C4,2*%
%TO.N,/Circuit panel/trigger step 2*%
X158534000Y-61722000D03*
%TD*%
D14*
%TO.P,U4,1,GND*%
%TO.N,GND*%
X152920000Y-140007531D03*
D13*
%TO.P,U4,2,TR*%
%TO.N,/Circuit panel/clock rate 2*%
X152920000Y-142547531D03*
%TO.P,U4,3,Q*%
%TO.N,Net-(U2-CLK)*%
X152920000Y-145087531D03*
%TO.P,U4,4,R*%
%TO.N,Net-(D11-K)*%
X152920000Y-147627531D03*
%TO.P,U4,5,CV*%
%TO.N,Net-(U4-CV)*%
X160540000Y-147627531D03*
%TO.P,U4,6,THR*%
%TO.N,/Circuit panel/clock rate 2*%
X160540000Y-145087531D03*
%TO.P,U4,7,DIS*%
%TO.N,/Circuit panel/clock rate 1*%
X160540000Y-142547531D03*
%TO.P,U4,8,VCC*%
%TO.N,+5V*%
X160540000Y-140007531D03*
%TD*%
D12*
%TO.P,C10,1*%
%TO.N,Net-(U8A-I)*%
X165684000Y-82372000D03*
%TO.P,C10,2*%
%TO.N,/Circuit panel/trigger step 4*%
X163184000Y-82372000D03*
%TD*%
D17*
%TO.P,U2,1,Q5*%
%TO.N,/Circuit panel/step 6*%
X151300000Y-92200000D03*
D18*
%TO.P,U2,2,Q1*%
%TO.N,/Circuit panel/step 2*%
X151300000Y-94740000D03*
%TO.P,U2,3,Q0*%
%TO.N,/Circuit panel/step 1*%
X151300000Y-97280000D03*
%TO.P,U2,4,Q2*%
%TO.N,/Circuit panel/step 3*%
X151300000Y-99820000D03*
%TO.P,U2,5,Q6*%
%TO.N,/Circuit panel/step 7*%
X151300000Y-102360000D03*
%TO.P,U2,6,Q7*%
%TO.N,/Circuit panel/step 8*%
X151300000Y-104900000D03*
%TO.P,U2,7,Q3*%
%TO.N,/Circuit panel/step 4*%
X151300000Y-107440000D03*
%TO.P,U2,8,VSS*%
%TO.N,GND*%
X151300000Y-109980000D03*
%TO.P,U2,9,Q8*%
%TO.N,/Circuit panel/step 9*%
X158920000Y-109980000D03*
%TO.P,U2,10,Q4*%
%TO.N,/Circuit panel/step 5*%
X158920000Y-107440000D03*
%TO.P,U2,11,Q9*%
%TO.N,/Circuit panel/step 10*%
X158920000Y-104900000D03*
%TO.P,U2,12,Cout*%
%TO.N,unconnected-(U2-Cout-Pad12)*%
X158920000Y-102360000D03*
%TO.P,U2,13,CKEN*%
%TO.N,GND*%
X158920000Y-99820000D03*
%TO.P,U2,14,CLK*%
%TO.N,Net-(U2-CLK)*%
X158920000Y-97280000D03*
%TO.P,U2,15,Reset*%
%TO.N,GND*%
X158920000Y-94740000D03*
%TO.P,U2,16,VDD*%
%TO.N,+5V*%
X158920000Y-92200000D03*
%TD*%
D10*
%TO.P,Q1,1,C*%
%TO.N,Net-(D11-A)*%
X163730000Y-142720000D03*
D11*
%TO.P,Q1,2,B*%
%TO.N,/Circuit panel/clock in*%
X165000000Y-142720000D03*
%TO.P,Q1,3,E*%
%TO.N,+5V*%
X166270000Y-142720000D03*
%TD*%
D12*
%TO.P,C6,1*%
%TO.N,Net-(U6E-I)*%
X182650000Y-51860000D03*
%TO.P,C6,2*%
%TO.N,/Circuit panel/trigger step 3*%
X180150000Y-51860000D03*
%TD*%
%TO.P,R24,1*%
%TO.N,+5V*%
X163490000Y-147560000D03*
D13*
%TO.P,R24,2*%
%TO.N,/Circuit panel/clock rate 1*%
X171110000Y-147560000D03*
%TD*%
D12*
%TO.P,R3,1*%
%TO.N,Net-(U1E-I)*%
X181500000Y-116680000D03*
D13*
%TO.P,R3,2*%
%TO.N,GND*%
X181500000Y-109060000D03*
%TD*%
D12*
%TO.P,R1,1*%
%TO.N,Net-(U1A-I)*%
X165000000Y-110050000D03*
D13*
%TO.P,R1,2*%
%TO.N,GND*%
X165000000Y-117670000D03*
%TD*%
D12*
%TO.P,R13,1*%
%TO.N,/Circuit panel/reset in*%
X158610000Y-55294000D03*
D13*
%TO.P,R13,2*%
%TO.N,GND*%
X166230000Y-55294000D03*
%TD*%
D12*
%TO.P,R10,1*%
%TO.N,Net-(U8A-I)*%
X160534000Y-87122000D03*
D13*
%TO.P,R10,2*%
%TO.N,GND*%
X160534000Y-79502000D03*
%TD*%
D12*
%TO.P,R5,1*%
%TO.N,Net-(U1C-I)*%
X162010000Y-113960000D03*
D13*
%TO.P,R5,2*%
%TO.N,GND*%
X154390000Y-113960000D03*
%TD*%
D12*
%TO.P,R4,1*%
%TO.N,Net-(U6C-I)*%
X166254000Y-58342000D03*
D13*
%TO.P,R4,2*%
%TO.N,GND*%
X158634000Y-58342000D03*
%TD*%
D12*
%TO.P,C7,1*%
%TO.N,Net-(U3A-I)*%
X165684000Y-64772000D03*
%TO.P,C7,2*%
%TO.N,/Circuit panel/trigger step 10*%
X163184000Y-64772000D03*
%TD*%
%TO.P,C13,1*%
%TO.N,Net-(U4-CV)*%
X186200000Y-146810000D03*
%TO.P,C13,2*%
%TO.N,GND*%
X186200000Y-144310000D03*
%TD*%
%TO.P,R25,1*%
%TO.N,Net-(D22-A)*%
X187200000Y-80760000D03*
D13*
%TO.P,R25,2*%
%TO.N,/Circuit panel/gate length*%
X179580000Y-80760000D03*
%TD*%
D15*
%TO.P,J9,1,Pin_1*%
%TO.N,GND*%
X187210000Y-63299531D03*
D16*
%TO.P,J9,2,Pin_2*%
%TO.N,/Circuit panel/clock rate 1*%
X187210000Y-65839531D03*
%TO.P,J9,3,Pin_3*%
%TO.N,/Circuit panel/clock rate 2*%
X187210000Y-68379531D03*
%TO.P,J9,4,Pin_4*%
%TO.N,/Circuit panel/gate length*%
X187210000Y-70919531D03*
%TO.P,J9,5,Pin_5*%
%TO.N,+5V*%
X187210000Y-73459531D03*
%TD*%
D12*
%TO.P,C5,1*%
%TO.N,Net-(U1C-I)*%
X159800000Y-118160000D03*
%TO.P,C5,2*%
%TO.N,/Circuit panel/trigger step 8*%
X162300000Y-118160000D03*
%TD*%
%TO.P,R12,1*%
%TO.N,Net-(U8C-I)*%
X164900000Y-99950000D03*
D13*
%TO.P,R12,2*%
%TO.N,GND*%
X164900000Y-107570000D03*
%TD*%
D12*
%TO.P,C11,1*%
%TO.N,Net-(U8E-I)*%
X180800000Y-93860000D03*
%TO.P,C11,2*%
%TO.N,/Circuit panel/trigger step 6*%
X183300000Y-93860000D03*
%TD*%
%TO.P,R11,1*%
%TO.N,Net-(U8E-I)*%
X186000000Y-132550000D03*
D13*
%TO.P,R11,2*%
%TO.N,GND*%
X186000000Y-140170000D03*
%TD*%
D18*
%TO.P,U1,14,VDD*%
%TO.N,+5V*%
X176220000Y-106360000D03*
%TO.P,U1,13,I*%
%TO.N,Net-(U1E-O)*%
X176220000Y-108900000D03*
%TO.P,U1,12,O*%
%TO.N,Net-(U1B-O)*%
X176220000Y-111440000D03*
%TO.P,U1,11,I*%
%TO.N,Net-(U1E-I)*%
X176220000Y-113980000D03*
%TO.P,U1,10,O*%
%TO.N,Net-(U1E-O)*%
X176220000Y-116520000D03*
%TO.P,U1,9,I*%
%TO.N,Net-(U1C-O)*%
X176220000Y-119060000D03*
%TO.P,U1,8,O*%
%TO.N,Net-(U1B-O)*%
X176220000Y-121600000D03*
%TO.P,U1,7,VSS*%
%TO.N,GND*%
X168600000Y-121600000D03*
%TO.P,U1,6,O*%
%TO.N,Net-(U1C-O)*%
X168600000Y-119060000D03*
%TO.P,U1,5,I*%
%TO.N,Net-(U1C-I)*%
X168600000Y-116520000D03*
%TO.P,U1,4,O*%
%TO.N,Net-(U1B-O)*%
X168600000Y-113980000D03*
%TO.P,U1,3,I*%
%TO.N,Net-(U1A-O)*%
X168600000Y-111440000D03*
%TO.P,U1,2,O*%
X168600000Y-108900000D03*
D17*
%TO.P,U1,1,I*%
%TO.N,Net-(U1A-I)*%
X168600000Y-106360000D03*
%TD*%
%TO.P,U8,1,I*%
%TO.N,Net-(U8A-I)*%
X168600000Y-85960000D03*
D18*
%TO.P,U8,2,O*%
%TO.N,Net-(U8A-O)*%
X168600000Y-88500000D03*
%TO.P,U8,3,I*%
X168600000Y-91040000D03*
%TO.P,U8,4,O*%
%TO.N,Net-(U1B-O)*%
X168600000Y-93580000D03*
%TO.P,U8,5,I*%
%TO.N,Net-(U8C-I)*%
X168600000Y-96120000D03*
%TO.P,U8,6,O*%
%TO.N,Net-(U8C-O)*%
X168600000Y-98660000D03*
%TO.P,U8,7,VSS*%
%TO.N,GND*%
X168600000Y-101200000D03*
%TO.P,U8,8,O*%
%TO.N,Net-(U1B-O)*%
X176220000Y-101200000D03*
%TO.P,U8,9,I*%
%TO.N,Net-(U8C-O)*%
X176220000Y-98660000D03*
%TO.P,U8,10,O*%
%TO.N,Net-(U8E-O)*%
X176220000Y-96120000D03*
%TO.P,U8,11,I*%
%TO.N,Net-(U8E-I)*%
X176220000Y-93580000D03*
%TO.P,U8,12,O*%
%TO.N,Net-(U1B-O)*%
X176220000Y-91040000D03*
%TO.P,U8,13,I*%
%TO.N,Net-(U8E-O)*%
X176220000Y-88500000D03*
%TO.P,U8,14,VDD*%
%TO.N,+5V*%
X176220000Y-85960000D03*
%TD*%
D12*
%TO.P,C1,1*%
%TO.N,Net-(U1A-I)*%
X180200000Y-104660000D03*
%TO.P,C1,2*%
%TO.N,/Circuit panel/trigger step 7*%
X182700000Y-104660000D03*
%TD*%
%TO.P,R9,1*%
%TO.N,/Circuit panel/clock in*%
X179900000Y-47060000D03*
D13*
%TO.P,R9,2*%
%TO.N,GND*%
X187520000Y-47060000D03*
%TD*%
D17*
%TO.P,U6,1,I*%
%TO.N,Net-(U6A-I)*%
X168900000Y-44260000D03*
D18*
%TO.P,U6,2,O*%
%TO.N,Net-(U6A-O)*%
X168900000Y-46800000D03*
%TO.P,U6,3,I*%
X168900000Y-49340000D03*
%TO.P,U6,4,O*%
%TO.N,Net-(U1B-O)*%
X168900000Y-51880000D03*
%TO.P,U6,5,I*%
%TO.N,Net-(U6C-I)*%
X168900000Y-54420000D03*
%TO.P,U6,6,O*%
%TO.N,Net-(U6C-O)*%
X168900000Y-56960000D03*
%TO.P,U6,7,VSS*%
%TO.N,GND*%
X168900000Y-59500000D03*
%TO.P,U6,8,O*%
%TO.N,Net-(U1B-O)*%
X176520000Y-59500000D03*
%TO.P,U6,9,I*%
%TO.N,Net-(U6C-O)*%
X176520000Y-56960000D03*
%TO.P,U6,10,O*%
%TO.N,Net-(U6E-O)*%
X176520000Y-54420000D03*
%TO.P,U6,11,I*%
%TO.N,Net-(U6E-I)*%
X176520000Y-51880000D03*
%TO.P,U6,12,O*%
%TO.N,Net-(U1B-O)*%
X176520000Y-49340000D03*
%TO.P,U6,13,I*%
%TO.N,Net-(U6E-O)*%
X176520000Y-46800000D03*
%TO.P,U6,14,VDD*%
%TO.N,+5V*%
X176520000Y-44260000D03*
%TD*%
D14*
%TO.P,C9,1*%
%TO.N,/Circuit panel/clock rate 2*%
X178400000Y-145260000D03*
D12*
%TO.P,C9,2*%
%TO.N,GND*%
X180900000Y-145260000D03*
%TD*%
D19*
%TO.P,H2,1,Gate*%
%TO.N,unconnected-(H2-Gate-Pad1)*%
X176160000Y-130100000D03*
%TO.P,H2,2,Gate*%
%TO.N,unconnected-(H2-Gate-Pad2)*%
X176160000Y-127560000D03*
%TO.P,H2,3,CV*%
%TO.N,unconnected-(H2-CV-Pad3)*%
X173620000Y-130100000D03*
%TO.P,H2,4,CV*%
%TO.N,unconnected-(H2-CV-Pad4)*%
X173620000Y-127560000D03*
%TO.P,H2,5,+5V*%
%TO.N,+5V*%
X171080000Y-130100000D03*
%TO.P,H2,6,+5v*%
X171080000Y-127560000D03*
%TO.P,H2,7,+12V*%
%TO.N,unconnected-(H2-+12V-Pad7)*%
X168540000Y-130100000D03*
%TO.P,H2,8,+12V*%
%TO.N,unconnected-(H2-+12V-Pad8)*%
X168540000Y-127560000D03*
%TO.P,H2,9,GND*%
%TO.N,GND*%
X166000000Y-130100000D03*
%TO.P,H2,10,GND*%
X166000000Y-127560000D03*
%TO.P,H2,11,GND*%
X163460000Y-130100000D03*
%TO.P,H2,12,GND*%
X163460000Y-127560000D03*
%TO.P,H2,13,GND*%
X160920000Y-130100000D03*
%TO.P,H2,14,GND*%
X160920000Y-127560000D03*
%TO.P,H2,15,-12V*%
%TO.N,unconnected-(H2--12V-Pad15)*%
X158380000Y-130100000D03*
%TO.P,H2,16,-12V*%
%TO.N,unconnected-(H2--12V-Pad16)*%
X158380000Y-127560000D03*
%TD*%
D20*
%TO.N,GND*%
X178300000Y-102100000D03*
%TO.N,Net-(U1B-O)*%
X172700000Y-71200000D03*
%TO.N,+5V*%
X163000000Y-91500000D03*
X173500000Y-87100000D03*
%TO.N,/Circuit panel/clock rate 1*%
X182700000Y-146800000D03*
%TO.N,/Circuit panel/clock in*%
X153200000Y-59060000D03*
%TO.N,/Circuit panel/reset in*%
X155806154Y-114245489D03*
%TO.N,Net-(U2-CLK)*%
X158000000Y-113660000D03*
X158700000Y-111760000D03*
%TO.N,/Circuit panel/clock rate 1*%
X182000000Y-102160000D03*
X182100000Y-99160000D03*
%TO.N,/Circuit panel/step 7*%
X154599500Y-78860000D03*
%TO.N,/Circuit panel/step 8*%
X155199500Y-81160000D03*
%TO.N,/Circuit panel/step 4*%
X154700000Y-71160000D03*
%TO.N,/Circuit panel/step 9*%
X156249500Y-83960000D03*
%TO.N,/Circuit panel/step 5*%
X155049500Y-73660000D03*
%TO.N,/Circuit panel/step 10*%
X157500000Y-86360000D03*
%TO.N,Net-(D22-A)*%
X172700000Y-78060000D03*
%TO.N,/Circuit panel/gate_out*%
X176300000Y-84260000D03*
%TO.N,/Circuit panel/trigger step 10*%
X184400000Y-111360000D03*
%TO.N,/Circuit panel/trigger step 4*%
X178200000Y-100760000D03*
%TO.N,/Circuit panel/trigger step 5*%
X178800500Y-103060500D03*
%TO.N,/Circuit panel/trigger step 2*%
X185100000Y-92060000D03*
%TO.N,Net-(D22-K)*%
X172700500Y-72960000D03*
%TD*%
D21*
%TO.N,Net-(D22-K)*%
X172700500Y-72960000D02*
X173920500Y-71740000D01*
X181000000Y-60890000D02*
X179800000Y-59690000D01*
X173920500Y-71740000D02*
X177277056Y-71740000D01*
X177277056Y-71740000D02*
X179800000Y-69217056D01*
X179800000Y-69217056D02*
X179882944Y-69217056D01*
X179882944Y-69217056D02*
X181000000Y-68100000D01*
X181000000Y-68100000D02*
X181000000Y-60890000D01*
%TO.N,Net-(U8E-I)*%
X180800000Y-93860000D02*
X179400000Y-95260000D01*
X180188357Y-99960000D02*
X185363876Y-99960000D01*
X179400000Y-95260000D02*
X179400000Y-99171643D01*
X187249410Y-99161643D02*
X188400000Y-100312233D01*
X179400000Y-99171643D02*
X180188357Y-99960000D01*
X185363876Y-99960000D02*
X186162233Y-99161643D01*
X186162233Y-99161643D02*
X187249410Y-99161643D01*
X188400000Y-100312233D02*
X188400000Y-130150000D01*
X188400000Y-130150000D02*
X186000000Y-132550000D01*
%TO.N,GND*%
X166230000Y-55294000D02*
X166230000Y-54162630D01*
X166230000Y-54162630D02*
X167312630Y-53080000D01*
X167312630Y-53080000D02*
X169657056Y-53080000D01*
X169657056Y-53080000D02*
X170500000Y-53922944D01*
X170500000Y-53922944D02*
X170500000Y-57900000D01*
X170500000Y-57900000D02*
X168900000Y-59500000D01*
%TO.N,Net-(U1B-O)*%
X176220000Y-111440000D02*
X177820000Y-109840000D01*
X177820000Y-109840000D02*
X177820000Y-104059899D01*
X176220000Y-102459899D02*
X176220000Y-101200000D01*
X177820000Y-104059899D02*
X176220000Y-102459899D01*
%TO.N,GND*%
X178300000Y-102100000D02*
X178000500Y-102399500D01*
X178000500Y-102399500D02*
X178000500Y-103391871D01*
X178900000Y-106460000D02*
X181500000Y-109060000D01*
X178000500Y-103391871D02*
X178900000Y-104291371D01*
X178900000Y-104291371D02*
X178900000Y-106460000D01*
X178300000Y-102100000D02*
X178000000Y-102400000D01*
%TO.N,/Circuit panel/trigger step 5*%
X187000000Y-103060000D02*
X187000000Y-103220000D01*
X178800500Y-103060500D02*
X180581000Y-101280000D01*
X180581000Y-101280000D02*
X185220000Y-101280000D01*
X185220000Y-101280000D02*
X187000000Y-103060000D01*
%TO.N,GND*%
X154390000Y-113960000D02*
X151300000Y-110870000D01*
X151300000Y-110870000D02*
X151300000Y-109980000D01*
%TO.N,/Circuit panel/clock rate 1*%
X187210000Y-65839531D02*
X185960000Y-67089531D01*
X185960000Y-67089531D02*
X185960000Y-78900000D01*
X185960000Y-78900000D02*
X183000000Y-81860000D01*
%TO.N,Net-(U1B-O)*%
X172700000Y-71200000D02*
X174700000Y-69200000D01*
X174700000Y-69200000D02*
X177417056Y-69200000D01*
X177417056Y-69200000D02*
X178120000Y-68497056D01*
X178120000Y-68497056D02*
X178120000Y-61100000D01*
X178120000Y-61100000D02*
X176520000Y-59500000D01*
X168900000Y-75480000D02*
X168900000Y-72940000D01*
%TO.N,GND*%
X158634000Y-58342000D02*
X157334000Y-59642000D01*
X157334000Y-59642000D02*
X157334000Y-67353000D01*
X157334000Y-67353000D02*
X158229000Y-68248000D01*
X187210000Y-63299531D02*
X187210000Y-58190000D01*
X187210000Y-58190000D02*
X188700000Y-56700000D01*
X187520000Y-47060000D02*
X188700000Y-48240000D01*
X188700000Y-48240000D02*
X188700000Y-56700000D01*
X188700000Y-56700000D02*
X188500000Y-56900000D01*
X188500000Y-56900000D02*
X181120000Y-56900000D01*
X181120000Y-56900000D02*
X179880000Y-55660000D01*
X158190000Y-44460000D02*
X159590000Y-43060000D01*
X159590000Y-43060000D02*
X183520000Y-43060000D01*
X183520000Y-43060000D02*
X187520000Y-47060000D01*
X161682000Y-55294000D02*
X158190000Y-51802000D01*
X158190000Y-51802000D02*
X158190000Y-44460000D01*
X166230000Y-55294000D02*
X161682000Y-55294000D01*
X161682000Y-55294000D02*
X158634000Y-58342000D01*
%TO.N,+5V*%
X163000000Y-91500000D02*
X162300000Y-92200000D01*
X162300000Y-92200000D02*
X158920000Y-92200000D01*
X173500000Y-87080000D02*
X173540000Y-87040000D01*
X173500000Y-87100000D02*
X173500000Y-87080000D01*
X173480000Y-87100000D02*
X173500000Y-87100000D01*
%TO.N,/Circuit panel/clock rate 1*%
X182600000Y-139060000D02*
X182600000Y-146700000D01*
X182600000Y-146700000D02*
X182700000Y-146800000D01*
%TO.N,GND*%
X169410000Y-135360000D02*
X169410000Y-133510000D01*
X169410000Y-133510000D02*
X166000000Y-130100000D01*
%TO.N,/Circuit panel/clock in*%
X153200000Y-59060000D02*
X153200000Y-61360000D01*
X149700000Y-122917531D02*
X151090000Y-124307531D01*
X153200000Y-61360000D02*
X150682233Y-61360000D01*
X150682233Y-61360000D02*
X149700000Y-62342233D01*
X149700000Y-62342233D02*
X149700000Y-122917531D01*
%TO.N,GND*%
X155730000Y-115300000D02*
X155465000Y-115035000D01*
X155282531Y-115035000D02*
X155465000Y-115035000D01*
X155465000Y-115035000D02*
X154390000Y-113960000D01*
X151090000Y-119227531D02*
X155282531Y-115035000D01*
X165000000Y-117670000D02*
X162630000Y-115300000D01*
X162630000Y-115300000D02*
X155730000Y-115300000D01*
X168600000Y-121600000D02*
X168600000Y-121270000D01*
X168600000Y-121270000D02*
X165000000Y-117670000D01*
X164900000Y-107570000D02*
X164900000Y-106438630D01*
X164900000Y-106438630D02*
X168538630Y-102800000D01*
X168538630Y-102800000D02*
X170200000Y-102800000D01*
X158920000Y-99820000D02*
X157320000Y-98220000D01*
X157320000Y-98220000D02*
X157320000Y-96340000D01*
X157320000Y-96340000D02*
X158920000Y-94740000D01*
X168600000Y-101200000D02*
X160300000Y-101200000D01*
X160300000Y-101200000D02*
X158920000Y-99820000D01*
X164793000Y-76376000D02*
X161667000Y-79502000D01*
X161667000Y-79502000D02*
X160534000Y-79502000D01*
X168900000Y-80560000D02*
X168900000Y-80483000D01*
X168900000Y-80483000D02*
X164793000Y-76376000D01*
X168900000Y-80560000D02*
X171300000Y-78160000D01*
X171300000Y-78160000D02*
X171300000Y-61900000D01*
X171300000Y-61900000D02*
X168900000Y-59500000D01*
X168600000Y-101200000D02*
X170200000Y-99600000D01*
X170200000Y-99600000D02*
X170200000Y-81860000D01*
X170200000Y-81860000D02*
X168900000Y-80560000D01*
X168600000Y-121600000D02*
X170200000Y-120000000D01*
X170200000Y-120000000D02*
X170200000Y-102800000D01*
X170200000Y-102800000D02*
X168600000Y-101200000D01*
X166000000Y-127560000D02*
X168600000Y-124960000D01*
X168600000Y-124960000D02*
X168600000Y-121600000D01*
%TO.N,+5V*%
X174870000Y-66970000D02*
X176520000Y-65320000D01*
X171900000Y-69940000D02*
X174870000Y-66970000D01*
X174870000Y-66970000D02*
X174320000Y-66420000D01*
X174320000Y-46460000D02*
X176520000Y-44260000D01*
X174320000Y-66420000D02*
X174320000Y-46460000D01*
X173540000Y-87040000D02*
X174620000Y-85960000D01*
X173420000Y-87160000D02*
X173480000Y-87100000D01*
X173540000Y-87040000D02*
X171900000Y-85400000D01*
X171900000Y-85400000D02*
X171900000Y-69940000D01*
X174290000Y-108290000D02*
X176220000Y-106360000D01*
X174020000Y-108560000D02*
X174290000Y-108290000D01*
X174290000Y-108290000D02*
X173420000Y-107420000D01*
X173420000Y-107420000D02*
X173420000Y-87160000D01*
X174620000Y-85960000D02*
X176220000Y-85960000D01*
X171080000Y-127560000D02*
X174020000Y-124620000D01*
X174020000Y-124620000D02*
X174020000Y-108560000D01*
X166270000Y-142720000D02*
X166270000Y-144780000D01*
X166270000Y-144780000D02*
X163490000Y-147560000D01*
X172770000Y-142820000D02*
X172770000Y-143083148D01*
X172770000Y-143083148D02*
X171883148Y-143970000D01*
X171883148Y-143970000D02*
X167520000Y-143970000D01*
X167520000Y-143970000D02*
X166270000Y-142720000D01*
X171080000Y-130100000D02*
X172770000Y-131790000D01*
X172770000Y-131790000D02*
X172770000Y-142820000D01*
%TO.N,Net-(D11-K)*%
X158410000Y-135360000D02*
X151100000Y-128050000D01*
X161790000Y-135360000D02*
X158410000Y-135360000D01*
%TO.N,Net-(D11-A)*%
X162357531Y-141347531D02*
X156777531Y-141347531D01*
X163730000Y-142720000D02*
X162357531Y-141347531D01*
X156777531Y-141347531D02*
X151100000Y-135670000D01*
%TO.N,/Circuit panel/clock in*%
X151090000Y-124307531D02*
X151090000Y-125509612D01*
X165000000Y-136408528D02*
X165000000Y-142720000D01*
X151090000Y-125509612D02*
X158351472Y-132771084D01*
X161362556Y-132771084D02*
X165000000Y-136408528D01*
X158351472Y-132771084D02*
X161362556Y-132771084D01*
%TO.N,/Circuit panel/reset in*%
X158600000Y-132171084D02*
X161611084Y-132171084D01*
X161611084Y-132171084D02*
X171500000Y-142060000D01*
X155806154Y-113679097D02*
X155580000Y-113452943D01*
X155580000Y-113452943D02*
X155580000Y-92980000D01*
X158300000Y-84879129D02*
X156734000Y-83313129D01*
X152340000Y-125911084D02*
X158600000Y-132171084D01*
X151090000Y-121767531D02*
X152340000Y-123017531D01*
X171500000Y-142060000D02*
X171500000Y-142820000D01*
X155806154Y-114245489D02*
X155806154Y-113679097D01*
X156734000Y-57170000D02*
X158610000Y-55294000D01*
X158300000Y-90260000D02*
X158300000Y-84879129D01*
X156734000Y-83313129D02*
X156734000Y-57170000D01*
X152340000Y-123017531D02*
X152340000Y-125911084D01*
X155580000Y-92980000D02*
X158300000Y-90260000D01*
%TO.N,/Circuit panel/clock rate 2*%
X187210000Y-68379531D02*
X189060000Y-70229531D01*
X152920000Y-142547531D02*
X158000000Y-142547531D01*
X188800000Y-149660000D02*
X182800000Y-149660000D01*
X182800000Y-149660000D02*
X178400000Y-145260000D01*
X158000000Y-142547531D02*
X160540000Y-145087531D01*
X189060000Y-149400000D02*
X188800000Y-149660000D01*
X189060000Y-70229531D02*
X189060000Y-149400000D01*
%TO.N,Net-(U2-CLK)*%
X158000000Y-113660000D02*
X158000000Y-112460000D01*
X158000000Y-112460000D02*
X158700000Y-111760000D01*
%TO.N,/Circuit panel/clock rate 1*%
X183000000Y-92660000D02*
X182802943Y-92660000D01*
X182000000Y-102160000D02*
X181500000Y-102660000D01*
X182100000Y-99160000D02*
X182100000Y-98860000D01*
X182802943Y-92660000D02*
X182100000Y-93362943D01*
X181500000Y-107362943D02*
X183100000Y-108962943D01*
X182600000Y-139060000D02*
X182600000Y-139160000D01*
X182600000Y-139160000D02*
X182500000Y-139160000D01*
X182100000Y-93362943D02*
X182100000Y-99160000D01*
X183100000Y-108962943D02*
X183100000Y-138560000D01*
X183100000Y-138560000D02*
X182600000Y-139060000D01*
X187210000Y-65839531D02*
X187210000Y-66450000D01*
X183000000Y-81860000D02*
X183000000Y-92660000D01*
X182500000Y-139160000D02*
X182700000Y-138960000D01*
X181500000Y-102660000D02*
X181500000Y-107362943D01*
%TO.N,Net-(U1A-O)*%
X168600000Y-111440000D02*
X168600000Y-108900000D01*
%TO.N,Net-(U1E-O)*%
X174620000Y-114920000D02*
X176220000Y-116520000D01*
X175820000Y-108900000D02*
X174620000Y-110100000D01*
X174620000Y-110100000D02*
X174620000Y-114920000D01*
X176220000Y-108900000D02*
X175820000Y-108900000D01*
%TO.N,Net-(U1E-I)*%
X180300000Y-121060000D02*
X181700000Y-122460000D01*
X180300000Y-117880000D02*
X180300000Y-121060000D01*
X176220000Y-113980000D02*
X178800000Y-113980000D01*
X178800000Y-113980000D02*
X181500000Y-116680000D01*
X181500000Y-116680000D02*
X180300000Y-117880000D01*
%TO.N,/Circuit panel/step 7*%
X154599500Y-78860000D02*
X151260000Y-78860000D01*
X151260000Y-78860000D02*
X151200000Y-78800000D01*
%TO.N,/Circuit panel/step 8*%
X155199500Y-81160000D02*
X155019500Y-81340000D01*
X155019500Y-81340000D02*
X151200000Y-81340000D01*
%TO.N,/Circuit panel/step 4*%
X151220000Y-71160000D02*
X151200000Y-71180000D01*
X154700000Y-71160000D02*
X151220000Y-71160000D01*
%TO.N,/Circuit panel/step 9*%
X156169500Y-83880000D02*
X151200000Y-83880000D01*
X156249500Y-83960000D02*
X156169500Y-83880000D01*
%TO.N,/Circuit panel/step 5*%
X155049500Y-73660000D02*
X151260000Y-73660000D01*
X151260000Y-73660000D02*
X151200000Y-73720000D01*
%TO.N,/Circuit panel/step 10*%
X157500000Y-86360000D02*
X157440000Y-86420000D01*
X157440000Y-86420000D02*
X151200000Y-86420000D01*
%TO.N,Net-(D22-A)*%
X176520000Y-78020000D02*
X172740000Y-78020000D01*
X172740000Y-78020000D02*
X172700000Y-78060000D01*
%TO.N,/Circuit panel/gate_out*%
X176300000Y-80780000D02*
X176520000Y-80560000D01*
X176300000Y-84260000D02*
X176300000Y-80780000D01*
%TO.N,Net-(U6C-I)*%
X166254000Y-58342000D02*
X164414000Y-58342000D01*
X164414000Y-58342000D02*
X161034000Y-61722000D01*
X166254000Y-57066000D02*
X168900000Y-54420000D01*
X166254000Y-58342000D02*
X166254000Y-57066000D01*
%TO.N,Net-(U6E-O)*%
X176520000Y-46800000D02*
X174920000Y-48400000D01*
X174920000Y-52820000D02*
X176520000Y-54420000D01*
X174920000Y-48400000D02*
X174920000Y-52820000D01*
%TO.N,Net-(U6E-I)*%
X186450000Y-55660000D02*
X187500000Y-55660000D01*
X176520000Y-51880000D02*
X177740000Y-50660000D01*
X182650000Y-51860000D02*
X186450000Y-55660000D01*
X177740000Y-50660000D02*
X181450000Y-50660000D01*
X181450000Y-50660000D02*
X182650000Y-51860000D01*
%TO.N,Net-(U8A-I)*%
X168600000Y-85288000D02*
X168600000Y-85960000D01*
X160534000Y-87122000D02*
X165284000Y-82372000D01*
X165284000Y-82372000D02*
X165684000Y-82372000D01*
X165684000Y-82372000D02*
X168600000Y-85288000D01*
%TO.N,Net-(U8C-I)*%
X165850000Y-99000000D02*
X164900000Y-99950000D01*
X165850000Y-96060000D02*
X165850000Y-99000000D01*
%TO.N,Net-(U8E-O)*%
X174620000Y-94520000D02*
X174620000Y-90100000D01*
X174620000Y-90100000D02*
X176220000Y-88500000D01*
X176220000Y-96120000D02*
X174620000Y-94520000D01*
%TO.N,Net-(U8E-I)*%
X176220000Y-93580000D02*
X180520000Y-93580000D01*
X180520000Y-93580000D02*
X180800000Y-93860000D01*
%TO.N,/Circuit panel/trigger step 10*%
X187000000Y-115920000D02*
X184400000Y-113320000D01*
X184400000Y-113320000D02*
X184400000Y-111360000D01*
X184400000Y-111360000D02*
X184400000Y-111260000D01*
%TO.N,/Circuit panel/trigger step 4*%
X178300000Y-101160000D02*
X178780000Y-100680000D01*
X178780000Y-100680000D02*
X187000000Y-100680000D01*
%TO.N,/Circuit panel/trigger step 2*%
X187000000Y-95600000D02*
X185280000Y-93880000D01*
X185280000Y-93880000D02*
X185280000Y-92240000D01*
X185280000Y-92240000D02*
X185100000Y-92060000D01*
%TD*%
M02*
