../src/conv/bram_buffer.v
../src/conv/bram_conv_rd.v
../src/conv/bram_conv_wr.v
../src/conv/bram_data.v
../src/conv/bram_ddr_rd.v
../src/conv/bram_pooling_rd.v
../src/conv/conv.v
../src/conv/conv_op.v
../src/conv/fixed_max.v
../src/conv/fixed_to_float.v
../src/conv/float_to_fixed.v
../src/conv/float_to_fixed_bias.v
../src/conv/fsm.v
../src/conv/LZC.v
../src/conv/max_1x49.v
../src/conv/max_1x64.v
../src/conv/mem_data.v
../src/conv/mem_ker.v
../src/conv/mem_patch_bram.v
../src/conv/mem_patch_rd.v
../src/conv/mem_patch_update.v
../src/conv/mem_top.v
../src/conv/pe_array1x3.v
../src/conv/pe_array3x3.v
../src/conv/rd_ddr_data.v
../src/conv/rd_ddr_exp.v
../src/conv/rd_ddr_param.v
../src/conv/vgg_conv.v
../src/conv/wr_ddr_data.v
../nlint_synth/adder_1.v
../nlint_synth/adder_2.v
../nlint_synth/adder_3.v
../nlint_synth/mult2.v
../ip/bram_A/sim/bram_A.v
../ip/bram_B/sim/bram_B.v
../ip/of_blkmem/sim/of_blkmem.v
../src/vgg.v

../src/fc/vgg_fc.v
../src/fc/fc.v
../src/fc/buf_sel.v
../src/fc/ip_control_fm.v
../src/fc/ip_rd_data.v
../src/fc/ip_mem_interface.v
../src/fc/rd_ddr_op.v
../src/fc/export_data.v
../src/fc/ip_mul_add_block_fm.v
../src/fc/rd_wr_path.v
../src/fc/ip_param_buf.v
../src/fc/inner_product.v
../src/fc/ip_param_buf_control.v
../ip/conv_buf/sim/conv_buf.v
../ip/ip_buf_0/sim/ip_buf_0.v
../ip/ip_buf_1/sim/ip_buf_1.v
../ip/float_adder/float_adder_stub.v
../ip/float_multiply_adder/float_multiply_adder_stub.v

../src/pcie/ifaceAdapter.v
../src/pcie/ddr_cmd_gen.v
../src/pcie/pcie_trans.v
../src/pcie/sync.v
../src/pcie/sync_ddr2axi_1bit.v
../src/pcie/sync_axi2ddr_1bit.v
../src/pcie/sync_ddr2axi_nbit.v
../src/pcie/sync_axi2ddr_nbit.v
../ip/xdma/sim/xdma.v
../ip/mem64bit/sim/mem64bit.v
../ip/mig7series/mig7series/user_design/rtl/mig7series.v
/opt/SDx/Vivado/2018.1/ids_lite/ISE/verilog/src/unisims/FDCE.v
/opt/SDx/Vivado/2018.1/ids_lite/ISE/verilog/src/unisims/IBUF.v
/opt/SDx/Vivado/2018.1/ids_lite/ISE/verilog/src/unisims/OBUF.v
/opt/SDx/Vivado/2018.1/ids_lite/ISE/verilog/src/unisims/IBUFDS_GTE2.v

../src/xilinx_dma_pcie_ep.sv
../src/vgg_acc.v
../src/ddr_iface_arbiter.v










