# In-Memory Multi-Bit Multiplication in 6 Transistor SRAM Cells

This repository contains the codes used for the work done in the Paper"In-Memory Multi-Bit Multiplication in 6 Transistor SRAM Cells" Authors of this work are Akhilesh Jaiswal, Sangamesh Kodge, Amogh Agrawal, Indranil Chakraborty and Kaushik Roy.

Application Level:


Circuit Simulation:

