#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002062b799f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002062ba05550_0 .net "PC", 31 0, L_000002062ba89bb0;  1 drivers
v000002062ba04650_0 .net "cycles_consumed", 31 0, v000002062ba05af0_0;  1 drivers
v000002062ba04790_0 .var "input_clk", 0 0;
v000002062ba04970_0 .var "rst", 0 0;
S_000002062b71d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002062b799f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002062b942510 .functor NOR 1, v000002062ba04790_0, v000002062b9f2dc0_0, C4<0>, C4<0>;
L_000002062b9425f0 .functor AND 1, v000002062b9d6500_0, v000002062b9d66e0_0, C4<1>, C4<1>;
L_000002062b942660 .functor AND 1, L_000002062b9425f0, L_000002062ba04830, C4<1>, C4<1>;
L_000002062b942cf0 .functor AND 1, v000002062b9c3cf0_0, v000002062b9c5050_0, C4<1>, C4<1>;
L_000002062b942740 .functor AND 1, L_000002062b942cf0, L_000002062ba04bf0, C4<1>, C4<1>;
L_000002062b941c50 .functor AND 1, v000002062b9f19c0_0, v000002062b9f1ec0_0, C4<1>, C4<1>;
L_000002062b941cc0 .functor AND 1, L_000002062b941c50, L_000002062ba055f0, C4<1>, C4<1>;
L_000002062b942a50 .functor AND 1, v000002062b9d6500_0, v000002062b9d66e0_0, C4<1>, C4<1>;
L_000002062b942820 .functor AND 1, L_000002062b942a50, L_000002062ba05190, C4<1>, C4<1>;
L_000002062b942900 .functor AND 1, v000002062b9c3cf0_0, v000002062b9c5050_0, C4<1>, C4<1>;
L_000002062b941940 .functor AND 1, L_000002062b942900, L_000002062ba05690, C4<1>, C4<1>;
L_000002062b9419b0 .functor AND 1, v000002062b9f19c0_0, v000002062b9f1ec0_0, C4<1>, C4<1>;
L_000002062b941e80 .functor AND 1, L_000002062b9419b0, L_000002062ba05730, C4<1>, C4<1>;
L_000002062ba07630 .functor NOT 1, L_000002062b942510, C4<0>, C4<0>, C4<0>;
L_000002062ba067c0 .functor NOT 1, L_000002062b942510, C4<0>, C4<0>, C4<0>;
L_000002062ba1df60 .functor NOT 1, L_000002062b942510, C4<0>, C4<0>, C4<0>;
L_000002062ba1e200 .functor NOT 1, L_000002062b942510, C4<0>, C4<0>, C4<0>;
L_000002062ba1e430 .functor NOT 1, L_000002062b942510, C4<0>, C4<0>, C4<0>;
L_000002062ba89bb0 .functor BUFZ 32, v000002062b9f03e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002062b9f3e00_0 .net "EX1_ALU_OPER1", 31 0, L_000002062ba083c0;  1 drivers
v000002062b9f3c20_0 .net "EX1_ALU_OPER2", 31 0, L_000002062ba1de80;  1 drivers
v000002062b9f3fe0_0 .net "EX1_PC", 31 0, v000002062b9d5560_0;  1 drivers
v000002062b9f3d60_0 .net "EX1_PFC", 31 0, v000002062b9d4c00_0;  1 drivers
v000002062b9f3a40_0 .net "EX1_PFC_to_IF", 31 0, L_000002062ba02e90;  1 drivers
v000002062b9f3ae0_0 .net "EX1_forward_to_B", 31 0, v000002062b9d3b20_0;  1 drivers
v000002062b9f4080_0 .net "EX1_is_beq", 0 0, v000002062b9d5060_0;  1 drivers
v000002062b9f3b80_0 .net "EX1_is_bne", 0 0, v000002062b9d4ca0_0;  1 drivers
v000002062b9ec4c0_0 .net "EX1_is_jal", 0 0, v000002062b9d3d00_0;  1 drivers
v000002062b9ed780_0 .net "EX1_is_jr", 0 0, v000002062b9d4de0_0;  1 drivers
v000002062b9edb40_0 .net "EX1_is_oper2_immed", 0 0, v000002062b9d4d40_0;  1 drivers
v000002062b9ed460_0 .net "EX1_memread", 0 0, v000002062b9d4e80_0;  1 drivers
v000002062b9ee860_0 .net "EX1_memwrite", 0 0, v000002062b9d4f20_0;  1 drivers
v000002062b9ecd80_0 .net "EX1_opcode", 11 0, v000002062b9d5240_0;  1 drivers
v000002062b9ed280_0 .net "EX1_predicted", 0 0, v000002062b9d34e0_0;  1 drivers
v000002062b9ed8c0_0 .net "EX1_rd_ind", 4 0, v000002062b9d4660_0;  1 drivers
v000002062b9ee7c0_0 .net "EX1_rd_indzero", 0 0, v000002062b9d4fc0_0;  1 drivers
v000002062b9ec380_0 .net "EX1_regwrite", 0 0, v000002062b9d3da0_0;  1 drivers
v000002062b9edfa0_0 .net "EX1_rs1", 31 0, v000002062b9d5600_0;  1 drivers
v000002062b9ee680_0 .net "EX1_rs1_ind", 4 0, v000002062b9d3620_0;  1 drivers
v000002062b9edaa0_0 .net "EX1_rs2", 31 0, v000002062b9d3260_0;  1 drivers
v000002062b9ec7e0_0 .net "EX1_rs2_ind", 4 0, v000002062b9d3a80_0;  1 drivers
v000002062b9ee4a0_0 .net "EX1_rs2_out", 31 0, L_000002062ba1d390;  1 drivers
v000002062b9ee720_0 .net "EX2_ALU_OPER1", 31 0, v000002062b9d5a60_0;  1 drivers
v000002062b9ee0e0_0 .net "EX2_ALU_OPER2", 31 0, v000002062b9d5b00_0;  1 drivers
v000002062b9ed500_0 .net "EX2_ALU_OUT", 31 0, L_000002062ba01b30;  1 drivers
v000002062b9ed5a0_0 .net "EX2_PC", 31 0, v000002062b9d5ba0_0;  1 drivers
v000002062b9ee900_0 .net "EX2_PFC_to_IF", 31 0, v000002062b9d6c80_0;  1 drivers
v000002062b9ec1a0_0 .net "EX2_forward_to_B", 31 0, v000002062b9d6140_0;  1 drivers
v000002062b9ec600_0 .net "EX2_is_beq", 0 0, v000002062b9d5c40_0;  1 drivers
v000002062b9ec240_0 .net "EX2_is_bne", 0 0, v000002062b9d5ce0_0;  1 drivers
v000002062b9ecb00_0 .net "EX2_is_jal", 0 0, v000002062b9d5d80_0;  1 drivers
v000002062b9ecf60_0 .net "EX2_is_jr", 0 0, v000002062b9d61e0_0;  1 drivers
v000002062b9ec920_0 .net "EX2_is_oper2_immed", 0 0, v000002062b9d6aa0_0;  1 drivers
v000002062b9ec2e0_0 .net "EX2_memread", 0 0, v000002062b9d5e20_0;  1 drivers
v000002062b9ee360_0 .net "EX2_memwrite", 0 0, v000002062b9d5ec0_0;  1 drivers
v000002062b9edd20_0 .net "EX2_opcode", 11 0, v000002062b9d5f60_0;  1 drivers
v000002062b9ec420_0 .net "EX2_predicted", 0 0, v000002062b9d6280_0;  1 drivers
v000002062b9ec560_0 .net "EX2_rd_ind", 4 0, v000002062b9d6320_0;  1 drivers
v000002062b9eddc0_0 .net "EX2_rd_indzero", 0 0, v000002062b9d66e0_0;  1 drivers
v000002062b9ee180_0 .net "EX2_regwrite", 0 0, v000002062b9d6500_0;  1 drivers
v000002062b9ed0a0_0 .net "EX2_rs1", 31 0, v000002062b9d6640_0;  1 drivers
v000002062b9ee540_0 .net "EX2_rs1_ind", 4 0, v000002062b9d6780_0;  1 drivers
v000002062b9ecec0_0 .net "EX2_rs2_ind", 4 0, v000002062b9d6820_0;  1 drivers
v000002062b9ed640_0 .net "EX2_rs2_out", 31 0, v000002062b9d68c0_0;  1 drivers
v000002062b9ec6a0_0 .net "ID_INST", 31 0, v000002062b9df890_0;  1 drivers
v000002062b9ee220_0 .net "ID_PC", 31 0, v000002062b9df930_0;  1 drivers
v000002062b9ed6e0_0 .net "ID_PFC_to_EX", 31 0, L_000002062b9fec50;  1 drivers
v000002062b9ec740_0 .net "ID_PFC_to_IF", 31 0, L_000002062ba00550;  1 drivers
v000002062b9ec880_0 .net "ID_forward_to_B", 31 0, L_000002062ba00c30;  1 drivers
v000002062b9eca60_0 .net "ID_is_beq", 0 0, L_000002062b9fee30;  1 drivers
v000002062b9edf00_0 .net "ID_is_bne", 0 0, L_000002062b9ff8d0;  1 drivers
v000002062b9ec9c0_0 .net "ID_is_j", 0 0, L_000002062b9ff010;  1 drivers
v000002062b9ecba0_0 .net "ID_is_jal", 0 0, L_000002062b9fef70;  1 drivers
v000002062b9ed320_0 .net "ID_is_jr", 0 0, L_000002062b9ff970;  1 drivers
v000002062b9ed000_0 .net "ID_is_oper2_immed", 0 0, L_000002062ba072b0;  1 drivers
v000002062b9ed140_0 .net "ID_memread", 0 0, L_000002062b9ff5b0;  1 drivers
v000002062b9ecc40_0 .net "ID_memwrite", 0 0, L_000002062b9ffa10;  1 drivers
v000002062b9ede60_0 .net "ID_opcode", 11 0, v000002062b9eefe0_0;  1 drivers
v000002062b9ee400_0 .net "ID_predicted", 0 0, v000002062b9d8bd0_0;  1 drivers
v000002062b9ee040_0 .net "ID_rd_ind", 4 0, v000002062b9f1100_0;  1 drivers
v000002062b9ed1e0_0 .net "ID_regwrite", 0 0, L_000002062b9ff650;  1 drivers
v000002062b9ecce0_0 .net "ID_rs1", 31 0, v000002062b9ddd10_0;  1 drivers
v000002062b9ee2c0_0 .net "ID_rs1_ind", 4 0, v000002062b9f0020_0;  1 drivers
v000002062b9ee5e0_0 .net "ID_rs2", 31 0, v000002062b9dec10_0;  1 drivers
v000002062b9ed3c0_0 .net "ID_rs2_ind", 4 0, v000002062b9f0200_0;  1 drivers
v000002062b9ece20_0 .net "IF_INST", 31 0, L_000002062ba08270;  1 drivers
v000002062b9ed820_0 .net "IF_pc", 31 0, v000002062b9f03e0_0;  1 drivers
v000002062b9edbe0_0 .net "MEM_ALU_OUT", 31 0, v000002062b9c3a70_0;  1 drivers
v000002062b9ed960_0 .net "MEM_Data_mem_out", 31 0, v000002062b9f26e0_0;  1 drivers
v000002062b9eda00_0 .net "MEM_memread", 0 0, v000002062b9c3070_0;  1 drivers
v000002062b9edc80_0 .net "MEM_memwrite", 0 0, v000002062b9c3bb0_0;  1 drivers
v000002062ba04d30_0 .net "MEM_opcode", 11 0, v000002062b9c4010_0;  1 drivers
v000002062ba05230_0 .net "MEM_rd_ind", 4 0, v000002062b9c4fb0_0;  1 drivers
v000002062ba05050_0 .net "MEM_rd_indzero", 0 0, v000002062b9c5050_0;  1 drivers
v000002062ba04fb0_0 .net "MEM_regwrite", 0 0, v000002062b9c3cf0_0;  1 drivers
v000002062ba04f10_0 .net "MEM_rs2", 31 0, v000002062b9c3b10_0;  1 drivers
v000002062ba041f0_0 .net "PC", 31 0, L_000002062ba89bb0;  alias, 1 drivers
v000002062ba05eb0_0 .net "STALL_ID1_FLUSH", 0 0, v000002062b9d9490_0;  1 drivers
v000002062ba039d0_0 .net "STALL_ID2_FLUSH", 0 0, v000002062b9d8e50_0;  1 drivers
v000002062ba03cf0_0 .net "STALL_IF_FLUSH", 0 0, v000002062b9dbab0_0;  1 drivers
v000002062ba050f0_0 .net "WB_ALU_OUT", 31 0, v000002062b9f3180_0;  1 drivers
v000002062ba052d0_0 .net "WB_Data_mem_out", 31 0, v000002062b9f2820_0;  1 drivers
v000002062ba04ab0_0 .net "WB_memread", 0 0, v000002062b9f1920_0;  1 drivers
v000002062ba043d0_0 .net "WB_rd_ind", 4 0, v000002062b9f3040_0;  1 drivers
v000002062ba04e70_0 .net "WB_rd_indzero", 0 0, v000002062b9f1ec0_0;  1 drivers
v000002062ba04dd0_0 .net "WB_regwrite", 0 0, v000002062b9f19c0_0;  1 drivers
v000002062ba03930_0 .net "Wrong_prediction", 0 0, L_000002062ba1e3c0;  1 drivers
v000002062ba03b10_0 .net *"_ivl_1", 0 0, L_000002062b9425f0;  1 drivers
v000002062ba05b90_0 .net *"_ivl_13", 0 0, L_000002062b941c50;  1 drivers
v000002062ba03d90_0 .net *"_ivl_14", 0 0, L_000002062ba055f0;  1 drivers
v000002062ba05870_0 .net *"_ivl_19", 0 0, L_000002062b942a50;  1 drivers
v000002062ba03750_0 .net *"_ivl_2", 0 0, L_000002062ba04830;  1 drivers
v000002062ba03a70_0 .net *"_ivl_20", 0 0, L_000002062ba05190;  1 drivers
v000002062ba04510_0 .net *"_ivl_25", 0 0, L_000002062b942900;  1 drivers
v000002062ba03bb0_0 .net *"_ivl_26", 0 0, L_000002062ba05690;  1 drivers
v000002062ba03890_0 .net *"_ivl_31", 0 0, L_000002062b9419b0;  1 drivers
v000002062ba04330_0 .net *"_ivl_32", 0 0, L_000002062ba05730;  1 drivers
v000002062ba05410_0 .net *"_ivl_40", 31 0, L_000002062b9ffb50;  1 drivers
L_000002062ba20c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002062ba037f0_0 .net *"_ivl_43", 26 0, L_000002062ba20c58;  1 drivers
L_000002062ba20ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002062ba048d0_0 .net/2u *"_ivl_44", 31 0, L_000002062ba20ca0;  1 drivers
v000002062ba03c50_0 .net *"_ivl_52", 31 0, L_000002062ba741d0;  1 drivers
L_000002062ba20d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002062ba05c30_0 .net *"_ivl_55", 26 0, L_000002062ba20d30;  1 drivers
L_000002062ba20d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002062ba040b0_0 .net/2u *"_ivl_56", 31 0, L_000002062ba20d78;  1 drivers
v000002062ba059b0_0 .net *"_ivl_7", 0 0, L_000002062b942cf0;  1 drivers
v000002062ba057d0_0 .net *"_ivl_8", 0 0, L_000002062ba04bf0;  1 drivers
v000002062ba04b50_0 .net "alu_selA", 1 0, L_000002062ba04c90;  1 drivers
v000002062ba05910_0 .net "alu_selB", 1 0, L_000002062ba06590;  1 drivers
v000002062ba05cd0_0 .net "clk", 0 0, L_000002062b942510;  1 drivers
v000002062ba05af0_0 .var "cycles_consumed", 31 0;
v000002062ba05d70_0 .net "exhaz", 0 0, L_000002062b942740;  1 drivers
v000002062ba05e10_0 .net "exhaz2", 0 0, L_000002062b941940;  1 drivers
v000002062ba04a10_0 .net "hlt", 0 0, v000002062b9f2dc0_0;  1 drivers
v000002062ba05a50_0 .net "idhaz", 0 0, L_000002062b942660;  1 drivers
v000002062ba03e30_0 .net "idhaz2", 0 0, L_000002062b942820;  1 drivers
v000002062ba03ed0_0 .net "if_id_write", 0 0, v000002062b9dbb50_0;  1 drivers
v000002062ba03f70_0 .net "input_clk", 0 0, v000002062ba04790_0;  1 drivers
v000002062ba04010_0 .net "is_branch_and_taken", 0 0, L_000002062ba08120;  1 drivers
v000002062ba04290_0 .net "memhaz", 0 0, L_000002062b941cc0;  1 drivers
v000002062ba05370_0 .net "memhaz2", 0 0, L_000002062b941e80;  1 drivers
v000002062ba046f0_0 .net "pc_src", 2 0, L_000002062ba007d0;  1 drivers
v000002062ba04150_0 .net "pc_write", 0 0, v000002062b9dad90_0;  1 drivers
v000002062ba04470_0 .net "rst", 0 0, v000002062ba04970_0;  1 drivers
v000002062ba045b0_0 .net "store_rs2_forward", 1 0, L_000002062ba06130;  1 drivers
v000002062ba054b0_0 .net "wdata_to_reg_file", 31 0, L_000002062ba1e2e0;  1 drivers
E_000002062b95ce10/0 .event negedge, v000002062b9d9c10_0;
E_000002062b95ce10/1 .event posedge, v000002062b9c3d90_0;
E_000002062b95ce10 .event/or E_000002062b95ce10/0, E_000002062b95ce10/1;
L_000002062ba04830 .cmp/eq 5, v000002062b9d6320_0, v000002062b9d3620_0;
L_000002062ba04bf0 .cmp/eq 5, v000002062b9c4fb0_0, v000002062b9d3620_0;
L_000002062ba055f0 .cmp/eq 5, v000002062b9f3040_0, v000002062b9d3620_0;
L_000002062ba05190 .cmp/eq 5, v000002062b9d6320_0, v000002062b9d3a80_0;
L_000002062ba05690 .cmp/eq 5, v000002062b9c4fb0_0, v000002062b9d3a80_0;
L_000002062ba05730 .cmp/eq 5, v000002062b9f3040_0, v000002062b9d3a80_0;
L_000002062b9ffb50 .concat [ 5 27 0 0], v000002062b9f1100_0, L_000002062ba20c58;
L_000002062b9ffdd0 .cmp/ne 32, L_000002062b9ffb50, L_000002062ba20ca0;
L_000002062ba741d0 .concat [ 5 27 0 0], v000002062b9d6320_0, L_000002062ba20d30;
L_000002062ba74ef0 .cmp/ne 32, L_000002062ba741d0, L_000002062ba20d78;
S_000002062b71d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002062b9433f0 .functor NOT 1, L_000002062b942740, C4<0>, C4<0>, C4<0>;
L_000002062b9427b0 .functor AND 1, L_000002062b941cc0, L_000002062b9433f0, C4<1>, C4<1>;
L_000002062b942d60 .functor OR 1, L_000002062b942660, L_000002062b9427b0, C4<0>, C4<0>;
L_000002062b9430e0 .functor OR 1, L_000002062b942660, L_000002062b942740, C4<0>, C4<0>;
v000002062b968a00_0 .net *"_ivl_12", 0 0, L_000002062b9430e0;  1 drivers
v000002062b967a60_0 .net *"_ivl_2", 0 0, L_000002062b9433f0;  1 drivers
v000002062b968820_0 .net *"_ivl_5", 0 0, L_000002062b9427b0;  1 drivers
v000002062b969400_0 .net *"_ivl_7", 0 0, L_000002062b942d60;  1 drivers
v000002062b968b40_0 .net "alu_selA", 1 0, L_000002062ba04c90;  alias, 1 drivers
v000002062b969680_0 .net "exhaz", 0 0, L_000002062b942740;  alias, 1 drivers
v000002062b969360_0 .net "idhaz", 0 0, L_000002062b942660;  alias, 1 drivers
v000002062b968dc0_0 .net "memhaz", 0 0, L_000002062b941cc0;  alias, 1 drivers
L_000002062ba04c90 .concat8 [ 1 1 0 0], L_000002062b942d60, L_000002062b9430e0;
S_000002062b766030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002062b942040 .functor NOT 1, L_000002062b941940, C4<0>, C4<0>, C4<0>;
L_000002062b942dd0 .functor AND 1, L_000002062b941e80, L_000002062b942040, C4<1>, C4<1>;
L_000002062b942e40 .functor OR 1, L_000002062b942820, L_000002062b942dd0, C4<0>, C4<0>;
L_000002062b942120 .functor NOT 1, v000002062b9d4d40_0, C4<0>, C4<0>, C4<0>;
L_000002062b942eb0 .functor AND 1, L_000002062b942e40, L_000002062b942120, C4<1>, C4<1>;
L_000002062b942f90 .functor OR 1, L_000002062b942820, L_000002062b941940, C4<0>, C4<0>;
L_000002062b942f20 .functor NOT 1, v000002062b9d4d40_0, C4<0>, C4<0>, C4<0>;
L_000002062b943070 .functor AND 1, L_000002062b942f90, L_000002062b942f20, C4<1>, C4<1>;
v000002062b969220_0 .net "EX1_is_oper2_immed", 0 0, v000002062b9d4d40_0;  alias, 1 drivers
v000002062b968140_0 .net *"_ivl_11", 0 0, L_000002062b942eb0;  1 drivers
v000002062b967ba0_0 .net *"_ivl_16", 0 0, L_000002062b942f90;  1 drivers
v000002062b9681e0_0 .net *"_ivl_17", 0 0, L_000002062b942f20;  1 drivers
v000002062b967f60_0 .net *"_ivl_2", 0 0, L_000002062b942040;  1 drivers
v000002062b968fa0_0 .net *"_ivl_20", 0 0, L_000002062b943070;  1 drivers
v000002062b969040_0 .net *"_ivl_5", 0 0, L_000002062b942dd0;  1 drivers
v000002062b967c40_0 .net *"_ivl_7", 0 0, L_000002062b942e40;  1 drivers
v000002062b9694a0_0 .net *"_ivl_8", 0 0, L_000002062b942120;  1 drivers
v000002062b9692c0_0 .net "alu_selB", 1 0, L_000002062ba06590;  alias, 1 drivers
v000002062b967ce0_0 .net "exhaz", 0 0, L_000002062b941940;  alias, 1 drivers
v000002062b967e20_0 .net "idhaz", 0 0, L_000002062b942820;  alias, 1 drivers
v000002062b968be0_0 .net "memhaz", 0 0, L_000002062b941e80;  alias, 1 drivers
L_000002062ba06590 .concat8 [ 1 1 0 0], L_000002062b942eb0, L_000002062b943070;
S_000002062b7661c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002062b943700 .functor NOT 1, L_000002062b941940, C4<0>, C4<0>, C4<0>;
L_000002062b9437e0 .functor AND 1, L_000002062b941e80, L_000002062b943700, C4<1>, C4<1>;
L_000002062b943770 .functor OR 1, L_000002062b942820, L_000002062b9437e0, C4<0>, C4<0>;
L_000002062b9434d0 .functor OR 1, L_000002062b942820, L_000002062b941940, C4<0>, C4<0>;
v000002062b967ec0_0 .net *"_ivl_12", 0 0, L_000002062b9434d0;  1 drivers
v000002062b968c80_0 .net *"_ivl_2", 0 0, L_000002062b943700;  1 drivers
v000002062b968e60_0 .net *"_ivl_5", 0 0, L_000002062b9437e0;  1 drivers
v000002062b968000_0 .net *"_ivl_7", 0 0, L_000002062b943770;  1 drivers
v000002062b9680a0_0 .net "exhaz", 0 0, L_000002062b941940;  alias, 1 drivers
v000002062b9683c0_0 .net "idhaz", 0 0, L_000002062b942820;  alias, 1 drivers
v000002062b8e4300_0 .net "memhaz", 0 0, L_000002062b941e80;  alias, 1 drivers
v000002062b8e3ea0_0 .net "store_rs2_forward", 1 0, L_000002062ba06130;  alias, 1 drivers
L_000002062ba06130 .concat8 [ 1 1 0 0], L_000002062b943770, L_000002062b9434d0;
S_000002062b7169c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002062b8e4760_0 .net "EX_ALU_OUT", 31 0, L_000002062ba01b30;  alias, 1 drivers
v000002062b8e32c0_0 .net "EX_memread", 0 0, v000002062b9d5e20_0;  alias, 1 drivers
v000002062b8ce710_0 .net "EX_memwrite", 0 0, v000002062b9d5ec0_0;  alias, 1 drivers
v000002062b8cea30_0 .net "EX_opcode", 11 0, v000002062b9d5f60_0;  alias, 1 drivers
v000002062b9c5410_0 .net "EX_rd_ind", 4 0, v000002062b9d6320_0;  alias, 1 drivers
v000002062b9c54b0_0 .net "EX_rd_indzero", 0 0, L_000002062ba74ef0;  1 drivers
v000002062b9c5550_0 .net "EX_regwrite", 0 0, v000002062b9d6500_0;  alias, 1 drivers
v000002062b9c55f0_0 .net "EX_rs2_out", 31 0, v000002062b9d68c0_0;  alias, 1 drivers
v000002062b9c3a70_0 .var "MEM_ALU_OUT", 31 0;
v000002062b9c3070_0 .var "MEM_memread", 0 0;
v000002062b9c3bb0_0 .var "MEM_memwrite", 0 0;
v000002062b9c4010_0 .var "MEM_opcode", 11 0;
v000002062b9c4fb0_0 .var "MEM_rd_ind", 4 0;
v000002062b9c5050_0 .var "MEM_rd_indzero", 0 0;
v000002062b9c3cf0_0 .var "MEM_regwrite", 0 0;
v000002062b9c3b10_0 .var "MEM_rs2", 31 0;
v000002062b9c4830_0 .net "clk", 0 0, L_000002062ba1e200;  1 drivers
v000002062b9c3d90_0 .net "rst", 0 0, v000002062ba04970_0;  alias, 1 drivers
E_000002062b95d050 .event posedge, v000002062b9c3d90_0, v000002062b9c4830_0;
S_000002062b716b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002062b771490 .param/l "add" 0 9 6, C4<000000100000>;
P_000002062b7714c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002062b771500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002062b771538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002062b771570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002062b7715a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002062b7715e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002062b771618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002062b771650 .param/l "j" 0 9 19, C4<000010000000>;
P_000002062b771688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002062b7716c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002062b7716f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002062b771730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002062b771768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002062b7717a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002062b7717d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002062b771810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002062b771848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002062b771880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002062b7718b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002062b7718f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002062b771928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002062b771960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002062b771998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002062b7719d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002062ba1db70 .functor XOR 1, L_000002062ba1db00, v000002062b9d6280_0, C4<0>, C4<0>;
L_000002062ba1dc50 .functor NOT 1, L_000002062ba1db70, C4<0>, C4<0>, C4<0>;
L_000002062ba1e4a0 .functor OR 1, v000002062ba04970_0, L_000002062ba1dc50, C4<0>, C4<0>;
L_000002062ba1e3c0 .functor NOT 1, L_000002062ba1e4a0, C4<0>, C4<0>, C4<0>;
v000002062b9c7440_0 .net "ALU_OP", 3 0, v000002062b9c82a0_0;  1 drivers
v000002062b9c9e20_0 .net "BranchDecision", 0 0, L_000002062ba1db00;  1 drivers
v000002062b9cac80_0 .net "CF", 0 0, v000002062b9c92e0_0;  1 drivers
v000002062b9c9880_0 .net "EX_opcode", 11 0, v000002062b9d5f60_0;  alias, 1 drivers
v000002062b9c9a60_0 .net "Wrong_prediction", 0 0, L_000002062ba1e3c0;  alias, 1 drivers
v000002062b9ca6e0_0 .net "ZF", 0 0, L_000002062ba1e0b0;  1 drivers
L_000002062ba20ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002062b9ca960_0 .net/2u *"_ivl_0", 31 0, L_000002062ba20ce8;  1 drivers
v000002062b9ca640_0 .net *"_ivl_11", 0 0, L_000002062ba1e4a0;  1 drivers
v000002062b9ca140_0 .net *"_ivl_2", 31 0, L_000002062ba01950;  1 drivers
v000002062b9ca5a0_0 .net *"_ivl_6", 0 0, L_000002062ba1db70;  1 drivers
v000002062b9ca1e0_0 .net *"_ivl_8", 0 0, L_000002062ba1dc50;  1 drivers
v000002062b9ca780_0 .net "alu_out", 31 0, L_000002062ba01b30;  alias, 1 drivers
v000002062b9ca000_0 .net "alu_outw", 31 0, v000002062b9c7120_0;  1 drivers
v000002062b9cab40_0 .net "is_beq", 0 0, v000002062b9d5c40_0;  alias, 1 drivers
v000002062b9ca820_0 .net "is_bne", 0 0, v000002062b9d5ce0_0;  alias, 1 drivers
v000002062b9c9920_0 .net "is_jal", 0 0, v000002062b9d5d80_0;  alias, 1 drivers
v000002062b9cabe0_0 .net "oper1", 31 0, v000002062b9d5a60_0;  alias, 1 drivers
v000002062b9ca0a0_0 .net "oper2", 31 0, v000002062b9d5b00_0;  alias, 1 drivers
v000002062b9cadc0_0 .net "pc", 31 0, v000002062b9d5ba0_0;  alias, 1 drivers
v000002062b9ca280_0 .net "predicted", 0 0, v000002062b9d6280_0;  alias, 1 drivers
v000002062b9ca500_0 .net "rst", 0 0, v000002062ba04970_0;  alias, 1 drivers
L_000002062ba01950 .arith/sum 32, v000002062b9d5ba0_0, L_000002062ba20ce8;
L_000002062ba01b30 .functor MUXZ 32, v000002062b9c7120_0, L_000002062ba01950, v000002062b9d5d80_0, C4<>;
S_000002062b789aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002062b716b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002062ba1d7f0 .functor AND 1, v000002062b9d5c40_0, L_000002062ba1d550, C4<1>, C4<1>;
L_000002062ba1d860 .functor NOT 1, L_000002062ba1d550, C4<0>, C4<0>, C4<0>;
L_000002062ba1d8d0 .functor AND 1, v000002062b9d5ce0_0, L_000002062ba1d860, C4<1>, C4<1>;
L_000002062ba1db00 .functor OR 1, L_000002062ba1d7f0, L_000002062ba1d8d0, C4<0>, C4<0>;
v000002062b9c7da0_0 .net "BranchDecision", 0 0, L_000002062ba1db00;  alias, 1 drivers
v000002062b9c8520_0 .net *"_ivl_2", 0 0, L_000002062ba1d860;  1 drivers
v000002062b9c7e40_0 .net "is_beq", 0 0, v000002062b9d5c40_0;  alias, 1 drivers
v000002062b9c85c0_0 .net "is_beq_taken", 0 0, L_000002062ba1d7f0;  1 drivers
v000002062b9c87a0_0 .net "is_bne", 0 0, v000002062b9d5ce0_0;  alias, 1 drivers
v000002062b9c9560_0 .net "is_bne_taken", 0 0, L_000002062ba1d8d0;  1 drivers
v000002062b9c7080_0 .net "is_eq", 0 0, L_000002062ba1d550;  1 drivers
v000002062b9c9240_0 .net "oper1", 31 0, v000002062b9d5a60_0;  alias, 1 drivers
v000002062b9c7c60_0 .net "oper2", 31 0, v000002062b9d5b00_0;  alias, 1 drivers
S_000002062b789c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002062b789aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002062ba1d400 .functor XOR 1, L_000002062ba02710, L_000002062ba03570, C4<0>, C4<0>;
L_000002062ba1e120 .functor XOR 1, L_000002062ba01bd0, L_000002062ba01c70, C4<0>, C4<0>;
L_000002062ba1d470 .functor XOR 1, L_000002062ba020d0, L_000002062ba01d10, C4<0>, C4<0>;
L_000002062ba1e040 .functor XOR 1, L_000002062ba02170, L_000002062ba01db0, C4<0>, C4<0>;
L_000002062ba1de10 .functor XOR 1, L_000002062ba025d0, L_000002062ba02f30, C4<0>, C4<0>;
L_000002062ba1c670 .functor XOR 1, L_000002062ba01e50, L_000002062ba02990, C4<0>, C4<0>;
L_000002062ba1d940 .functor XOR 1, L_000002062ba778d0, L_000002062ba77e70, C4<0>, C4<0>;
L_000002062ba1c7c0 .functor XOR 1, L_000002062ba77a10, L_000002062ba77830, C4<0>, C4<0>;
L_000002062ba1c6e0 .functor XOR 1, L_000002062ba77970, L_000002062ba77c90, C4<0>, C4<0>;
L_000002062ba1d5c0 .functor XOR 1, L_000002062ba77ab0, L_000002062ba77b50, C4<0>, C4<0>;
L_000002062ba1ce50 .functor XOR 1, L_000002062ba77d30, L_000002062ba77790, C4<0>, C4<0>;
L_000002062ba1c830 .functor XOR 1, L_000002062ba77bf0, L_000002062ba77dd0, C4<0>, C4<0>;
L_000002062ba1ca60 .functor XOR 1, L_000002062ba70cb0, L_000002062ba717f0, C4<0>, C4<0>;
L_000002062ba1cde0 .functor XOR 1, L_000002062ba71750, L_000002062ba70710, C4<0>, C4<0>;
L_000002062ba1d4e0 .functor XOR 1, L_000002062ba700d0, L_000002062ba72470, C4<0>, C4<0>;
L_000002062ba1d0f0 .functor XOR 1, L_000002062ba72150, L_000002062ba71bb0, C4<0>, C4<0>;
L_000002062ba1cad0 .functor XOR 1, L_000002062ba71890, L_000002062ba72650, C4<0>, C4<0>;
L_000002062ba1c8a0 .functor XOR 1, L_000002062ba70fd0, L_000002062ba71a70, C4<0>, C4<0>;
L_000002062ba1cec0 .functor XOR 1, L_000002062ba725b0, L_000002062ba70170, C4<0>, C4<0>;
L_000002062ba1cbb0 .functor XOR 1, L_000002062ba71f70, L_000002062ba71b10, C4<0>, C4<0>;
L_000002062ba1cfa0 .functor XOR 1, L_000002062ba71110, L_000002062ba72510, C4<0>, C4<0>;
L_000002062ba1d2b0 .functor XOR 1, L_000002062ba71430, L_000002062ba70f30, C4<0>, C4<0>;
L_000002062ba1d010 .functor XOR 1, L_000002062ba712f0, L_000002062ba71610, C4<0>, C4<0>;
L_000002062ba1cc20 .functor XOR 1, L_000002062ba726f0, L_000002062ba716b0, C4<0>, C4<0>;
L_000002062ba1cc90 .functor XOR 1, L_000002062ba71070, L_000002062ba6ff90, C4<0>, C4<0>;
L_000002062ba1cd00 .functor XOR 1, L_000002062ba70d50, L_000002062ba71c50, C4<0>, C4<0>;
L_000002062ba1d080 .functor XOR 1, L_000002062ba71d90, L_000002062ba70030, C4<0>, C4<0>;
L_000002062ba1d160 .functor XOR 1, L_000002062ba703f0, L_000002062ba70df0, C4<0>, C4<0>;
L_000002062ba1d780 .functor XOR 1, L_000002062ba707b0, L_000002062ba71250, C4<0>, C4<0>;
L_000002062ba1dbe0 .functor XOR 1, L_000002062ba714d0, L_000002062ba70850, C4<0>, C4<0>;
L_000002062ba1d240 .functor XOR 1, L_000002062ba71390, L_000002062ba70210, C4<0>, C4<0>;
L_000002062ba1d320 .functor XOR 1, L_000002062ba72290, L_000002062ba71930, C4<0>, C4<0>;
L_000002062ba1d550/0/0 .functor OR 1, L_000002062ba70350, L_000002062ba71570, L_000002062ba721f0, L_000002062ba708f0;
L_000002062ba1d550/0/4 .functor OR 1, L_000002062ba70490, L_000002062ba72010, L_000002062ba70530, L_000002062ba720b0;
L_000002062ba1d550/0/8 .functor OR 1, L_000002062ba705d0, L_000002062ba71cf0, L_000002062ba723d0, L_000002062ba70670;
L_000002062ba1d550/0/12 .functor OR 1, L_000002062ba719d0, L_000002062ba72330, L_000002062ba70990, L_000002062ba70a30;
L_000002062ba1d550/0/16 .functor OR 1, L_000002062ba70c10, L_000002062ba70ad0, L_000002062ba70b70, L_000002062ba70e90;
L_000002062ba1d550/0/20 .functor OR 1, L_000002062ba711b0, L_000002062ba71e30, L_000002062ba71ed0, L_000002062ba72e70;
L_000002062ba1d550/0/24 .functor OR 1, L_000002062ba737d0, L_000002062ba734b0, L_000002062ba74590, L_000002062ba74310;
L_000002062ba1d550/0/28 .functor OR 1, L_000002062ba72dd0, L_000002062ba748b0, L_000002062ba72790, L_000002062ba74810;
L_000002062ba1d550/1/0 .functor OR 1, L_000002062ba1d550/0/0, L_000002062ba1d550/0/4, L_000002062ba1d550/0/8, L_000002062ba1d550/0/12;
L_000002062ba1d550/1/4 .functor OR 1, L_000002062ba1d550/0/16, L_000002062ba1d550/0/20, L_000002062ba1d550/0/24, L_000002062ba1d550/0/28;
L_000002062ba1d550 .functor NOR 1, L_000002062ba1d550/1/0, L_000002062ba1d550/1/4, C4<0>, C4<0>;
v000002062b9c3430_0 .net *"_ivl_0", 0 0, L_000002062ba1d400;  1 drivers
v000002062b9c4470_0 .net *"_ivl_101", 0 0, L_000002062ba72650;  1 drivers
v000002062b9c5730_0 .net *"_ivl_102", 0 0, L_000002062ba1c8a0;  1 drivers
v000002062b9c34d0_0 .net *"_ivl_105", 0 0, L_000002062ba70fd0;  1 drivers
v000002062b9c3610_0 .net *"_ivl_107", 0 0, L_000002062ba71a70;  1 drivers
v000002062b9c57d0_0 .net *"_ivl_108", 0 0, L_000002062ba1cec0;  1 drivers
v000002062b9c3570_0 .net *"_ivl_11", 0 0, L_000002062ba01c70;  1 drivers
v000002062b9c4150_0 .net *"_ivl_111", 0 0, L_000002062ba725b0;  1 drivers
v000002062b9c37f0_0 .net *"_ivl_113", 0 0, L_000002062ba70170;  1 drivers
v000002062b9c5230_0 .net *"_ivl_114", 0 0, L_000002062ba1cbb0;  1 drivers
v000002062b9c41f0_0 .net *"_ivl_117", 0 0, L_000002062ba71f70;  1 drivers
v000002062b9c3e30_0 .net *"_ivl_119", 0 0, L_000002062ba71b10;  1 drivers
v000002062b9c4510_0 .net *"_ivl_12", 0 0, L_000002062ba1d470;  1 drivers
v000002062b9c3f70_0 .net *"_ivl_120", 0 0, L_000002062ba1cfa0;  1 drivers
v000002062b9c3ed0_0 .net *"_ivl_123", 0 0, L_000002062ba71110;  1 drivers
v000002062b9c36b0_0 .net *"_ivl_125", 0 0, L_000002062ba72510;  1 drivers
v000002062b9c50f0_0 .net *"_ivl_126", 0 0, L_000002062ba1d2b0;  1 drivers
v000002062b9c32f0_0 .net *"_ivl_129", 0 0, L_000002062ba71430;  1 drivers
v000002062b9c4b50_0 .net *"_ivl_131", 0 0, L_000002062ba70f30;  1 drivers
v000002062b9c4970_0 .net *"_ivl_132", 0 0, L_000002062ba1d010;  1 drivers
v000002062b9c4c90_0 .net *"_ivl_135", 0 0, L_000002062ba712f0;  1 drivers
v000002062b9c3c50_0 .net *"_ivl_137", 0 0, L_000002062ba71610;  1 drivers
v000002062b9c3110_0 .net *"_ivl_138", 0 0, L_000002062ba1cc20;  1 drivers
v000002062b9c48d0_0 .net *"_ivl_141", 0 0, L_000002062ba726f0;  1 drivers
v000002062b9c4bf0_0 .net *"_ivl_143", 0 0, L_000002062ba716b0;  1 drivers
v000002062b9c43d0_0 .net *"_ivl_144", 0 0, L_000002062ba1cc90;  1 drivers
v000002062b9c46f0_0 .net *"_ivl_147", 0 0, L_000002062ba71070;  1 drivers
v000002062b9c4290_0 .net *"_ivl_149", 0 0, L_000002062ba6ff90;  1 drivers
v000002062b9c31b0_0 .net *"_ivl_15", 0 0, L_000002062ba020d0;  1 drivers
v000002062b9c3750_0 .net *"_ivl_150", 0 0, L_000002062ba1cd00;  1 drivers
v000002062b9c40b0_0 .net *"_ivl_153", 0 0, L_000002062ba70d50;  1 drivers
v000002062b9c3390_0 .net *"_ivl_155", 0 0, L_000002062ba71c50;  1 drivers
v000002062b9c39d0_0 .net *"_ivl_156", 0 0, L_000002062ba1d080;  1 drivers
v000002062b9c3250_0 .net *"_ivl_159", 0 0, L_000002062ba71d90;  1 drivers
v000002062b9c4330_0 .net *"_ivl_161", 0 0, L_000002062ba70030;  1 drivers
v000002062b9c45b0_0 .net *"_ivl_162", 0 0, L_000002062ba1d160;  1 drivers
v000002062b9c4dd0_0 .net *"_ivl_165", 0 0, L_000002062ba703f0;  1 drivers
v000002062b9c3890_0 .net *"_ivl_167", 0 0, L_000002062ba70df0;  1 drivers
v000002062b9c5190_0 .net *"_ivl_168", 0 0, L_000002062ba1d780;  1 drivers
v000002062b9c3930_0 .net *"_ivl_17", 0 0, L_000002062ba01d10;  1 drivers
v000002062b9c4650_0 .net *"_ivl_171", 0 0, L_000002062ba707b0;  1 drivers
v000002062b9c4790_0 .net *"_ivl_173", 0 0, L_000002062ba71250;  1 drivers
v000002062b9c4a10_0 .net *"_ivl_174", 0 0, L_000002062ba1dbe0;  1 drivers
v000002062b9c52d0_0 .net *"_ivl_177", 0 0, L_000002062ba714d0;  1 drivers
v000002062b9c5370_0 .net *"_ivl_179", 0 0, L_000002062ba70850;  1 drivers
v000002062b9c4ab0_0 .net *"_ivl_18", 0 0, L_000002062ba1e040;  1 drivers
v000002062b9c4d30_0 .net *"_ivl_180", 0 0, L_000002062ba1d240;  1 drivers
v000002062b9c4e70_0 .net *"_ivl_183", 0 0, L_000002062ba71390;  1 drivers
v000002062b9c4f10_0 .net *"_ivl_185", 0 0, L_000002062ba70210;  1 drivers
v000002062b9c6ef0_0 .net *"_ivl_186", 0 0, L_000002062ba1d320;  1 drivers
v000002062b9c6810_0 .net *"_ivl_190", 0 0, L_000002062ba72290;  1 drivers
v000002062b9c5c30_0 .net *"_ivl_192", 0 0, L_000002062ba71930;  1 drivers
v000002062b9c6bd0_0 .net *"_ivl_194", 0 0, L_000002062ba70350;  1 drivers
v000002062b9c5cd0_0 .net *"_ivl_196", 0 0, L_000002062ba71570;  1 drivers
v000002062b9c5a50_0 .net *"_ivl_198", 0 0, L_000002062ba721f0;  1 drivers
v000002062b9c69f0_0 .net *"_ivl_200", 0 0, L_000002062ba708f0;  1 drivers
v000002062b9c6630_0 .net *"_ivl_202", 0 0, L_000002062ba70490;  1 drivers
v000002062b9c6b30_0 .net *"_ivl_204", 0 0, L_000002062ba72010;  1 drivers
v000002062b9c6c70_0 .net *"_ivl_206", 0 0, L_000002062ba70530;  1 drivers
v000002062b9c5af0_0 .net *"_ivl_208", 0 0, L_000002062ba720b0;  1 drivers
v000002062b9c6a90_0 .net *"_ivl_21", 0 0, L_000002062ba02170;  1 drivers
v000002062b9c6d10_0 .net *"_ivl_210", 0 0, L_000002062ba705d0;  1 drivers
v000002062b9c6e50_0 .net *"_ivl_212", 0 0, L_000002062ba71cf0;  1 drivers
v000002062b9c5b90_0 .net *"_ivl_214", 0 0, L_000002062ba723d0;  1 drivers
v000002062b9c6db0_0 .net *"_ivl_216", 0 0, L_000002062ba70670;  1 drivers
v000002062b9c5d70_0 .net *"_ivl_218", 0 0, L_000002062ba719d0;  1 drivers
v000002062b9c68b0_0 .net *"_ivl_220", 0 0, L_000002062ba72330;  1 drivers
v000002062b9c6130_0 .net *"_ivl_222", 0 0, L_000002062ba70990;  1 drivers
v000002062b9c5e10_0 .net *"_ivl_224", 0 0, L_000002062ba70a30;  1 drivers
v000002062b9c5eb0_0 .net *"_ivl_226", 0 0, L_000002062ba70c10;  1 drivers
v000002062b9c5870_0 .net *"_ivl_228", 0 0, L_000002062ba70ad0;  1 drivers
v000002062b9c5f50_0 .net *"_ivl_23", 0 0, L_000002062ba01db0;  1 drivers
v000002062b9c6950_0 .net *"_ivl_230", 0 0, L_000002062ba70b70;  1 drivers
v000002062b9c66d0_0 .net *"_ivl_232", 0 0, L_000002062ba70e90;  1 drivers
v000002062b9c5ff0_0 .net *"_ivl_234", 0 0, L_000002062ba711b0;  1 drivers
v000002062b9c6590_0 .net *"_ivl_236", 0 0, L_000002062ba71e30;  1 drivers
v000002062b9c61d0_0 .net *"_ivl_238", 0 0, L_000002062ba71ed0;  1 drivers
v000002062b9c6770_0 .net *"_ivl_24", 0 0, L_000002062ba1de10;  1 drivers
v000002062b9c6090_0 .net *"_ivl_240", 0 0, L_000002062ba72e70;  1 drivers
v000002062b9c5910_0 .net *"_ivl_242", 0 0, L_000002062ba737d0;  1 drivers
v000002062b9c6270_0 .net *"_ivl_244", 0 0, L_000002062ba734b0;  1 drivers
v000002062b9c59b0_0 .net *"_ivl_246", 0 0, L_000002062ba74590;  1 drivers
v000002062b9c6310_0 .net *"_ivl_248", 0 0, L_000002062ba74310;  1 drivers
v000002062b9c63b0_0 .net *"_ivl_250", 0 0, L_000002062ba72dd0;  1 drivers
v000002062b9c6450_0 .net *"_ivl_252", 0 0, L_000002062ba748b0;  1 drivers
v000002062b9c64f0_0 .net *"_ivl_254", 0 0, L_000002062ba72790;  1 drivers
v000002062b8e3040_0 .net *"_ivl_256", 0 0, L_000002062ba74810;  1 drivers
v000002062b9c7b20_0 .net *"_ivl_27", 0 0, L_000002062ba025d0;  1 drivers
v000002062b9c7800_0 .net *"_ivl_29", 0 0, L_000002062ba02f30;  1 drivers
v000002062b9c9740_0 .net *"_ivl_3", 0 0, L_000002062ba02710;  1 drivers
v000002062b9c74e0_0 .net *"_ivl_30", 0 0, L_000002062ba1c670;  1 drivers
v000002062b9c8160_0 .net *"_ivl_33", 0 0, L_000002062ba01e50;  1 drivers
v000002062b9c78a0_0 .net *"_ivl_35", 0 0, L_000002062ba02990;  1 drivers
v000002062b9c8980_0 .net *"_ivl_36", 0 0, L_000002062ba1d940;  1 drivers
v000002062b9c8c00_0 .net *"_ivl_39", 0 0, L_000002062ba778d0;  1 drivers
v000002062b9c7260_0 .net *"_ivl_41", 0 0, L_000002062ba77e70;  1 drivers
v000002062b9c8de0_0 .net *"_ivl_42", 0 0, L_000002062ba1c7c0;  1 drivers
v000002062b9c7580_0 .net *"_ivl_45", 0 0, L_000002062ba77a10;  1 drivers
v000002062b9c9380_0 .net *"_ivl_47", 0 0, L_000002062ba77830;  1 drivers
v000002062b9c79e0_0 .net *"_ivl_48", 0 0, L_000002062ba1c6e0;  1 drivers
v000002062b9c8020_0 .net *"_ivl_5", 0 0, L_000002062ba03570;  1 drivers
v000002062b9c7620_0 .net *"_ivl_51", 0 0, L_000002062ba77970;  1 drivers
v000002062b9c9100_0 .net *"_ivl_53", 0 0, L_000002062ba77c90;  1 drivers
v000002062b9c80c0_0 .net *"_ivl_54", 0 0, L_000002062ba1d5c0;  1 drivers
v000002062b9c8660_0 .net *"_ivl_57", 0 0, L_000002062ba77ab0;  1 drivers
v000002062b9c8ca0_0 .net *"_ivl_59", 0 0, L_000002062ba77b50;  1 drivers
v000002062b9c96a0_0 .net *"_ivl_6", 0 0, L_000002062ba1e120;  1 drivers
v000002062b9c7300_0 .net *"_ivl_60", 0 0, L_000002062ba1ce50;  1 drivers
v000002062b9c9420_0 .net *"_ivl_63", 0 0, L_000002062ba77d30;  1 drivers
v000002062b9c8700_0 .net *"_ivl_65", 0 0, L_000002062ba77790;  1 drivers
v000002062b9c8d40_0 .net *"_ivl_66", 0 0, L_000002062ba1c830;  1 drivers
v000002062b9c83e0_0 .net *"_ivl_69", 0 0, L_000002062ba77bf0;  1 drivers
v000002062b9c7940_0 .net *"_ivl_71", 0 0, L_000002062ba77dd0;  1 drivers
v000002062b9c8a20_0 .net *"_ivl_72", 0 0, L_000002062ba1ca60;  1 drivers
v000002062b9c71c0_0 .net *"_ivl_75", 0 0, L_000002062ba70cb0;  1 drivers
v000002062b9c7760_0 .net *"_ivl_77", 0 0, L_000002062ba717f0;  1 drivers
v000002062b9c8e80_0 .net *"_ivl_78", 0 0, L_000002062ba1cde0;  1 drivers
v000002062b9c7bc0_0 .net *"_ivl_81", 0 0, L_000002062ba71750;  1 drivers
v000002062b9c97e0_0 .net *"_ivl_83", 0 0, L_000002062ba70710;  1 drivers
v000002062b9c7d00_0 .net *"_ivl_84", 0 0, L_000002062ba1d4e0;  1 drivers
v000002062b9c76c0_0 .net *"_ivl_87", 0 0, L_000002062ba700d0;  1 drivers
v000002062b9c91a0_0 .net *"_ivl_89", 0 0, L_000002062ba72470;  1 drivers
v000002062b9c8f20_0 .net *"_ivl_9", 0 0, L_000002062ba01bd0;  1 drivers
v000002062b9c7ee0_0 .net *"_ivl_90", 0 0, L_000002062ba1d0f0;  1 drivers
v000002062b9c8480_0 .net *"_ivl_93", 0 0, L_000002062ba72150;  1 drivers
v000002062b9c8340_0 .net *"_ivl_95", 0 0, L_000002062ba71bb0;  1 drivers
v000002062b9c7a80_0 .net *"_ivl_96", 0 0, L_000002062ba1cad0;  1 drivers
v000002062b9c88e0_0 .net *"_ivl_99", 0 0, L_000002062ba71890;  1 drivers
v000002062b9c8fc0_0 .net "a", 31 0, v000002062b9d5a60_0;  alias, 1 drivers
v000002062b9c8ac0_0 .net "b", 31 0, v000002062b9d5b00_0;  alias, 1 drivers
v000002062b9c94c0_0 .net "out", 0 0, L_000002062ba1d550;  alias, 1 drivers
v000002062b9c9060_0 .net "temp", 31 0, L_000002062ba702b0;  1 drivers
L_000002062ba02710 .part v000002062b9d5a60_0, 0, 1;
L_000002062ba03570 .part v000002062b9d5b00_0, 0, 1;
L_000002062ba01bd0 .part v000002062b9d5a60_0, 1, 1;
L_000002062ba01c70 .part v000002062b9d5b00_0, 1, 1;
L_000002062ba020d0 .part v000002062b9d5a60_0, 2, 1;
L_000002062ba01d10 .part v000002062b9d5b00_0, 2, 1;
L_000002062ba02170 .part v000002062b9d5a60_0, 3, 1;
L_000002062ba01db0 .part v000002062b9d5b00_0, 3, 1;
L_000002062ba025d0 .part v000002062b9d5a60_0, 4, 1;
L_000002062ba02f30 .part v000002062b9d5b00_0, 4, 1;
L_000002062ba01e50 .part v000002062b9d5a60_0, 5, 1;
L_000002062ba02990 .part v000002062b9d5b00_0, 5, 1;
L_000002062ba778d0 .part v000002062b9d5a60_0, 6, 1;
L_000002062ba77e70 .part v000002062b9d5b00_0, 6, 1;
L_000002062ba77a10 .part v000002062b9d5a60_0, 7, 1;
L_000002062ba77830 .part v000002062b9d5b00_0, 7, 1;
L_000002062ba77970 .part v000002062b9d5a60_0, 8, 1;
L_000002062ba77c90 .part v000002062b9d5b00_0, 8, 1;
L_000002062ba77ab0 .part v000002062b9d5a60_0, 9, 1;
L_000002062ba77b50 .part v000002062b9d5b00_0, 9, 1;
L_000002062ba77d30 .part v000002062b9d5a60_0, 10, 1;
L_000002062ba77790 .part v000002062b9d5b00_0, 10, 1;
L_000002062ba77bf0 .part v000002062b9d5a60_0, 11, 1;
L_000002062ba77dd0 .part v000002062b9d5b00_0, 11, 1;
L_000002062ba70cb0 .part v000002062b9d5a60_0, 12, 1;
L_000002062ba717f0 .part v000002062b9d5b00_0, 12, 1;
L_000002062ba71750 .part v000002062b9d5a60_0, 13, 1;
L_000002062ba70710 .part v000002062b9d5b00_0, 13, 1;
L_000002062ba700d0 .part v000002062b9d5a60_0, 14, 1;
L_000002062ba72470 .part v000002062b9d5b00_0, 14, 1;
L_000002062ba72150 .part v000002062b9d5a60_0, 15, 1;
L_000002062ba71bb0 .part v000002062b9d5b00_0, 15, 1;
L_000002062ba71890 .part v000002062b9d5a60_0, 16, 1;
L_000002062ba72650 .part v000002062b9d5b00_0, 16, 1;
L_000002062ba70fd0 .part v000002062b9d5a60_0, 17, 1;
L_000002062ba71a70 .part v000002062b9d5b00_0, 17, 1;
L_000002062ba725b0 .part v000002062b9d5a60_0, 18, 1;
L_000002062ba70170 .part v000002062b9d5b00_0, 18, 1;
L_000002062ba71f70 .part v000002062b9d5a60_0, 19, 1;
L_000002062ba71b10 .part v000002062b9d5b00_0, 19, 1;
L_000002062ba71110 .part v000002062b9d5a60_0, 20, 1;
L_000002062ba72510 .part v000002062b9d5b00_0, 20, 1;
L_000002062ba71430 .part v000002062b9d5a60_0, 21, 1;
L_000002062ba70f30 .part v000002062b9d5b00_0, 21, 1;
L_000002062ba712f0 .part v000002062b9d5a60_0, 22, 1;
L_000002062ba71610 .part v000002062b9d5b00_0, 22, 1;
L_000002062ba726f0 .part v000002062b9d5a60_0, 23, 1;
L_000002062ba716b0 .part v000002062b9d5b00_0, 23, 1;
L_000002062ba71070 .part v000002062b9d5a60_0, 24, 1;
L_000002062ba6ff90 .part v000002062b9d5b00_0, 24, 1;
L_000002062ba70d50 .part v000002062b9d5a60_0, 25, 1;
L_000002062ba71c50 .part v000002062b9d5b00_0, 25, 1;
L_000002062ba71d90 .part v000002062b9d5a60_0, 26, 1;
L_000002062ba70030 .part v000002062b9d5b00_0, 26, 1;
L_000002062ba703f0 .part v000002062b9d5a60_0, 27, 1;
L_000002062ba70df0 .part v000002062b9d5b00_0, 27, 1;
L_000002062ba707b0 .part v000002062b9d5a60_0, 28, 1;
L_000002062ba71250 .part v000002062b9d5b00_0, 28, 1;
L_000002062ba714d0 .part v000002062b9d5a60_0, 29, 1;
L_000002062ba70850 .part v000002062b9d5b00_0, 29, 1;
L_000002062ba71390 .part v000002062b9d5a60_0, 30, 1;
L_000002062ba70210 .part v000002062b9d5b00_0, 30, 1;
LS_000002062ba702b0_0_0 .concat8 [ 1 1 1 1], L_000002062ba1d400, L_000002062ba1e120, L_000002062ba1d470, L_000002062ba1e040;
LS_000002062ba702b0_0_4 .concat8 [ 1 1 1 1], L_000002062ba1de10, L_000002062ba1c670, L_000002062ba1d940, L_000002062ba1c7c0;
LS_000002062ba702b0_0_8 .concat8 [ 1 1 1 1], L_000002062ba1c6e0, L_000002062ba1d5c0, L_000002062ba1ce50, L_000002062ba1c830;
LS_000002062ba702b0_0_12 .concat8 [ 1 1 1 1], L_000002062ba1ca60, L_000002062ba1cde0, L_000002062ba1d4e0, L_000002062ba1d0f0;
LS_000002062ba702b0_0_16 .concat8 [ 1 1 1 1], L_000002062ba1cad0, L_000002062ba1c8a0, L_000002062ba1cec0, L_000002062ba1cbb0;
LS_000002062ba702b0_0_20 .concat8 [ 1 1 1 1], L_000002062ba1cfa0, L_000002062ba1d2b0, L_000002062ba1d010, L_000002062ba1cc20;
LS_000002062ba702b0_0_24 .concat8 [ 1 1 1 1], L_000002062ba1cc90, L_000002062ba1cd00, L_000002062ba1d080, L_000002062ba1d160;
LS_000002062ba702b0_0_28 .concat8 [ 1 1 1 1], L_000002062ba1d780, L_000002062ba1dbe0, L_000002062ba1d240, L_000002062ba1d320;
LS_000002062ba702b0_1_0 .concat8 [ 4 4 4 4], LS_000002062ba702b0_0_0, LS_000002062ba702b0_0_4, LS_000002062ba702b0_0_8, LS_000002062ba702b0_0_12;
LS_000002062ba702b0_1_4 .concat8 [ 4 4 4 4], LS_000002062ba702b0_0_16, LS_000002062ba702b0_0_20, LS_000002062ba702b0_0_24, LS_000002062ba702b0_0_28;
L_000002062ba702b0 .concat8 [ 16 16 0 0], LS_000002062ba702b0_1_0, LS_000002062ba702b0_1_4;
L_000002062ba72290 .part v000002062b9d5a60_0, 31, 1;
L_000002062ba71930 .part v000002062b9d5b00_0, 31, 1;
L_000002062ba70350 .part L_000002062ba702b0, 0, 1;
L_000002062ba71570 .part L_000002062ba702b0, 1, 1;
L_000002062ba721f0 .part L_000002062ba702b0, 2, 1;
L_000002062ba708f0 .part L_000002062ba702b0, 3, 1;
L_000002062ba70490 .part L_000002062ba702b0, 4, 1;
L_000002062ba72010 .part L_000002062ba702b0, 5, 1;
L_000002062ba70530 .part L_000002062ba702b0, 6, 1;
L_000002062ba720b0 .part L_000002062ba702b0, 7, 1;
L_000002062ba705d0 .part L_000002062ba702b0, 8, 1;
L_000002062ba71cf0 .part L_000002062ba702b0, 9, 1;
L_000002062ba723d0 .part L_000002062ba702b0, 10, 1;
L_000002062ba70670 .part L_000002062ba702b0, 11, 1;
L_000002062ba719d0 .part L_000002062ba702b0, 12, 1;
L_000002062ba72330 .part L_000002062ba702b0, 13, 1;
L_000002062ba70990 .part L_000002062ba702b0, 14, 1;
L_000002062ba70a30 .part L_000002062ba702b0, 15, 1;
L_000002062ba70c10 .part L_000002062ba702b0, 16, 1;
L_000002062ba70ad0 .part L_000002062ba702b0, 17, 1;
L_000002062ba70b70 .part L_000002062ba702b0, 18, 1;
L_000002062ba70e90 .part L_000002062ba702b0, 19, 1;
L_000002062ba711b0 .part L_000002062ba702b0, 20, 1;
L_000002062ba71e30 .part L_000002062ba702b0, 21, 1;
L_000002062ba71ed0 .part L_000002062ba702b0, 22, 1;
L_000002062ba72e70 .part L_000002062ba702b0, 23, 1;
L_000002062ba737d0 .part L_000002062ba702b0, 24, 1;
L_000002062ba734b0 .part L_000002062ba702b0, 25, 1;
L_000002062ba74590 .part L_000002062ba702b0, 26, 1;
L_000002062ba74310 .part L_000002062ba702b0, 27, 1;
L_000002062ba72dd0 .part L_000002062ba702b0, 28, 1;
L_000002062ba748b0 .part L_000002062ba702b0, 29, 1;
L_000002062ba72790 .part L_000002062ba702b0, 30, 1;
L_000002062ba74810 .part L_000002062ba702b0, 31, 1;
S_000002062b7cd8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002062b716b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002062b95cd50 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002062ba1e0b0 .functor NOT 1, L_000002062ba034d0, C4<0>, C4<0>, C4<0>;
v000002062b9c7f80_0 .net "A", 31 0, v000002062b9d5a60_0;  alias, 1 drivers
v000002062b9c8840_0 .net "ALUOP", 3 0, v000002062b9c82a0_0;  alias, 1 drivers
v000002062b9c8b60_0 .net "B", 31 0, v000002062b9d5b00_0;  alias, 1 drivers
v000002062b9c92e0_0 .var "CF", 0 0;
v000002062b9c8200_0 .net "ZF", 0 0, L_000002062ba1e0b0;  alias, 1 drivers
v000002062b9c9600_0 .net *"_ivl_1", 0 0, L_000002062ba034d0;  1 drivers
v000002062b9c7120_0 .var "res", 31 0;
E_000002062b95d350 .event anyedge, v000002062b9c8840_0, v000002062b9c8fc0_0, v000002062b9c8ac0_0, v000002062b9c92e0_0;
L_000002062ba034d0 .reduce/or v000002062b9c7120_0;
S_000002062b7cda30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002062b716b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002062b9cb840 .param/l "add" 0 9 6, C4<000000100000>;
P_000002062b9cb878 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002062b9cb8b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002062b9cb8e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002062b9cb920 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002062b9cb958 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002062b9cb990 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002062b9cb9c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002062b9cba00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002062b9cba38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002062b9cba70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002062b9cbaa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002062b9cbae0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002062b9cbb18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002062b9cbb50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002062b9cbb88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002062b9cbbc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002062b9cbbf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002062b9cbc30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002062b9cbc68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002062b9cbca0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002062b9cbcd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002062b9cbd10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002062b9cbd48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002062b9cbd80 .param/l "xori" 0 9 12, C4<001110000000>;
v000002062b9c82a0_0 .var "ALU_OP", 3 0;
v000002062b9c73a0_0 .net "opcode", 11 0, v000002062b9d5f60_0;  alias, 1 drivers
E_000002062b95d890 .event anyedge, v000002062b8cea30_0;
S_000002062b9cbdc0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002062b9d5740_0 .net "EX1_forward_to_B", 31 0, v000002062b9d3b20_0;  alias, 1 drivers
v000002062b9d3440_0 .net "EX_PFC", 31 0, v000002062b9d4c00_0;  alias, 1 drivers
v000002062b9d3580_0 .net "EX_PFC_to_IF", 31 0, L_000002062ba02e90;  alias, 1 drivers
v000002062b9d36c0_0 .net "alu_selA", 1 0, L_000002062ba04c90;  alias, 1 drivers
v000002062b9d33a0_0 .net "alu_selB", 1 0, L_000002062ba06590;  alias, 1 drivers
v000002062b9d4840_0 .net "ex_haz", 31 0, v000002062b9c3a70_0;  alias, 1 drivers
v000002062b9d4ac0_0 .net "id_haz", 31 0, L_000002062ba01b30;  alias, 1 drivers
v000002062b9d5100_0 .net "is_jr", 0 0, v000002062b9d4de0_0;  alias, 1 drivers
v000002062b9d31c0_0 .net "mem_haz", 31 0, L_000002062ba1e2e0;  alias, 1 drivers
v000002062b9d5380_0 .net "oper1", 31 0, L_000002062ba083c0;  alias, 1 drivers
v000002062b9d45c0_0 .net "oper2", 31 0, L_000002062ba1de80;  alias, 1 drivers
v000002062b9d4b60_0 .net "pc", 31 0, v000002062b9d5560_0;  alias, 1 drivers
v000002062b9d4340_0 .net "rs1", 31 0, v000002062b9d5600_0;  alias, 1 drivers
v000002062b9d38a0_0 .net "rs2_in", 31 0, v000002062b9d3260_0;  alias, 1 drivers
v000002062b9d4980_0 .net "rs2_out", 31 0, L_000002062ba1d390;  alias, 1 drivers
v000002062b9d3120_0 .net "store_rs2_forward", 1 0, L_000002062ba06130;  alias, 1 drivers
L_000002062ba02e90 .functor MUXZ 32, v000002062b9d4c00_0, L_000002062ba083c0, v000002062b9d4de0_0, C4<>;
S_000002062b7d0140 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002062b9cbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002062b95d8d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002062ba06910 .functor NOT 1, L_000002062ba032f0, C4<0>, C4<0>, C4<0>;
L_000002062ba06980 .functor NOT 1, L_000002062ba01590, C4<0>, C4<0>, C4<0>;
L_000002062ba06de0 .functor NOT 1, L_000002062ba02530, C4<0>, C4<0>, C4<0>;
L_000002062ba06ec0 .functor NOT 1, L_000002062ba02030, C4<0>, C4<0>, C4<0>;
L_000002062ba06f30 .functor AND 32, L_000002062ba068a0, v000002062b9d5600_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba07160 .functor AND 32, L_000002062ba06b40, L_000002062ba1e2e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba071d0 .functor OR 32, L_000002062ba06f30, L_000002062ba07160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002062ba07240 .functor AND 32, L_000002062ba06e50, v000002062b9c3a70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba07320 .functor OR 32, L_000002062ba071d0, L_000002062ba07240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002062ba08660 .functor AND 32, L_000002062ba07010, L_000002062ba01b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba083c0 .functor OR 32, L_000002062ba07320, L_000002062ba08660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002062b9caf00_0 .net *"_ivl_1", 0 0, L_000002062ba032f0;  1 drivers
v000002062b9c9ce0_0 .net *"_ivl_13", 0 0, L_000002062ba02530;  1 drivers
v000002062b9c9d80_0 .net *"_ivl_14", 0 0, L_000002062ba06de0;  1 drivers
v000002062b9c9ec0_0 .net *"_ivl_19", 0 0, L_000002062ba01f90;  1 drivers
v000002062b9ca3c0_0 .net *"_ivl_2", 0 0, L_000002062ba06910;  1 drivers
v000002062b9cf040_0 .net *"_ivl_23", 0 0, L_000002062ba019f0;  1 drivers
v000002062b9cdf60_0 .net *"_ivl_27", 0 0, L_000002062ba02030;  1 drivers
v000002062b9cef00_0 .net *"_ivl_28", 0 0, L_000002062ba06ec0;  1 drivers
v000002062b9cefa0_0 .net *"_ivl_33", 0 0, L_000002062ba036b0;  1 drivers
v000002062b9cda60_0 .net *"_ivl_37", 0 0, L_000002062ba02c10;  1 drivers
v000002062b9ce780_0 .net *"_ivl_40", 31 0, L_000002062ba06f30;  1 drivers
v000002062b9cdc40_0 .net *"_ivl_42", 31 0, L_000002062ba07160;  1 drivers
v000002062b9cdce0_0 .net *"_ivl_44", 31 0, L_000002062ba071d0;  1 drivers
v000002062b9cdb00_0 .net *"_ivl_46", 31 0, L_000002062ba07240;  1 drivers
v000002062b9cd420_0 .net *"_ivl_48", 31 0, L_000002062ba07320;  1 drivers
v000002062b9cdba0_0 .net *"_ivl_50", 31 0, L_000002062ba08660;  1 drivers
v000002062b9cf2c0_0 .net *"_ivl_7", 0 0, L_000002062ba01590;  1 drivers
v000002062b9ce000_0 .net *"_ivl_8", 0 0, L_000002062ba06980;  1 drivers
v000002062b9ce5a0_0 .net "ina", 31 0, v000002062b9d5600_0;  alias, 1 drivers
v000002062b9ceb40_0 .net "inb", 31 0, L_000002062ba1e2e0;  alias, 1 drivers
v000002062b9cf5e0_0 .net "inc", 31 0, v000002062b9c3a70_0;  alias, 1 drivers
v000002062b9cd1a0_0 .net "ind", 31 0, L_000002062ba01b30;  alias, 1 drivers
v000002062b9cf360_0 .net "out", 31 0, L_000002062ba083c0;  alias, 1 drivers
v000002062b9ce640_0 .net "s0", 31 0, L_000002062ba068a0;  1 drivers
v000002062b9cebe0_0 .net "s1", 31 0, L_000002062ba06b40;  1 drivers
v000002062b9ce320_0 .net "s2", 31 0, L_000002062ba06e50;  1 drivers
v000002062b9ce820_0 .net "s3", 31 0, L_000002062ba07010;  1 drivers
v000002062b9cf4a0_0 .net "sel", 1 0, L_000002062ba04c90;  alias, 1 drivers
L_000002062ba032f0 .part L_000002062ba04c90, 1, 1;
LS_000002062ba01270_0_0 .concat [ 1 1 1 1], L_000002062ba06910, L_000002062ba06910, L_000002062ba06910, L_000002062ba06910;
LS_000002062ba01270_0_4 .concat [ 1 1 1 1], L_000002062ba06910, L_000002062ba06910, L_000002062ba06910, L_000002062ba06910;
LS_000002062ba01270_0_8 .concat [ 1 1 1 1], L_000002062ba06910, L_000002062ba06910, L_000002062ba06910, L_000002062ba06910;
LS_000002062ba01270_0_12 .concat [ 1 1 1 1], L_000002062ba06910, L_000002062ba06910, L_000002062ba06910, L_000002062ba06910;
LS_000002062ba01270_0_16 .concat [ 1 1 1 1], L_000002062ba06910, L_000002062ba06910, L_000002062ba06910, L_000002062ba06910;
LS_000002062ba01270_0_20 .concat [ 1 1 1 1], L_000002062ba06910, L_000002062ba06910, L_000002062ba06910, L_000002062ba06910;
LS_000002062ba01270_0_24 .concat [ 1 1 1 1], L_000002062ba06910, L_000002062ba06910, L_000002062ba06910, L_000002062ba06910;
LS_000002062ba01270_0_28 .concat [ 1 1 1 1], L_000002062ba06910, L_000002062ba06910, L_000002062ba06910, L_000002062ba06910;
LS_000002062ba01270_1_0 .concat [ 4 4 4 4], LS_000002062ba01270_0_0, LS_000002062ba01270_0_4, LS_000002062ba01270_0_8, LS_000002062ba01270_0_12;
LS_000002062ba01270_1_4 .concat [ 4 4 4 4], LS_000002062ba01270_0_16, LS_000002062ba01270_0_20, LS_000002062ba01270_0_24, LS_000002062ba01270_0_28;
L_000002062ba01270 .concat [ 16 16 0 0], LS_000002062ba01270_1_0, LS_000002062ba01270_1_4;
L_000002062ba01590 .part L_000002062ba04c90, 0, 1;
LS_000002062ba013b0_0_0 .concat [ 1 1 1 1], L_000002062ba06980, L_000002062ba06980, L_000002062ba06980, L_000002062ba06980;
LS_000002062ba013b0_0_4 .concat [ 1 1 1 1], L_000002062ba06980, L_000002062ba06980, L_000002062ba06980, L_000002062ba06980;
LS_000002062ba013b0_0_8 .concat [ 1 1 1 1], L_000002062ba06980, L_000002062ba06980, L_000002062ba06980, L_000002062ba06980;
LS_000002062ba013b0_0_12 .concat [ 1 1 1 1], L_000002062ba06980, L_000002062ba06980, L_000002062ba06980, L_000002062ba06980;
LS_000002062ba013b0_0_16 .concat [ 1 1 1 1], L_000002062ba06980, L_000002062ba06980, L_000002062ba06980, L_000002062ba06980;
LS_000002062ba013b0_0_20 .concat [ 1 1 1 1], L_000002062ba06980, L_000002062ba06980, L_000002062ba06980, L_000002062ba06980;
LS_000002062ba013b0_0_24 .concat [ 1 1 1 1], L_000002062ba06980, L_000002062ba06980, L_000002062ba06980, L_000002062ba06980;
LS_000002062ba013b0_0_28 .concat [ 1 1 1 1], L_000002062ba06980, L_000002062ba06980, L_000002062ba06980, L_000002062ba06980;
LS_000002062ba013b0_1_0 .concat [ 4 4 4 4], LS_000002062ba013b0_0_0, LS_000002062ba013b0_0_4, LS_000002062ba013b0_0_8, LS_000002062ba013b0_0_12;
LS_000002062ba013b0_1_4 .concat [ 4 4 4 4], LS_000002062ba013b0_0_16, LS_000002062ba013b0_0_20, LS_000002062ba013b0_0_24, LS_000002062ba013b0_0_28;
L_000002062ba013b0 .concat [ 16 16 0 0], LS_000002062ba013b0_1_0, LS_000002062ba013b0_1_4;
L_000002062ba02530 .part L_000002062ba04c90, 1, 1;
LS_000002062ba01090_0_0 .concat [ 1 1 1 1], L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0;
LS_000002062ba01090_0_4 .concat [ 1 1 1 1], L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0;
LS_000002062ba01090_0_8 .concat [ 1 1 1 1], L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0;
LS_000002062ba01090_0_12 .concat [ 1 1 1 1], L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0;
LS_000002062ba01090_0_16 .concat [ 1 1 1 1], L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0;
LS_000002062ba01090_0_20 .concat [ 1 1 1 1], L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0;
LS_000002062ba01090_0_24 .concat [ 1 1 1 1], L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0;
LS_000002062ba01090_0_28 .concat [ 1 1 1 1], L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0, L_000002062ba06de0;
LS_000002062ba01090_1_0 .concat [ 4 4 4 4], LS_000002062ba01090_0_0, LS_000002062ba01090_0_4, LS_000002062ba01090_0_8, LS_000002062ba01090_0_12;
LS_000002062ba01090_1_4 .concat [ 4 4 4 4], LS_000002062ba01090_0_16, LS_000002062ba01090_0_20, LS_000002062ba01090_0_24, LS_000002062ba01090_0_28;
L_000002062ba01090 .concat [ 16 16 0 0], LS_000002062ba01090_1_0, LS_000002062ba01090_1_4;
L_000002062ba01f90 .part L_000002062ba04c90, 0, 1;
LS_000002062ba02d50_0_0 .concat [ 1 1 1 1], L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90;
LS_000002062ba02d50_0_4 .concat [ 1 1 1 1], L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90;
LS_000002062ba02d50_0_8 .concat [ 1 1 1 1], L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90;
LS_000002062ba02d50_0_12 .concat [ 1 1 1 1], L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90;
LS_000002062ba02d50_0_16 .concat [ 1 1 1 1], L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90;
LS_000002062ba02d50_0_20 .concat [ 1 1 1 1], L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90;
LS_000002062ba02d50_0_24 .concat [ 1 1 1 1], L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90;
LS_000002062ba02d50_0_28 .concat [ 1 1 1 1], L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90, L_000002062ba01f90;
LS_000002062ba02d50_1_0 .concat [ 4 4 4 4], LS_000002062ba02d50_0_0, LS_000002062ba02d50_0_4, LS_000002062ba02d50_0_8, LS_000002062ba02d50_0_12;
LS_000002062ba02d50_1_4 .concat [ 4 4 4 4], LS_000002062ba02d50_0_16, LS_000002062ba02d50_0_20, LS_000002062ba02d50_0_24, LS_000002062ba02d50_0_28;
L_000002062ba02d50 .concat [ 16 16 0 0], LS_000002062ba02d50_1_0, LS_000002062ba02d50_1_4;
L_000002062ba019f0 .part L_000002062ba04c90, 1, 1;
LS_000002062ba023f0_0_0 .concat [ 1 1 1 1], L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0;
LS_000002062ba023f0_0_4 .concat [ 1 1 1 1], L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0;
LS_000002062ba023f0_0_8 .concat [ 1 1 1 1], L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0;
LS_000002062ba023f0_0_12 .concat [ 1 1 1 1], L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0;
LS_000002062ba023f0_0_16 .concat [ 1 1 1 1], L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0;
LS_000002062ba023f0_0_20 .concat [ 1 1 1 1], L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0;
LS_000002062ba023f0_0_24 .concat [ 1 1 1 1], L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0;
LS_000002062ba023f0_0_28 .concat [ 1 1 1 1], L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0, L_000002062ba019f0;
LS_000002062ba023f0_1_0 .concat [ 4 4 4 4], LS_000002062ba023f0_0_0, LS_000002062ba023f0_0_4, LS_000002062ba023f0_0_8, LS_000002062ba023f0_0_12;
LS_000002062ba023f0_1_4 .concat [ 4 4 4 4], LS_000002062ba023f0_0_16, LS_000002062ba023f0_0_20, LS_000002062ba023f0_0_24, LS_000002062ba023f0_0_28;
L_000002062ba023f0 .concat [ 16 16 0 0], LS_000002062ba023f0_1_0, LS_000002062ba023f0_1_4;
L_000002062ba02030 .part L_000002062ba04c90, 0, 1;
LS_000002062ba027b0_0_0 .concat [ 1 1 1 1], L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0;
LS_000002062ba027b0_0_4 .concat [ 1 1 1 1], L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0;
LS_000002062ba027b0_0_8 .concat [ 1 1 1 1], L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0;
LS_000002062ba027b0_0_12 .concat [ 1 1 1 1], L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0;
LS_000002062ba027b0_0_16 .concat [ 1 1 1 1], L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0;
LS_000002062ba027b0_0_20 .concat [ 1 1 1 1], L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0;
LS_000002062ba027b0_0_24 .concat [ 1 1 1 1], L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0;
LS_000002062ba027b0_0_28 .concat [ 1 1 1 1], L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0, L_000002062ba06ec0;
LS_000002062ba027b0_1_0 .concat [ 4 4 4 4], LS_000002062ba027b0_0_0, LS_000002062ba027b0_0_4, LS_000002062ba027b0_0_8, LS_000002062ba027b0_0_12;
LS_000002062ba027b0_1_4 .concat [ 4 4 4 4], LS_000002062ba027b0_0_16, LS_000002062ba027b0_0_20, LS_000002062ba027b0_0_24, LS_000002062ba027b0_0_28;
L_000002062ba027b0 .concat [ 16 16 0 0], LS_000002062ba027b0_1_0, LS_000002062ba027b0_1_4;
L_000002062ba036b0 .part L_000002062ba04c90, 1, 1;
LS_000002062ba01310_0_0 .concat [ 1 1 1 1], L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0;
LS_000002062ba01310_0_4 .concat [ 1 1 1 1], L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0;
LS_000002062ba01310_0_8 .concat [ 1 1 1 1], L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0;
LS_000002062ba01310_0_12 .concat [ 1 1 1 1], L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0;
LS_000002062ba01310_0_16 .concat [ 1 1 1 1], L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0;
LS_000002062ba01310_0_20 .concat [ 1 1 1 1], L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0;
LS_000002062ba01310_0_24 .concat [ 1 1 1 1], L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0;
LS_000002062ba01310_0_28 .concat [ 1 1 1 1], L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0, L_000002062ba036b0;
LS_000002062ba01310_1_0 .concat [ 4 4 4 4], LS_000002062ba01310_0_0, LS_000002062ba01310_0_4, LS_000002062ba01310_0_8, LS_000002062ba01310_0_12;
LS_000002062ba01310_1_4 .concat [ 4 4 4 4], LS_000002062ba01310_0_16, LS_000002062ba01310_0_20, LS_000002062ba01310_0_24, LS_000002062ba01310_0_28;
L_000002062ba01310 .concat [ 16 16 0 0], LS_000002062ba01310_1_0, LS_000002062ba01310_1_4;
L_000002062ba02c10 .part L_000002062ba04c90, 0, 1;
LS_000002062ba00ff0_0_0 .concat [ 1 1 1 1], L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10;
LS_000002062ba00ff0_0_4 .concat [ 1 1 1 1], L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10;
LS_000002062ba00ff0_0_8 .concat [ 1 1 1 1], L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10;
LS_000002062ba00ff0_0_12 .concat [ 1 1 1 1], L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10;
LS_000002062ba00ff0_0_16 .concat [ 1 1 1 1], L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10;
LS_000002062ba00ff0_0_20 .concat [ 1 1 1 1], L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10;
LS_000002062ba00ff0_0_24 .concat [ 1 1 1 1], L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10;
LS_000002062ba00ff0_0_28 .concat [ 1 1 1 1], L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10, L_000002062ba02c10;
LS_000002062ba00ff0_1_0 .concat [ 4 4 4 4], LS_000002062ba00ff0_0_0, LS_000002062ba00ff0_0_4, LS_000002062ba00ff0_0_8, LS_000002062ba00ff0_0_12;
LS_000002062ba00ff0_1_4 .concat [ 4 4 4 4], LS_000002062ba00ff0_0_16, LS_000002062ba00ff0_0_20, LS_000002062ba00ff0_0_24, LS_000002062ba00ff0_0_28;
L_000002062ba00ff0 .concat [ 16 16 0 0], LS_000002062ba00ff0_1_0, LS_000002062ba00ff0_1_4;
S_000002062b7d02d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002062b7d0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002062ba068a0 .functor AND 32, L_000002062ba01270, L_000002062ba013b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002062b9c9ba0_0 .net "in1", 31 0, L_000002062ba01270;  1 drivers
v000002062b9c9b00_0 .net "in2", 31 0, L_000002062ba013b0;  1 drivers
v000002062b9ca8c0_0 .net "out", 31 0, L_000002062ba068a0;  alias, 1 drivers
S_000002062b788200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002062b7d0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002062ba06b40 .functor AND 32, L_000002062ba01090, L_000002062ba02d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002062b9caa00_0 .net "in1", 31 0, L_000002062ba01090;  1 drivers
v000002062b9caaa0_0 .net "in2", 31 0, L_000002062ba02d50;  1 drivers
v000002062b9cad20_0 .net "out", 31 0, L_000002062ba06b40;  alias, 1 drivers
S_000002062b788390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002062b7d0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002062ba06e50 .functor AND 32, L_000002062ba023f0, L_000002062ba027b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002062b9c99c0_0 .net "in1", 31 0, L_000002062ba023f0;  1 drivers
v000002062b9ca320_0 .net "in2", 31 0, L_000002062ba027b0;  1 drivers
v000002062b9cae60_0 .net "out", 31 0, L_000002062ba06e50;  alias, 1 drivers
S_000002062b9cc130 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002062b7d0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002062ba07010 .functor AND 32, L_000002062ba01310, L_000002062ba00ff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002062b9c9f60_0 .net "in1", 31 0, L_000002062ba01310;  1 drivers
v000002062b9c9c40_0 .net "in2", 31 0, L_000002062ba00ff0;  1 drivers
v000002062b9ca460_0 .net "out", 31 0, L_000002062ba07010;  alias, 1 drivers
S_000002062b9cc5e0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002062b9cbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002062b95cc90 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002062ba085f0 .functor NOT 1, L_000002062ba03110, C4<0>, C4<0>, C4<0>;
L_000002062ba08510 .functor NOT 1, L_000002062ba016d0, C4<0>, C4<0>, C4<0>;
L_000002062ba08350 .functor NOT 1, L_000002062ba014f0, C4<0>, C4<0>, C4<0>;
L_000002062b941a20 .functor NOT 1, L_000002062ba02350, C4<0>, C4<0>, C4<0>;
L_000002062ba1d6a0 .functor AND 32, L_000002062ba084a0, v000002062b9d3b20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba1dda0 .functor AND 32, L_000002062ba08430, L_000002062ba1e2e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba1d1d0 .functor OR 32, L_000002062ba1d6a0, L_000002062ba1dda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002062ba1cd70 .functor AND 32, L_000002062ba08580, v000002062b9c3a70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba1d9b0 .functor OR 32, L_000002062ba1d1d0, L_000002062ba1cd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002062ba1e190 .functor AND 32, L_000002062ba1cb40, L_000002062ba01b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba1de80 .functor OR 32, L_000002062ba1d9b0, L_000002062ba1e190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002062b9cdec0_0 .net *"_ivl_1", 0 0, L_000002062ba03110;  1 drivers
v000002062b9cd4c0_0 .net *"_ivl_13", 0 0, L_000002062ba014f0;  1 drivers
v000002062b9cf400_0 .net *"_ivl_14", 0 0, L_000002062ba08350;  1 drivers
v000002062b9ce3c0_0 .net *"_ivl_19", 0 0, L_000002062ba03430;  1 drivers
v000002062b9cd740_0 .net *"_ivl_2", 0 0, L_000002062ba085f0;  1 drivers
v000002062b9cd560_0 .net *"_ivl_23", 0 0, L_000002062ba01130;  1 drivers
v000002062b9cf680_0 .net *"_ivl_27", 0 0, L_000002062ba02350;  1 drivers
v000002062b9ce8c0_0 .net *"_ivl_28", 0 0, L_000002062b941a20;  1 drivers
v000002062b9ccfc0_0 .net *"_ivl_33", 0 0, L_000002062ba01810;  1 drivers
v000002062b9ce0a0_0 .net *"_ivl_37", 0 0, L_000002062ba00f50;  1 drivers
v000002062b9cedc0_0 .net *"_ivl_40", 31 0, L_000002062ba1d6a0;  1 drivers
v000002062b9ce140_0 .net *"_ivl_42", 31 0, L_000002062ba1dda0;  1 drivers
v000002062b9cd600_0 .net *"_ivl_44", 31 0, L_000002062ba1d1d0;  1 drivers
v000002062b9cf720_0 .net *"_ivl_46", 31 0, L_000002062ba1cd70;  1 drivers
v000002062b9ce1e0_0 .net *"_ivl_48", 31 0, L_000002062ba1d9b0;  1 drivers
v000002062b9cd100_0 .net *"_ivl_50", 31 0, L_000002062ba1e190;  1 drivers
v000002062b9cd6a0_0 .net *"_ivl_7", 0 0, L_000002062ba016d0;  1 drivers
v000002062b9cd7e0_0 .net *"_ivl_8", 0 0, L_000002062ba08510;  1 drivers
v000002062b9cf180_0 .net "ina", 31 0, v000002062b9d3b20_0;  alias, 1 drivers
v000002062b9ce280_0 .net "inb", 31 0, L_000002062ba1e2e0;  alias, 1 drivers
v000002062b9cf220_0 .net "inc", 31 0, v000002062b9c3a70_0;  alias, 1 drivers
v000002062b9cd880_0 .net "ind", 31 0, L_000002062ba01b30;  alias, 1 drivers
v000002062b9ce6e0_0 .net "out", 31 0, L_000002062ba1de80;  alias, 1 drivers
v000002062b9cee60_0 .net "s0", 31 0, L_000002062ba084a0;  1 drivers
v000002062b9cea00_0 .net "s1", 31 0, L_000002062ba08430;  1 drivers
v000002062b9cd920_0 .net "s2", 31 0, L_000002062ba08580;  1 drivers
v000002062b9cd9c0_0 .net "s3", 31 0, L_000002062ba1cb40;  1 drivers
v000002062b9ce960_0 .net "sel", 1 0, L_000002062ba06590;  alias, 1 drivers
L_000002062ba03110 .part L_000002062ba06590, 1, 1;
LS_000002062ba03390_0_0 .concat [ 1 1 1 1], L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0;
LS_000002062ba03390_0_4 .concat [ 1 1 1 1], L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0;
LS_000002062ba03390_0_8 .concat [ 1 1 1 1], L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0;
LS_000002062ba03390_0_12 .concat [ 1 1 1 1], L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0;
LS_000002062ba03390_0_16 .concat [ 1 1 1 1], L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0;
LS_000002062ba03390_0_20 .concat [ 1 1 1 1], L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0;
LS_000002062ba03390_0_24 .concat [ 1 1 1 1], L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0;
LS_000002062ba03390_0_28 .concat [ 1 1 1 1], L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0, L_000002062ba085f0;
LS_000002062ba03390_1_0 .concat [ 4 4 4 4], LS_000002062ba03390_0_0, LS_000002062ba03390_0_4, LS_000002062ba03390_0_8, LS_000002062ba03390_0_12;
LS_000002062ba03390_1_4 .concat [ 4 4 4 4], LS_000002062ba03390_0_16, LS_000002062ba03390_0_20, LS_000002062ba03390_0_24, LS_000002062ba03390_0_28;
L_000002062ba03390 .concat [ 16 16 0 0], LS_000002062ba03390_1_0, LS_000002062ba03390_1_4;
L_000002062ba016d0 .part L_000002062ba06590, 0, 1;
LS_000002062ba02490_0_0 .concat [ 1 1 1 1], L_000002062ba08510, L_000002062ba08510, L_000002062ba08510, L_000002062ba08510;
LS_000002062ba02490_0_4 .concat [ 1 1 1 1], L_000002062ba08510, L_000002062ba08510, L_000002062ba08510, L_000002062ba08510;
LS_000002062ba02490_0_8 .concat [ 1 1 1 1], L_000002062ba08510, L_000002062ba08510, L_000002062ba08510, L_000002062ba08510;
LS_000002062ba02490_0_12 .concat [ 1 1 1 1], L_000002062ba08510, L_000002062ba08510, L_000002062ba08510, L_000002062ba08510;
LS_000002062ba02490_0_16 .concat [ 1 1 1 1], L_000002062ba08510, L_000002062ba08510, L_000002062ba08510, L_000002062ba08510;
LS_000002062ba02490_0_20 .concat [ 1 1 1 1], L_000002062ba08510, L_000002062ba08510, L_000002062ba08510, L_000002062ba08510;
LS_000002062ba02490_0_24 .concat [ 1 1 1 1], L_000002062ba08510, L_000002062ba08510, L_000002062ba08510, L_000002062ba08510;
LS_000002062ba02490_0_28 .concat [ 1 1 1 1], L_000002062ba08510, L_000002062ba08510, L_000002062ba08510, L_000002062ba08510;
LS_000002062ba02490_1_0 .concat [ 4 4 4 4], LS_000002062ba02490_0_0, LS_000002062ba02490_0_4, LS_000002062ba02490_0_8, LS_000002062ba02490_0_12;
LS_000002062ba02490_1_4 .concat [ 4 4 4 4], LS_000002062ba02490_0_16, LS_000002062ba02490_0_20, LS_000002062ba02490_0_24, LS_000002062ba02490_0_28;
L_000002062ba02490 .concat [ 16 16 0 0], LS_000002062ba02490_1_0, LS_000002062ba02490_1_4;
L_000002062ba014f0 .part L_000002062ba06590, 1, 1;
LS_000002062ba02850_0_0 .concat [ 1 1 1 1], L_000002062ba08350, L_000002062ba08350, L_000002062ba08350, L_000002062ba08350;
LS_000002062ba02850_0_4 .concat [ 1 1 1 1], L_000002062ba08350, L_000002062ba08350, L_000002062ba08350, L_000002062ba08350;
LS_000002062ba02850_0_8 .concat [ 1 1 1 1], L_000002062ba08350, L_000002062ba08350, L_000002062ba08350, L_000002062ba08350;
LS_000002062ba02850_0_12 .concat [ 1 1 1 1], L_000002062ba08350, L_000002062ba08350, L_000002062ba08350, L_000002062ba08350;
LS_000002062ba02850_0_16 .concat [ 1 1 1 1], L_000002062ba08350, L_000002062ba08350, L_000002062ba08350, L_000002062ba08350;
LS_000002062ba02850_0_20 .concat [ 1 1 1 1], L_000002062ba08350, L_000002062ba08350, L_000002062ba08350, L_000002062ba08350;
LS_000002062ba02850_0_24 .concat [ 1 1 1 1], L_000002062ba08350, L_000002062ba08350, L_000002062ba08350, L_000002062ba08350;
LS_000002062ba02850_0_28 .concat [ 1 1 1 1], L_000002062ba08350, L_000002062ba08350, L_000002062ba08350, L_000002062ba08350;
LS_000002062ba02850_1_0 .concat [ 4 4 4 4], LS_000002062ba02850_0_0, LS_000002062ba02850_0_4, LS_000002062ba02850_0_8, LS_000002062ba02850_0_12;
LS_000002062ba02850_1_4 .concat [ 4 4 4 4], LS_000002062ba02850_0_16, LS_000002062ba02850_0_20, LS_000002062ba02850_0_24, LS_000002062ba02850_0_28;
L_000002062ba02850 .concat [ 16 16 0 0], LS_000002062ba02850_1_0, LS_000002062ba02850_1_4;
L_000002062ba03430 .part L_000002062ba06590, 0, 1;
LS_000002062ba03610_0_0 .concat [ 1 1 1 1], L_000002062ba03430, L_000002062ba03430, L_000002062ba03430, L_000002062ba03430;
LS_000002062ba03610_0_4 .concat [ 1 1 1 1], L_000002062ba03430, L_000002062ba03430, L_000002062ba03430, L_000002062ba03430;
LS_000002062ba03610_0_8 .concat [ 1 1 1 1], L_000002062ba03430, L_000002062ba03430, L_000002062ba03430, L_000002062ba03430;
LS_000002062ba03610_0_12 .concat [ 1 1 1 1], L_000002062ba03430, L_000002062ba03430, L_000002062ba03430, L_000002062ba03430;
LS_000002062ba03610_0_16 .concat [ 1 1 1 1], L_000002062ba03430, L_000002062ba03430, L_000002062ba03430, L_000002062ba03430;
LS_000002062ba03610_0_20 .concat [ 1 1 1 1], L_000002062ba03430, L_000002062ba03430, L_000002062ba03430, L_000002062ba03430;
LS_000002062ba03610_0_24 .concat [ 1 1 1 1], L_000002062ba03430, L_000002062ba03430, L_000002062ba03430, L_000002062ba03430;
LS_000002062ba03610_0_28 .concat [ 1 1 1 1], L_000002062ba03430, L_000002062ba03430, L_000002062ba03430, L_000002062ba03430;
LS_000002062ba03610_1_0 .concat [ 4 4 4 4], LS_000002062ba03610_0_0, LS_000002062ba03610_0_4, LS_000002062ba03610_0_8, LS_000002062ba03610_0_12;
LS_000002062ba03610_1_4 .concat [ 4 4 4 4], LS_000002062ba03610_0_16, LS_000002062ba03610_0_20, LS_000002062ba03610_0_24, LS_000002062ba03610_0_28;
L_000002062ba03610 .concat [ 16 16 0 0], LS_000002062ba03610_1_0, LS_000002062ba03610_1_4;
L_000002062ba01130 .part L_000002062ba06590, 1, 1;
LS_000002062ba01450_0_0 .concat [ 1 1 1 1], L_000002062ba01130, L_000002062ba01130, L_000002062ba01130, L_000002062ba01130;
LS_000002062ba01450_0_4 .concat [ 1 1 1 1], L_000002062ba01130, L_000002062ba01130, L_000002062ba01130, L_000002062ba01130;
LS_000002062ba01450_0_8 .concat [ 1 1 1 1], L_000002062ba01130, L_000002062ba01130, L_000002062ba01130, L_000002062ba01130;
LS_000002062ba01450_0_12 .concat [ 1 1 1 1], L_000002062ba01130, L_000002062ba01130, L_000002062ba01130, L_000002062ba01130;
LS_000002062ba01450_0_16 .concat [ 1 1 1 1], L_000002062ba01130, L_000002062ba01130, L_000002062ba01130, L_000002062ba01130;
LS_000002062ba01450_0_20 .concat [ 1 1 1 1], L_000002062ba01130, L_000002062ba01130, L_000002062ba01130, L_000002062ba01130;
LS_000002062ba01450_0_24 .concat [ 1 1 1 1], L_000002062ba01130, L_000002062ba01130, L_000002062ba01130, L_000002062ba01130;
LS_000002062ba01450_0_28 .concat [ 1 1 1 1], L_000002062ba01130, L_000002062ba01130, L_000002062ba01130, L_000002062ba01130;
LS_000002062ba01450_1_0 .concat [ 4 4 4 4], LS_000002062ba01450_0_0, LS_000002062ba01450_0_4, LS_000002062ba01450_0_8, LS_000002062ba01450_0_12;
LS_000002062ba01450_1_4 .concat [ 4 4 4 4], LS_000002062ba01450_0_16, LS_000002062ba01450_0_20, LS_000002062ba01450_0_24, LS_000002062ba01450_0_28;
L_000002062ba01450 .concat [ 16 16 0 0], LS_000002062ba01450_1_0, LS_000002062ba01450_1_4;
L_000002062ba02350 .part L_000002062ba06590, 0, 1;
LS_000002062ba022b0_0_0 .concat [ 1 1 1 1], L_000002062b941a20, L_000002062b941a20, L_000002062b941a20, L_000002062b941a20;
LS_000002062ba022b0_0_4 .concat [ 1 1 1 1], L_000002062b941a20, L_000002062b941a20, L_000002062b941a20, L_000002062b941a20;
LS_000002062ba022b0_0_8 .concat [ 1 1 1 1], L_000002062b941a20, L_000002062b941a20, L_000002062b941a20, L_000002062b941a20;
LS_000002062ba022b0_0_12 .concat [ 1 1 1 1], L_000002062b941a20, L_000002062b941a20, L_000002062b941a20, L_000002062b941a20;
LS_000002062ba022b0_0_16 .concat [ 1 1 1 1], L_000002062b941a20, L_000002062b941a20, L_000002062b941a20, L_000002062b941a20;
LS_000002062ba022b0_0_20 .concat [ 1 1 1 1], L_000002062b941a20, L_000002062b941a20, L_000002062b941a20, L_000002062b941a20;
LS_000002062ba022b0_0_24 .concat [ 1 1 1 1], L_000002062b941a20, L_000002062b941a20, L_000002062b941a20, L_000002062b941a20;
LS_000002062ba022b0_0_28 .concat [ 1 1 1 1], L_000002062b941a20, L_000002062b941a20, L_000002062b941a20, L_000002062b941a20;
LS_000002062ba022b0_1_0 .concat [ 4 4 4 4], LS_000002062ba022b0_0_0, LS_000002062ba022b0_0_4, LS_000002062ba022b0_0_8, LS_000002062ba022b0_0_12;
LS_000002062ba022b0_1_4 .concat [ 4 4 4 4], LS_000002062ba022b0_0_16, LS_000002062ba022b0_0_20, LS_000002062ba022b0_0_24, LS_000002062ba022b0_0_28;
L_000002062ba022b0 .concat [ 16 16 0 0], LS_000002062ba022b0_1_0, LS_000002062ba022b0_1_4;
L_000002062ba01810 .part L_000002062ba06590, 1, 1;
LS_000002062ba02210_0_0 .concat [ 1 1 1 1], L_000002062ba01810, L_000002062ba01810, L_000002062ba01810, L_000002062ba01810;
LS_000002062ba02210_0_4 .concat [ 1 1 1 1], L_000002062ba01810, L_000002062ba01810, L_000002062ba01810, L_000002062ba01810;
LS_000002062ba02210_0_8 .concat [ 1 1 1 1], L_000002062ba01810, L_000002062ba01810, L_000002062ba01810, L_000002062ba01810;
LS_000002062ba02210_0_12 .concat [ 1 1 1 1], L_000002062ba01810, L_000002062ba01810, L_000002062ba01810, L_000002062ba01810;
LS_000002062ba02210_0_16 .concat [ 1 1 1 1], L_000002062ba01810, L_000002062ba01810, L_000002062ba01810, L_000002062ba01810;
LS_000002062ba02210_0_20 .concat [ 1 1 1 1], L_000002062ba01810, L_000002062ba01810, L_000002062ba01810, L_000002062ba01810;
LS_000002062ba02210_0_24 .concat [ 1 1 1 1], L_000002062ba01810, L_000002062ba01810, L_000002062ba01810, L_000002062ba01810;
LS_000002062ba02210_0_28 .concat [ 1 1 1 1], L_000002062ba01810, L_000002062ba01810, L_000002062ba01810, L_000002062ba01810;
LS_000002062ba02210_1_0 .concat [ 4 4 4 4], LS_000002062ba02210_0_0, LS_000002062ba02210_0_4, LS_000002062ba02210_0_8, LS_000002062ba02210_0_12;
LS_000002062ba02210_1_4 .concat [ 4 4 4 4], LS_000002062ba02210_0_16, LS_000002062ba02210_0_20, LS_000002062ba02210_0_24, LS_000002062ba02210_0_28;
L_000002062ba02210 .concat [ 16 16 0 0], LS_000002062ba02210_1_0, LS_000002062ba02210_1_4;
L_000002062ba00f50 .part L_000002062ba06590, 0, 1;
LS_000002062ba02b70_0_0 .concat [ 1 1 1 1], L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50;
LS_000002062ba02b70_0_4 .concat [ 1 1 1 1], L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50;
LS_000002062ba02b70_0_8 .concat [ 1 1 1 1], L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50;
LS_000002062ba02b70_0_12 .concat [ 1 1 1 1], L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50;
LS_000002062ba02b70_0_16 .concat [ 1 1 1 1], L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50;
LS_000002062ba02b70_0_20 .concat [ 1 1 1 1], L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50;
LS_000002062ba02b70_0_24 .concat [ 1 1 1 1], L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50;
LS_000002062ba02b70_0_28 .concat [ 1 1 1 1], L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50, L_000002062ba00f50;
LS_000002062ba02b70_1_0 .concat [ 4 4 4 4], LS_000002062ba02b70_0_0, LS_000002062ba02b70_0_4, LS_000002062ba02b70_0_8, LS_000002062ba02b70_0_12;
LS_000002062ba02b70_1_4 .concat [ 4 4 4 4], LS_000002062ba02b70_0_16, LS_000002062ba02b70_0_20, LS_000002062ba02b70_0_24, LS_000002062ba02b70_0_28;
L_000002062ba02b70 .concat [ 16 16 0 0], LS_000002062ba02b70_1_0, LS_000002062ba02b70_1_4;
S_000002062b9cca90 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002062b9cc5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002062ba084a0 .functor AND 32, L_000002062ba03390, L_000002062ba02490, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002062b9cd060_0 .net "in1", 31 0, L_000002062ba03390;  1 drivers
v000002062b9cd2e0_0 .net "in2", 31 0, L_000002062ba02490;  1 drivers
v000002062b9cd380_0 .net "out", 31 0, L_000002062ba084a0;  alias, 1 drivers
S_000002062b9ccdb0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002062b9cc5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002062ba08430 .functor AND 32, L_000002062ba02850, L_000002062ba03610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002062b9cdd80_0 .net "in1", 31 0, L_000002062ba02850;  1 drivers
v000002062b9cf540_0 .net "in2", 31 0, L_000002062ba03610;  1 drivers
v000002062b9ced20_0 .net "out", 31 0, L_000002062ba08430;  alias, 1 drivers
S_000002062b9ccc20 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002062b9cc5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002062ba08580 .functor AND 32, L_000002062ba01450, L_000002062ba022b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002062b9cec80_0 .net "in1", 31 0, L_000002062ba01450;  1 drivers
v000002062b9cde20_0 .net "in2", 31 0, L_000002062ba022b0;  1 drivers
v000002062b9ce460_0 .net "out", 31 0, L_000002062ba08580;  alias, 1 drivers
S_000002062b9cc900 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002062b9cc5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002062ba1cb40 .functor AND 32, L_000002062ba02210, L_000002062ba02b70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002062b9cf0e0_0 .net "in1", 31 0, L_000002062ba02210;  1 drivers
v000002062b9cd240_0 .net "in2", 31 0, L_000002062ba02b70;  1 drivers
v000002062b9ce500_0 .net "out", 31 0, L_000002062ba1cb40;  alias, 1 drivers
S_000002062b9cc2c0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002062b9cbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002062b95cbd0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002062ba1c750 .functor NOT 1, L_000002062ba02670, C4<0>, C4<0>, C4<0>;
L_000002062ba1da90 .functor NOT 1, L_000002062ba01a90, C4<0>, C4<0>, C4<0>;
L_000002062ba1c9f0 .functor NOT 1, L_000002062ba02fd0, C4<0>, C4<0>, C4<0>;
L_000002062ba1dd30 .functor NOT 1, L_000002062ba028f0, C4<0>, C4<0>, C4<0>;
L_000002062ba1c980 .functor AND 32, L_000002062ba1da20, v000002062b9d3260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba1dfd0 .functor AND 32, L_000002062ba1dcc0, L_000002062ba1e2e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba1c600 .functor OR 32, L_000002062ba1c980, L_000002062ba1dfd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002062ba1d710 .functor AND 32, L_000002062ba1c910, v000002062b9c3a70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba1d630 .functor OR 32, L_000002062ba1c600, L_000002062ba1d710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002062ba1def0 .functor AND 32, L_000002062ba1cf30, L_000002062ba01b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba1d390 .functor OR 32, L_000002062ba1d630, L_000002062ba1def0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002062b9d0760_0 .net *"_ivl_1", 0 0, L_000002062ba02670;  1 drivers
v000002062b9d06c0_0 .net *"_ivl_13", 0 0, L_000002062ba02fd0;  1 drivers
v000002062b9d0d00_0 .net *"_ivl_14", 0 0, L_000002062ba1c9f0;  1 drivers
v000002062b9cfea0_0 .net *"_ivl_19", 0 0, L_000002062ba031b0;  1 drivers
v000002062b9d0620_0 .net *"_ivl_2", 0 0, L_000002062ba1c750;  1 drivers
v000002062b9d0940_0 .net *"_ivl_23", 0 0, L_000002062ba03250;  1 drivers
v000002062b9d09e0_0 .net *"_ivl_27", 0 0, L_000002062ba028f0;  1 drivers
v000002062b9d0300_0 .net *"_ivl_28", 0 0, L_000002062ba1dd30;  1 drivers
v000002062b9cff40_0 .net *"_ivl_33", 0 0, L_000002062ba03070;  1 drivers
v000002062b9cf900_0 .net *"_ivl_37", 0 0, L_000002062ba01ef0;  1 drivers
v000002062b9d0c60_0 .net *"_ivl_40", 31 0, L_000002062ba1c980;  1 drivers
v000002062b9d0a80_0 .net *"_ivl_42", 31 0, L_000002062ba1dfd0;  1 drivers
v000002062b9cf7c0_0 .net *"_ivl_44", 31 0, L_000002062ba1c600;  1 drivers
v000002062b9d03a0_0 .net *"_ivl_46", 31 0, L_000002062ba1d710;  1 drivers
v000002062b9cffe0_0 .net *"_ivl_48", 31 0, L_000002062ba1d630;  1 drivers
v000002062b9d0080_0 .net *"_ivl_50", 31 0, L_000002062ba1def0;  1 drivers
v000002062b9d0b20_0 .net *"_ivl_7", 0 0, L_000002062ba01a90;  1 drivers
v000002062b9cfa40_0 .net *"_ivl_8", 0 0, L_000002062ba1da90;  1 drivers
v000002062b9d0bc0_0 .net "ina", 31 0, v000002062b9d3260_0;  alias, 1 drivers
v000002062b9cfae0_0 .net "inb", 31 0, L_000002062ba1e2e0;  alias, 1 drivers
v000002062b9d0120_0 .net "inc", 31 0, v000002062b9c3a70_0;  alias, 1 drivers
v000002062b9d0da0_0 .net "ind", 31 0, L_000002062ba01b30;  alias, 1 drivers
v000002062b9d01c0_0 .net "out", 31 0, L_000002062ba1d390;  alias, 1 drivers
v000002062b9d0e40_0 .net "s0", 31 0, L_000002062ba1da20;  1 drivers
v000002062b9d0260_0 .net "s1", 31 0, L_000002062ba1dcc0;  1 drivers
v000002062b9d0440_0 .net "s2", 31 0, L_000002062ba1c910;  1 drivers
v000002062b9d3c60_0 .net "s3", 31 0, L_000002062ba1cf30;  1 drivers
v000002062b9d42a0_0 .net "sel", 1 0, L_000002062ba06130;  alias, 1 drivers
L_000002062ba02670 .part L_000002062ba06130, 1, 1;
LS_000002062ba011d0_0_0 .concat [ 1 1 1 1], L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750;
LS_000002062ba011d0_0_4 .concat [ 1 1 1 1], L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750;
LS_000002062ba011d0_0_8 .concat [ 1 1 1 1], L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750;
LS_000002062ba011d0_0_12 .concat [ 1 1 1 1], L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750;
LS_000002062ba011d0_0_16 .concat [ 1 1 1 1], L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750;
LS_000002062ba011d0_0_20 .concat [ 1 1 1 1], L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750;
LS_000002062ba011d0_0_24 .concat [ 1 1 1 1], L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750;
LS_000002062ba011d0_0_28 .concat [ 1 1 1 1], L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750, L_000002062ba1c750;
LS_000002062ba011d0_1_0 .concat [ 4 4 4 4], LS_000002062ba011d0_0_0, LS_000002062ba011d0_0_4, LS_000002062ba011d0_0_8, LS_000002062ba011d0_0_12;
LS_000002062ba011d0_1_4 .concat [ 4 4 4 4], LS_000002062ba011d0_0_16, LS_000002062ba011d0_0_20, LS_000002062ba011d0_0_24, LS_000002062ba011d0_0_28;
L_000002062ba011d0 .concat [ 16 16 0 0], LS_000002062ba011d0_1_0, LS_000002062ba011d0_1_4;
L_000002062ba01a90 .part L_000002062ba06130, 0, 1;
LS_000002062ba02cb0_0_0 .concat [ 1 1 1 1], L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90;
LS_000002062ba02cb0_0_4 .concat [ 1 1 1 1], L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90;
LS_000002062ba02cb0_0_8 .concat [ 1 1 1 1], L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90;
LS_000002062ba02cb0_0_12 .concat [ 1 1 1 1], L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90;
LS_000002062ba02cb0_0_16 .concat [ 1 1 1 1], L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90;
LS_000002062ba02cb0_0_20 .concat [ 1 1 1 1], L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90;
LS_000002062ba02cb0_0_24 .concat [ 1 1 1 1], L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90;
LS_000002062ba02cb0_0_28 .concat [ 1 1 1 1], L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90, L_000002062ba1da90;
LS_000002062ba02cb0_1_0 .concat [ 4 4 4 4], LS_000002062ba02cb0_0_0, LS_000002062ba02cb0_0_4, LS_000002062ba02cb0_0_8, LS_000002062ba02cb0_0_12;
LS_000002062ba02cb0_1_4 .concat [ 4 4 4 4], LS_000002062ba02cb0_0_16, LS_000002062ba02cb0_0_20, LS_000002062ba02cb0_0_24, LS_000002062ba02cb0_0_28;
L_000002062ba02cb0 .concat [ 16 16 0 0], LS_000002062ba02cb0_1_0, LS_000002062ba02cb0_1_4;
L_000002062ba02fd0 .part L_000002062ba06130, 1, 1;
LS_000002062ba02df0_0_0 .concat [ 1 1 1 1], L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0;
LS_000002062ba02df0_0_4 .concat [ 1 1 1 1], L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0;
LS_000002062ba02df0_0_8 .concat [ 1 1 1 1], L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0;
LS_000002062ba02df0_0_12 .concat [ 1 1 1 1], L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0;
LS_000002062ba02df0_0_16 .concat [ 1 1 1 1], L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0;
LS_000002062ba02df0_0_20 .concat [ 1 1 1 1], L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0;
LS_000002062ba02df0_0_24 .concat [ 1 1 1 1], L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0;
LS_000002062ba02df0_0_28 .concat [ 1 1 1 1], L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0, L_000002062ba1c9f0;
LS_000002062ba02df0_1_0 .concat [ 4 4 4 4], LS_000002062ba02df0_0_0, LS_000002062ba02df0_0_4, LS_000002062ba02df0_0_8, LS_000002062ba02df0_0_12;
LS_000002062ba02df0_1_4 .concat [ 4 4 4 4], LS_000002062ba02df0_0_16, LS_000002062ba02df0_0_20, LS_000002062ba02df0_0_24, LS_000002062ba02df0_0_28;
L_000002062ba02df0 .concat [ 16 16 0 0], LS_000002062ba02df0_1_0, LS_000002062ba02df0_1_4;
L_000002062ba031b0 .part L_000002062ba06130, 0, 1;
LS_000002062ba01630_0_0 .concat [ 1 1 1 1], L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0;
LS_000002062ba01630_0_4 .concat [ 1 1 1 1], L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0;
LS_000002062ba01630_0_8 .concat [ 1 1 1 1], L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0;
LS_000002062ba01630_0_12 .concat [ 1 1 1 1], L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0;
LS_000002062ba01630_0_16 .concat [ 1 1 1 1], L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0;
LS_000002062ba01630_0_20 .concat [ 1 1 1 1], L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0;
LS_000002062ba01630_0_24 .concat [ 1 1 1 1], L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0;
LS_000002062ba01630_0_28 .concat [ 1 1 1 1], L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0, L_000002062ba031b0;
LS_000002062ba01630_1_0 .concat [ 4 4 4 4], LS_000002062ba01630_0_0, LS_000002062ba01630_0_4, LS_000002062ba01630_0_8, LS_000002062ba01630_0_12;
LS_000002062ba01630_1_4 .concat [ 4 4 4 4], LS_000002062ba01630_0_16, LS_000002062ba01630_0_20, LS_000002062ba01630_0_24, LS_000002062ba01630_0_28;
L_000002062ba01630 .concat [ 16 16 0 0], LS_000002062ba01630_1_0, LS_000002062ba01630_1_4;
L_000002062ba03250 .part L_000002062ba06130, 1, 1;
LS_000002062ba02a30_0_0 .concat [ 1 1 1 1], L_000002062ba03250, L_000002062ba03250, L_000002062ba03250, L_000002062ba03250;
LS_000002062ba02a30_0_4 .concat [ 1 1 1 1], L_000002062ba03250, L_000002062ba03250, L_000002062ba03250, L_000002062ba03250;
LS_000002062ba02a30_0_8 .concat [ 1 1 1 1], L_000002062ba03250, L_000002062ba03250, L_000002062ba03250, L_000002062ba03250;
LS_000002062ba02a30_0_12 .concat [ 1 1 1 1], L_000002062ba03250, L_000002062ba03250, L_000002062ba03250, L_000002062ba03250;
LS_000002062ba02a30_0_16 .concat [ 1 1 1 1], L_000002062ba03250, L_000002062ba03250, L_000002062ba03250, L_000002062ba03250;
LS_000002062ba02a30_0_20 .concat [ 1 1 1 1], L_000002062ba03250, L_000002062ba03250, L_000002062ba03250, L_000002062ba03250;
LS_000002062ba02a30_0_24 .concat [ 1 1 1 1], L_000002062ba03250, L_000002062ba03250, L_000002062ba03250, L_000002062ba03250;
LS_000002062ba02a30_0_28 .concat [ 1 1 1 1], L_000002062ba03250, L_000002062ba03250, L_000002062ba03250, L_000002062ba03250;
LS_000002062ba02a30_1_0 .concat [ 4 4 4 4], LS_000002062ba02a30_0_0, LS_000002062ba02a30_0_4, LS_000002062ba02a30_0_8, LS_000002062ba02a30_0_12;
LS_000002062ba02a30_1_4 .concat [ 4 4 4 4], LS_000002062ba02a30_0_16, LS_000002062ba02a30_0_20, LS_000002062ba02a30_0_24, LS_000002062ba02a30_0_28;
L_000002062ba02a30 .concat [ 16 16 0 0], LS_000002062ba02a30_1_0, LS_000002062ba02a30_1_4;
L_000002062ba028f0 .part L_000002062ba06130, 0, 1;
LS_000002062ba01770_0_0 .concat [ 1 1 1 1], L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30;
LS_000002062ba01770_0_4 .concat [ 1 1 1 1], L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30;
LS_000002062ba01770_0_8 .concat [ 1 1 1 1], L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30;
LS_000002062ba01770_0_12 .concat [ 1 1 1 1], L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30;
LS_000002062ba01770_0_16 .concat [ 1 1 1 1], L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30;
LS_000002062ba01770_0_20 .concat [ 1 1 1 1], L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30;
LS_000002062ba01770_0_24 .concat [ 1 1 1 1], L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30;
LS_000002062ba01770_0_28 .concat [ 1 1 1 1], L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30, L_000002062ba1dd30;
LS_000002062ba01770_1_0 .concat [ 4 4 4 4], LS_000002062ba01770_0_0, LS_000002062ba01770_0_4, LS_000002062ba01770_0_8, LS_000002062ba01770_0_12;
LS_000002062ba01770_1_4 .concat [ 4 4 4 4], LS_000002062ba01770_0_16, LS_000002062ba01770_0_20, LS_000002062ba01770_0_24, LS_000002062ba01770_0_28;
L_000002062ba01770 .concat [ 16 16 0 0], LS_000002062ba01770_1_0, LS_000002062ba01770_1_4;
L_000002062ba03070 .part L_000002062ba06130, 1, 1;
LS_000002062ba02ad0_0_0 .concat [ 1 1 1 1], L_000002062ba03070, L_000002062ba03070, L_000002062ba03070, L_000002062ba03070;
LS_000002062ba02ad0_0_4 .concat [ 1 1 1 1], L_000002062ba03070, L_000002062ba03070, L_000002062ba03070, L_000002062ba03070;
LS_000002062ba02ad0_0_8 .concat [ 1 1 1 1], L_000002062ba03070, L_000002062ba03070, L_000002062ba03070, L_000002062ba03070;
LS_000002062ba02ad0_0_12 .concat [ 1 1 1 1], L_000002062ba03070, L_000002062ba03070, L_000002062ba03070, L_000002062ba03070;
LS_000002062ba02ad0_0_16 .concat [ 1 1 1 1], L_000002062ba03070, L_000002062ba03070, L_000002062ba03070, L_000002062ba03070;
LS_000002062ba02ad0_0_20 .concat [ 1 1 1 1], L_000002062ba03070, L_000002062ba03070, L_000002062ba03070, L_000002062ba03070;
LS_000002062ba02ad0_0_24 .concat [ 1 1 1 1], L_000002062ba03070, L_000002062ba03070, L_000002062ba03070, L_000002062ba03070;
LS_000002062ba02ad0_0_28 .concat [ 1 1 1 1], L_000002062ba03070, L_000002062ba03070, L_000002062ba03070, L_000002062ba03070;
LS_000002062ba02ad0_1_0 .concat [ 4 4 4 4], LS_000002062ba02ad0_0_0, LS_000002062ba02ad0_0_4, LS_000002062ba02ad0_0_8, LS_000002062ba02ad0_0_12;
LS_000002062ba02ad0_1_4 .concat [ 4 4 4 4], LS_000002062ba02ad0_0_16, LS_000002062ba02ad0_0_20, LS_000002062ba02ad0_0_24, LS_000002062ba02ad0_0_28;
L_000002062ba02ad0 .concat [ 16 16 0 0], LS_000002062ba02ad0_1_0, LS_000002062ba02ad0_1_4;
L_000002062ba01ef0 .part L_000002062ba06130, 0, 1;
LS_000002062ba018b0_0_0 .concat [ 1 1 1 1], L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0;
LS_000002062ba018b0_0_4 .concat [ 1 1 1 1], L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0;
LS_000002062ba018b0_0_8 .concat [ 1 1 1 1], L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0;
LS_000002062ba018b0_0_12 .concat [ 1 1 1 1], L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0;
LS_000002062ba018b0_0_16 .concat [ 1 1 1 1], L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0;
LS_000002062ba018b0_0_20 .concat [ 1 1 1 1], L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0;
LS_000002062ba018b0_0_24 .concat [ 1 1 1 1], L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0;
LS_000002062ba018b0_0_28 .concat [ 1 1 1 1], L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0, L_000002062ba01ef0;
LS_000002062ba018b0_1_0 .concat [ 4 4 4 4], LS_000002062ba018b0_0_0, LS_000002062ba018b0_0_4, LS_000002062ba018b0_0_8, LS_000002062ba018b0_0_12;
LS_000002062ba018b0_1_4 .concat [ 4 4 4 4], LS_000002062ba018b0_0_16, LS_000002062ba018b0_0_20, LS_000002062ba018b0_0_24, LS_000002062ba018b0_0_28;
L_000002062ba018b0 .concat [ 16 16 0 0], LS_000002062ba018b0_1_0, LS_000002062ba018b0_1_4;
S_000002062b9cbfa0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002062b9cc2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002062ba1da20 .functor AND 32, L_000002062ba011d0, L_000002062ba02cb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002062b9ceaa0_0 .net "in1", 31 0, L_000002062ba011d0;  1 drivers
v000002062b9cf9a0_0 .net "in2", 31 0, L_000002062ba02cb0;  1 drivers
v000002062b9d04e0_0 .net "out", 31 0, L_000002062ba1da20;  alias, 1 drivers
S_000002062b9cc770 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002062b9cc2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002062ba1dcc0 .functor AND 32, L_000002062ba02df0, L_000002062ba01630, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002062b9cf860_0 .net "in1", 31 0, L_000002062ba02df0;  1 drivers
v000002062b9d0800_0 .net "in2", 31 0, L_000002062ba01630;  1 drivers
v000002062b9cfd60_0 .net "out", 31 0, L_000002062ba1dcc0;  alias, 1 drivers
S_000002062b9cc450 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002062b9cc2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002062ba1c910 .functor AND 32, L_000002062ba02a30, L_000002062ba01770, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002062b9cfcc0_0 .net "in1", 31 0, L_000002062ba02a30;  1 drivers
v000002062b9cfe00_0 .net "in2", 31 0, L_000002062ba01770;  1 drivers
v000002062b9cfc20_0 .net "out", 31 0, L_000002062ba1c910;  alias, 1 drivers
S_000002062b9d1ab0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002062b9cc2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002062ba1cf30 .functor AND 32, L_000002062ba02ad0, L_000002062ba018b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002062b9d08a0_0 .net "in1", 31 0, L_000002062ba02ad0;  1 drivers
v000002062b9cfb80_0 .net "in2", 31 0, L_000002062ba018b0;  1 drivers
v000002062b9d0580_0 .net "out", 31 0, L_000002062ba1cf30;  alias, 1 drivers
S_000002062b9d2280 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002062b9d6f90 .param/l "add" 0 9 6, C4<000000100000>;
P_000002062b9d6fc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002062b9d7000 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002062b9d7038 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002062b9d7070 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002062b9d70a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002062b9d70e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002062b9d7118 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002062b9d7150 .param/l "j" 0 9 19, C4<000010000000>;
P_000002062b9d7188 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002062b9d71c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002062b9d71f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002062b9d7230 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002062b9d7268 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002062b9d72a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002062b9d72d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002062b9d7310 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002062b9d7348 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002062b9d7380 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002062b9d73b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002062b9d73f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002062b9d7428 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002062b9d7460 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002062b9d7498 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002062b9d74d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002062b9d5560_0 .var "EX1_PC", 31 0;
v000002062b9d4c00_0 .var "EX1_PFC", 31 0;
v000002062b9d3b20_0 .var "EX1_forward_to_B", 31 0;
v000002062b9d5060_0 .var "EX1_is_beq", 0 0;
v000002062b9d4ca0_0 .var "EX1_is_bne", 0 0;
v000002062b9d3d00_0 .var "EX1_is_jal", 0 0;
v000002062b9d4de0_0 .var "EX1_is_jr", 0 0;
v000002062b9d4d40_0 .var "EX1_is_oper2_immed", 0 0;
v000002062b9d4e80_0 .var "EX1_memread", 0 0;
v000002062b9d4f20_0 .var "EX1_memwrite", 0 0;
v000002062b9d5240_0 .var "EX1_opcode", 11 0;
v000002062b9d34e0_0 .var "EX1_predicted", 0 0;
v000002062b9d4660_0 .var "EX1_rd_ind", 4 0;
v000002062b9d4fc0_0 .var "EX1_rd_indzero", 0 0;
v000002062b9d3da0_0 .var "EX1_regwrite", 0 0;
v000002062b9d5600_0 .var "EX1_rs1", 31 0;
v000002062b9d3620_0 .var "EX1_rs1_ind", 4 0;
v000002062b9d3260_0 .var "EX1_rs2", 31 0;
v000002062b9d3a80_0 .var "EX1_rs2_ind", 4 0;
v000002062b9d4480_0 .net "FLUSH", 0 0, v000002062b9d9490_0;  alias, 1 drivers
v000002062b9d3f80_0 .net "ID_PC", 31 0, v000002062b9df930_0;  alias, 1 drivers
v000002062b9d3940_0 .net "ID_PFC_to_EX", 31 0, L_000002062b9fec50;  alias, 1 drivers
v000002062b9d3bc0_0 .net "ID_forward_to_B", 31 0, L_000002062ba00c30;  alias, 1 drivers
v000002062b9d52e0_0 .net "ID_is_beq", 0 0, L_000002062b9fee30;  alias, 1 drivers
v000002062b9d3760_0 .net "ID_is_bne", 0 0, L_000002062b9ff8d0;  alias, 1 drivers
v000002062b9d48e0_0 .net "ID_is_jal", 0 0, L_000002062b9fef70;  alias, 1 drivers
v000002062b9d51a0_0 .net "ID_is_jr", 0 0, L_000002062b9ff970;  alias, 1 drivers
v000002062b9d5420_0 .net "ID_is_oper2_immed", 0 0, L_000002062ba072b0;  alias, 1 drivers
v000002062b9d3e40_0 .net "ID_memread", 0 0, L_000002062b9ff5b0;  alias, 1 drivers
v000002062b9d3300_0 .net "ID_memwrite", 0 0, L_000002062b9ffa10;  alias, 1 drivers
v000002062b9d43e0_0 .net "ID_opcode", 11 0, v000002062b9eefe0_0;  alias, 1 drivers
v000002062b9d4520_0 .net "ID_predicted", 0 0, v000002062b9d8bd0_0;  alias, 1 drivers
v000002062b9d54c0_0 .net "ID_rd_ind", 4 0, v000002062b9f1100_0;  alias, 1 drivers
v000002062b9d56a0_0 .net "ID_rd_indzero", 0 0, L_000002062b9ffdd0;  1 drivers
v000002062b9d3ee0_0 .net "ID_regwrite", 0 0, L_000002062b9ff650;  alias, 1 drivers
v000002062b9d2fe0_0 .net "ID_rs1", 31 0, v000002062b9ddd10_0;  alias, 1 drivers
v000002062b9d4a20_0 .net "ID_rs1_ind", 4 0, v000002062b9f0020_0;  alias, 1 drivers
v000002062b9d3080_0 .net "ID_rs2", 31 0, v000002062b9dec10_0;  alias, 1 drivers
v000002062b9d3800_0 .net "ID_rs2_ind", 4 0, v000002062b9f0200_0;  alias, 1 drivers
v000002062b9d39e0_0 .net "clk", 0 0, L_000002062ba067c0;  1 drivers
v000002062b9d4020_0 .net "rst", 0 0, v000002062ba04970_0;  alias, 1 drivers
E_000002062b95ce50 .event posedge, v000002062b9c3d90_0, v000002062b9d39e0_0;
S_000002062b9d1c40 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002062b9d7510 .param/l "add" 0 9 6, C4<000000100000>;
P_000002062b9d7548 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002062b9d7580 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002062b9d75b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002062b9d75f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002062b9d7628 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002062b9d7660 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002062b9d7698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002062b9d76d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002062b9d7708 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002062b9d7740 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002062b9d7778 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002062b9d77b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002062b9d77e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002062b9d7820 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002062b9d7858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002062b9d7890 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002062b9d78c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002062b9d7900 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002062b9d7938 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002062b9d7970 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002062b9d79a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002062b9d79e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002062b9d7a18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002062b9d7a50 .param/l "xori" 0 9 12, C4<001110000000>;
v000002062b9d40c0_0 .net "EX1_ALU_OPER1", 31 0, L_000002062ba083c0;  alias, 1 drivers
v000002062b9d4160_0 .net "EX1_ALU_OPER2", 31 0, L_000002062ba1de80;  alias, 1 drivers
v000002062b9d4200_0 .net "EX1_PC", 31 0, v000002062b9d5560_0;  alias, 1 drivers
v000002062b9d4700_0 .net "EX1_PFC_to_IF", 31 0, L_000002062ba02e90;  alias, 1 drivers
v000002062b9d47a0_0 .net "EX1_forward_to_B", 31 0, v000002062b9d3b20_0;  alias, 1 drivers
v000002062b9d6000_0 .net "EX1_is_beq", 0 0, v000002062b9d5060_0;  alias, 1 drivers
v000002062b9d5920_0 .net "EX1_is_bne", 0 0, v000002062b9d4ca0_0;  alias, 1 drivers
v000002062b9d57e0_0 .net "EX1_is_jal", 0 0, v000002062b9d3d00_0;  alias, 1 drivers
v000002062b9d6960_0 .net "EX1_is_jr", 0 0, v000002062b9d4de0_0;  alias, 1 drivers
v000002062b9d6d20_0 .net "EX1_is_oper2_immed", 0 0, v000002062b9d4d40_0;  alias, 1 drivers
v000002062b9d6dc0_0 .net "EX1_memread", 0 0, v000002062b9d4e80_0;  alias, 1 drivers
v000002062b9d6e60_0 .net "EX1_memwrite", 0 0, v000002062b9d4f20_0;  alias, 1 drivers
v000002062b9d6b40_0 .net "EX1_opcode", 11 0, v000002062b9d5240_0;  alias, 1 drivers
v000002062b9d5880_0 .net "EX1_predicted", 0 0, v000002062b9d34e0_0;  alias, 1 drivers
v000002062b9d6be0_0 .net "EX1_rd_ind", 4 0, v000002062b9d4660_0;  alias, 1 drivers
v000002062b9d6a00_0 .net "EX1_rd_indzero", 0 0, v000002062b9d4fc0_0;  alias, 1 drivers
v000002062b9d6460_0 .net "EX1_regwrite", 0 0, v000002062b9d3da0_0;  alias, 1 drivers
v000002062b9d60a0_0 .net "EX1_rs1", 31 0, v000002062b9d5600_0;  alias, 1 drivers
v000002062b9d65a0_0 .net "EX1_rs1_ind", 4 0, v000002062b9d3620_0;  alias, 1 drivers
v000002062b9d59c0_0 .net "EX1_rs2_ind", 4 0, v000002062b9d3a80_0;  alias, 1 drivers
v000002062b9d63c0_0 .net "EX1_rs2_out", 31 0, L_000002062ba1d390;  alias, 1 drivers
v000002062b9d5a60_0 .var "EX2_ALU_OPER1", 31 0;
v000002062b9d5b00_0 .var "EX2_ALU_OPER2", 31 0;
v000002062b9d5ba0_0 .var "EX2_PC", 31 0;
v000002062b9d6c80_0 .var "EX2_PFC_to_IF", 31 0;
v000002062b9d6140_0 .var "EX2_forward_to_B", 31 0;
v000002062b9d5c40_0 .var "EX2_is_beq", 0 0;
v000002062b9d5ce0_0 .var "EX2_is_bne", 0 0;
v000002062b9d5d80_0 .var "EX2_is_jal", 0 0;
v000002062b9d61e0_0 .var "EX2_is_jr", 0 0;
v000002062b9d6aa0_0 .var "EX2_is_oper2_immed", 0 0;
v000002062b9d5e20_0 .var "EX2_memread", 0 0;
v000002062b9d5ec0_0 .var "EX2_memwrite", 0 0;
v000002062b9d5f60_0 .var "EX2_opcode", 11 0;
v000002062b9d6280_0 .var "EX2_predicted", 0 0;
v000002062b9d6320_0 .var "EX2_rd_ind", 4 0;
v000002062b9d66e0_0 .var "EX2_rd_indzero", 0 0;
v000002062b9d6500_0 .var "EX2_regwrite", 0 0;
v000002062b9d6640_0 .var "EX2_rs1", 31 0;
v000002062b9d6780_0 .var "EX2_rs1_ind", 4 0;
v000002062b9d6820_0 .var "EX2_rs2_ind", 4 0;
v000002062b9d68c0_0 .var "EX2_rs2_out", 31 0;
v000002062b9d9210_0 .net "FLUSH", 0 0, v000002062b9d8e50_0;  alias, 1 drivers
v000002062b9d8590_0 .net "clk", 0 0, L_000002062ba1df60;  1 drivers
v000002062b9d97b0_0 .net "rst", 0 0, v000002062ba04970_0;  alias, 1 drivers
E_000002062b95c990 .event posedge, v000002062b9c3d90_0, v000002062b9d8590_0;
S_000002062b9d2730 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002062b9dfaa0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002062b9dfad8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002062b9dfb10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002062b9dfb48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002062b9dfb80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002062b9dfbb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002062b9dfbf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002062b9dfc28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002062b9dfc60 .param/l "j" 0 9 19, C4<000010000000>;
P_000002062b9dfc98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002062b9dfcd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002062b9dfd08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002062b9dfd40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002062b9dfd78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002062b9dfdb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002062b9dfde8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002062b9dfe20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002062b9dfe58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002062b9dfe90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002062b9dfec8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002062b9dff00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002062b9dff38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002062b9dff70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002062b9dffa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002062b9dffe0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002062ba080b0 .functor OR 1, L_000002062b9fee30, L_000002062b9ff8d0, C4<0>, C4<0>;
L_000002062ba08120 .functor AND 1, L_000002062ba080b0, L_000002062ba07b00, C4<1>, C4<1>;
L_000002062ba08190 .functor OR 1, L_000002062b9fee30, L_000002062b9ff8d0, C4<0>, C4<0>;
L_000002062ba07a90 .functor AND 1, L_000002062ba08190, L_000002062ba07b00, C4<1>, C4<1>;
L_000002062ba07da0 .functor OR 1, L_000002062b9fee30, L_000002062b9ff8d0, C4<0>, C4<0>;
L_000002062ba07080 .functor AND 1, L_000002062ba07da0, v000002062b9d8bd0_0, C4<1>, C4<1>;
v000002062b9dd270_0 .net "EX1_memread", 0 0, v000002062b9d4e80_0;  alias, 1 drivers
v000002062b9dd090_0 .net "EX1_opcode", 11 0, v000002062b9d5240_0;  alias, 1 drivers
v000002062b9deb70_0 .net "EX1_rd_ind", 4 0, v000002062b9d4660_0;  alias, 1 drivers
v000002062b9ddb30_0 .net "EX1_rd_indzero", 0 0, v000002062b9d4fc0_0;  alias, 1 drivers
v000002062b9dceb0_0 .net "EX2_memread", 0 0, v000002062b9d5e20_0;  alias, 1 drivers
v000002062b9de0d0_0 .net "EX2_opcode", 11 0, v000002062b9d5f60_0;  alias, 1 drivers
v000002062b9de350_0 .net "EX2_rd_ind", 4 0, v000002062b9d6320_0;  alias, 1 drivers
v000002062b9de3f0_0 .net "EX2_rd_indzero", 0 0, v000002062b9d66e0_0;  alias, 1 drivers
v000002062b9df110_0 .net "ID_EX1_flush", 0 0, v000002062b9d9490_0;  alias, 1 drivers
v000002062b9dcc30_0 .net "ID_EX2_flush", 0 0, v000002062b9d8e50_0;  alias, 1 drivers
v000002062b9dd6d0_0 .net "ID_is_beq", 0 0, L_000002062b9fee30;  alias, 1 drivers
v000002062b9df1b0_0 .net "ID_is_bne", 0 0, L_000002062b9ff8d0;  alias, 1 drivers
v000002062b9ddbd0_0 .net "ID_is_j", 0 0, L_000002062b9ff010;  alias, 1 drivers
v000002062b9de170_0 .net "ID_is_jal", 0 0, L_000002062b9fef70;  alias, 1 drivers
v000002062b9de8f0_0 .net "ID_is_jr", 0 0, L_000002062b9ff970;  alias, 1 drivers
v000002062b9ddef0_0 .net "ID_opcode", 11 0, v000002062b9eefe0_0;  alias, 1 drivers
v000002062b9dd630_0 .net "ID_rs1_ind", 4 0, v000002062b9f0020_0;  alias, 1 drivers
v000002062b9decb0_0 .net "ID_rs2_ind", 4 0, v000002062b9f0200_0;  alias, 1 drivers
v000002062b9dd8b0_0 .net "IF_ID_flush", 0 0, v000002062b9dbab0_0;  alias, 1 drivers
v000002062b9de210_0 .net "IF_ID_write", 0 0, v000002062b9dbb50_0;  alias, 1 drivers
v000002062b9dd950_0 .net "PC_src", 2 0, L_000002062ba007d0;  alias, 1 drivers
v000002062b9ddf90_0 .net "PFC_to_EX", 31 0, L_000002062b9fec50;  alias, 1 drivers
v000002062b9dd4f0_0 .net "PFC_to_IF", 31 0, L_000002062ba00550;  alias, 1 drivers
v000002062b9dedf0_0 .net "WB_rd_ind", 4 0, v000002062b9f3040_0;  alias, 1 drivers
v000002062b9dcaf0_0 .net "Wrong_prediction", 0 0, L_000002062ba1e3c0;  alias, 1 drivers
v000002062b9dee90_0 .net *"_ivl_11", 0 0, L_000002062ba07a90;  1 drivers
v000002062b9dcff0_0 .net *"_ivl_13", 9 0, L_000002062ba00870;  1 drivers
v000002062b9ded50_0 .net *"_ivl_15", 9 0, L_000002062ba00230;  1 drivers
v000002062b9de7b0_0 .net *"_ivl_16", 9 0, L_000002062b9ffd30;  1 drivers
v000002062b9dd9f0_0 .net *"_ivl_19", 9 0, L_000002062ba00d70;  1 drivers
v000002062b9de030_0 .net *"_ivl_20", 9 0, L_000002062b9fe930;  1 drivers
v000002062b9dddb0_0 .net *"_ivl_25", 0 0, L_000002062ba07da0;  1 drivers
v000002062b9def30_0 .net *"_ivl_27", 0 0, L_000002062ba07080;  1 drivers
v000002062b9de490_0 .net *"_ivl_29", 9 0, L_000002062b9ff510;  1 drivers
v000002062b9dda90_0 .net *"_ivl_3", 0 0, L_000002062ba080b0;  1 drivers
L_000002062ba201f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002062b9de990_0 .net/2u *"_ivl_30", 9 0, L_000002062ba201f0;  1 drivers
v000002062b9de5d0_0 .net *"_ivl_32", 9 0, L_000002062ba002d0;  1 drivers
v000002062b9defd0_0 .net *"_ivl_35", 9 0, L_000002062b9ffbf0;  1 drivers
v000002062b9dcf50_0 .net *"_ivl_37", 9 0, L_000002062b9ff150;  1 drivers
v000002062b9df070_0 .net *"_ivl_38", 9 0, L_000002062b9ffc90;  1 drivers
v000002062b9ddc70_0 .net *"_ivl_40", 9 0, L_000002062b9fe9d0;  1 drivers
L_000002062ba20238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002062b9de2b0_0 .net/2s *"_ivl_45", 21 0, L_000002062ba20238;  1 drivers
L_000002062ba20280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002062b9dccd0_0 .net/2s *"_ivl_50", 21 0, L_000002062ba20280;  1 drivers
v000002062b9de670_0 .net *"_ivl_9", 0 0, L_000002062ba08190;  1 drivers
v000002062b9de710_0 .net "clk", 0 0, L_000002062b942510;  alias, 1 drivers
v000002062b9de850_0 .net "forward_to_B", 31 0, L_000002062ba00c30;  alias, 1 drivers
v000002062b9dcd70_0 .net "imm", 31 0, v000002062b9dc730_0;  1 drivers
v000002062b9dd3b0_0 .net "inst", 31 0, v000002062b9df890_0;  alias, 1 drivers
v000002062b9dd130_0 .net "is_branch_and_taken", 0 0, L_000002062ba08120;  alias, 1 drivers
v000002062b9dea30_0 .net "is_oper2_immed", 0 0, L_000002062ba072b0;  alias, 1 drivers
v000002062b9dd1d0_0 .net "mem_read", 0 0, L_000002062b9ff5b0;  alias, 1 drivers
v000002062b9dd310_0 .net "mem_write", 0 0, L_000002062b9ffa10;  alias, 1 drivers
v000002062b9df750_0 .net "pc", 31 0, v000002062b9df930_0;  alias, 1 drivers
v000002062b9df7f0_0 .net "pc_write", 0 0, v000002062b9dad90_0;  alias, 1 drivers
v000002062b9df2f0_0 .net "predicted", 0 0, L_000002062ba07b00;  1 drivers
v000002062b9df390_0 .net "predicted_to_EX", 0 0, v000002062b9d8bd0_0;  alias, 1 drivers
v000002062b9df430_0 .net "reg_write", 0 0, L_000002062b9ff650;  alias, 1 drivers
v000002062b9df9d0_0 .net "reg_write_from_wb", 0 0, v000002062b9f19c0_0;  alias, 1 drivers
v000002062b9df570_0 .net "rs1", 31 0, v000002062b9ddd10_0;  alias, 1 drivers
v000002062b9df4d0_0 .net "rs2", 31 0, v000002062b9dec10_0;  alias, 1 drivers
v000002062b9df610_0 .net "rst", 0 0, v000002062ba04970_0;  alias, 1 drivers
v000002062b9df6b0_0 .net "wr_reg_data", 31 0, L_000002062ba1e2e0;  alias, 1 drivers
L_000002062ba00c30 .functor MUXZ 32, v000002062b9dec10_0, v000002062b9dc730_0, L_000002062ba072b0, C4<>;
L_000002062ba00870 .part v000002062b9df930_0, 0, 10;
L_000002062ba00230 .part v000002062b9df890_0, 0, 10;
L_000002062b9ffd30 .arith/sum 10, L_000002062ba00870, L_000002062ba00230;
L_000002062ba00d70 .part v000002062b9df890_0, 0, 10;
L_000002062b9fe930 .functor MUXZ 10, L_000002062ba00d70, L_000002062b9ffd30, L_000002062ba07a90, C4<>;
L_000002062b9ff510 .part v000002062b9df930_0, 0, 10;
L_000002062ba002d0 .arith/sum 10, L_000002062b9ff510, L_000002062ba201f0;
L_000002062b9ffbf0 .part v000002062b9df930_0, 0, 10;
L_000002062b9ff150 .part v000002062b9df890_0, 0, 10;
L_000002062b9ffc90 .arith/sum 10, L_000002062b9ffbf0, L_000002062b9ff150;
L_000002062b9fe9d0 .functor MUXZ 10, L_000002062b9ffc90, L_000002062ba002d0, L_000002062ba07080, C4<>;
L_000002062ba00550 .concat8 [ 10 22 0 0], L_000002062b9fe930, L_000002062ba20238;
L_000002062b9fec50 .concat8 [ 10 22 0 0], L_000002062b9fe9d0, L_000002062ba20280;
S_000002062b9d2d70 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002062b9d2730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002062b9e0020 .param/l "add" 0 9 6, C4<000000100000>;
P_000002062b9e0058 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002062b9e0090 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002062b9e00c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002062b9e0100 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002062b9e0138 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002062b9e0170 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002062b9e01a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002062b9e01e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002062b9e0218 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002062b9e0250 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002062b9e0288 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002062b9e02c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002062b9e02f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002062b9e0330 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002062b9e0368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002062b9e03a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002062b9e03d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002062b9e0410 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002062b9e0448 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002062b9e0480 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002062b9e04b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002062b9e04f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002062b9e0528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002062b9e0560 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002062ba076a0 .functor OR 1, L_000002062ba07b00, L_000002062b9ff790, C4<0>, C4<0>;
L_000002062ba07e80 .functor OR 1, L_000002062ba076a0, L_000002062b9feb10, C4<0>, C4<0>;
v000002062b9d7eb0_0 .net "EX1_opcode", 11 0, v000002062b9d5240_0;  alias, 1 drivers
v000002062b9d9170_0 .net "EX2_opcode", 11 0, v000002062b9d5f60_0;  alias, 1 drivers
v000002062b9d88b0_0 .net "ID_opcode", 11 0, v000002062b9eefe0_0;  alias, 1 drivers
v000002062b9d9990_0 .net "PC_src", 2 0, L_000002062ba007d0;  alias, 1 drivers
v000002062b9d7cd0_0 .net "Wrong_prediction", 0 0, L_000002062ba1e3c0;  alias, 1 drivers
L_000002062ba203e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002062b9d92b0_0 .net/2u *"_ivl_0", 2 0, L_000002062ba203e8;  1 drivers
v000002062b9d8270_0 .net *"_ivl_10", 0 0, L_000002062b9ffe70;  1 drivers
L_000002062ba20508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002062b9d90d0_0 .net/2u *"_ivl_12", 2 0, L_000002062ba20508;  1 drivers
L_000002062ba20550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002062b9d84f0_0 .net/2u *"_ivl_14", 11 0, L_000002062ba20550;  1 drivers
v000002062b9da1b0_0 .net *"_ivl_16", 0 0, L_000002062b9ff790;  1 drivers
v000002062b9d7af0_0 .net *"_ivl_19", 0 0, L_000002062ba076a0;  1 drivers
L_000002062ba20430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002062b9d9df0_0 .net/2u *"_ivl_2", 11 0, L_000002062ba20430;  1 drivers
L_000002062ba20598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002062b9d86d0_0 .net/2u *"_ivl_20", 11 0, L_000002062ba20598;  1 drivers
v000002062b9d9850_0 .net *"_ivl_22", 0 0, L_000002062b9feb10;  1 drivers
v000002062b9d9a30_0 .net *"_ivl_25", 0 0, L_000002062ba07e80;  1 drivers
L_000002062ba205e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002062b9d8950_0 .net/2u *"_ivl_26", 2 0, L_000002062ba205e0;  1 drivers
L_000002062ba20628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002062b9d95d0_0 .net/2u *"_ivl_28", 2 0, L_000002062ba20628;  1 drivers
v000002062b9d9350_0 .net *"_ivl_30", 2 0, L_000002062b9fff10;  1 drivers
v000002062b9d9710_0 .net *"_ivl_32", 2 0, L_000002062b9febb0;  1 drivers
v000002062b9d7b90_0 .net *"_ivl_34", 2 0, L_000002062ba00730;  1 drivers
v000002062b9d7d70_0 .net *"_ivl_4", 0 0, L_000002062ba00690;  1 drivers
L_000002062ba20478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002062b9d9b70_0 .net/2u *"_ivl_6", 2 0, L_000002062ba20478;  1 drivers
L_000002062ba204c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002062b9d8c70_0 .net/2u *"_ivl_8", 11 0, L_000002062ba204c0;  1 drivers
v000002062b9d9cb0_0 .net "clk", 0 0, L_000002062b942510;  alias, 1 drivers
v000002062b9d89f0_0 .net "predicted", 0 0, L_000002062ba07b00;  alias, 1 drivers
v000002062b9d7c30_0 .net "predicted_to_EX", 0 0, v000002062b9d8bd0_0;  alias, 1 drivers
v000002062b9d9d50_0 .net "rst", 0 0, v000002062ba04970_0;  alias, 1 drivers
v000002062b9d8d10_0 .net "state", 1 0, v000002062b9d98f0_0;  1 drivers
L_000002062ba00690 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20430;
L_000002062b9ffe70 .cmp/eq 12, v000002062b9d5240_0, L_000002062ba204c0;
L_000002062b9ff790 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20550;
L_000002062b9feb10 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20598;
L_000002062b9fff10 .functor MUXZ 3, L_000002062ba20628, L_000002062ba205e0, L_000002062ba07e80, C4<>;
L_000002062b9febb0 .functor MUXZ 3, L_000002062b9fff10, L_000002062ba20508, L_000002062b9ffe70, C4<>;
L_000002062ba00730 .functor MUXZ 3, L_000002062b9febb0, L_000002062ba20478, L_000002062ba00690, C4<>;
L_000002062ba007d0 .functor MUXZ 3, L_000002062ba00730, L_000002062ba203e8, L_000002062ba1e3c0, C4<>;
S_000002062b9d1f60 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002062b9d2d70;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002062b9e05a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002062b9e05d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002062b9e0610 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002062b9e0648 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002062b9e0680 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002062b9e06b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002062b9e06f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002062b9e0728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002062b9e0760 .param/l "j" 0 9 19, C4<000010000000>;
P_000002062b9e0798 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002062b9e07d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002062b9e0808 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002062b9e0840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002062b9e0878 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002062b9e08b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002062b9e08e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002062b9e0920 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002062b9e0958 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002062b9e0990 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002062b9e09c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002062b9e0a00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002062b9e0a38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002062b9e0a70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002062b9e0aa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002062b9e0ae0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002062ba07cc0 .functor OR 1, L_000002062b9ffab0, L_000002062ba005f0, C4<0>, C4<0>;
L_000002062ba07a20 .functor OR 1, L_000002062ba00370, L_000002062ba00910, C4<0>, C4<0>;
L_000002062ba079b0 .functor AND 1, L_000002062ba07cc0, L_000002062ba07a20, C4<1>, C4<1>;
L_000002062ba06830 .functor NOT 1, L_000002062ba079b0, C4<0>, C4<0>, C4<0>;
L_000002062ba08200 .functor OR 1, v000002062ba04970_0, L_000002062ba06830, C4<0>, C4<0>;
L_000002062ba07b00 .functor NOT 1, L_000002062ba08200, C4<0>, C4<0>, C4<0>;
v000002062b9d9f30_0 .net "EX_opcode", 11 0, v000002062b9d5f60_0;  alias, 1 drivers
v000002062b9d9fd0_0 .net "ID_opcode", 11 0, v000002062b9eefe0_0;  alias, 1 drivers
v000002062b9d8b30_0 .net "Wrong_prediction", 0 0, L_000002062ba1e3c0;  alias, 1 drivers
L_000002062ba202c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002062b9d9ad0_0 .net/2u *"_ivl_0", 11 0, L_000002062ba202c8;  1 drivers
L_000002062ba20358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002062b9d8310_0 .net/2u *"_ivl_10", 1 0, L_000002062ba20358;  1 drivers
v000002062b9d8f90_0 .net *"_ivl_12", 0 0, L_000002062ba00370;  1 drivers
L_000002062ba203a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002062b9d9030_0 .net/2u *"_ivl_14", 1 0, L_000002062ba203a0;  1 drivers
v000002062b9da070_0 .net *"_ivl_16", 0 0, L_000002062ba00910;  1 drivers
v000002062b9d8db0_0 .net *"_ivl_19", 0 0, L_000002062ba07a20;  1 drivers
v000002062b9d9530_0 .net *"_ivl_2", 0 0, L_000002062b9ffab0;  1 drivers
v000002062b9d8770_0 .net *"_ivl_21", 0 0, L_000002062ba079b0;  1 drivers
v000002062b9da110_0 .net *"_ivl_22", 0 0, L_000002062ba06830;  1 drivers
v000002062b9da250_0 .net *"_ivl_25", 0 0, L_000002062ba08200;  1 drivers
L_000002062ba20310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002062b9d8450_0 .net/2u *"_ivl_4", 11 0, L_000002062ba20310;  1 drivers
v000002062b9d8a90_0 .net *"_ivl_6", 0 0, L_000002062ba005f0;  1 drivers
v000002062b9d8630_0 .net *"_ivl_9", 0 0, L_000002062ba07cc0;  1 drivers
v000002062b9d9c10_0 .net "clk", 0 0, L_000002062b942510;  alias, 1 drivers
v000002062b9d81d0_0 .net "predicted", 0 0, L_000002062ba07b00;  alias, 1 drivers
v000002062b9d8bd0_0 .var "predicted_to_EX", 0 0;
v000002062b9d8810_0 .net "rst", 0 0, v000002062ba04970_0;  alias, 1 drivers
v000002062b9d98f0_0 .var "state", 1 0;
E_000002062b95d550 .event posedge, v000002062b9d9c10_0, v000002062b9c3d90_0;
L_000002062b9ffab0 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba202c8;
L_000002062ba005f0 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20310;
L_000002062ba00370 .cmp/eq 2, v000002062b9d98f0_0, L_000002062ba20358;
L_000002062ba00910 .cmp/eq 2, v000002062b9d98f0_0, L_000002062ba203a0;
S_000002062b9d1790 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002062b9d2730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002062b9eab40 .param/l "add" 0 9 6, C4<000000100000>;
P_000002062b9eab78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002062b9eabb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002062b9eabe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002062b9eac20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002062b9eac58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002062b9eac90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002062b9eacc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002062b9ead00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002062b9ead38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002062b9ead70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002062b9eada8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002062b9eade0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002062b9eae18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002062b9eae50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002062b9eae88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002062b9eaec0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002062b9eaef8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002062b9eaf30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002062b9eaf68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002062b9eafa0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002062b9eafd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002062b9eb010 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002062b9eb048 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002062b9eb080 .param/l "xori" 0 9 12, C4<001110000000>;
v000002062b9d93f0_0 .net "EX1_memread", 0 0, v000002062b9d4e80_0;  alias, 1 drivers
v000002062b9d7e10_0 .net "EX1_rd_ind", 4 0, v000002062b9d4660_0;  alias, 1 drivers
v000002062b9d9e90_0 .net "EX1_rd_indzero", 0 0, v000002062b9d4fc0_0;  alias, 1 drivers
v000002062b9d83b0_0 .net "EX2_memread", 0 0, v000002062b9d5e20_0;  alias, 1 drivers
v000002062b9d7f50_0 .net "EX2_rd_ind", 4 0, v000002062b9d6320_0;  alias, 1 drivers
v000002062b9d7ff0_0 .net "EX2_rd_indzero", 0 0, v000002062b9d66e0_0;  alias, 1 drivers
v000002062b9d9490_0 .var "ID_EX1_flush", 0 0;
v000002062b9d8e50_0 .var "ID_EX2_flush", 0 0;
v000002062b9d8090_0 .net "ID_opcode", 11 0, v000002062b9eefe0_0;  alias, 1 drivers
v000002062b9d8ef0_0 .net "ID_rs1_ind", 4 0, v000002062b9f0020_0;  alias, 1 drivers
v000002062b9d8130_0 .net "ID_rs2_ind", 4 0, v000002062b9f0200_0;  alias, 1 drivers
v000002062b9dbb50_0 .var "IF_ID_Write", 0 0;
v000002062b9dbab0_0 .var "IF_ID_flush", 0 0;
v000002062b9dad90_0 .var "PC_Write", 0 0;
v000002062b9dba10_0 .net "Wrong_prediction", 0 0, L_000002062ba1e3c0;  alias, 1 drivers
E_000002062b95c9d0/0 .event anyedge, v000002062b9c9a60_0, v000002062b9d4e80_0, v000002062b9d4fc0_0, v000002062b9d4a20_0;
E_000002062b95c9d0/1 .event anyedge, v000002062b9d4660_0, v000002062b9d3800_0, v000002062b8e32c0_0, v000002062b9d66e0_0;
E_000002062b95c9d0/2 .event anyedge, v000002062b9c5410_0, v000002062b9d43e0_0;
E_000002062b95c9d0 .event/or E_000002062b95c9d0/0, E_000002062b95c9d0/1, E_000002062b95c9d0/2;
S_000002062b9d1150 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002062b9d2730;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002062b9eb0c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002062b9eb0f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002062b9eb130 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002062b9eb168 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002062b9eb1a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002062b9eb1d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002062b9eb210 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002062b9eb248 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002062b9eb280 .param/l "j" 0 9 19, C4<000010000000>;
P_000002062b9eb2b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002062b9eb2f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002062b9eb328 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002062b9eb360 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002062b9eb398 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002062b9eb3d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002062b9eb408 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002062b9eb440 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002062b9eb478 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002062b9eb4b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002062b9eb4e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002062b9eb520 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002062b9eb558 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002062b9eb590 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002062b9eb5c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002062b9eb600 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002062ba07e10 .functor OR 1, L_000002062ba00050, L_000002062ba00a50, C4<0>, C4<0>;
L_000002062ba07be0 .functor OR 1, L_000002062ba07e10, L_000002062ba00cd0, C4<0>, C4<0>;
L_000002062ba074e0 .functor OR 1, L_000002062ba07be0, L_000002062ba009b0, C4<0>, C4<0>;
L_000002062ba06ad0 .functor OR 1, L_000002062ba074e0, L_000002062ba00af0, C4<0>, C4<0>;
L_000002062ba06d00 .functor OR 1, L_000002062ba06ad0, L_000002062ba000f0, C4<0>, C4<0>;
L_000002062ba082e0 .functor OR 1, L_000002062ba06d00, L_000002062ba00b90, C4<0>, C4<0>;
L_000002062ba07b70 .functor OR 1, L_000002062ba082e0, L_000002062ba00190, C4<0>, C4<0>;
L_000002062ba072b0 .functor OR 1, L_000002062ba07b70, L_000002062b9fecf0, C4<0>, C4<0>;
L_000002062ba07f60 .functor OR 1, L_000002062b9ff1f0, L_000002062b9ff290, C4<0>, C4<0>;
L_000002062ba08040 .functor OR 1, L_000002062ba07f60, L_000002062b9ff330, C4<0>, C4<0>;
L_000002062ba07fd0 .functor OR 1, L_000002062ba08040, L_000002062b9ff3d0, C4<0>, C4<0>;
L_000002062ba06d70 .functor OR 1, L_000002062ba07fd0, L_000002062b9ff470, C4<0>, C4<0>;
v000002062b9db790_0 .net "ID_opcode", 11 0, v000002062b9eefe0_0;  alias, 1 drivers
L_000002062ba20670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002062b9daf70_0 .net/2u *"_ivl_0", 11 0, L_000002062ba20670;  1 drivers
L_000002062ba20700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002062b9db330_0 .net/2u *"_ivl_10", 11 0, L_000002062ba20700;  1 drivers
L_000002062ba20bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002062b9db010_0 .net/2u *"_ivl_102", 11 0, L_000002062ba20bc8;  1 drivers
L_000002062ba20c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002062b9db0b0_0 .net/2u *"_ivl_106", 11 0, L_000002062ba20c10;  1 drivers
v000002062b9dac50_0 .net *"_ivl_12", 0 0, L_000002062ba00cd0;  1 drivers
v000002062b9da750_0 .net *"_ivl_15", 0 0, L_000002062ba07be0;  1 drivers
L_000002062ba20748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002062b9daa70_0 .net/2u *"_ivl_16", 11 0, L_000002062ba20748;  1 drivers
v000002062b9dc410_0 .net *"_ivl_18", 0 0, L_000002062ba009b0;  1 drivers
v000002062b9da9d0_0 .net *"_ivl_2", 0 0, L_000002062ba00050;  1 drivers
v000002062b9db3d0_0 .net *"_ivl_21", 0 0, L_000002062ba074e0;  1 drivers
L_000002062ba20790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002062b9db150_0 .net/2u *"_ivl_22", 11 0, L_000002062ba20790;  1 drivers
v000002062b9dbbf0_0 .net *"_ivl_24", 0 0, L_000002062ba00af0;  1 drivers
v000002062b9dbc90_0 .net *"_ivl_27", 0 0, L_000002062ba06ad0;  1 drivers
L_000002062ba207d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002062b9dc910_0 .net/2u *"_ivl_28", 11 0, L_000002062ba207d8;  1 drivers
v000002062b9da390_0 .net *"_ivl_30", 0 0, L_000002062ba000f0;  1 drivers
v000002062b9daed0_0 .net *"_ivl_33", 0 0, L_000002062ba06d00;  1 drivers
L_000002062ba20820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002062b9db510_0 .net/2u *"_ivl_34", 11 0, L_000002062ba20820;  1 drivers
v000002062b9db970_0 .net *"_ivl_36", 0 0, L_000002062ba00b90;  1 drivers
v000002062b9dc0f0_0 .net *"_ivl_39", 0 0, L_000002062ba082e0;  1 drivers
L_000002062ba206b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002062b9db650_0 .net/2u *"_ivl_4", 11 0, L_000002062ba206b8;  1 drivers
L_000002062ba20868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002062b9dc190_0 .net/2u *"_ivl_40", 11 0, L_000002062ba20868;  1 drivers
v000002062b9da4d0_0 .net *"_ivl_42", 0 0, L_000002062ba00190;  1 drivers
v000002062b9dbe70_0 .net *"_ivl_45", 0 0, L_000002062ba07b70;  1 drivers
L_000002062ba208b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002062b9dc9b0_0 .net/2u *"_ivl_46", 11 0, L_000002062ba208b0;  1 drivers
v000002062b9dbfb0_0 .net *"_ivl_48", 0 0, L_000002062b9fecf0;  1 drivers
L_000002062ba208f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002062b9dc050_0 .net/2u *"_ivl_52", 11 0, L_000002062ba208f8;  1 drivers
L_000002062ba20940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002062b9dae30_0 .net/2u *"_ivl_56", 11 0, L_000002062ba20940;  1 drivers
v000002062b9dca50_0 .net *"_ivl_6", 0 0, L_000002062ba00a50;  1 drivers
L_000002062ba20988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002062b9da2f0_0 .net/2u *"_ivl_60", 11 0, L_000002062ba20988;  1 drivers
L_000002062ba209d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002062b9da570_0 .net/2u *"_ivl_64", 11 0, L_000002062ba209d0;  1 drivers
L_000002062ba20a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002062b9dbd30_0 .net/2u *"_ivl_68", 11 0, L_000002062ba20a18;  1 drivers
L_000002062ba20a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002062b9dc7d0_0 .net/2u *"_ivl_72", 11 0, L_000002062ba20a60;  1 drivers
v000002062b9db1f0_0 .net *"_ivl_74", 0 0, L_000002062b9ff1f0;  1 drivers
L_000002062ba20aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002062b9da610_0 .net/2u *"_ivl_76", 11 0, L_000002062ba20aa8;  1 drivers
v000002062b9db8d0_0 .net *"_ivl_78", 0 0, L_000002062b9ff290;  1 drivers
v000002062b9db5b0_0 .net *"_ivl_81", 0 0, L_000002062ba07f60;  1 drivers
L_000002062ba20af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002062b9dc550_0 .net/2u *"_ivl_82", 11 0, L_000002062ba20af0;  1 drivers
v000002062b9dc690_0 .net *"_ivl_84", 0 0, L_000002062b9ff330;  1 drivers
v000002062b9db290_0 .net *"_ivl_87", 0 0, L_000002062ba08040;  1 drivers
L_000002062ba20b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002062b9dc230_0 .net/2u *"_ivl_88", 11 0, L_000002062ba20b38;  1 drivers
v000002062b9dbdd0_0 .net *"_ivl_9", 0 0, L_000002062ba07e10;  1 drivers
v000002062b9da430_0 .net *"_ivl_90", 0 0, L_000002062b9ff3d0;  1 drivers
v000002062b9dc2d0_0 .net *"_ivl_93", 0 0, L_000002062ba07fd0;  1 drivers
L_000002062ba20b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002062b9da6b0_0 .net/2u *"_ivl_94", 11 0, L_000002062ba20b80;  1 drivers
v000002062b9dc5f0_0 .net *"_ivl_96", 0 0, L_000002062b9ff470;  1 drivers
v000002062b9dbf10_0 .net *"_ivl_99", 0 0, L_000002062ba06d70;  1 drivers
v000002062b9da930_0 .net "is_beq", 0 0, L_000002062b9fee30;  alias, 1 drivers
v000002062b9db830_0 .net "is_bne", 0 0, L_000002062b9ff8d0;  alias, 1 drivers
v000002062b9da7f0_0 .net "is_j", 0 0, L_000002062b9ff010;  alias, 1 drivers
v000002062b9db470_0 .net "is_jal", 0 0, L_000002062b9fef70;  alias, 1 drivers
v000002062b9dc370_0 .net "is_jr", 0 0, L_000002062b9ff970;  alias, 1 drivers
v000002062b9db6f0_0 .net "is_oper2_immed", 0 0, L_000002062ba072b0;  alias, 1 drivers
v000002062b9da890_0 .net "memread", 0 0, L_000002062b9ff5b0;  alias, 1 drivers
v000002062b9dc870_0 .net "memwrite", 0 0, L_000002062b9ffa10;  alias, 1 drivers
v000002062b9dab10_0 .net "regwrite", 0 0, L_000002062b9ff650;  alias, 1 drivers
L_000002062ba00050 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20670;
L_000002062ba00a50 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba206b8;
L_000002062ba00cd0 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20700;
L_000002062ba009b0 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20748;
L_000002062ba00af0 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20790;
L_000002062ba000f0 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba207d8;
L_000002062ba00b90 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20820;
L_000002062ba00190 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20868;
L_000002062b9fecf0 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba208b0;
L_000002062b9fee30 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba208f8;
L_000002062b9ff8d0 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20940;
L_000002062b9ff970 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20988;
L_000002062b9fef70 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba209d0;
L_000002062b9ff010 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20a18;
L_000002062b9ff1f0 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20a60;
L_000002062b9ff290 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20aa8;
L_000002062b9ff330 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20af0;
L_000002062b9ff3d0 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20b38;
L_000002062b9ff470 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20b80;
L_000002062b9ff650 .reduce/nor L_000002062ba06d70;
L_000002062b9ff5b0 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20bc8;
L_000002062b9ffa10 .cmp/eq 12, v000002062b9eefe0_0, L_000002062ba20c10;
S_000002062b9d2a50 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002062b9d2730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002062b9eb640 .param/l "add" 0 9 6, C4<000000100000>;
P_000002062b9eb678 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002062b9eb6b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002062b9eb6e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002062b9eb720 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002062b9eb758 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002062b9eb790 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002062b9eb7c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002062b9eb800 .param/l "j" 0 9 19, C4<000010000000>;
P_000002062b9eb838 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002062b9eb870 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002062b9eb8a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002062b9eb8e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002062b9eb918 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002062b9eb950 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002062b9eb988 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002062b9eb9c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002062b9eb9f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002062b9eba30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002062b9eba68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002062b9ebaa0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002062b9ebad8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002062b9ebb10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002062b9ebb48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002062b9ebb80 .param/l "xori" 0 9 12, C4<001110000000>;
v000002062b9dc730_0 .var "Immed", 31 0;
v000002062b9dabb0_0 .net "Inst", 31 0, v000002062b9df890_0;  alias, 1 drivers
v000002062b9dacf0_0 .net "opcode", 11 0, v000002062b9eefe0_0;  alias, 1 drivers
E_000002062b95cf10 .event anyedge, v000002062b9d43e0_0, v000002062b9dabb0_0;
S_000002062b9d28c0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002062b9d2730;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002062b9ddd10_0 .var "Read_data1", 31 0;
v000002062b9dec10_0 .var "Read_data2", 31 0;
v000002062b9dd450_0 .net "Read_reg1", 4 0, v000002062b9f0020_0;  alias, 1 drivers
v000002062b9dead0_0 .net "Read_reg2", 4 0, v000002062b9f0200_0;  alias, 1 drivers
v000002062b9df250_0 .net "Write_data", 31 0, L_000002062ba1e2e0;  alias, 1 drivers
v000002062b9dd590_0 .net "Write_en", 0 0, v000002062b9f19c0_0;  alias, 1 drivers
v000002062b9dde50_0 .net "Write_reg", 4 0, v000002062b9f3040_0;  alias, 1 drivers
v000002062b9dd770_0 .net "clk", 0 0, L_000002062b942510;  alias, 1 drivers
v000002062b9dce10_0 .var/i "i", 31 0;
v000002062b9de530 .array "reg_file", 0 31, 31 0;
v000002062b9dd810_0 .net "rst", 0 0, v000002062ba04970_0;  alias, 1 drivers
E_000002062b95cf90 .event posedge, v000002062b9d9c10_0;
S_000002062b9d25a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002062b9d28c0;
 .timescale 0 0;
v000002062b9dcb90_0 .var/i "i", 31 0;
S_000002062b9d12e0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002062b9ebbc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002062b9ebbf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002062b9ebc30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002062b9ebc68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002062b9ebca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002062b9ebcd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002062b9ebd10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002062b9ebd48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002062b9ebd80 .param/l "j" 0 9 19, C4<000010000000>;
P_000002062b9ebdb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002062b9ebdf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002062b9ebe28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002062b9ebe60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002062b9ebe98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002062b9ebed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002062b9ebf08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002062b9ebf40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002062b9ebf78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002062b9ebfb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002062b9ebfe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002062b9ec020 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002062b9ec058 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002062b9ec090 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002062b9ec0c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002062b9ec100 .param/l "xori" 0 9 12, C4<001110000000>;
v000002062b9df890_0 .var "ID_INST", 31 0;
v000002062b9df930_0 .var "ID_PC", 31 0;
v000002062b9eefe0_0 .var "ID_opcode", 11 0;
v000002062b9f1100_0 .var "ID_rd_ind", 4 0;
v000002062b9f0020_0 .var "ID_rs1_ind", 4 0;
v000002062b9f0200_0 .var "ID_rs2_ind", 4 0;
v000002062b9f0e80_0 .net "IF_FLUSH", 0 0, v000002062b9dbab0_0;  alias, 1 drivers
v000002062b9f00c0_0 .net "IF_INST", 31 0, L_000002062ba08270;  alias, 1 drivers
v000002062b9eecc0_0 .net "IF_PC", 31 0, v000002062b9f03e0_0;  alias, 1 drivers
v000002062b9f0340_0 .net "clk", 0 0, L_000002062ba07630;  1 drivers
v000002062b9ef8a0_0 .net "if_id_Write", 0 0, v000002062b9dbb50_0;  alias, 1 drivers
v000002062b9ef080_0 .net "rst", 0 0, v000002062ba04970_0;  alias, 1 drivers
E_000002062b95ded0 .event posedge, v000002062b9c3d90_0, v000002062b9f0340_0;
S_000002062b9d1470 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002062b9f1b00_0 .net "EX1_PFC", 31 0, L_000002062ba02e90;  alias, 1 drivers
v000002062b9f21e0_0 .net "EX2_PFC", 31 0, v000002062b9d6c80_0;  alias, 1 drivers
v000002062b9f3360_0 .net "ID_PFC", 31 0, L_000002062ba00550;  alias, 1 drivers
v000002062b9f2c80_0 .net "PC_src", 2 0, L_000002062ba007d0;  alias, 1 drivers
v000002062b9f1560_0 .net "PC_write", 0 0, v000002062b9dad90_0;  alias, 1 drivers
L_000002062ba20088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002062b9f2780_0 .net/2u *"_ivl_0", 31 0, L_000002062ba20088;  1 drivers
v000002062b9f2d20_0 .net "clk", 0 0, L_000002062b942510;  alias, 1 drivers
v000002062b9f2a00_0 .net "inst", 31 0, L_000002062ba08270;  alias, 1 drivers
v000002062b9f3400_0 .net "inst_mem_in", 31 0, v000002062b9f03e0_0;  alias, 1 drivers
v000002062b9f1d80_0 .net "pc_reg_in", 31 0, L_000002062ba06bb0;  1 drivers
v000002062b9f23c0_0 .net "rst", 0 0, v000002062ba04970_0;  alias, 1 drivers
L_000002062b9ff6f0 .arith/sum 32, v000002062b9f03e0_0, L_000002062ba20088;
S_000002062b9d1600 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002062b9d1470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002062ba08270 .functor BUFZ 32, L_000002062b9fea70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002062b9efe40_0 .net "Data_Out", 31 0, L_000002062ba08270;  alias, 1 drivers
v000002062b9ef6c0 .array "InstMem", 0 1023, 31 0;
v000002062b9efd00_0 .net *"_ivl_0", 31 0, L_000002062b9fea70;  1 drivers
v000002062b9ef120_0 .net *"_ivl_3", 9 0, L_000002062ba004b0;  1 drivers
v000002062b9f1060_0 .net *"_ivl_4", 11 0, L_000002062b9fe7f0;  1 drivers
L_000002062ba201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002062b9f0fc0_0 .net *"_ivl_7", 1 0, L_000002062ba201a8;  1 drivers
v000002062b9ef760_0 .net "addr", 31 0, v000002062b9f03e0_0;  alias, 1 drivers
v000002062b9f0660_0 .net "clk", 0 0, L_000002062b942510;  alias, 1 drivers
v000002062b9f02a0_0 .var/i "i", 31 0;
L_000002062b9fea70 .array/port v000002062b9ef6c0, L_000002062b9fe7f0;
L_000002062ba004b0 .part v000002062b9f03e0_0, 0, 10;
L_000002062b9fe7f0 .concat [ 10 2 0 0], L_000002062ba004b0, L_000002062ba201a8;
S_000002062b9d2be0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002062b9d1470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002062b95e610 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002062b9ef800_0 .net "DataIn", 31 0, L_000002062ba06bb0;  alias, 1 drivers
v000002062b9f03e0_0 .var "DataOut", 31 0;
v000002062b9ef440_0 .net "PC_Write", 0 0, v000002062b9dad90_0;  alias, 1 drivers
v000002062b9ef9e0_0 .net "clk", 0 0, L_000002062b942510;  alias, 1 drivers
v000002062b9efb20_0 .net "rst", 0 0, v000002062ba04970_0;  alias, 1 drivers
S_000002062b9d2410 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002062b9d1470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002062b95df50 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002062b943540 .functor NOT 1, L_000002062ba05ff0, C4<0>, C4<0>, C4<0>;
L_000002062b9435b0 .functor NOT 1, L_000002062ba061d0, C4<0>, C4<0>, C4<0>;
L_000002062b943620 .functor AND 1, L_000002062b943540, L_000002062b9435b0, C4<1>, C4<1>;
L_000002062b943690 .functor NOT 1, L_000002062ba06630, C4<0>, C4<0>, C4<0>;
L_000002062b8de020 .functor AND 1, L_000002062b943620, L_000002062b943690, C4<1>, C4<1>;
L_000002062b8dd450 .functor AND 32, L_000002062ba05f50, L_000002062b9ff6f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062b8dd920 .functor NOT 1, L_000002062ba06270, C4<0>, C4<0>, C4<0>;
L_000002062b8ddb50 .functor NOT 1, L_000002062ba06310, C4<0>, C4<0>, C4<0>;
L_000002062ba06c90 .functor AND 1, L_000002062b8dd920, L_000002062b8ddb50, C4<1>, C4<1>;
L_000002062ba06fa0 .functor AND 1, L_000002062ba06c90, L_000002062ba06090, C4<1>, C4<1>;
L_000002062ba07c50 .functor AND 32, L_000002062ba063b0, L_000002062ba00550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba078d0 .functor OR 32, L_000002062b8dd450, L_000002062ba07c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002062ba07d30 .functor NOT 1, L_000002062ba064f0, C4<0>, C4<0>, C4<0>;
L_000002062ba07470 .functor AND 1, L_000002062ba07d30, L_000002062ba06450, C4<1>, C4<1>;
L_000002062ba070f0 .functor NOT 1, L_000002062b9ff0b0, C4<0>, C4<0>, C4<0>;
L_000002062ba07ef0 .functor AND 1, L_000002062ba07470, L_000002062ba070f0, C4<1>, C4<1>;
L_000002062ba069f0 .functor AND 32, L_000002062ba00e10, v000002062b9f03e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba075c0 .functor OR 32, L_000002062ba078d0, L_000002062ba069f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002062ba07550 .functor NOT 1, L_000002062b9fffb0, C4<0>, C4<0>, C4<0>;
L_000002062ba06a60 .functor AND 1, L_000002062ba07550, L_000002062ba00eb0, C4<1>, C4<1>;
L_000002062ba07390 .functor AND 1, L_000002062ba06a60, L_000002062b9fe890, C4<1>, C4<1>;
L_000002062ba06c20 .functor AND 32, L_000002062b9fe750, L_000002062ba02e90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba077f0 .functor OR 32, L_000002062ba075c0, L_000002062ba06c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002062ba07400 .functor NOT 1, L_000002062b9ff830, C4<0>, C4<0>, C4<0>;
L_000002062ba07940 .functor AND 1, L_000002062b9feed0, L_000002062ba07400, C4<1>, C4<1>;
L_000002062ba07780 .functor NOT 1, L_000002062b9fed90, C4<0>, C4<0>, C4<0>;
L_000002062ba07860 .functor AND 1, L_000002062ba07940, L_000002062ba07780, C4<1>, C4<1>;
L_000002062ba07710 .functor AND 32, L_000002062ba00410, v000002062b9d6c80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba06bb0 .functor OR 32, L_000002062ba077f0, L_000002062ba07710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002062b9ef300_0 .net *"_ivl_1", 0 0, L_000002062ba05ff0;  1 drivers
v000002062b9f0700_0 .net *"_ivl_11", 0 0, L_000002062ba06630;  1 drivers
v000002062b9ef1c0_0 .net *"_ivl_12", 0 0, L_000002062b943690;  1 drivers
v000002062b9eeb80_0 .net *"_ivl_14", 0 0, L_000002062b8de020;  1 drivers
v000002062b9f0de0_0 .net *"_ivl_16", 31 0, L_000002062ba05f50;  1 drivers
v000002062b9f0ac0_0 .net *"_ivl_18", 31 0, L_000002062b8dd450;  1 drivers
v000002062b9f0480_0 .net *"_ivl_2", 0 0, L_000002062b943540;  1 drivers
v000002062b9ef940_0 .net *"_ivl_21", 0 0, L_000002062ba06270;  1 drivers
v000002062b9f07a0_0 .net *"_ivl_22", 0 0, L_000002062b8dd920;  1 drivers
v000002062b9efa80_0 .net *"_ivl_25", 0 0, L_000002062ba06310;  1 drivers
v000002062b9efee0_0 .net *"_ivl_26", 0 0, L_000002062b8ddb50;  1 drivers
v000002062b9f0840_0 .net *"_ivl_28", 0 0, L_000002062ba06c90;  1 drivers
v000002062b9f0f20_0 .net *"_ivl_31", 0 0, L_000002062ba06090;  1 drivers
v000002062b9f0b60_0 .net *"_ivl_32", 0 0, L_000002062ba06fa0;  1 drivers
v000002062b9f0a20_0 .net *"_ivl_34", 31 0, L_000002062ba063b0;  1 drivers
v000002062b9ee9a0_0 .net *"_ivl_36", 31 0, L_000002062ba07c50;  1 drivers
v000002062b9f0ca0_0 .net *"_ivl_38", 31 0, L_000002062ba078d0;  1 drivers
v000002062b9f0d40_0 .net *"_ivl_41", 0 0, L_000002062ba064f0;  1 drivers
v000002062b9efbc0_0 .net *"_ivl_42", 0 0, L_000002062ba07d30;  1 drivers
v000002062b9f08e0_0 .net *"_ivl_45", 0 0, L_000002062ba06450;  1 drivers
v000002062b9eea40_0 .net *"_ivl_46", 0 0, L_000002062ba07470;  1 drivers
v000002062b9eff80_0 .net *"_ivl_49", 0 0, L_000002062b9ff0b0;  1 drivers
v000002062b9eeae0_0 .net *"_ivl_5", 0 0, L_000002062ba061d0;  1 drivers
v000002062b9f05c0_0 .net *"_ivl_50", 0 0, L_000002062ba070f0;  1 drivers
v000002062b9efc60_0 .net *"_ivl_52", 0 0, L_000002062ba07ef0;  1 drivers
v000002062b9eec20_0 .net *"_ivl_54", 31 0, L_000002062ba00e10;  1 drivers
v000002062b9f0520_0 .net *"_ivl_56", 31 0, L_000002062ba069f0;  1 drivers
v000002062b9f0160_0 .net *"_ivl_58", 31 0, L_000002062ba075c0;  1 drivers
v000002062b9ef4e0_0 .net *"_ivl_6", 0 0, L_000002062b9435b0;  1 drivers
v000002062b9efda0_0 .net *"_ivl_61", 0 0, L_000002062b9fffb0;  1 drivers
v000002062b9f0980_0 .net *"_ivl_62", 0 0, L_000002062ba07550;  1 drivers
v000002062b9eed60_0 .net *"_ivl_65", 0 0, L_000002062ba00eb0;  1 drivers
v000002062b9eee00_0 .net *"_ivl_66", 0 0, L_000002062ba06a60;  1 drivers
v000002062b9eeea0_0 .net *"_ivl_69", 0 0, L_000002062b9fe890;  1 drivers
v000002062b9eef40_0 .net *"_ivl_70", 0 0, L_000002062ba07390;  1 drivers
v000002062b9ef3a0_0 .net *"_ivl_72", 31 0, L_000002062b9fe750;  1 drivers
v000002062b9ef260_0 .net *"_ivl_74", 31 0, L_000002062ba06c20;  1 drivers
v000002062b9ef580_0 .net *"_ivl_76", 31 0, L_000002062ba077f0;  1 drivers
v000002062b9ef620_0 .net *"_ivl_79", 0 0, L_000002062b9feed0;  1 drivers
v000002062b9f1380_0 .net *"_ivl_8", 0 0, L_000002062b943620;  1 drivers
v000002062b9f35e0_0 .net *"_ivl_81", 0 0, L_000002062b9ff830;  1 drivers
v000002062b9f2aa0_0 .net *"_ivl_82", 0 0, L_000002062ba07400;  1 drivers
v000002062b9f11a0_0 .net *"_ivl_84", 0 0, L_000002062ba07940;  1 drivers
v000002062b9f2140_0 .net *"_ivl_87", 0 0, L_000002062b9fed90;  1 drivers
v000002062b9f1420_0 .net *"_ivl_88", 0 0, L_000002062ba07780;  1 drivers
v000002062b9f1c40_0 .net *"_ivl_90", 0 0, L_000002062ba07860;  1 drivers
v000002062b9f2e60_0 .net *"_ivl_92", 31 0, L_000002062ba00410;  1 drivers
v000002062b9f1240_0 .net *"_ivl_94", 31 0, L_000002062ba07710;  1 drivers
v000002062b9f2320_0 .net "ina", 31 0, L_000002062b9ff6f0;  1 drivers
v000002062b9f12e0_0 .net "inb", 31 0, L_000002062ba00550;  alias, 1 drivers
v000002062b9f3680_0 .net "inc", 31 0, v000002062b9f03e0_0;  alias, 1 drivers
v000002062b9f3220_0 .net "ind", 31 0, L_000002062ba02e90;  alias, 1 drivers
v000002062b9f3860_0 .net "ine", 31 0, v000002062b9d6c80_0;  alias, 1 drivers
L_000002062ba200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002062b9f32c0_0 .net "inf", 31 0, L_000002062ba200d0;  1 drivers
L_000002062ba20118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002062b9f1740_0 .net "ing", 31 0, L_000002062ba20118;  1 drivers
L_000002062ba20160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002062b9f3720_0 .net "inh", 31 0, L_000002062ba20160;  1 drivers
v000002062b9f2640_0 .net "out", 31 0, L_000002062ba06bb0;  alias, 1 drivers
v000002062b9f37c0_0 .net "sel", 2 0, L_000002062ba007d0;  alias, 1 drivers
L_000002062ba05ff0 .part L_000002062ba007d0, 2, 1;
L_000002062ba061d0 .part L_000002062ba007d0, 1, 1;
L_000002062ba06630 .part L_000002062ba007d0, 0, 1;
LS_000002062ba05f50_0_0 .concat [ 1 1 1 1], L_000002062b8de020, L_000002062b8de020, L_000002062b8de020, L_000002062b8de020;
LS_000002062ba05f50_0_4 .concat [ 1 1 1 1], L_000002062b8de020, L_000002062b8de020, L_000002062b8de020, L_000002062b8de020;
LS_000002062ba05f50_0_8 .concat [ 1 1 1 1], L_000002062b8de020, L_000002062b8de020, L_000002062b8de020, L_000002062b8de020;
LS_000002062ba05f50_0_12 .concat [ 1 1 1 1], L_000002062b8de020, L_000002062b8de020, L_000002062b8de020, L_000002062b8de020;
LS_000002062ba05f50_0_16 .concat [ 1 1 1 1], L_000002062b8de020, L_000002062b8de020, L_000002062b8de020, L_000002062b8de020;
LS_000002062ba05f50_0_20 .concat [ 1 1 1 1], L_000002062b8de020, L_000002062b8de020, L_000002062b8de020, L_000002062b8de020;
LS_000002062ba05f50_0_24 .concat [ 1 1 1 1], L_000002062b8de020, L_000002062b8de020, L_000002062b8de020, L_000002062b8de020;
LS_000002062ba05f50_0_28 .concat [ 1 1 1 1], L_000002062b8de020, L_000002062b8de020, L_000002062b8de020, L_000002062b8de020;
LS_000002062ba05f50_1_0 .concat [ 4 4 4 4], LS_000002062ba05f50_0_0, LS_000002062ba05f50_0_4, LS_000002062ba05f50_0_8, LS_000002062ba05f50_0_12;
LS_000002062ba05f50_1_4 .concat [ 4 4 4 4], LS_000002062ba05f50_0_16, LS_000002062ba05f50_0_20, LS_000002062ba05f50_0_24, LS_000002062ba05f50_0_28;
L_000002062ba05f50 .concat [ 16 16 0 0], LS_000002062ba05f50_1_0, LS_000002062ba05f50_1_4;
L_000002062ba06270 .part L_000002062ba007d0, 2, 1;
L_000002062ba06310 .part L_000002062ba007d0, 1, 1;
L_000002062ba06090 .part L_000002062ba007d0, 0, 1;
LS_000002062ba063b0_0_0 .concat [ 1 1 1 1], L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0;
LS_000002062ba063b0_0_4 .concat [ 1 1 1 1], L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0;
LS_000002062ba063b0_0_8 .concat [ 1 1 1 1], L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0;
LS_000002062ba063b0_0_12 .concat [ 1 1 1 1], L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0;
LS_000002062ba063b0_0_16 .concat [ 1 1 1 1], L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0;
LS_000002062ba063b0_0_20 .concat [ 1 1 1 1], L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0;
LS_000002062ba063b0_0_24 .concat [ 1 1 1 1], L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0;
LS_000002062ba063b0_0_28 .concat [ 1 1 1 1], L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0, L_000002062ba06fa0;
LS_000002062ba063b0_1_0 .concat [ 4 4 4 4], LS_000002062ba063b0_0_0, LS_000002062ba063b0_0_4, LS_000002062ba063b0_0_8, LS_000002062ba063b0_0_12;
LS_000002062ba063b0_1_4 .concat [ 4 4 4 4], LS_000002062ba063b0_0_16, LS_000002062ba063b0_0_20, LS_000002062ba063b0_0_24, LS_000002062ba063b0_0_28;
L_000002062ba063b0 .concat [ 16 16 0 0], LS_000002062ba063b0_1_0, LS_000002062ba063b0_1_4;
L_000002062ba064f0 .part L_000002062ba007d0, 2, 1;
L_000002062ba06450 .part L_000002062ba007d0, 1, 1;
L_000002062b9ff0b0 .part L_000002062ba007d0, 0, 1;
LS_000002062ba00e10_0_0 .concat [ 1 1 1 1], L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0;
LS_000002062ba00e10_0_4 .concat [ 1 1 1 1], L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0;
LS_000002062ba00e10_0_8 .concat [ 1 1 1 1], L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0;
LS_000002062ba00e10_0_12 .concat [ 1 1 1 1], L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0;
LS_000002062ba00e10_0_16 .concat [ 1 1 1 1], L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0;
LS_000002062ba00e10_0_20 .concat [ 1 1 1 1], L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0;
LS_000002062ba00e10_0_24 .concat [ 1 1 1 1], L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0;
LS_000002062ba00e10_0_28 .concat [ 1 1 1 1], L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0, L_000002062ba07ef0;
LS_000002062ba00e10_1_0 .concat [ 4 4 4 4], LS_000002062ba00e10_0_0, LS_000002062ba00e10_0_4, LS_000002062ba00e10_0_8, LS_000002062ba00e10_0_12;
LS_000002062ba00e10_1_4 .concat [ 4 4 4 4], LS_000002062ba00e10_0_16, LS_000002062ba00e10_0_20, LS_000002062ba00e10_0_24, LS_000002062ba00e10_0_28;
L_000002062ba00e10 .concat [ 16 16 0 0], LS_000002062ba00e10_1_0, LS_000002062ba00e10_1_4;
L_000002062b9fffb0 .part L_000002062ba007d0, 2, 1;
L_000002062ba00eb0 .part L_000002062ba007d0, 1, 1;
L_000002062b9fe890 .part L_000002062ba007d0, 0, 1;
LS_000002062b9fe750_0_0 .concat [ 1 1 1 1], L_000002062ba07390, L_000002062ba07390, L_000002062ba07390, L_000002062ba07390;
LS_000002062b9fe750_0_4 .concat [ 1 1 1 1], L_000002062ba07390, L_000002062ba07390, L_000002062ba07390, L_000002062ba07390;
LS_000002062b9fe750_0_8 .concat [ 1 1 1 1], L_000002062ba07390, L_000002062ba07390, L_000002062ba07390, L_000002062ba07390;
LS_000002062b9fe750_0_12 .concat [ 1 1 1 1], L_000002062ba07390, L_000002062ba07390, L_000002062ba07390, L_000002062ba07390;
LS_000002062b9fe750_0_16 .concat [ 1 1 1 1], L_000002062ba07390, L_000002062ba07390, L_000002062ba07390, L_000002062ba07390;
LS_000002062b9fe750_0_20 .concat [ 1 1 1 1], L_000002062ba07390, L_000002062ba07390, L_000002062ba07390, L_000002062ba07390;
LS_000002062b9fe750_0_24 .concat [ 1 1 1 1], L_000002062ba07390, L_000002062ba07390, L_000002062ba07390, L_000002062ba07390;
LS_000002062b9fe750_0_28 .concat [ 1 1 1 1], L_000002062ba07390, L_000002062ba07390, L_000002062ba07390, L_000002062ba07390;
LS_000002062b9fe750_1_0 .concat [ 4 4 4 4], LS_000002062b9fe750_0_0, LS_000002062b9fe750_0_4, LS_000002062b9fe750_0_8, LS_000002062b9fe750_0_12;
LS_000002062b9fe750_1_4 .concat [ 4 4 4 4], LS_000002062b9fe750_0_16, LS_000002062b9fe750_0_20, LS_000002062b9fe750_0_24, LS_000002062b9fe750_0_28;
L_000002062b9fe750 .concat [ 16 16 0 0], LS_000002062b9fe750_1_0, LS_000002062b9fe750_1_4;
L_000002062b9feed0 .part L_000002062ba007d0, 2, 1;
L_000002062b9ff830 .part L_000002062ba007d0, 1, 1;
L_000002062b9fed90 .part L_000002062ba007d0, 0, 1;
LS_000002062ba00410_0_0 .concat [ 1 1 1 1], L_000002062ba07860, L_000002062ba07860, L_000002062ba07860, L_000002062ba07860;
LS_000002062ba00410_0_4 .concat [ 1 1 1 1], L_000002062ba07860, L_000002062ba07860, L_000002062ba07860, L_000002062ba07860;
LS_000002062ba00410_0_8 .concat [ 1 1 1 1], L_000002062ba07860, L_000002062ba07860, L_000002062ba07860, L_000002062ba07860;
LS_000002062ba00410_0_12 .concat [ 1 1 1 1], L_000002062ba07860, L_000002062ba07860, L_000002062ba07860, L_000002062ba07860;
LS_000002062ba00410_0_16 .concat [ 1 1 1 1], L_000002062ba07860, L_000002062ba07860, L_000002062ba07860, L_000002062ba07860;
LS_000002062ba00410_0_20 .concat [ 1 1 1 1], L_000002062ba07860, L_000002062ba07860, L_000002062ba07860, L_000002062ba07860;
LS_000002062ba00410_0_24 .concat [ 1 1 1 1], L_000002062ba07860, L_000002062ba07860, L_000002062ba07860, L_000002062ba07860;
LS_000002062ba00410_0_28 .concat [ 1 1 1 1], L_000002062ba07860, L_000002062ba07860, L_000002062ba07860, L_000002062ba07860;
LS_000002062ba00410_1_0 .concat [ 4 4 4 4], LS_000002062ba00410_0_0, LS_000002062ba00410_0_4, LS_000002062ba00410_0_8, LS_000002062ba00410_0_12;
LS_000002062ba00410_1_4 .concat [ 4 4 4 4], LS_000002062ba00410_0_16, LS_000002062ba00410_0_20, LS_000002062ba00410_0_24, LS_000002062ba00410_0_28;
L_000002062ba00410 .concat [ 16 16 0 0], LS_000002062ba00410_1_0, LS_000002062ba00410_1_4;
S_000002062b9d1920 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002062b9f25a0_0 .net "Write_Data", 31 0, v000002062b9c3b10_0;  alias, 1 drivers
v000002062b9f20a0_0 .net "addr", 31 0, v000002062b9c3a70_0;  alias, 1 drivers
v000002062b9f2be0_0 .net "clk", 0 0, L_000002062b942510;  alias, 1 drivers
v000002062b9f1f60_0 .net "mem_out", 31 0, v000002062b9f26e0_0;  alias, 1 drivers
v000002062b9f1a60_0 .net "mem_read", 0 0, v000002062b9c3070_0;  alias, 1 drivers
v000002062b9f14c0_0 .net "mem_write", 0 0, v000002062b9c3bb0_0;  alias, 1 drivers
S_000002062b9d0fc0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002062b9d1920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002062b9f2f00 .array "DataMem", 1023 0, 31 0;
v000002062b9f2280_0 .net "Data_In", 31 0, v000002062b9c3b10_0;  alias, 1 drivers
v000002062b9f26e0_0 .var "Data_Out", 31 0;
v000002062b9f34a0_0 .net "Write_en", 0 0, v000002062b9c3bb0_0;  alias, 1 drivers
v000002062b9f3900_0 .net "addr", 31 0, v000002062b9c3a70_0;  alias, 1 drivers
v000002062b9f2b40_0 .net "clk", 0 0, L_000002062b942510;  alias, 1 drivers
v000002062b9f3540_0 .var/i "i", 31 0;
S_000002062b9d1dd0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002062b9fe170 .param/l "add" 0 9 6, C4<000000100000>;
P_000002062b9fe1a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002062b9fe1e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002062b9fe218 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002062b9fe250 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002062b9fe288 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002062b9fe2c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002062b9fe2f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002062b9fe330 .param/l "j" 0 9 19, C4<000010000000>;
P_000002062b9fe368 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002062b9fe3a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002062b9fe3d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002062b9fe410 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002062b9fe448 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002062b9fe480 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002062b9fe4b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002062b9fe4f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002062b9fe528 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002062b9fe560 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002062b9fe598 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002062b9fe5d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002062b9fe608 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002062b9fe640 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002062b9fe678 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002062b9fe6b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002062b9f1e20_0 .net "MEM_ALU_OUT", 31 0, v000002062b9c3a70_0;  alias, 1 drivers
v000002062b9f1600_0 .net "MEM_Data_mem_out", 31 0, v000002062b9f26e0_0;  alias, 1 drivers
v000002062b9f2fa0_0 .net "MEM_memread", 0 0, v000002062b9c3070_0;  alias, 1 drivers
v000002062b9f16a0_0 .net "MEM_opcode", 11 0, v000002062b9c4010_0;  alias, 1 drivers
v000002062b9f17e0_0 .net "MEM_rd_ind", 4 0, v000002062b9c4fb0_0;  alias, 1 drivers
v000002062b9f1ba0_0 .net "MEM_rd_indzero", 0 0, v000002062b9c5050_0;  alias, 1 drivers
v000002062b9f1880_0 .net "MEM_regwrite", 0 0, v000002062b9c3cf0_0;  alias, 1 drivers
v000002062b9f3180_0 .var "WB_ALU_OUT", 31 0;
v000002062b9f2820_0 .var "WB_Data_mem_out", 31 0;
v000002062b9f1920_0 .var "WB_memread", 0 0;
v000002062b9f3040_0 .var "WB_rd_ind", 4 0;
v000002062b9f1ec0_0 .var "WB_rd_indzero", 0 0;
v000002062b9f19c0_0 .var "WB_regwrite", 0 0;
v000002062b9f2460_0 .net "clk", 0 0, L_000002062ba1e430;  1 drivers
v000002062b9f2dc0_0 .var "hlt", 0 0;
v000002062b9f2000_0 .net "rst", 0 0, v000002062ba04970_0;  alias, 1 drivers
E_000002062b95e5d0 .event posedge, v000002062b9c3d90_0, v000002062b9f2460_0;
S_000002062b9d20f0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002062b71d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002062ba1e350 .functor AND 32, v000002062b9f2820_0, L_000002062ba74950, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba1e510 .functor NOT 1, v000002062b9f1920_0, C4<0>, C4<0>, C4<0>;
L_000002062ba1e270 .functor AND 32, v000002062b9f3180_0, L_000002062ba728d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002062ba1e2e0 .functor OR 32, L_000002062ba1e350, L_000002062ba1e270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002062b9f28c0_0 .net "Write_Data_RegFile", 31 0, L_000002062ba1e2e0;  alias, 1 drivers
v000002062b9f30e0_0 .net *"_ivl_0", 31 0, L_000002062ba74950;  1 drivers
v000002062b9f1ce0_0 .net *"_ivl_2", 31 0, L_000002062ba1e350;  1 drivers
v000002062b9f2500_0 .net *"_ivl_4", 0 0, L_000002062ba1e510;  1 drivers
v000002062b9f2960_0 .net *"_ivl_6", 31 0, L_000002062ba728d0;  1 drivers
v000002062b9f3ea0_0 .net *"_ivl_8", 31 0, L_000002062ba1e270;  1 drivers
v000002062b9f3cc0_0 .net "alu_out", 31 0, v000002062b9f3180_0;  alias, 1 drivers
v000002062b9f3f40_0 .net "mem_out", 31 0, v000002062b9f2820_0;  alias, 1 drivers
v000002062b9f39a0_0 .net "mem_read", 0 0, v000002062b9f1920_0;  alias, 1 drivers
LS_000002062ba74950_0_0 .concat [ 1 1 1 1], v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0;
LS_000002062ba74950_0_4 .concat [ 1 1 1 1], v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0;
LS_000002062ba74950_0_8 .concat [ 1 1 1 1], v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0;
LS_000002062ba74950_0_12 .concat [ 1 1 1 1], v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0;
LS_000002062ba74950_0_16 .concat [ 1 1 1 1], v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0;
LS_000002062ba74950_0_20 .concat [ 1 1 1 1], v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0;
LS_000002062ba74950_0_24 .concat [ 1 1 1 1], v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0;
LS_000002062ba74950_0_28 .concat [ 1 1 1 1], v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0, v000002062b9f1920_0;
LS_000002062ba74950_1_0 .concat [ 4 4 4 4], LS_000002062ba74950_0_0, LS_000002062ba74950_0_4, LS_000002062ba74950_0_8, LS_000002062ba74950_0_12;
LS_000002062ba74950_1_4 .concat [ 4 4 4 4], LS_000002062ba74950_0_16, LS_000002062ba74950_0_20, LS_000002062ba74950_0_24, LS_000002062ba74950_0_28;
L_000002062ba74950 .concat [ 16 16 0 0], LS_000002062ba74950_1_0, LS_000002062ba74950_1_4;
LS_000002062ba728d0_0_0 .concat [ 1 1 1 1], L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510;
LS_000002062ba728d0_0_4 .concat [ 1 1 1 1], L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510;
LS_000002062ba728d0_0_8 .concat [ 1 1 1 1], L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510;
LS_000002062ba728d0_0_12 .concat [ 1 1 1 1], L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510;
LS_000002062ba728d0_0_16 .concat [ 1 1 1 1], L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510;
LS_000002062ba728d0_0_20 .concat [ 1 1 1 1], L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510;
LS_000002062ba728d0_0_24 .concat [ 1 1 1 1], L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510;
LS_000002062ba728d0_0_28 .concat [ 1 1 1 1], L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510, L_000002062ba1e510;
LS_000002062ba728d0_1_0 .concat [ 4 4 4 4], LS_000002062ba728d0_0_0, LS_000002062ba728d0_0_4, LS_000002062ba728d0_0_8, LS_000002062ba728d0_0_12;
LS_000002062ba728d0_1_4 .concat [ 4 4 4 4], LS_000002062ba728d0_0_16, LS_000002062ba728d0_0_20, LS_000002062ba728d0_0_24, LS_000002062ba728d0_0_28;
L_000002062ba728d0 .concat [ 16 16 0 0], LS_000002062ba728d0_1_0, LS_000002062ba728d0_1_4;
    .scope S_000002062b9d2be0;
T_0 ;
    %wait E_000002062b95d550;
    %load/vec4 v000002062b9efb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002062b9f03e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002062b9ef440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002062b9ef800_0;
    %assign/vec4 v000002062b9f03e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002062b9d1600;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002062b9f02a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002062b9f02a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002062b9f02a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %load/vec4 v000002062b9f02a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002062b9f02a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9ef6c0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002062b9d12e0;
T_2 ;
    %wait E_000002062b95ded0;
    %load/vec4 v000002062b9ef080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002062b9df930_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9df890_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9f1100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9f0200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9f0020_0, 0;
    %assign/vec4 v000002062b9eefe0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002062b9ef8a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002062b9f0e80_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002062b9df930_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9df890_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9f1100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9f0200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9f0020_0, 0;
    %assign/vec4 v000002062b9eefe0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002062b9ef8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002062b9f00c0_0;
    %assign/vec4 v000002062b9df890_0, 0;
    %load/vec4 v000002062b9eecc0_0;
    %assign/vec4 v000002062b9df930_0, 0;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002062b9f0200_0, 0;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002062b9eefe0_0, 4, 5;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002062b9eefe0_0, 4, 5;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002062b9f0020_0, 0;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002062b9f1100_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002062b9f1100_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002062b9f00c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002062b9f1100_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002062b9d28c0;
T_3 ;
    %wait E_000002062b95d550;
    %load/vec4 v000002062b9dd810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002062b9dce10_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002062b9dce10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002062b9dce10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9de530, 0, 4;
    %load/vec4 v000002062b9dce10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002062b9dce10_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002062b9dde50_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002062b9dd590_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002062b9df250_0;
    %load/vec4 v000002062b9dde50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9de530, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9de530, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002062b9d28c0;
T_4 ;
    %wait E_000002062b95cf90;
    %load/vec4 v000002062b9dde50_0;
    %load/vec4 v000002062b9dd450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002062b9dde50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002062b9dd590_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002062b9df250_0;
    %assign/vec4 v000002062b9ddd10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002062b9dd450_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002062b9de530, 4;
    %assign/vec4 v000002062b9ddd10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002062b9d28c0;
T_5 ;
    %wait E_000002062b95cf90;
    %load/vec4 v000002062b9dde50_0;
    %load/vec4 v000002062b9dead0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002062b9dde50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002062b9dd590_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002062b9df250_0;
    %assign/vec4 v000002062b9dec10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002062b9dead0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002062b9de530, 4;
    %assign/vec4 v000002062b9dec10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002062b9d28c0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002062b9d25a0;
    %jmp t_0;
    .scope S_000002062b9d25a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002062b9dcb90_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002062b9dcb90_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002062b9dcb90_0;
    %ix/getv/s 4, v000002062b9dcb90_0;
    %load/vec4a v000002062b9de530, 4;
    %ix/getv/s 4, v000002062b9dcb90_0;
    %load/vec4a v000002062b9de530, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002062b9dcb90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002062b9dcb90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002062b9d28c0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002062b9d2a50;
T_7 ;
    %wait E_000002062b95cf10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002062b9dc730_0, 0, 32;
    %load/vec4 v000002062b9dacf0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002062b9dacf0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002062b9dabb0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002062b9dc730_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002062b9dacf0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002062b9dacf0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002062b9dacf0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002062b9dabb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002062b9dc730_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002062b9dabb0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002062b9dabb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002062b9dc730_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002062b9d1f60;
T_8 ;
    %wait E_000002062b95d550;
    %load/vec4 v000002062b9d8810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002062b9d98f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002062b9d9f30_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002062b9d9f30_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002062b9d98f0_0;
    %load/vec4 v000002062b9d8b30_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002062b9d98f0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002062b9d98f0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002062b9d98f0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002062b9d98f0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002062b9d98f0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002062b9d98f0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002062b9d1f60;
T_9 ;
    %wait E_000002062b95d550;
    %load/vec4 v000002062b9d8810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9d8bd0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002062b9d81d0_0;
    %assign/vec4 v000002062b9d8bd0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002062b9d1790;
T_10 ;
    %wait E_000002062b95c9d0;
    %load/vec4 v000002062b9dba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062b9dad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062b9dbb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9dbab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062b9d9490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062b9d8e50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002062b9d93f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002062b9d9e90_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002062b9d8ef0_0;
    %load/vec4 v000002062b9d7e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002062b9d8130_0;
    %load/vec4 v000002062b9d7e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002062b9d83b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002062b9d7ff0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002062b9d8ef0_0;
    %load/vec4 v000002062b9d7f50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002062b9d8130_0;
    %load/vec4 v000002062b9d7f50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9dad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9dbb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9dbab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062b9d9490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9d8e50_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002062b9d8090_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9dad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062b9dbb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062b9dbab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9d9490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9d8e50_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062b9dad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062b9dbb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9dbab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9d9490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9d8e50_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002062b9d2280;
T_11 ;
    %wait E_000002062b95ce50;
    %load/vec4 v000002062b9d4020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002062b9d4fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d3b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d3d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d4de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d4ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d5060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d4d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d34e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d4c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d4f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d4e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d3da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d3260_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d5600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d5560_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9d4660_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9d3a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9d3620_0, 0;
    %assign/vec4 v000002062b9d5240_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002062b9d4480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002062b9d43e0_0;
    %assign/vec4 v000002062b9d5240_0, 0;
    %load/vec4 v000002062b9d4a20_0;
    %assign/vec4 v000002062b9d3620_0, 0;
    %load/vec4 v000002062b9d3800_0;
    %assign/vec4 v000002062b9d3a80_0, 0;
    %load/vec4 v000002062b9d54c0_0;
    %assign/vec4 v000002062b9d4660_0, 0;
    %load/vec4 v000002062b9d3f80_0;
    %assign/vec4 v000002062b9d5560_0, 0;
    %load/vec4 v000002062b9d2fe0_0;
    %assign/vec4 v000002062b9d5600_0, 0;
    %load/vec4 v000002062b9d3080_0;
    %assign/vec4 v000002062b9d3260_0, 0;
    %load/vec4 v000002062b9d3ee0_0;
    %assign/vec4 v000002062b9d3da0_0, 0;
    %load/vec4 v000002062b9d3e40_0;
    %assign/vec4 v000002062b9d4e80_0, 0;
    %load/vec4 v000002062b9d3300_0;
    %assign/vec4 v000002062b9d4f20_0, 0;
    %load/vec4 v000002062b9d3940_0;
    %assign/vec4 v000002062b9d4c00_0, 0;
    %load/vec4 v000002062b9d4520_0;
    %assign/vec4 v000002062b9d34e0_0, 0;
    %load/vec4 v000002062b9d5420_0;
    %assign/vec4 v000002062b9d4d40_0, 0;
    %load/vec4 v000002062b9d52e0_0;
    %assign/vec4 v000002062b9d5060_0, 0;
    %load/vec4 v000002062b9d3760_0;
    %assign/vec4 v000002062b9d4ca0_0, 0;
    %load/vec4 v000002062b9d51a0_0;
    %assign/vec4 v000002062b9d4de0_0, 0;
    %load/vec4 v000002062b9d48e0_0;
    %assign/vec4 v000002062b9d3d00_0, 0;
    %load/vec4 v000002062b9d3bc0_0;
    %assign/vec4 v000002062b9d3b20_0, 0;
    %load/vec4 v000002062b9d56a0_0;
    %assign/vec4 v000002062b9d4fc0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002062b9d4fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d3b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d3d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d4de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d4ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d5060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d4d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d34e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d4c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d4f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d4e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d3da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d3260_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d5600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d5560_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9d4660_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9d3a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9d3620_0, 0;
    %assign/vec4 v000002062b9d5240_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002062b9d1c40;
T_12 ;
    %wait E_000002062b95c990;
    %load/vec4 v000002062b9d97b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002062b9d66e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d6c80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d6140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d5d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d61e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d5ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d5c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d6280_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d5ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d5e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d6500_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d68c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d6640_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d5ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9d6320_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9d6820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9d6780_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002062b9d5f60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d5b00_0, 0;
    %assign/vec4 v000002062b9d5a60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002062b9d9210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002062b9d40c0_0;
    %assign/vec4 v000002062b9d5a60_0, 0;
    %load/vec4 v000002062b9d4160_0;
    %assign/vec4 v000002062b9d5b00_0, 0;
    %load/vec4 v000002062b9d6b40_0;
    %assign/vec4 v000002062b9d5f60_0, 0;
    %load/vec4 v000002062b9d65a0_0;
    %assign/vec4 v000002062b9d6780_0, 0;
    %load/vec4 v000002062b9d59c0_0;
    %assign/vec4 v000002062b9d6820_0, 0;
    %load/vec4 v000002062b9d6be0_0;
    %assign/vec4 v000002062b9d6320_0, 0;
    %load/vec4 v000002062b9d4200_0;
    %assign/vec4 v000002062b9d5ba0_0, 0;
    %load/vec4 v000002062b9d60a0_0;
    %assign/vec4 v000002062b9d6640_0, 0;
    %load/vec4 v000002062b9d63c0_0;
    %assign/vec4 v000002062b9d68c0_0, 0;
    %load/vec4 v000002062b9d6460_0;
    %assign/vec4 v000002062b9d6500_0, 0;
    %load/vec4 v000002062b9d6dc0_0;
    %assign/vec4 v000002062b9d5e20_0, 0;
    %load/vec4 v000002062b9d6e60_0;
    %assign/vec4 v000002062b9d5ec0_0, 0;
    %load/vec4 v000002062b9d5880_0;
    %assign/vec4 v000002062b9d6280_0, 0;
    %load/vec4 v000002062b9d6d20_0;
    %assign/vec4 v000002062b9d6aa0_0, 0;
    %load/vec4 v000002062b9d6000_0;
    %assign/vec4 v000002062b9d5c40_0, 0;
    %load/vec4 v000002062b9d5920_0;
    %assign/vec4 v000002062b9d5ce0_0, 0;
    %load/vec4 v000002062b9d6960_0;
    %assign/vec4 v000002062b9d61e0_0, 0;
    %load/vec4 v000002062b9d57e0_0;
    %assign/vec4 v000002062b9d5d80_0, 0;
    %load/vec4 v000002062b9d47a0_0;
    %assign/vec4 v000002062b9d6140_0, 0;
    %load/vec4 v000002062b9d4700_0;
    %assign/vec4 v000002062b9d6c80_0, 0;
    %load/vec4 v000002062b9d6a00_0;
    %assign/vec4 v000002062b9d66e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002062b9d66e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d6c80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d6140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d5d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d61e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d5ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d5c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d6280_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d5ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d5e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9d6500_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d68c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d6640_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d5ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9d6320_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9d6820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9d6780_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002062b9d5f60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9d5b00_0, 0;
    %assign/vec4 v000002062b9d5a60_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002062b7cda30;
T_13 ;
    %wait E_000002062b95d890;
    %load/vec4 v000002062b9c73a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002062b9c82a0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002062b7cd8a0;
T_14 ;
    %wait E_000002062b95d350;
    %load/vec4 v000002062b9c8840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002062b9c7f80_0;
    %pad/u 33;
    %load/vec4 v000002062b9c8b60_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002062b9c7120_0, 0;
    %assign/vec4 v000002062b9c92e0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002062b9c7f80_0;
    %pad/u 33;
    %load/vec4 v000002062b9c8b60_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002062b9c7120_0, 0;
    %assign/vec4 v000002062b9c92e0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002062b9c7f80_0;
    %pad/u 33;
    %load/vec4 v000002062b9c8b60_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002062b9c7120_0, 0;
    %assign/vec4 v000002062b9c92e0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002062b9c7f80_0;
    %pad/u 33;
    %load/vec4 v000002062b9c8b60_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002062b9c7120_0, 0;
    %assign/vec4 v000002062b9c92e0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002062b9c7f80_0;
    %pad/u 33;
    %load/vec4 v000002062b9c8b60_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002062b9c7120_0, 0;
    %assign/vec4 v000002062b9c92e0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002062b9c7f80_0;
    %pad/u 33;
    %load/vec4 v000002062b9c8b60_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002062b9c7120_0, 0;
    %assign/vec4 v000002062b9c92e0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002062b9c8b60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002062b9c92e0_0;
    %load/vec4 v000002062b9c8b60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002062b9c7f80_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002062b9c8b60_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002062b9c8b60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002062b9c92e0_0, 0;
    %load/vec4 v000002062b9c7f80_0;
    %ix/getv 4, v000002062b9c8b60_0;
    %shiftl 4;
    %assign/vec4 v000002062b9c7120_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002062b9c8b60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002062b9c92e0_0;
    %load/vec4 v000002062b9c8b60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002062b9c7f80_0;
    %load/vec4 v000002062b9c8b60_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002062b9c8b60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002062b9c92e0_0, 0;
    %load/vec4 v000002062b9c7f80_0;
    %ix/getv 4, v000002062b9c8b60_0;
    %shiftr 4;
    %assign/vec4 v000002062b9c7120_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9c92e0_0, 0;
    %load/vec4 v000002062b9c7f80_0;
    %load/vec4 v000002062b9c8b60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002062b9c7120_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062b9c92e0_0, 0;
    %load/vec4 v000002062b9c8b60_0;
    %load/vec4 v000002062b9c7f80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002062b9c7120_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002062b7169c0;
T_15 ;
    %wait E_000002062b95d050;
    %load/vec4 v000002062b9c3d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002062b9c5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9c3cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9c3bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9c3070_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002062b9c4010_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9c4fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9c3b10_0, 0;
    %assign/vec4 v000002062b9c3a70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002062b8e4760_0;
    %assign/vec4 v000002062b9c3a70_0, 0;
    %load/vec4 v000002062b9c55f0_0;
    %assign/vec4 v000002062b9c3b10_0, 0;
    %load/vec4 v000002062b9c5410_0;
    %assign/vec4 v000002062b9c4fb0_0, 0;
    %load/vec4 v000002062b8cea30_0;
    %assign/vec4 v000002062b9c4010_0, 0;
    %load/vec4 v000002062b8e32c0_0;
    %assign/vec4 v000002062b9c3070_0, 0;
    %load/vec4 v000002062b8ce710_0;
    %assign/vec4 v000002062b9c3bb0_0, 0;
    %load/vec4 v000002062b9c5550_0;
    %assign/vec4 v000002062b9c3cf0_0, 0;
    %load/vec4 v000002062b9c54b0_0;
    %assign/vec4 v000002062b9c5050_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002062b9d0fc0;
T_16 ;
    %wait E_000002062b95cf90;
    %load/vec4 v000002062b9f34a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002062b9f2280_0;
    %load/vec4 v000002062b9f3900_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9f2f00, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002062b9d0fc0;
T_17 ;
    %wait E_000002062b95cf90;
    %load/vec4 v000002062b9f3900_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002062b9f2f00, 4;
    %assign/vec4 v000002062b9f26e0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002062b9d0fc0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002062b9f3540_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002062b9f3540_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002062b9f3540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9f2f00, 0, 4;
    %load/vec4 v000002062b9f3540_0;
    %addi 1, 0, 32;
    %store/vec4 v000002062b9f3540_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9f2f00, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9f2f00, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9f2f00, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9f2f00, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9f2f00, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9f2f00, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9f2f00, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9f2f00, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9f2f00, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002062b9f2f00, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002062b9d0fc0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002062b9f3540_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002062b9f3540_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002062b9f3540_0;
    %load/vec4a v000002062b9f2f00, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002062b9f3540_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002062b9f3540_0;
    %addi 1, 0, 32;
    %store/vec4 v000002062b9f3540_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002062b9d1dd0;
T_20 ;
    %wait E_000002062b95e5d0;
    %load/vec4 v000002062b9f2000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002062b9f1ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9f2dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9f19c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062b9f1920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002062b9f3040_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002062b9f2820_0, 0;
    %assign/vec4 v000002062b9f3180_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002062b9f1e20_0;
    %assign/vec4 v000002062b9f3180_0, 0;
    %load/vec4 v000002062b9f1600_0;
    %assign/vec4 v000002062b9f2820_0, 0;
    %load/vec4 v000002062b9f2fa0_0;
    %assign/vec4 v000002062b9f1920_0, 0;
    %load/vec4 v000002062b9f17e0_0;
    %assign/vec4 v000002062b9f3040_0, 0;
    %load/vec4 v000002062b9f1880_0;
    %assign/vec4 v000002062b9f19c0_0, 0;
    %load/vec4 v000002062b9f1ba0_0;
    %assign/vec4 v000002062b9f1ec0_0, 0;
    %load/vec4 v000002062b9f16a0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002062b9f2dc0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002062b71d800;
T_21 ;
    %wait E_000002062b95ce10;
    %load/vec4 v000002062ba04470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002062ba05af0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002062ba05af0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002062ba05af0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002062b799f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002062ba04790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002062ba04970_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002062b799f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002062ba04790_0;
    %inv;
    %assign/vec4 v000002062ba04790_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002062b799f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Max&MinArray/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002062ba04970_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002062ba04970_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002062ba04650_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
