#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 25 08:37:54 2021
# Process ID: 3928
# Current directory: D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.runs/system_DisparityV0_ip_0_0_synth_1
# Command line: vivado.exe -log system_DisparityV0_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_DisparityV0_ip_0_0.tcl
# Log file: D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.runs/system_DisparityV0_ip_0_0_synth_1/system_DisparityV0_ip_0_0.vds
# Journal file: D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.runs/system_DisparityV0_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_DisparityV0_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/CustomIPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_DisparityV0_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3056
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.883 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_DisparityV0_ip_0_0' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ip/system_DisparityV0_ip_0_0/synth/system_DisparityV0_ip_0_0.vhd:92]
INFO: [Synth 8-3491] module 'DisparityV0_ip' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip.vhd:29' bound to instance 'U0' of component 'DisparityV0_ip' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ip/system_DisparityV0_ip_0_0/synth/system_DisparityV0_ip_0_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip.vhd:65]
INFO: [Synth 8-3491] module 'DisparityV0_ip_reset_sync' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_reset_sync.vhd:22' bound to instance 'u_DisparityV0_ip_reset_sync_inst' of component 'DisparityV0_ip_reset_sync' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip.vhd:229]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_reset_sync' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_reset_sync.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_reset_sync' (1#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_reset_sync.vhd:30]
INFO: [Synth 8-3491] module 'DisparityV0_ip_axi_lite' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi_lite.vhd:22' bound to instance 'u_DisparityV0_ip_axi_lite_inst' of component 'DisparityV0_ip_axi_lite' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip.vhd:235]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_axi_lite' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi_lite.vhd:54]
INFO: [Synth 8-3491] module 'DisparityV0_ip_addr_decoder' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_addr_decoder.vhd:22' bound to instance 'u_DisparityV0_ip_addr_decoder_inst' of component 'DisparityV0_ip_addr_decoder' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi_lite.vhd:126]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_addr_decoder' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_addr_decoder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_addr_decoder' (2#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_addr_decoder.vhd:40]
INFO: [Synth 8-3491] module 'DisparityV0_ip_axi_lite_module' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi_lite_module.vhd:22' bound to instance 'u_DisparityV0_ip_axi_lite_module_inst' of component 'DisparityV0_ip_axi_lite_module' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi_lite.vhd:142]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_axi_lite_module' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_axi_lite_module' (3#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_axi_lite' (4#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi_lite.vhd:54]
INFO: [Synth 8-3491] module 'DisparityV0_ip_axi4_stream_video_slave' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_slave.vhd:22' bound to instance 'u_DisparityV0_ip_axi4_stream_video_slave_inst' of component 'DisparityV0_ip_axi4_stream_video_slave' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip.vhd:265]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_axi4_stream_video_slave' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_slave.vhd:46]
INFO: [Synth 8-3491] module 'DisparityV0_ip_fifo_eol' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_eol.vhd:22' bound to instance 'u_DisparityV0_ip_fifo_eol_inst' of component 'DisparityV0_ip_fifo_eol' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_slave.vhd:135]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_fifo_eol' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_eol.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DisparityV0_ip_SimpleDualPortRAM_singlebit' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_DisparityV0_ip_fifo_eol_classic_ram' of component 'DisparityV0_ip_SimpleDualPortRAM_singlebit' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_eol.vhd:114]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_SimpleDualPortRAM_singlebit' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_SimpleDualPortRAM_singlebit.vhd:37]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_SimpleDualPortRAM_singlebit' (5#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_SimpleDualPortRAM_singlebit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_fifo_eol' (6#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_eol.vhd:34]
INFO: [Synth 8-3491] module 'DisparityV0_ip_fifo_sof' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_sof.vhd:22' bound to instance 'u_DisparityV0_ip_fifo_sof_inst' of component 'DisparityV0_ip_fifo_sof' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_slave.vhd:145]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_fifo_sof' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_sof.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DisparityV0_ip_SimpleDualPortRAM_singlebit' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_DisparityV0_ip_fifo_sof_classic_ram' of component 'DisparityV0_ip_SimpleDualPortRAM_singlebit' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_sof.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_fifo_sof' (7#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_sof.vhd:34]
INFO: [Synth 8-3491] module 'DisparityV0_ip_adapter_in' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_adapter_in.vhd:22' bound to instance 'u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in' of component 'DisparityV0_ip_adapter_in' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_slave.vhd:155]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_adapter_in' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_adapter_in.vhd:45]
INFO: [Synth 8-3491] module 'DisparityV0_ip_adapter_in_module' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_adapter_in_module.vhd:22' bound to instance 'u_DisparityV0_ip_DisparityV0_ip_axi4_stream_video_slave_DisparityV0_ip_adapter_in_DisparityV0_ip_adapter_in_module' of component 'DisparityV0_ip_adapter_in_module' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_adapter_in.vhd:78]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_adapter_in_module' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_adapter_in_module.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_adapter_in_module' (8#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_adapter_in_module.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_adapter_in' (9#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_adapter_in.vhd:45]
INFO: [Synth 8-3491] module 'DisparityV0_ip_fifo_data' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_data.vhd:22' bound to instance 'u_DisparityV0_ip_fifo_data_inst' of component 'DisparityV0_ip_fifo_data' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_slave.vhd:176]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_fifo_data' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_data.vhd:36]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'DisparityV0_ip_SimpleDualPortRAM_generic' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_DisparityV0_ip_fifo_data_classic_ram' of component 'DisparityV0_ip_SimpleDualPortRAM_generic' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_data.vhd:118]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_SimpleDualPortRAM_generic' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_SimpleDualPortRAM_generic' (10#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_SimpleDualPortRAM_generic.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_fifo_data' (11#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_data.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_axi4_stream_video_slave' (12#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_slave.vhd:46]
INFO: [Synth 8-3491] module 'DisparityV0_ip_dut' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_dut.vhd:22' bound to instance 'u_DisparityV0_ip_dut_inst' of component 'DisparityV0_ip_dut' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip.vhd:287]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_dut' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_dut.vhd:43]
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_DisparityV0' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_DisparityV0.vhd:46' bound to instance 'u_DisparityV0_ip_src_DisparityV0' of component 'DisparityV0_ip_src_DisparityV0' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_dut.vhd:86]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_src_DisparityV0' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_DisparityV0.vhd:67]
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_ct' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_ct.vhd:23' bound to instance 'u_ct' of component 'DisparityV0_ip_src_ct' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_DisparityV0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_src_ct' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_ct.vhd:34]
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_LB_D' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D.vhd:23' bound to instance 'u_LB_D' of component 'DisparityV0_ip_src_LB_D' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_ct.vhd:156]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_src_LB_D' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D.vhd:34]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_SimpleDualPortRAM_generic' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM_generic' of component 'DisparityV0_ip_src_SimpleDualPortRAM_generic' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D.vhd:69]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_src_SimpleDualPortRAM_generic' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_src_SimpleDualPortRAM_generic' (13#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_SimpleDualPortRAM_generic.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_src_LB_D' (14#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D.vhd:34]
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_LB_D1' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D1.vhd:23' bound to instance 'u_LB_D1' of component 'DisparityV0_ip_src_LB_D1' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_ct.vhd:165]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_src_LB_D1' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D1.vhd:34]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_SimpleDualPortRAM_generic' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'DisparityV0_ip_src_SimpleDualPortRAM_generic' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_src_LB_D1' (15#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D1.vhd:34]
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_LB_D2' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D2.vhd:23' bound to instance 'u_LB_D2' of component 'DisparityV0_ip_src_LB_D2' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_ct.vhd:174]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_src_LB_D2' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D2.vhd:34]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_SimpleDualPortRAM_generic' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'DisparityV0_ip_src_SimpleDualPortRAM_generic' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D2.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_src_LB_D2' (16#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D2.vhd:34]
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_LB_D3' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D3.vhd:23' bound to instance 'u_LB_D3' of component 'DisparityV0_ip_src_LB_D3' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_ct.vhd:183]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_src_LB_D3' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D3.vhd:34]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_SimpleDualPortRAM_generic' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'DisparityV0_ip_src_SimpleDualPortRAM_generic' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D3.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_src_LB_D3' (17#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D3.vhd:34]
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_LB_D4' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D4.vhd:23' bound to instance 'u_LB_D4' of component 'DisparityV0_ip_src_LB_D4' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_ct.vhd:192]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_src_LB_D4' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D4.vhd:34]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_SimpleDualPortRAM_generic' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'DisparityV0_ip_src_SimpleDualPortRAM_generic' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D4.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_src_LB_D4' (18#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D4.vhd:34]
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_LB_D5' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D5.vhd:23' bound to instance 'u_LB_D5' of component 'DisparityV0_ip_src_LB_D5' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_ct.vhd:201]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_src_LB_D5' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D5.vhd:34]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_SimpleDualPortRAM_generic' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'DisparityV0_ip_src_SimpleDualPortRAM_generic' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D5.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_src_LB_D5' (19#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_LB_D5.vhd:34]
INFO: [Synth 8-3491] module 'DisparityV0_ip_src_Filter' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_Filter.vhd:23' bound to instance 'u_Filter' of component 'DisparityV0_ip_src_Filter' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_ct.vhd:210]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_src_Filter' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_Filter.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_src_Filter' (20#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_Filter.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_src_ct' (21#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_ct.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_src_DisparityV0' (22#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_src_DisparityV0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_dut' (23#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_dut.vhd:43]
INFO: [Synth 8-3491] module 'DisparityV0_ip_axi4_stream_video_master' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_master.vhd:22' bound to instance 'u_DisparityV0_ip_axi4_stream_video_master_inst' of component 'DisparityV0_ip_axi4_stream_video_master' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip.vhd:306]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_axi4_stream_video_master' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_master.vhd:42]
INFO: [Synth 8-3491] module 'DisparityV0_ip_fifo_data_OUT' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_data_OUT.vhd:22' bound to instance 'u_DisparityV0_ip_fifo_data_OUT_inst' of component 'DisparityV0_ip_fifo_data_OUT' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_master.vhd:99]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_fifo_data_OUT' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_data_OUT.vhd:36]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'DisparityV0_ip_SimpleDualPortRAM_generic' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic' of component 'DisparityV0_ip_SimpleDualPortRAM_generic' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_data_OUT.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_fifo_data_OUT' (24#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_data_OUT.vhd:36]
INFO: [Synth 8-3491] module 'DisparityV0_ip_fifo_eol_out' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_eol_out.vhd:22' bound to instance 'u_DisparityV0_ip_fifo_eol_out_inst' of component 'DisparityV0_ip_fifo_eol_out' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_master.vhd:111]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_fifo_eol_out' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_eol_out.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DisparityV0_ip_SimpleDualPortRAM_singlebit' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_DisparityV0_ip_fifo_eol_out_classic_ram' of component 'DisparityV0_ip_SimpleDualPortRAM_singlebit' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_eol_out.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_fifo_eol_out' (25#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_eol_out.vhd:34]
INFO: [Synth 8-3491] module 'DisparityV0_ip_fifo_sof_out' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_sof_out.vhd:22' bound to instance 'u_DisparityV0_ip_fifo_sof_out_inst' of component 'DisparityV0_ip_fifo_sof_out' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_master.vhd:121]
INFO: [Synth 8-638] synthesizing module 'DisparityV0_ip_fifo_sof_out' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_sof_out.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DisparityV0_ip_SimpleDualPortRAM_singlebit' declared at 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_DisparityV0_ip_fifo_sof_out_classic_ram_singlebit' of component 'DisparityV0_ip_SimpleDualPortRAM_singlebit' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_sof_out.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_fifo_sof_out' (26#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_fifo_sof_out.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip_axi4_stream_video_master' (27#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip_axi4_stream_video_master.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DisparityV0_ip' (28#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/9b63/hdl/vhdl/DisparityV0_ip.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'system_DisparityV0_ip_0_0' (29#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ip/system_DisparityV0_ip_0_0/synth/system_DisparityV0_ip_0_0.vhd:92]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1005.883 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1005.883 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1005.883 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1005.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1038.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1039.074 ; gain = 0.273
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1039.074 ; gain = 33.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1039.074 ; gain = 33.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1039.074 ; gain = 33.191
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_wstate_reg' in module 'DisparityV0_ip_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_rstate_reg' in module 'DisparityV0_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                         00000000
                 iSTATE0 |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_rstate_reg' using encoding 'sequential' in module 'DisparityV0_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                         00000000
                  iSTATE |                              010 |                         00000001
                 iSTATE0 |                              100 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_wstate_reg' using encoding 'one-hot' in module 'DisparityV0_ip_axi_lite_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1039.074 ; gain = 33.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 12    
	   2 Input    2 Bit       Adders := 12    
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 10    
	               10 Bit    Registers := 12    
	                8 Bit    Registers := 74    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 60    
+---RAMs : 
	               8K Bit	(1024 X 8 bit)          RAMs := 6     
	              128 Bit	(4 X 32 bit)          RAMs := 2     
	                4 Bit	(4 X 1 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 56    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1039.074 ; gain = 33.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/u_ShiftRegisterRAM_generic/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D1/u_ShiftRegisterRAM/ram_reg        | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D2/u_ShiftRegisterRAM/ram_reg        | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/u_ShiftRegisterRAM/ram_reg        | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D4/u_ShiftRegisterRAM/ram_reg        | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/u_ShiftRegisterRAM/ram_reg        | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name               | RTL Object                                                                                                                                       | Inference | Size (Depth x Width) | Primitives    | 
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_eol_inst/u_DisparityV0_ip_fifo_eol_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_data_inst/u_DisparityV0_ip_fifo_data_classic_ram/ram_reg                  | Implied   | 4 x 32               | RAM32M x 6	   | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_eol_out_inst/u_DisparityV0_ip_fifo_eol_out_classic_ram/ram_reg           | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_sof_out_inst/u_DisparityV0_ip_fifo_sof_out_classic_ram_singlebit/ram_reg | Implied   | 4 x 1                | RAM16X1D x 1	 | 
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1039.074 ; gain = 33.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1039.074 ; gain = 33.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/u_ShiftRegisterRAM_generic/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D1/u_ShiftRegisterRAM/ram_reg        | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D2/u_ShiftRegisterRAM/ram_reg        | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/u_ShiftRegisterRAM/ram_reg        | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D4/u_ShiftRegisterRAM/ram_reg        | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/u_ShiftRegisterRAM/ram_reg        | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name               | RTL Object                                                                                                                                       | Inference | Size (Depth x Width) | Primitives    | 
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_eol_inst/u_DisparityV0_ip_fifo_eol_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_sof_inst/u_DisparityV0_ip_fifo_sof_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_axi4_stream_video_slave_inst/u_DisparityV0_ip_fifo_data_inst/u_DisparityV0_ip_fifo_data_classic_ram/ram_reg                  | Implied   | 4 x 32               | RAM32M x 6	   | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_data_OUT_inst/u_DisparityV0_ip_fifo_data_OUT_classic_ram_generic/ram_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_eol_out_inst/u_DisparityV0_ip_fifo_eol_out_classic_ram/ram_reg           | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_DisparityV0_ip_0_0 | U0/u_DisparityV0_ip_axi4_stream_video_master_inst/u_DisparityV0_ip_fifo_sof_out_inst/u_DisparityV0_ip_fifo_sof_out_classic_ram_singlebit/ram_reg | Implied   | 4 x 1                | RAM16X1D x 1	 | 
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D/u_ShiftRegisterRAM_generic/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D1/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D2/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D3/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D4/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/u_DisparityV0_ip_dut_inst/u_DisparityV0_ip_src_DisparityV0/u_ct/u_LB_D5/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1050.676 ; gain = 44.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1064.539 ; gain = 58.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1064.539 ; gain = 58.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1064.539 ; gain = 58.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1064.539 ; gain = 58.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1064.539 ; gain = 58.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1064.539 ; gain = 58.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    80|
|2     |LUT1     |    25|
|3     |LUT2     |    99|
|4     |LUT3     |   117|
|5     |LUT4     |   451|
|6     |LUT5     |   146|
|7     |LUT6     |   151|
|8     |RAM16X1D |     4|
|9     |RAM32M   |     8|
|10    |RAMB18E1 |     6|
|11    |FDCE     |  1084|
|12    |FDPE     |    25|
|13    |FDRE     |    44|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1064.539 ; gain = 58.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 1064.539 ; gain = 25.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1064.539 ; gain = 58.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1077.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1077.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1077.578 ; gain = 71.695
INFO: [Common 17-1381] The checkpoint 'D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.runs/system_DisparityV0_ip_0_0_synth_1/system_DisparityV0_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_DisparityV0_ip_0_0, cache-ID = a4b91e7d2bf5bebe
INFO: [Coretcl 2-1174] Renamed 37 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.runs/system_DisparityV0_ip_0_0_synth_1/system_DisparityV0_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_DisparityV0_ip_0_0_utilization_synth.rpt -pb system_DisparityV0_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 25 08:39:14 2021...
