<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab3232e4022e8b8de81cb8900345a744b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab3232e4022e8b8de81cb8900345a744b">__intel_cpuid_init2</a> (0x00000007, 0x1, _1)</td></tr>
<tr class="separator:ab3232e4022e8b8de81cb8900345a744b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a73ead4aae4e9a198e03ceb635deae18a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad7b0fea71d1316787390669de743b288"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a79d52c9f88315a073009ecb07b91552e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a79d52c9f88315a073009ecb07b91552e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdefbe20dedd0df6a81e32c22cc164ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:afdefbe20dedd0df6a81e32c22cc164ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#afdefbe20dedd0df6a81e32c22cc164ec">More...</a><br /></td></tr>
<tr class="separator:afdefbe20dedd0df6a81e32c22cc164ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555b9585b5455dd74643a88b978d8276"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a555b9585b5455dd74643a88b978d8276"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#a555b9585b5455dd74643a88b978d8276">More...</a><br /></td></tr>
<tr class="separator:a555b9585b5455dd74643a88b978d8276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae478cf022075c44ffbf01f6f907579d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:ae478cf022075c44ffbf01f6f907579d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#ae478cf022075c44ffbf01f6f907579d1">More...</a><br /></td></tr>
<tr class="separator:ae478cf022075c44ffbf01f6f907579d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7eb1059c36e3b11c3fcd0ca997b25d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ab7eb1059c36e3b11c3fcd0ca997b25d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#ab7eb1059c36e3b11c3fcd0ca997b25d7">More...</a><br /></td></tr>
<tr class="separator:ab7eb1059c36e3b11c3fcd0ca997b25d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b44285f66bb9132f4bfa4c6449b1601"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a7b44285f66bb9132f4bfa4c6449b1601"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#a7b44285f66bb9132f4bfa4c6449b1601">More...</a><br /></td></tr>
<tr class="separator:a7b44285f66bb9132f4bfa4c6449b1601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973851ca0db6d7bf758e48b3fb28483b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a973851ca0db6d7bf758e48b3fb28483b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#a973851ca0db6d7bf758e48b3fb28483b">More...</a><br /></td></tr>
<tr class="separator:a973851ca0db6d7bf758e48b3fb28483b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61945dce4fb28adca64eecdbe11e2088"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a61945dce4fb28adca64eecdbe11e2088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#a61945dce4fb28adca64eecdbe11e2088">More...</a><br /></td></tr>
<tr class="separator:a61945dce4fb28adca64eecdbe11e2088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f007cea33d16a51bc42fe8c9035fd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a33f007cea33d16a51bc42fe8c9035fd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#a33f007cea33d16a51bc42fe8c9035fd9">More...</a><br /></td></tr>
<tr class="separator:a33f007cea33d16a51bc42fe8c9035fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41cdb8819503c411f5daa99927441349"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a41cdb8819503c411f5daa99927441349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#a41cdb8819503c411f5daa99927441349">More...</a><br /></td></tr>
<tr class="separator:a41cdb8819503c411f5daa99927441349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f59f9cb1a633e1c604f9e921ee622d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a94f59f9cb1a633e1c604f9e921ee622d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#a94f59f9cb1a633e1c604f9e921ee622d">More...</a><br /></td></tr>
<tr class="separator:a94f59f9cb1a633e1c604f9e921ee622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a083dd3b79d150557e0a36bee861c988c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a083dd3b79d150557e0a36bee861c988c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#a083dd3b79d150557e0a36bee861c988c">More...</a><br /></td></tr>
<tr class="separator:a083dd3b79d150557e0a36bee861c988c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e036443049e0fe12b5180cf4d86ed0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:ac8e036443049e0fe12b5180cf4d86ed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#ac8e036443049e0fe12b5180cf4d86ed0">More...</a><br /></td></tr>
<tr class="separator:ac8e036443049e0fe12b5180cf4d86ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af43463b9f8176db82ea4fa7224e57b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:af43463b9f8176db82ea4fa7224e57b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#af43463b9f8176db82ea4fa7224e57b26">More...</a><br /></td></tr>
<tr class="separator:af43463b9f8176db82ea4fa7224e57b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11f3ef9d2e7b289653162a32f9f638c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:af11f3ef9d2e7b289653162a32f9f638c"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#af11f3ef9d2e7b289653162a32f9f638c">More...</a><br /></td></tr>
<tr class="separator:af11f3ef9d2e7b289653162a32f9f638c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8502f5700a06ba6703430cb689ad9308"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a8502f5700a06ba6703430cb689ad9308"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#a8502f5700a06ba6703430cb689ad9308">More...</a><br /></td></tr>
<tr class="separator:a8502f5700a06ba6703430cb689ad9308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb191f6d7560c1b6506566f01c50f6c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:abb191f6d7560c1b6506566f01c50f6c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#abb191f6d7560c1b6506566f01c50f6c4">More...</a><br /></td></tr>
<tr class="separator:abb191f6d7560c1b6506566f01c50f6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0823a679481ba2a2a1613ff6ca504845"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a0823a679481ba2a2a1613ff6ca504845"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#a0823a679481ba2a2a1613ff6ca504845">More...</a><br /></td></tr>
<tr class="separator:a0823a679481ba2a2a1613ff6ca504845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc1cdad9aaa213908078544e17ea831"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:accc1cdad9aaa213908078544e17ea831"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#accc1cdad9aaa213908078544e17ea831">More...</a><br /></td></tr>
<tr class="separator:accc1cdad9aaa213908078544e17ea831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956bbf549ac8360bd12313cfe8b087cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a956bbf549ac8360bd12313cfe8b087cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#a956bbf549ac8360bd12313cfe8b087cd">More...</a><br /></td></tr>
<tr class="separator:a956bbf549ac8360bd12313cfe8b087cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8662da69dfcc56276b894744034ac876"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a8662da69dfcc56276b894744034ac876"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#a8662da69dfcc56276b894744034ac876">More...</a><br /></td></tr>
<tr class="separator:a8662da69dfcc56276b894744034ac876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e311874524414a1de853edab388668"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:ad6e311874524414a1de853edab388668"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../df/d90/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d306_1_1_0d319.html#ad6e311874524414a1de853edab388668">More...</a><br /></td></tr>
<tr class="separator:ad6e311874524414a1de853edab388668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b0fea71d1316787390669de743b288"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad7b0fea71d1316787390669de743b288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade16b8f5504abcc13f243edcd7fa781c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ade16b8f5504abcc13f243edcd7fa781c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ead4aae4e9a198e03ceb635deae18a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a73ead4aae4e9a198e03ceb635deae18a">EAX</a></td></tr>
<tr class="separator:a73ead4aae4e9a198e03ceb635deae18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2809fd42d9c67f407b191468baf4b8de"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9b18224ab4e618376ea9cc4c9ad33d49"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aab7e7fb734521d4d1aa6802d7e74a348"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:aab7e7fb734521d4d1aa6802d7e74a348"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d312_1_1_0d343.html#aab7e7fb734521d4d1aa6802d7e74a348">More...</a><br /></td></tr>
<tr class="separator:aab7e7fb734521d4d1aa6802d7e74a348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595bd1826edd78a3cd2ad905bce9b72e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a595bd1826edd78a3cd2ad905bce9b72e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d312_1_1_0d343.html#a595bd1826edd78a3cd2ad905bce9b72e">More...</a><br /></td></tr>
<tr class="separator:a595bd1826edd78a3cd2ad905bce9b72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b18224ab4e618376ea9cc4c9ad33d49"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9b18224ab4e618376ea9cc4c9ad33d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2799430fa04500a23b5cc43c7fa50c80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a2799430fa04500a23b5cc43c7fa50c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2809fd42d9c67f407b191468baf4b8de"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2809fd42d9c67f407b191468baf4b8de">EBX</a></td></tr>
<tr class="separator:a2809fd42d9c67f407b191468baf4b8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab05fa46841805fbc10bbd1cc3026e2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a049d12b48ac140fbc27e256a9aa16334"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a06fe5675cf9a8cba3661567b53cc5b2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a06fe5675cf9a8cba3661567b53cc5b2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d9f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d315_1_1_0d347.html#a06fe5675cf9a8cba3661567b53cc5b2b">More...</a><br /></td></tr>
<tr class="separator:a06fe5675cf9a8cba3661567b53cc5b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049d12b48ac140fbc27e256a9aa16334"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a049d12b48ac140fbc27e256a9aa16334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1739fd03cc49424b913af336945b7687"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a1739fd03cc49424b913af336945b7687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab05fa46841805fbc10bbd1cc3026e2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a5ab05fa46841805fbc10bbd1cc3026e2">ECX</a></td></tr>
<tr class="separator:a5ab05fa46841805fbc10bbd1cc3026e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1eb0d3bb86de1a4119215aaef5e2ae"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac968fcb269167555292358fa7f83080d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0be020ef188516d0c41ea0bfaa2ced43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a0be020ef188516d0c41ea0bfaa2ced43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d7c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d316_1_1_0d350.html#a0be020ef188516d0c41ea0bfaa2ced43">More...</a><br /></td></tr>
<tr class="separator:a0be020ef188516d0c41ea0bfaa2ced43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a839c17a8c1f1754ed22e3b3f836f74e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a839c17a8c1f1754ed22e3b3f836f74e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d2/d7c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d316_1_1_0d350.html#a839c17a8c1f1754ed22e3b3f836f74e9">More...</a><br /></td></tr>
<tr class="separator:a839c17a8c1f1754ed22e3b3f836f74e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8aded8ea035d03fc78a596fca59d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a1f8aded8ea035d03fc78a596fca59d92"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d2/d7c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d316_1_1_0d350.html#a1f8aded8ea035d03fc78a596fca59d92">More...</a><br /></td></tr>
<tr class="separator:a1f8aded8ea035d03fc78a596fca59d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76889f46632bb7ed8101edae68481fe7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a76889f46632bb7ed8101edae68481fe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d7c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d316_1_1_0d350.html#a76889f46632bb7ed8101edae68481fe7">More...</a><br /></td></tr>
<tr class="separator:a76889f46632bb7ed8101edae68481fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3306b55ed021693650c2f187a71d4cf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a3306b55ed021693650c2f187a71d4cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d2/d7c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d316_1_1_0d350.html#a3306b55ed021693650c2f187a71d4cf9">More...</a><br /></td></tr>
<tr class="separator:a3306b55ed021693650c2f187a71d4cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e35ff32fa99464de345619ddbb23c25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a9e35ff32fa99464de345619ddbb23c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d7c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d316_1_1_0d350.html#a9e35ff32fa99464de345619ddbb23c25">More...</a><br /></td></tr>
<tr class="separator:a9e35ff32fa99464de345619ddbb23c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac968fcb269167555292358fa7f83080d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac968fcb269167555292358fa7f83080d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901fe648f02ef93b487c40764206ba23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a901fe648f02ef93b487c40764206ba23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1eb0d3bb86de1a4119215aaef5e2ae"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7d1eb0d3bb86de1a4119215aaef5e2ae">EDX</a></td></tr>
<tr class="separator:a7d1eb0d3bb86de1a4119215aaef5e2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00702">702</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab3232e4022e8b8de81cb8900345a744b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3232e4022e8b8de81cb8900345a744b">&#9670;&nbsp;</a></span>__intel_cpuid_init2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CPU::x86::Intel::CPUID0x00000007_1::__intel_cpuid_init2 </td>
          <td>(</td>
          <td class="paramtype">0x00000007&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x1&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_1&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a73ead4aae4e9a198e03ceb635deae18a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73ead4aae4e9a198e03ceb635deae18a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2809fd42d9c67f407b191468baf4b8de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2809fd42d9c67f407b191468baf4b8de">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ab05fa46841805fbc10bbd1cc3026e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab05fa46841805fbc10bbd1cc3026e2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d1eb0d3bb86de1a4119215aaef5e2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1eb0d3bb86de1a4119215aaef5e2ae">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
