
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035184                       # Number of seconds simulated
sim_ticks                                 35183660262                       # Number of ticks simulated
final_tick                               564748040199                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55280                       # Simulator instruction rate (inst/s)
host_op_rate                                    69896                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 882562                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912912                       # Number of bytes of host memory used
host_seconds                                 39865.36                       # Real time elapsed on the host
sim_insts                                  2203775479                       # Number of instructions simulated
sim_ops                                    2786425770                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       449920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       192512                       # Number of bytes read from this memory
system.physmem.bytes_read::total               645632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       644224                       # Number of bytes written to this memory
system.physmem.bytes_written::total            644224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3515                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1504                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5044                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5033                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5033                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        40019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12787754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5471631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                18350336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        40019                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50933                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              90951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18310318                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18310318                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18310318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        40019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12787754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5471631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36660654                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84373287                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30993828                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25422317                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018306                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13176304                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12091516                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158990                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87199                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32046549                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170375043                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30993828                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15250506                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36602444                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10820164                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6152460                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15676037                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83570553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.505059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46968109     56.20%     56.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655003      4.37%     60.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195552      3.82%     64.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441092      4.12%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2999246      3.59%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576247      1.89%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1030386      1.23%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2720134      3.25%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17984784     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83570553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367342                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.019301                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33702587                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5738950                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34825609                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       540757                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8762641                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077759                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6565                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202049310                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51129                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8762641                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35376004                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2307458                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       753804                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33660197                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2710441                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195179382                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13616                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1684460                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750043                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           50                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271138683                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910166988                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910166988                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102879419                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33890                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17868                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7230154                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19231316                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10025403                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241121                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3308593                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183991353                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33877                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147841778                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280685                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61050779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186574208                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1833                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83570553                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.769065                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909566                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29348788     35.12%     35.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17801024     21.30%     56.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12025590     14.39%     70.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7651282      9.16%     79.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7520333      9.00%     88.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4432825      5.30%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3395888      4.06%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743641      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       651182      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83570553                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083509     69.88%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205490     13.25%     83.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261502     16.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121626543     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019535      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15754690     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8424988      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147841778                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.752234                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1550542                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010488                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381085332                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245077066                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143695438                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149392320                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263130                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7019187                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          451                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1080                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2283730                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          581                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8762641                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1568512                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       157603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184025230                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       320007                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19231316                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10025403                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17855                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        113919                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7129                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1080                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237148                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364398                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145263172                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14802232                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578602                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22989561                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588553                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8187329                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.721673                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143842654                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143695438                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93751880                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261841679                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.703092                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358048                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61606302                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043865                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74807912                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.636484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174556                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29501071     39.44%     39.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20447353     27.33%     66.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8374036     11.19%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4287309      5.73%     83.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3691181      4.93%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1814692      2.43%     91.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2000447      2.67%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010882      1.35%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3680941      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74807912                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3680941                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255155193                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376827188                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 802734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.843733                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.843733                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.185209                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.185209                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655892150                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197133165                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189496999                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84373287                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31361274                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25567595                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2094026                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13300377                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12266393                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3384442                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93042                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31378021                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172225878                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31361274                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15650835                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38275223                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11124798                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5103047                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15493440                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1018516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83761261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45486038     54.30%     54.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2531806      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4741976      5.66%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4716056      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2924795      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2330623      2.78%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1459696      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1363754      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18206517     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83761261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371697                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041237                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32720720                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5044895                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36765527                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       225405                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9004707                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5304548                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206660485                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1392                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9004707                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35099371                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         986343                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       809046                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34566956                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3294832                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199245240                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1369793                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1009145                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    279756853                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    929503462                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    929503462                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173117390                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106639381                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35501                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17046                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9172186                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18450472                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9403820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118534                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3418974                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187879852                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34092                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149673267                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       292547                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63498873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194261299                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     83761261                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786903                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896258                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28486914     34.01%     34.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18221530     21.75%     55.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12177036     14.54%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7901307      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8313014      9.92%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4026961      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3172507      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       724095      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       737897      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83761261                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         931134     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        178224     13.87%     86.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175169     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125201144     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2011157      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17046      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14484055      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7959865      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149673267                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773941                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1284527                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008582                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384684868                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251413164                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146258658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150957794                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       466794                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7164807                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2000                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2254392                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9004707                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         507771                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        89845                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187913947                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       377837                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18450472                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9403820                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17046                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70523                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1311012                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1162751                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2473763                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147699480                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13819281                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1973786                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21594742                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20942845                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7775461                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.750548                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146304587                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146258658                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93236486                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        267554591                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.733471                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348476                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100823252                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124143070                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63771238                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34092                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2119352                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74756554                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660631                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150287                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28161462     37.67%     37.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21033468     28.14%     65.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8740134     11.69%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4352616      5.82%     83.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4350732      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1762675      2.36%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1771286      2.37%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       945981      1.27%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3638200      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74756554                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100823252                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124143070                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18435090                       # Number of memory references committed
system.switch_cpus1.commit.loads             11285662                       # Number of loads committed
system.switch_cpus1.commit.membars              17046                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17918739                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111843374                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2560448                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3638200                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259032662                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          384839205                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 612026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100823252                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124143070                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100823252                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836844                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836844                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.194967                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.194967                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663495542                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203184967                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189822122                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34092                       # number of misc regfile writes
system.l2.replacements                           5044                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1664563                       # Total number of references to valid blocks.
system.l2.sampled_refs                         136116                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.229003                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         86099.836401                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.996610                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1828.529903                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.997703                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    774.345290                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            154.205156                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          21820.520234                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   193                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          20176.568702                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.656890                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.013951                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005908                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001176                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.166477                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001472                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.153935                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        91609                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        37755                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  129364                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54231                       # number of Writeback hits
system.l2.Writeback_hits::total                 54231                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        91609                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        37755                       # number of demand (read+write) hits
system.l2.demand_hits::total                   129364                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        91609                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        37755                       # number of overall hits
system.l2.overall_hits::total                  129364                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3515                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1504                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5044                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3515                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1504                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5044                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3515                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1504                       # number of overall misses
system.l2.overall_misses::total                  5044                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       461238                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    190004504                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       595747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     84250513                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       275312002                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       461238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    190004504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       595747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     84250513                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        275312002                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       461238                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    190004504                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       595747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     84250513                       # number of overall miss cycles
system.l2.overall_miss_latency::total       275312002                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39259                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              134408                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54231                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54231                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95124                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               134408                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95124                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              134408                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.036952                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.038310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.037528                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.036952                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.038310                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037528                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.036952                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.038310                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037528                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41930.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54055.335420                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 56017.628324                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54582.078113                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41930.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54055.335420                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 56017.628324                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54582.078113                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41930.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54055.335420                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 56017.628324                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54582.078113                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5033                       # number of writebacks
system.l2.writebacks::total                      5033                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1504                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5044                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5044                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5044                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       398914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    169528088                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       515356                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     75600360                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    246042718                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       398914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    169528088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       515356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     75600360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    246042718                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       398914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    169528088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       515356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     75600360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    246042718                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036952                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.038310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.037528                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.036952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.038310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037528                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.036952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.038310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.037528                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36264.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48229.897013                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36811.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50266.196809                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48779.285884                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36264.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48229.897013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36811.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 50266.196809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48779.285884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36264.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48229.897013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36811.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 50266.196809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48779.285884                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996609                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015683687                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843346.074410                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996609                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15676026                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15676026                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15676026                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15676026                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15676026                       # number of overall hits
system.cpu0.icache.overall_hits::total       15676026                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       517608                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       517608                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       517608                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       517608                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       517608                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       517608                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15676037                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15676037                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15676037                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15676037                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15676037                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15676037                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47055.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47055.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47055.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47055.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47055.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47055.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       477908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       477908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       477908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       477908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       477908                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       477908                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43446.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43446.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43446.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43446.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43446.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43446.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95124                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191909742                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95380                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2012.054330                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486897                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513103                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915964                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084036                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11645358                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11645358                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17060                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17060                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19354838                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19354838                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19354838                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19354838                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       349424                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       349424                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       349469                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        349469                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       349469                       # number of overall misses
system.cpu0.dcache.overall_misses::total       349469                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8365788755                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8365788755                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1311174                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1311174                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8367099929                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8367099929                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8367099929                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8367099929                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11994782                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11994782                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19704307                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19704307                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19704307                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19704307                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029131                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029131                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017736                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017736                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017736                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017736                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 23941.654709                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23941.654709                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29137.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29137.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 23942.323723                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23942.323723                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 23942.323723                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23942.323723                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        42138                       # number of writebacks
system.cpu0.dcache.writebacks::total            42138                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       254300                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       254300                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       254345                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       254345                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       254345                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       254345                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95124                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95124                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95124                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95124                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95124                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95124                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1089724138                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1089724138                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1089724138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1089724138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1089724138                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1089724138                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007930                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007930                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004828                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004828                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004828                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004828                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11455.827530                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11455.827530                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11455.827530                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11455.827530                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11455.827530                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11455.827530                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997700                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018453297                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2199683.146868                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997700                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15493423                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15493423                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15493423                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15493423                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15493423                       # number of overall hits
system.cpu1.icache.overall_hits::total       15493423                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       788721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       788721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       788721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15493440                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15493440                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15493440                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15493440                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15493440                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15493440                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       636757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39259                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169794618                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39515                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4296.966165                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.823677                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.176323                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905561                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094439                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10544873                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10544873                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7115889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7115889                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17046                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17046                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17046                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17046                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17660762                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17660762                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17660762                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17660762                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102277                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102277                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102277                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102277                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102277                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102277                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2612663779                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2612663779                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2612663779                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2612663779                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2612663779                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2612663779                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10647150                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10647150                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7115889                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7115889                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17046                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17046                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17763039                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17763039                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17763039                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17763039                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009606                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009606                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005758                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005758                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005758                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005758                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25544.978627                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25544.978627                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25544.978627                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25544.978627                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25544.978627                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25544.978627                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12093                       # number of writebacks
system.cpu1.dcache.writebacks::total            12093                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63018                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63018                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63018                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63018                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63018                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63018                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39259                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39259                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39259                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39259                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    372464714                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    372464714                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    372464714                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    372464714                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    372464714                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    372464714                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data  9487.371405                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9487.371405                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data  9487.371405                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9487.371405                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data  9487.371405                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9487.371405                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
