
FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098ac  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000980  08009a6c  08009a6c  00019a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3ec  0800a3ec  00020134  2**0
                  CONTENTS
  4 .ARM          00000008  0800a3ec  0800a3ec  0001a3ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3f4  0800a3f4  00020134  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3f4  0800a3f4  0001a3f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a3f8  0800a3f8  0001a3f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000134  20000000  0800a3fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000135c  20000134  0800a530  00020134  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001490  0800a530  00021490  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026c9f  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004985  00000000  00000000  00046e03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d10  00000000  00000000  0004b788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b20  00000000  00000000  0004d498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f8b5  00000000  00000000  0004efb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002224e  00000000  00000000  0007e86d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00120c15  00000000  00000000  000a0abb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  001c16d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e8c  00000000  00000000  001c1798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000000fa  00000000  00000000  001c9624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000134 	.word	0x20000134
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009a54 	.word	0x08009a54

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000138 	.word	0x20000138
 80001fc:	08009a54 	.word	0x08009a54

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__aeabi_d2f>:
 8000a3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a40:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a44:	bf24      	itt	cs
 8000a46:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a4a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a4e:	d90d      	bls.n	8000a6c <__aeabi_d2f+0x30>
 8000a50:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a54:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a58:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a5c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a60:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a64:	bf08      	it	eq
 8000a66:	f020 0001 	biceq.w	r0, r0, #1
 8000a6a:	4770      	bx	lr
 8000a6c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a70:	d121      	bne.n	8000ab6 <__aeabi_d2f+0x7a>
 8000a72:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a76:	bfbc      	itt	lt
 8000a78:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a7c:	4770      	bxlt	lr
 8000a7e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a82:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a86:	f1c2 0218 	rsb	r2, r2, #24
 8000a8a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a8e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a92:	fa20 f002 	lsr.w	r0, r0, r2
 8000a96:	bf18      	it	ne
 8000a98:	f040 0001 	orrne.w	r0, r0, #1
 8000a9c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aa4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aa8:	ea40 000c 	orr.w	r0, r0, ip
 8000aac:	fa23 f302 	lsr.w	r3, r3, r2
 8000ab0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ab4:	e7cc      	b.n	8000a50 <__aeabi_d2f+0x14>
 8000ab6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aba:	d107      	bne.n	8000acc <__aeabi_d2f+0x90>
 8000abc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ac0:	bf1e      	ittt	ne
 8000ac2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ac6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aca:	4770      	bxne	lr
 8000acc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ad0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ad4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_uldivmod>:
 8000adc:	b953      	cbnz	r3, 8000af4 <__aeabi_uldivmod+0x18>
 8000ade:	b94a      	cbnz	r2, 8000af4 <__aeabi_uldivmod+0x18>
 8000ae0:	2900      	cmp	r1, #0
 8000ae2:	bf08      	it	eq
 8000ae4:	2800      	cmpeq	r0, #0
 8000ae6:	bf1c      	itt	ne
 8000ae8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000aec:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000af0:	f000 b974 	b.w	8000ddc <__aeabi_idiv0>
 8000af4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000af8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000afc:	f000 f806 	bl	8000b0c <__udivmoddi4>
 8000b00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b08:	b004      	add	sp, #16
 8000b0a:	4770      	bx	lr

08000b0c <__udivmoddi4>:
 8000b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b10:	9d08      	ldr	r5, [sp, #32]
 8000b12:	4604      	mov	r4, r0
 8000b14:	468e      	mov	lr, r1
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d14d      	bne.n	8000bb6 <__udivmoddi4+0xaa>
 8000b1a:	428a      	cmp	r2, r1
 8000b1c:	4694      	mov	ip, r2
 8000b1e:	d969      	bls.n	8000bf4 <__udivmoddi4+0xe8>
 8000b20:	fab2 f282 	clz	r2, r2
 8000b24:	b152      	cbz	r2, 8000b3c <__udivmoddi4+0x30>
 8000b26:	fa01 f302 	lsl.w	r3, r1, r2
 8000b2a:	f1c2 0120 	rsb	r1, r2, #32
 8000b2e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b32:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b36:	ea41 0e03 	orr.w	lr, r1, r3
 8000b3a:	4094      	lsls	r4, r2
 8000b3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b40:	0c21      	lsrs	r1, r4, #16
 8000b42:	fbbe f6f8 	udiv	r6, lr, r8
 8000b46:	fa1f f78c 	uxth.w	r7, ip
 8000b4a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b4e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b52:	fb06 f107 	mul.w	r1, r6, r7
 8000b56:	4299      	cmp	r1, r3
 8000b58:	d90a      	bls.n	8000b70 <__udivmoddi4+0x64>
 8000b5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b5e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000b62:	f080 811f 	bcs.w	8000da4 <__udivmoddi4+0x298>
 8000b66:	4299      	cmp	r1, r3
 8000b68:	f240 811c 	bls.w	8000da4 <__udivmoddi4+0x298>
 8000b6c:	3e02      	subs	r6, #2
 8000b6e:	4463      	add	r3, ip
 8000b70:	1a5b      	subs	r3, r3, r1
 8000b72:	b2a4      	uxth	r4, r4
 8000b74:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b78:	fb08 3310 	mls	r3, r8, r0, r3
 8000b7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b80:	fb00 f707 	mul.w	r7, r0, r7
 8000b84:	42a7      	cmp	r7, r4
 8000b86:	d90a      	bls.n	8000b9e <__udivmoddi4+0x92>
 8000b88:	eb1c 0404 	adds.w	r4, ip, r4
 8000b8c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b90:	f080 810a 	bcs.w	8000da8 <__udivmoddi4+0x29c>
 8000b94:	42a7      	cmp	r7, r4
 8000b96:	f240 8107 	bls.w	8000da8 <__udivmoddi4+0x29c>
 8000b9a:	4464      	add	r4, ip
 8000b9c:	3802      	subs	r0, #2
 8000b9e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ba2:	1be4      	subs	r4, r4, r7
 8000ba4:	2600      	movs	r6, #0
 8000ba6:	b11d      	cbz	r5, 8000bb0 <__udivmoddi4+0xa4>
 8000ba8:	40d4      	lsrs	r4, r2
 8000baa:	2300      	movs	r3, #0
 8000bac:	e9c5 4300 	strd	r4, r3, [r5]
 8000bb0:	4631      	mov	r1, r6
 8000bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb6:	428b      	cmp	r3, r1
 8000bb8:	d909      	bls.n	8000bce <__udivmoddi4+0xc2>
 8000bba:	2d00      	cmp	r5, #0
 8000bbc:	f000 80ef 	beq.w	8000d9e <__udivmoddi4+0x292>
 8000bc0:	2600      	movs	r6, #0
 8000bc2:	e9c5 0100 	strd	r0, r1, [r5]
 8000bc6:	4630      	mov	r0, r6
 8000bc8:	4631      	mov	r1, r6
 8000bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bce:	fab3 f683 	clz	r6, r3
 8000bd2:	2e00      	cmp	r6, #0
 8000bd4:	d14a      	bne.n	8000c6c <__udivmoddi4+0x160>
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d302      	bcc.n	8000be0 <__udivmoddi4+0xd4>
 8000bda:	4282      	cmp	r2, r0
 8000bdc:	f200 80f9 	bhi.w	8000dd2 <__udivmoddi4+0x2c6>
 8000be0:	1a84      	subs	r4, r0, r2
 8000be2:	eb61 0303 	sbc.w	r3, r1, r3
 8000be6:	2001      	movs	r0, #1
 8000be8:	469e      	mov	lr, r3
 8000bea:	2d00      	cmp	r5, #0
 8000bec:	d0e0      	beq.n	8000bb0 <__udivmoddi4+0xa4>
 8000bee:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bf2:	e7dd      	b.n	8000bb0 <__udivmoddi4+0xa4>
 8000bf4:	b902      	cbnz	r2, 8000bf8 <__udivmoddi4+0xec>
 8000bf6:	deff      	udf	#255	; 0xff
 8000bf8:	fab2 f282 	clz	r2, r2
 8000bfc:	2a00      	cmp	r2, #0
 8000bfe:	f040 8092 	bne.w	8000d26 <__udivmoddi4+0x21a>
 8000c02:	eba1 010c 	sub.w	r1, r1, ip
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f fe8c 	uxth.w	lr, ip
 8000c0e:	2601      	movs	r6, #1
 8000c10:	0c20      	lsrs	r0, r4, #16
 8000c12:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c16:	fb07 1113 	mls	r1, r7, r3, r1
 8000c1a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c1e:	fb0e f003 	mul.w	r0, lr, r3
 8000c22:	4288      	cmp	r0, r1
 8000c24:	d908      	bls.n	8000c38 <__udivmoddi4+0x12c>
 8000c26:	eb1c 0101 	adds.w	r1, ip, r1
 8000c2a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000c2e:	d202      	bcs.n	8000c36 <__udivmoddi4+0x12a>
 8000c30:	4288      	cmp	r0, r1
 8000c32:	f200 80cb 	bhi.w	8000dcc <__udivmoddi4+0x2c0>
 8000c36:	4643      	mov	r3, r8
 8000c38:	1a09      	subs	r1, r1, r0
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c40:	fb07 1110 	mls	r1, r7, r0, r1
 8000c44:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c48:	fb0e fe00 	mul.w	lr, lr, r0
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d908      	bls.n	8000c62 <__udivmoddi4+0x156>
 8000c50:	eb1c 0404 	adds.w	r4, ip, r4
 8000c54:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000c58:	d202      	bcs.n	8000c60 <__udivmoddi4+0x154>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f200 80bb 	bhi.w	8000dd6 <__udivmoddi4+0x2ca>
 8000c60:	4608      	mov	r0, r1
 8000c62:	eba4 040e 	sub.w	r4, r4, lr
 8000c66:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c6a:	e79c      	b.n	8000ba6 <__udivmoddi4+0x9a>
 8000c6c:	f1c6 0720 	rsb	r7, r6, #32
 8000c70:	40b3      	lsls	r3, r6
 8000c72:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c76:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c7a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c7e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c82:	431c      	orrs	r4, r3
 8000c84:	40f9      	lsrs	r1, r7
 8000c86:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c8a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c8e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c92:	0c20      	lsrs	r0, r4, #16
 8000c94:	fa1f fe8c 	uxth.w	lr, ip
 8000c98:	fb09 1118 	mls	r1, r9, r8, r1
 8000c9c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ca0:	fb08 f00e 	mul.w	r0, r8, lr
 8000ca4:	4288      	cmp	r0, r1
 8000ca6:	fa02 f206 	lsl.w	r2, r2, r6
 8000caa:	d90b      	bls.n	8000cc4 <__udivmoddi4+0x1b8>
 8000cac:	eb1c 0101 	adds.w	r1, ip, r1
 8000cb0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000cb4:	f080 8088 	bcs.w	8000dc8 <__udivmoddi4+0x2bc>
 8000cb8:	4288      	cmp	r0, r1
 8000cba:	f240 8085 	bls.w	8000dc8 <__udivmoddi4+0x2bc>
 8000cbe:	f1a8 0802 	sub.w	r8, r8, #2
 8000cc2:	4461      	add	r1, ip
 8000cc4:	1a09      	subs	r1, r1, r0
 8000cc6:	b2a4      	uxth	r4, r4
 8000cc8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ccc:	fb09 1110 	mls	r1, r9, r0, r1
 8000cd0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000cd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cd8:	458e      	cmp	lr, r1
 8000cda:	d908      	bls.n	8000cee <__udivmoddi4+0x1e2>
 8000cdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000ce0:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ce4:	d26c      	bcs.n	8000dc0 <__udivmoddi4+0x2b4>
 8000ce6:	458e      	cmp	lr, r1
 8000ce8:	d96a      	bls.n	8000dc0 <__udivmoddi4+0x2b4>
 8000cea:	3802      	subs	r0, #2
 8000cec:	4461      	add	r1, ip
 8000cee:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cf2:	fba0 9402 	umull	r9, r4, r0, r2
 8000cf6:	eba1 010e 	sub.w	r1, r1, lr
 8000cfa:	42a1      	cmp	r1, r4
 8000cfc:	46c8      	mov	r8, r9
 8000cfe:	46a6      	mov	lr, r4
 8000d00:	d356      	bcc.n	8000db0 <__udivmoddi4+0x2a4>
 8000d02:	d053      	beq.n	8000dac <__udivmoddi4+0x2a0>
 8000d04:	b15d      	cbz	r5, 8000d1e <__udivmoddi4+0x212>
 8000d06:	ebb3 0208 	subs.w	r2, r3, r8
 8000d0a:	eb61 010e 	sbc.w	r1, r1, lr
 8000d0e:	fa01 f707 	lsl.w	r7, r1, r7
 8000d12:	fa22 f306 	lsr.w	r3, r2, r6
 8000d16:	40f1      	lsrs	r1, r6
 8000d18:	431f      	orrs	r7, r3
 8000d1a:	e9c5 7100 	strd	r7, r1, [r5]
 8000d1e:	2600      	movs	r6, #0
 8000d20:	4631      	mov	r1, r6
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	f1c2 0320 	rsb	r3, r2, #32
 8000d2a:	40d8      	lsrs	r0, r3
 8000d2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d30:	fa21 f303 	lsr.w	r3, r1, r3
 8000d34:	4091      	lsls	r1, r2
 8000d36:	4301      	orrs	r1, r0
 8000d38:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d3c:	fa1f fe8c 	uxth.w	lr, ip
 8000d40:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d44:	fb07 3610 	mls	r6, r7, r0, r3
 8000d48:	0c0b      	lsrs	r3, r1, #16
 8000d4a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d4e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d52:	429e      	cmp	r6, r3
 8000d54:	fa04 f402 	lsl.w	r4, r4, r2
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x260>
 8000d5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000d62:	d22f      	bcs.n	8000dc4 <__udivmoddi4+0x2b8>
 8000d64:	429e      	cmp	r6, r3
 8000d66:	d92d      	bls.n	8000dc4 <__udivmoddi4+0x2b8>
 8000d68:	3802      	subs	r0, #2
 8000d6a:	4463      	add	r3, ip
 8000d6c:	1b9b      	subs	r3, r3, r6
 8000d6e:	b289      	uxth	r1, r1
 8000d70:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d74:	fb07 3316 	mls	r3, r7, r6, r3
 8000d78:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d7c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d80:	428b      	cmp	r3, r1
 8000d82:	d908      	bls.n	8000d96 <__udivmoddi4+0x28a>
 8000d84:	eb1c 0101 	adds.w	r1, ip, r1
 8000d88:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000d8c:	d216      	bcs.n	8000dbc <__udivmoddi4+0x2b0>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d914      	bls.n	8000dbc <__udivmoddi4+0x2b0>
 8000d92:	3e02      	subs	r6, #2
 8000d94:	4461      	add	r1, ip
 8000d96:	1ac9      	subs	r1, r1, r3
 8000d98:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d9c:	e738      	b.n	8000c10 <__udivmoddi4+0x104>
 8000d9e:	462e      	mov	r6, r5
 8000da0:	4628      	mov	r0, r5
 8000da2:	e705      	b.n	8000bb0 <__udivmoddi4+0xa4>
 8000da4:	4606      	mov	r6, r0
 8000da6:	e6e3      	b.n	8000b70 <__udivmoddi4+0x64>
 8000da8:	4618      	mov	r0, r3
 8000daa:	e6f8      	b.n	8000b9e <__udivmoddi4+0x92>
 8000dac:	454b      	cmp	r3, r9
 8000dae:	d2a9      	bcs.n	8000d04 <__udivmoddi4+0x1f8>
 8000db0:	ebb9 0802 	subs.w	r8, r9, r2
 8000db4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000db8:	3801      	subs	r0, #1
 8000dba:	e7a3      	b.n	8000d04 <__udivmoddi4+0x1f8>
 8000dbc:	4646      	mov	r6, r8
 8000dbe:	e7ea      	b.n	8000d96 <__udivmoddi4+0x28a>
 8000dc0:	4620      	mov	r0, r4
 8000dc2:	e794      	b.n	8000cee <__udivmoddi4+0x1e2>
 8000dc4:	4640      	mov	r0, r8
 8000dc6:	e7d1      	b.n	8000d6c <__udivmoddi4+0x260>
 8000dc8:	46d0      	mov	r8, sl
 8000dca:	e77b      	b.n	8000cc4 <__udivmoddi4+0x1b8>
 8000dcc:	3b02      	subs	r3, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	e732      	b.n	8000c38 <__udivmoddi4+0x12c>
 8000dd2:	4630      	mov	r0, r6
 8000dd4:	e709      	b.n	8000bea <__udivmoddi4+0xde>
 8000dd6:	4464      	add	r4, ip
 8000dd8:	3802      	subs	r0, #2
 8000dda:	e742      	b.n	8000c62 <__udivmoddi4+0x156>

08000ddc <__aeabi_idiv0>:
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop

08000de0 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8000dea:	2300      	movs	r3, #0
 8000dec:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8000dee:	2110      	movs	r1, #16
 8000df0:	20d4      	movs	r0, #212	; 0xd4
 8000df2:	f007 f9c3 	bl	800817c <SENSOR_IO_Read>
 8000df6:	4603      	mov	r3, r0
 8000df8:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8000dfa:	88fb      	ldrh	r3, [r7, #6]
 8000dfc:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8000dfe:	7bbb      	ldrb	r3, [r7, #14]
 8000e00:	f003 0303 	and.w	r3, r3, #3
 8000e04:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8000e06:	7bba      	ldrb	r2, [r7, #14]
 8000e08:	7bfb      	ldrb	r3, [r7, #15]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8000e0e:	7bbb      	ldrb	r3, [r7, #14]
 8000e10:	461a      	mov	r2, r3
 8000e12:	2110      	movs	r1, #16
 8000e14:	20d4      	movs	r0, #212	; 0xd4
 8000e16:	f007 f997 	bl	8008148 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8000e1a:	2112      	movs	r1, #18
 8000e1c:	20d4      	movs	r0, #212	; 0xd4
 8000e1e:	f007 f9ad 	bl	800817c <SENSOR_IO_Read>
 8000e22:	4603      	mov	r3, r0
 8000e24:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	0a1b      	lsrs	r3, r3, #8
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8000e2e:	7bbb      	ldrb	r3, [r7, #14]
 8000e30:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8000e34:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8000e36:	7bba      	ldrb	r2, [r7, #14]
 8000e38:	7bfb      	ldrb	r3, [r7, #15]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8000e3e:	7bbb      	ldrb	r3, [r7, #14]
 8000e40:	461a      	mov	r2, r3
 8000e42:	2112      	movs	r1, #18
 8000e44:	20d4      	movs	r0, #212	; 0xd4
 8000e46:	f007 f97f 	bl	8008148 <SENSOR_IO_Write>
}
 8000e4a:	bf00      	nop
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b082      	sub	sp, #8
 8000e56:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8000e5c:	2110      	movs	r1, #16
 8000e5e:	20d4      	movs	r0, #212	; 0xd4
 8000e60:	f007 f98c 	bl	800817c <SENSOR_IO_Read>
 8000e64:	4603      	mov	r3, r0
 8000e66:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	f003 030f 	and.w	r3, r3, #15
 8000e6e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	461a      	mov	r2, r3
 8000e74:	2110      	movs	r1, #16
 8000e76:	20d4      	movs	r0, #212	; 0xd4
 8000e78:	f007 f966 	bl	8008148 <SENSOR_IO_Write>
}
 8000e7c:	bf00      	nop
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8000e88:	f007 f954 	bl	8008134 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8000e8c:	210f      	movs	r1, #15
 8000e8e:	20d4      	movs	r0, #212	; 0xd4
 8000e90:	f007 f974 	bl	800817c <SENSOR_IO_Read>
 8000e94:	4603      	mov	r3, r0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	b084      	sub	sp, #16
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8000ea8:	2115      	movs	r1, #21
 8000eaa:	20d4      	movs	r0, #212	; 0xd4
 8000eac:	f007 f966 	bl	800817c <SENSOR_IO_Read>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8000eb4:	7bfb      	ldrb	r3, [r7, #15]
 8000eb6:	f023 0310 	bic.w	r3, r3, #16
 8000eba:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8000ebc:	88fb      	ldrh	r3, [r7, #6]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d003      	beq.n	8000eca <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	f043 0310 	orr.w	r3, r3, #16
 8000ec8:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8000eca:	7bfb      	ldrb	r3, [r7, #15]
 8000ecc:	461a      	mov	r2, r3
 8000ece:	2115      	movs	r1, #21
 8000ed0:	20d4      	movs	r0, #212	; 0xd4
 8000ed2:	f007 f939 	bl	8008148 <SENSOR_IO_Write>
}
 8000ed6:	bf00      	nop
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
	...

08000ee0 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b088      	sub	sp, #32
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8000eec:	2300      	movs	r3, #0
 8000eee:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8000ef6:	2110      	movs	r1, #16
 8000ef8:	20d4      	movs	r0, #212	; 0xd4
 8000efa:	f007 f93f 	bl	800817c <SENSOR_IO_Read>
 8000efe:	4603      	mov	r3, r0
 8000f00:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8000f02:	f107 0208 	add.w	r2, r7, #8
 8000f06:	2306      	movs	r3, #6
 8000f08:	2128      	movs	r1, #40	; 0x28
 8000f0a:	20d4      	movs	r0, #212	; 0xd4
 8000f0c:	f007 f954 	bl	80081b8 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8000f10:	2300      	movs	r3, #0
 8000f12:	77fb      	strb	r3, [r7, #31]
 8000f14:	e01c      	b.n	8000f50 <LSM6DSL_AccReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8000f16:	7ffb      	ldrb	r3, [r7, #31]
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	3320      	adds	r3, #32
 8000f1e:	443b      	add	r3, r7
 8000f20:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	021b      	lsls	r3, r3, #8
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	7ffb      	ldrb	r3, [r7, #31]
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	3320      	adds	r3, #32
 8000f30:	443b      	add	r3, r7
 8000f32:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	4413      	add	r3, r2
 8000f3a:	b29a      	uxth	r2, r3
 8000f3c:	7ffb      	ldrb	r3, [r7, #31]
 8000f3e:	b212      	sxth	r2, r2
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	3320      	adds	r3, #32
 8000f44:	443b      	add	r3, r7
 8000f46:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8000f4a:	7ffb      	ldrb	r3, [r7, #31]
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	77fb      	strb	r3, [r7, #31]
 8000f50:	7ffb      	ldrb	r3, [r7, #31]
 8000f52:	2b02      	cmp	r3, #2
 8000f54:	d9df      	bls.n	8000f16 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8000f56:	7dfb      	ldrb	r3, [r7, #23]
 8000f58:	f003 030c 	and.w	r3, r3, #12
 8000f5c:	2b0c      	cmp	r3, #12
 8000f5e:	d829      	bhi.n	8000fb4 <LSM6DSL_AccReadXYZ+0xd4>
 8000f60:	a201      	add	r2, pc, #4	; (adr r2, 8000f68 <LSM6DSL_AccReadXYZ+0x88>)
 8000f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f66:	bf00      	nop
 8000f68:	08000f9d 	.word	0x08000f9d
 8000f6c:	08000fb5 	.word	0x08000fb5
 8000f70:	08000fb5 	.word	0x08000fb5
 8000f74:	08000fb5 	.word	0x08000fb5
 8000f78:	08000faf 	.word	0x08000faf
 8000f7c:	08000fb5 	.word	0x08000fb5
 8000f80:	08000fb5 	.word	0x08000fb5
 8000f84:	08000fb5 	.word	0x08000fb5
 8000f88:	08000fa3 	.word	0x08000fa3
 8000f8c:	08000fb5 	.word	0x08000fb5
 8000f90:	08000fb5 	.word	0x08000fb5
 8000f94:	08000fb5 	.word	0x08000fb5
 8000f98:	08000fa9 	.word	0x08000fa9
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8000f9c:	4b18      	ldr	r3, [pc, #96]	; (8001000 <LSM6DSL_AccReadXYZ+0x120>)
 8000f9e:	61bb      	str	r3, [r7, #24]
    break;
 8000fa0:	e008      	b.n	8000fb4 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8000fa2:	4b18      	ldr	r3, [pc, #96]	; (8001004 <LSM6DSL_AccReadXYZ+0x124>)
 8000fa4:	61bb      	str	r3, [r7, #24]
    break;
 8000fa6:	e005      	b.n	8000fb4 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8000fa8:	4b17      	ldr	r3, [pc, #92]	; (8001008 <LSM6DSL_AccReadXYZ+0x128>)
 8000faa:	61bb      	str	r3, [r7, #24]
    break;
 8000fac:	e002      	b.n	8000fb4 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8000fae:	4b17      	ldr	r3, [pc, #92]	; (800100c <LSM6DSL_AccReadXYZ+0x12c>)
 8000fb0:	61bb      	str	r3, [r7, #24]
    break;    
 8000fb2:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	77fb      	strb	r3, [r7, #31]
 8000fb8:	e01a      	b.n	8000ff0 <LSM6DSL_AccReadXYZ+0x110>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8000fba:	7ffb      	ldrb	r3, [r7, #31]
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	3320      	adds	r3, #32
 8000fc0:	443b      	add	r3, r7
 8000fc2:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8000fc6:	ee07 3a90 	vmov	s15, r3
 8000fca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fce:	edd7 7a06 	vldr	s15, [r7, #24]
 8000fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fd6:	7ffb      	ldrb	r3, [r7, #31]
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fe2:	ee17 2a90 	vmov	r2, s15
 8000fe6:	b212      	sxth	r2, r2
 8000fe8:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8000fea:	7ffb      	ldrb	r3, [r7, #31]
 8000fec:	3301      	adds	r3, #1
 8000fee:	77fb      	strb	r3, [r7, #31]
 8000ff0:	7ffb      	ldrb	r3, [r7, #31]
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d9e1      	bls.n	8000fba <LSM6DSL_AccReadXYZ+0xda>
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	bf00      	nop
 8000ffa:	3720      	adds	r7, #32
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	3d79db23 	.word	0x3d79db23
 8001004:	3df9db23 	.word	0x3df9db23
 8001008:	3e79db23 	.word	0x3e79db23
 800100c:	3ef9db23 	.word	0x3ef9db23

08001010 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001016:	2300      	movs	r3, #0
 8001018:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800101a:	2003      	movs	r0, #3
 800101c:	f000 f901 	bl	8001222 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001020:	200f      	movs	r0, #15
 8001022:	f007 ff0f 	bl	8008e44 <HAL_InitTick>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d002      	beq.n	8001032 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	71fb      	strb	r3, [r7, #7]
 8001030:	e001      	b.n	8001036 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001032:	f007 fd35 	bl	8008aa0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001036:	79fb      	ldrb	r3, [r7, #7]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001044:	4b06      	ldr	r3, [pc, #24]	; (8001060 <HAL_IncTick+0x20>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	461a      	mov	r2, r3
 800104a:	4b06      	ldr	r3, [pc, #24]	; (8001064 <HAL_IncTick+0x24>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4413      	add	r3, r2
 8001050:	4a04      	ldr	r2, [pc, #16]	; (8001064 <HAL_IncTick+0x24>)
 8001052:	6013      	str	r3, [r2, #0]
}
 8001054:	bf00      	nop
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	20000038 	.word	0x20000038
 8001064:	20000150 	.word	0x20000150

08001068 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  return uwTick;
 800106c:	4b03      	ldr	r3, [pc, #12]	; (800107c <HAL_GetTick+0x14>)
 800106e:	681b      	ldr	r3, [r3, #0]
}
 8001070:	4618      	mov	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	20000150 	.word	0x20000150

08001080 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001088:	f7ff ffee 	bl	8001068 <HAL_GetTick>
 800108c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001098:	d005      	beq.n	80010a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800109a:	4b0a      	ldr	r3, [pc, #40]	; (80010c4 <HAL_Delay+0x44>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	461a      	mov	r2, r3
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	4413      	add	r3, r2
 80010a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010a6:	bf00      	nop
 80010a8:	f7ff ffde 	bl	8001068 <HAL_GetTick>
 80010ac:	4602      	mov	r2, r0
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d8f7      	bhi.n	80010a8 <HAL_Delay+0x28>
  {
  }
}
 80010b8:	bf00      	nop
 80010ba:	bf00      	nop
 80010bc:	3710      	adds	r7, #16
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000038 	.word	0x20000038

080010c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b085      	sub	sp, #20
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010d8:	4b0c      	ldr	r3, [pc, #48]	; (800110c <__NVIC_SetPriorityGrouping+0x44>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010de:	68ba      	ldr	r2, [r7, #8]
 80010e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010e4:	4013      	ands	r3, r2
 80010e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010fa:	4a04      	ldr	r2, [pc, #16]	; (800110c <__NVIC_SetPriorityGrouping+0x44>)
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	60d3      	str	r3, [r2, #12]
}
 8001100:	bf00      	nop
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	e000ed00 	.word	0xe000ed00

08001110 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001114:	4b04      	ldr	r3, [pc, #16]	; (8001128 <__NVIC_GetPriorityGrouping+0x18>)
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	0a1b      	lsrs	r3, r3, #8
 800111a:	f003 0307 	and.w	r3, r3, #7
}
 800111e:	4618      	mov	r0, r3
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113a:	2b00      	cmp	r3, #0
 800113c:	db0b      	blt.n	8001156 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	f003 021f 	and.w	r2, r3, #31
 8001144:	4907      	ldr	r1, [pc, #28]	; (8001164 <__NVIC_EnableIRQ+0x38>)
 8001146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114a:	095b      	lsrs	r3, r3, #5
 800114c:	2001      	movs	r0, #1
 800114e:	fa00 f202 	lsl.w	r2, r0, r2
 8001152:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	e000e100 	.word	0xe000e100

08001168 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	6039      	str	r1, [r7, #0]
 8001172:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001178:	2b00      	cmp	r3, #0
 800117a:	db0a      	blt.n	8001192 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	b2da      	uxtb	r2, r3
 8001180:	490c      	ldr	r1, [pc, #48]	; (80011b4 <__NVIC_SetPriority+0x4c>)
 8001182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001186:	0112      	lsls	r2, r2, #4
 8001188:	b2d2      	uxtb	r2, r2
 800118a:	440b      	add	r3, r1
 800118c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001190:	e00a      	b.n	80011a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4908      	ldr	r1, [pc, #32]	; (80011b8 <__NVIC_SetPriority+0x50>)
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	f003 030f 	and.w	r3, r3, #15
 800119e:	3b04      	subs	r3, #4
 80011a0:	0112      	lsls	r2, r2, #4
 80011a2:	b2d2      	uxtb	r2, r2
 80011a4:	440b      	add	r3, r1
 80011a6:	761a      	strb	r2, [r3, #24]
}
 80011a8:	bf00      	nop
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr
 80011b4:	e000e100 	.word	0xe000e100
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011bc:	b480      	push	{r7}
 80011be:	b089      	sub	sp, #36	; 0x24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	f1c3 0307 	rsb	r3, r3, #7
 80011d6:	2b04      	cmp	r3, #4
 80011d8:	bf28      	it	cs
 80011da:	2304      	movcs	r3, #4
 80011dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3304      	adds	r3, #4
 80011e2:	2b06      	cmp	r3, #6
 80011e4:	d902      	bls.n	80011ec <NVIC_EncodePriority+0x30>
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	3b03      	subs	r3, #3
 80011ea:	e000      	b.n	80011ee <NVIC_EncodePriority+0x32>
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	43da      	mvns	r2, r3
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	401a      	ands	r2, r3
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001204:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	fa01 f303 	lsl.w	r3, r1, r3
 800120e:	43d9      	mvns	r1, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001214:	4313      	orrs	r3, r2
         );
}
 8001216:	4618      	mov	r0, r3
 8001218:	3724      	adds	r7, #36	; 0x24
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b082      	sub	sp, #8
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff ff4c 	bl	80010c8 <__NVIC_SetPriorityGrouping>
}
 8001230:	bf00      	nop
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
 8001244:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001246:	2300      	movs	r3, #0
 8001248:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800124a:	f7ff ff61 	bl	8001110 <__NVIC_GetPriorityGrouping>
 800124e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	68b9      	ldr	r1, [r7, #8]
 8001254:	6978      	ldr	r0, [r7, #20]
 8001256:	f7ff ffb1 	bl	80011bc <NVIC_EncodePriority>
 800125a:	4602      	mov	r2, r0
 800125c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001260:	4611      	mov	r1, r2
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff ff80 	bl	8001168 <__NVIC_SetPriority>
}
 8001268:	bf00      	nop
 800126a:	3718      	adds	r7, #24
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800127a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ff54 	bl	800112c <__NVIC_EnableIRQ>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d101      	bne.n	800129e <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e014      	b.n	80012c8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	791b      	ldrb	r3, [r3, #4]
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d105      	bne.n	80012b4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2200      	movs	r2, #0
 80012ac:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f007 fc1e 	bl	8008af0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2202      	movs	r2, #2
 80012b8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2201      	movs	r2, #1
 80012c4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80012c6:	2300      	movs	r3, #0
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	795b      	ldrb	r3, [r3, #5]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d101      	bne.n	80012e6 <HAL_DAC_Start+0x16>
 80012e2:	2302      	movs	r3, #2
 80012e4:	e040      	b.n	8001368 <HAL_DAC_Start+0x98>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2201      	movs	r2, #1
 80012ea:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2202      	movs	r2, #2
 80012f0:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	6819      	ldr	r1, [r3, #0]
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	f003 0310 	and.w	r3, r3, #16
 80012fe:	2201      	movs	r2, #1
 8001300:	409a      	lsls	r2, r3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	430a      	orrs	r2, r1
 8001308:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d10f      	bne.n	8001330 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800131a:	2b02      	cmp	r3, #2
 800131c:	d11d      	bne.n	800135a <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	685a      	ldr	r2, [r3, #4]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f042 0201 	orr.w	r2, r2, #1
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	e014      	b.n	800135a <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	f003 0310 	and.w	r3, r3, #16
 8001340:	2102      	movs	r1, #2
 8001342:	fa01 f303 	lsl.w	r3, r1, r3
 8001346:	429a      	cmp	r2, r3
 8001348:	d107      	bne.n	800135a <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	685a      	ldr	r2, [r3, #4]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f042 0202 	orr.w	r2, r2, #2
 8001358:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2201      	movs	r2, #1
 800135e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2200      	movs	r2, #0
 8001364:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001366:	2300      	movs	r3, #0
}
 8001368:	4618      	mov	r0, r3
 800136a:	370c      	adds	r7, #12
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr

08001374 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001386:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800138a:	d120      	bne.n	80013ce <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001392:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001396:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800139a:	d118      	bne.n	80013ce <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2204      	movs	r2, #4
 80013a0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	691b      	ldr	r3, [r3, #16]
 80013a6:	f043 0201 	orr.w	r2, r3, #1
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013b6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80013c6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f000 f852 	bl	8001472 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80013d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80013dc:	d120      	bne.n	8001420 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80013e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80013ec:	d118      	bne.n	8001420 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2204      	movs	r2, #4
 80013f2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	691b      	ldr	r3, [r3, #16]
 80013f8:	f043 0202 	orr.w	r2, r3, #2
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001408:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001418:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f000 f974 	bl	8001708 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8001420:	bf00      	nop
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8001428:	b480      	push	{r7}
 800142a:	b087      	sub	sp, #28
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
 8001434:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8001436:	2300      	movs	r3, #0
 8001438:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d105      	bne.n	8001452 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001446:	697a      	ldr	r2, [r7, #20]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4413      	add	r3, r2
 800144c:	3308      	adds	r3, #8
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	e004      	b.n	800145c <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001452:	697a      	ldr	r2, [r7, #20]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	4413      	add	r3, r2
 8001458:	3314      	adds	r3, #20
 800145a:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	461a      	mov	r2, r3
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	371c      	adds	r7, #28
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001472:	b480      	push	{r7}
 8001474:	b083      	sub	sp, #12
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800147a:	bf00      	nop
 800147c:	370c      	adds	r7, #12
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
	...

08001488 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b088      	sub	sp, #32
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001494:	2300      	movs	r3, #0
 8001496:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	795b      	ldrb	r3, [r3, #5]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d101      	bne.n	80014a4 <HAL_DAC_ConfigChannel+0x1c>
 80014a0:	2302      	movs	r3, #2
 80014a2:	e12a      	b.n	80016fa <HAL_DAC_ConfigChannel+0x272>
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	2201      	movs	r2, #1
 80014a8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	2202      	movs	r2, #2
 80014ae:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	2b04      	cmp	r3, #4
 80014b6:	d174      	bne.n	80015a2 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80014b8:	f7ff fdd6 	bl	8001068 <HAL_GetTick>
 80014bc:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d134      	bne.n	800152e <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80014c4:	e011      	b.n	80014ea <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80014c6:	f7ff fdcf 	bl	8001068 <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d90a      	bls.n	80014ea <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	691b      	ldr	r3, [r3, #16]
 80014d8:	f043 0208 	orr.w	r2, r3, #8
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	2203      	movs	r2, #3
 80014e4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e107      	b.n	80016fa <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1e6      	bne.n	80014c6 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80014f8:	2001      	movs	r0, #1
 80014fa:	f7ff fdc1 	bl	8001080 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	69d2      	ldr	r2, [r2, #28]
 8001506:	641a      	str	r2, [r3, #64]	; 0x40
 8001508:	e01e      	b.n	8001548 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800150a:	f7ff fdad 	bl	8001068 <HAL_GetTick>
 800150e:	4602      	mov	r2, r0
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	2b01      	cmp	r3, #1
 8001516:	d90a      	bls.n	800152e <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	691b      	ldr	r3, [r3, #16]
 800151c:	f043 0208 	orr.w	r2, r3, #8
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2203      	movs	r2, #3
 8001528:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e0e5      	b.n	80016fa <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001534:	2b00      	cmp	r3, #0
 8001536:	dbe8      	blt.n	800150a <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8001538:	2001      	movs	r0, #1
 800153a:	f7ff fda1 	bl	8001080 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	68ba      	ldr	r2, [r7, #8]
 8001544:	69d2      	ldr	r2, [r2, #28]
 8001546:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f003 0310 	and.w	r3, r3, #16
 8001554:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8001558:	fa01 f303 	lsl.w	r3, r1, r3
 800155c:	43db      	mvns	r3, r3
 800155e:	ea02 0103 	and.w	r1, r2, r3
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	6a1a      	ldr	r2, [r3, #32]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f003 0310 	and.w	r3, r3, #16
 800156c:	409a      	lsls	r2, r3
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	430a      	orrs	r2, r1
 8001574:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f003 0310 	and.w	r3, r3, #16
 8001582:	21ff      	movs	r1, #255	; 0xff
 8001584:	fa01 f303 	lsl.w	r3, r1, r3
 8001588:	43db      	mvns	r3, r3
 800158a:	ea02 0103 	and.w	r1, r2, r3
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f003 0310 	and.w	r3, r3, #16
 8001598:	409a      	lsls	r2, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	430a      	orrs	r2, r1
 80015a0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	695b      	ldr	r3, [r3, #20]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d11d      	bne.n	80015e6 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015b0:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	f003 0310 	and.w	r3, r3, #16
 80015b8:	221f      	movs	r2, #31
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	43db      	mvns	r3, r3
 80015c0:	69fa      	ldr	r2, [r7, #28]
 80015c2:	4013      	ands	r3, r2
 80015c4:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	699b      	ldr	r3, [r3, #24]
 80015ca:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f003 0310 	and.w	r3, r3, #16
 80015d2:	697a      	ldr	r2, [r7, #20]
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	69fa      	ldr	r2, [r7, #28]
 80015da:	4313      	orrs	r3, r2
 80015dc:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	69fa      	ldr	r2, [r7, #28]
 80015e4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015ec:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f003 0310 	and.w	r3, r3, #16
 80015f4:	2207      	movs	r2, #7
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43db      	mvns	r3, r3
 80015fc:	69fa      	ldr	r2, [r7, #28]
 80015fe:	4013      	ands	r3, r2
 8001600:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	685a      	ldr	r2, [r3, #4]
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	68db      	ldr	r3, [r3, #12]
 800160a:	431a      	orrs	r2, r3
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	691b      	ldr	r3, [r3, #16]
 8001610:	4313      	orrs	r3, r2
 8001612:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f003 0310 	and.w	r3, r3, #16
 800161a:	697a      	ldr	r2, [r7, #20]
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	69fa      	ldr	r2, [r7, #28]
 8001622:	4313      	orrs	r3, r2
 8001624:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	69fa      	ldr	r2, [r7, #28]
 800162c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	6819      	ldr	r1, [r3, #0]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f003 0310 	and.w	r3, r3, #16
 800163a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	43da      	mvns	r2, r3
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	400a      	ands	r2, r1
 800164a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f003 0310 	and.w	r3, r3, #16
 800165a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800165e:	fa02 f303 	lsl.w	r3, r2, r3
 8001662:	43db      	mvns	r3, r3
 8001664:	69fa      	ldr	r2, [r7, #28]
 8001666:	4013      	ands	r3, r2
 8001668:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f003 0310 	and.w	r3, r3, #16
 8001676:	697a      	ldr	r2, [r7, #20]
 8001678:	fa02 f303 	lsl.w	r3, r2, r3
 800167c:	69fa      	ldr	r2, [r7, #28]
 800167e:	4313      	orrs	r3, r2
 8001680:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800168a:	d104      	bne.n	8001696 <HAL_DAC_ConfigChannel+0x20e>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001692:	61fb      	str	r3, [r7, #28]
 8001694:	e018      	b.n	80016c8 <HAL_DAC_ConfigChannel+0x240>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d104      	bne.n	80016a8 <HAL_DAC_ConfigChannel+0x220>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80016a4:	61fb      	str	r3, [r7, #28]
 80016a6:	e00f      	b.n	80016c8 <HAL_DAC_ConfigChannel+0x240>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80016a8:	f002 fc3a 	bl	8003f20 <HAL_RCC_GetHCLKFreq>
 80016ac:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	4a14      	ldr	r2, [pc, #80]	; (8001704 <HAL_DAC_ConfigChannel+0x27c>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d904      	bls.n	80016c0 <HAL_DAC_ConfigChannel+0x238>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016bc:	61fb      	str	r3, [r7, #28]
 80016be:	e003      	b.n	80016c8 <HAL_DAC_ConfigChannel+0x240>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80016c6:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	69fa      	ldr	r2, [r7, #28]
 80016ce:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	6819      	ldr	r1, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	f003 0310 	and.w	r3, r3, #16
 80016dc:	22c0      	movs	r2, #192	; 0xc0
 80016de:	fa02 f303 	lsl.w	r3, r2, r3
 80016e2:	43da      	mvns	r2, r3
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	400a      	ands	r2, r1
 80016ea:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2201      	movs	r2, #1
 80016f0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	2200      	movs	r2, #0
 80016f6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3720      	adds	r7, #32
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	04c4b400 	.word	0x04c4b400

08001708 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800171c:	b480      	push	{r7}
 800171e:	b087      	sub	sp, #28
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800172a:	e166      	b.n	80019fa <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	2101      	movs	r1, #1
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	fa01 f303 	lsl.w	r3, r1, r3
 8001738:	4013      	ands	r3, r2
 800173a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	2b00      	cmp	r3, #0
 8001740:	f000 8158 	beq.w	80019f4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f003 0303 	and.w	r3, r3, #3
 800174c:	2b01      	cmp	r3, #1
 800174e:	d005      	beq.n	800175c <HAL_GPIO_Init+0x40>
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f003 0303 	and.w	r3, r3, #3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d130      	bne.n	80017be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	2203      	movs	r2, #3
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4013      	ands	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	68da      	ldr	r2, [r3, #12]
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	4313      	orrs	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001792:	2201      	movs	r2, #1
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	43db      	mvns	r3, r3
 800179c:	693a      	ldr	r2, [r7, #16]
 800179e:	4013      	ands	r3, r2
 80017a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	091b      	lsrs	r3, r3, #4
 80017a8:	f003 0201 	and.w	r2, r3, #1
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d017      	beq.n	80017fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	2203      	movs	r2, #3
 80017d6:	fa02 f303 	lsl.w	r3, r2, r3
 80017da:	43db      	mvns	r3, r3
 80017dc:	693a      	ldr	r2, [r7, #16]
 80017de:	4013      	ands	r3, r2
 80017e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	689a      	ldr	r2, [r3, #8]
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f003 0303 	and.w	r3, r3, #3
 8001802:	2b02      	cmp	r3, #2
 8001804:	d123      	bne.n	800184e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	08da      	lsrs	r2, r3, #3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	3208      	adds	r2, #8
 800180e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001812:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	220f      	movs	r2, #15
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	4013      	ands	r3, r2
 8001828:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	691a      	ldr	r2, [r3, #16]
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	f003 0307 	and.w	r3, r3, #7
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	693a      	ldr	r2, [r7, #16]
 800183c:	4313      	orrs	r3, r2
 800183e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	08da      	lsrs	r2, r3, #3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3208      	adds	r2, #8
 8001848:	6939      	ldr	r1, [r7, #16]
 800184a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	2203      	movs	r2, #3
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	4013      	ands	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f003 0203 	and.w	r2, r3, #3
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	4313      	orrs	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800188a:	2b00      	cmp	r3, #0
 800188c:	f000 80b2 	beq.w	80019f4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001890:	4b61      	ldr	r3, [pc, #388]	; (8001a18 <HAL_GPIO_Init+0x2fc>)
 8001892:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001894:	4a60      	ldr	r2, [pc, #384]	; (8001a18 <HAL_GPIO_Init+0x2fc>)
 8001896:	f043 0301 	orr.w	r3, r3, #1
 800189a:	6613      	str	r3, [r2, #96]	; 0x60
 800189c:	4b5e      	ldr	r3, [pc, #376]	; (8001a18 <HAL_GPIO_Init+0x2fc>)
 800189e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	60bb      	str	r3, [r7, #8]
 80018a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80018a8:	4a5c      	ldr	r2, [pc, #368]	; (8001a1c <HAL_GPIO_Init+0x300>)
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	089b      	lsrs	r3, r3, #2
 80018ae:	3302      	adds	r3, #2
 80018b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	f003 0303 	and.w	r3, r3, #3
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	220f      	movs	r2, #15
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	43db      	mvns	r3, r3
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	4013      	ands	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80018d2:	d02b      	beq.n	800192c <HAL_GPIO_Init+0x210>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a52      	ldr	r2, [pc, #328]	; (8001a20 <HAL_GPIO_Init+0x304>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d025      	beq.n	8001928 <HAL_GPIO_Init+0x20c>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4a51      	ldr	r2, [pc, #324]	; (8001a24 <HAL_GPIO_Init+0x308>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d01f      	beq.n	8001924 <HAL_GPIO_Init+0x208>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a50      	ldr	r2, [pc, #320]	; (8001a28 <HAL_GPIO_Init+0x30c>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d019      	beq.n	8001920 <HAL_GPIO_Init+0x204>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4a4f      	ldr	r2, [pc, #316]	; (8001a2c <HAL_GPIO_Init+0x310>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d013      	beq.n	800191c <HAL_GPIO_Init+0x200>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a4e      	ldr	r2, [pc, #312]	; (8001a30 <HAL_GPIO_Init+0x314>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d00d      	beq.n	8001918 <HAL_GPIO_Init+0x1fc>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4a4d      	ldr	r2, [pc, #308]	; (8001a34 <HAL_GPIO_Init+0x318>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d007      	beq.n	8001914 <HAL_GPIO_Init+0x1f8>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4a4c      	ldr	r2, [pc, #304]	; (8001a38 <HAL_GPIO_Init+0x31c>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d101      	bne.n	8001910 <HAL_GPIO_Init+0x1f4>
 800190c:	2307      	movs	r3, #7
 800190e:	e00e      	b.n	800192e <HAL_GPIO_Init+0x212>
 8001910:	2308      	movs	r3, #8
 8001912:	e00c      	b.n	800192e <HAL_GPIO_Init+0x212>
 8001914:	2306      	movs	r3, #6
 8001916:	e00a      	b.n	800192e <HAL_GPIO_Init+0x212>
 8001918:	2305      	movs	r3, #5
 800191a:	e008      	b.n	800192e <HAL_GPIO_Init+0x212>
 800191c:	2304      	movs	r3, #4
 800191e:	e006      	b.n	800192e <HAL_GPIO_Init+0x212>
 8001920:	2303      	movs	r3, #3
 8001922:	e004      	b.n	800192e <HAL_GPIO_Init+0x212>
 8001924:	2302      	movs	r3, #2
 8001926:	e002      	b.n	800192e <HAL_GPIO_Init+0x212>
 8001928:	2301      	movs	r3, #1
 800192a:	e000      	b.n	800192e <HAL_GPIO_Init+0x212>
 800192c:	2300      	movs	r3, #0
 800192e:	697a      	ldr	r2, [r7, #20]
 8001930:	f002 0203 	and.w	r2, r2, #3
 8001934:	0092      	lsls	r2, r2, #2
 8001936:	4093      	lsls	r3, r2
 8001938:	693a      	ldr	r2, [r7, #16]
 800193a:	4313      	orrs	r3, r2
 800193c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800193e:	4937      	ldr	r1, [pc, #220]	; (8001a1c <HAL_GPIO_Init+0x300>)
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	089b      	lsrs	r3, r3, #2
 8001944:	3302      	adds	r3, #2
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800194c:	4b3b      	ldr	r3, [pc, #236]	; (8001a3c <HAL_GPIO_Init+0x320>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	43db      	mvns	r3, r3
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4013      	ands	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d003      	beq.n	8001970 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	4313      	orrs	r3, r2
 800196e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001970:	4a32      	ldr	r2, [pc, #200]	; (8001a3c <HAL_GPIO_Init+0x320>)
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001976:	4b31      	ldr	r3, [pc, #196]	; (8001a3c <HAL_GPIO_Init+0x320>)
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	43db      	mvns	r3, r3
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	4013      	ands	r3, r2
 8001984:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d003      	beq.n	800199a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	4313      	orrs	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800199a:	4a28      	ldr	r2, [pc, #160]	; (8001a3c <HAL_GPIO_Init+0x320>)
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80019a0:	4b26      	ldr	r3, [pc, #152]	; (8001a3c <HAL_GPIO_Init+0x320>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	43db      	mvns	r3, r3
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	4013      	ands	r3, r2
 80019ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d003      	beq.n	80019c4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80019c4:	4a1d      	ldr	r2, [pc, #116]	; (8001a3c <HAL_GPIO_Init+0x320>)
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80019ca:	4b1c      	ldr	r3, [pc, #112]	; (8001a3c <HAL_GPIO_Init+0x320>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	43db      	mvns	r3, r3
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	4013      	ands	r3, r2
 80019d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d003      	beq.n	80019ee <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019ee:	4a13      	ldr	r2, [pc, #76]	; (8001a3c <HAL_GPIO_Init+0x320>)
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	3301      	adds	r3, #1
 80019f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	fa22 f303 	lsr.w	r3, r2, r3
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	f47f ae91 	bne.w	800172c <HAL_GPIO_Init+0x10>
  }
}
 8001a0a:	bf00      	nop
 8001a0c:	bf00      	nop
 8001a0e:	371c      	adds	r7, #28
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40010000 	.word	0x40010000
 8001a20:	48000400 	.word	0x48000400
 8001a24:	48000800 	.word	0x48000800
 8001a28:	48000c00 	.word	0x48000c00
 8001a2c:	48001000 	.word	0x48001000
 8001a30:	48001400 	.word	0x48001400
 8001a34:	48001800 	.word	0x48001800
 8001a38:	48001c00 	.word	0x48001c00
 8001a3c:	40010400 	.word	0x40010400

08001a40 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b087      	sub	sp, #28
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8001a4e:	e0c9      	b.n	8001be4 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001a50:	2201      	movs	r2, #1
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	683a      	ldr	r2, [r7, #0]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f000 80bc 	beq.w	8001bde <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8001a66:	4a66      	ldr	r2, [pc, #408]	; (8001c00 <HAL_GPIO_DeInit+0x1c0>)
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	089b      	lsrs	r3, r3, #2
 8001a6c:	3302      	adds	r3, #2
 8001a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a72:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	f003 0303 	and.w	r3, r3, #3
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	220f      	movs	r2, #15
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	4013      	ands	r3, r2
 8001a86:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001a8e:	d02b      	beq.n	8001ae8 <HAL_GPIO_DeInit+0xa8>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	4a5c      	ldr	r2, [pc, #368]	; (8001c04 <HAL_GPIO_DeInit+0x1c4>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d025      	beq.n	8001ae4 <HAL_GPIO_DeInit+0xa4>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4a5b      	ldr	r2, [pc, #364]	; (8001c08 <HAL_GPIO_DeInit+0x1c8>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d01f      	beq.n	8001ae0 <HAL_GPIO_DeInit+0xa0>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4a5a      	ldr	r2, [pc, #360]	; (8001c0c <HAL_GPIO_DeInit+0x1cc>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d019      	beq.n	8001adc <HAL_GPIO_DeInit+0x9c>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	4a59      	ldr	r2, [pc, #356]	; (8001c10 <HAL_GPIO_DeInit+0x1d0>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d013      	beq.n	8001ad8 <HAL_GPIO_DeInit+0x98>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4a58      	ldr	r2, [pc, #352]	; (8001c14 <HAL_GPIO_DeInit+0x1d4>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d00d      	beq.n	8001ad4 <HAL_GPIO_DeInit+0x94>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	4a57      	ldr	r2, [pc, #348]	; (8001c18 <HAL_GPIO_DeInit+0x1d8>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d007      	beq.n	8001ad0 <HAL_GPIO_DeInit+0x90>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4a56      	ldr	r2, [pc, #344]	; (8001c1c <HAL_GPIO_DeInit+0x1dc>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d101      	bne.n	8001acc <HAL_GPIO_DeInit+0x8c>
 8001ac8:	2307      	movs	r3, #7
 8001aca:	e00e      	b.n	8001aea <HAL_GPIO_DeInit+0xaa>
 8001acc:	2308      	movs	r3, #8
 8001ace:	e00c      	b.n	8001aea <HAL_GPIO_DeInit+0xaa>
 8001ad0:	2306      	movs	r3, #6
 8001ad2:	e00a      	b.n	8001aea <HAL_GPIO_DeInit+0xaa>
 8001ad4:	2305      	movs	r3, #5
 8001ad6:	e008      	b.n	8001aea <HAL_GPIO_DeInit+0xaa>
 8001ad8:	2304      	movs	r3, #4
 8001ada:	e006      	b.n	8001aea <HAL_GPIO_DeInit+0xaa>
 8001adc:	2303      	movs	r3, #3
 8001ade:	e004      	b.n	8001aea <HAL_GPIO_DeInit+0xaa>
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	e002      	b.n	8001aea <HAL_GPIO_DeInit+0xaa>
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e000      	b.n	8001aea <HAL_GPIO_DeInit+0xaa>
 8001ae8:	2300      	movs	r3, #0
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	f002 0203 	and.w	r2, r2, #3
 8001af0:	0092      	lsls	r2, r2, #2
 8001af2:	4093      	lsls	r3, r2
 8001af4:	68fa      	ldr	r2, [r7, #12]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d132      	bne.n	8001b60 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001afa:	4b49      	ldr	r3, [pc, #292]	; (8001c20 <HAL_GPIO_DeInit+0x1e0>)
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	43db      	mvns	r3, r3
 8001b02:	4947      	ldr	r1, [pc, #284]	; (8001c20 <HAL_GPIO_DeInit+0x1e0>)
 8001b04:	4013      	ands	r3, r2
 8001b06:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001b08:	4b45      	ldr	r3, [pc, #276]	; (8001c20 <HAL_GPIO_DeInit+0x1e0>)
 8001b0a:	685a      	ldr	r2, [r3, #4]
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	43db      	mvns	r3, r3
 8001b10:	4943      	ldr	r1, [pc, #268]	; (8001c20 <HAL_GPIO_DeInit+0x1e0>)
 8001b12:	4013      	ands	r3, r2
 8001b14:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8001b16:	4b42      	ldr	r3, [pc, #264]	; (8001c20 <HAL_GPIO_DeInit+0x1e0>)
 8001b18:	68da      	ldr	r2, [r3, #12]
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	4940      	ldr	r1, [pc, #256]	; (8001c20 <HAL_GPIO_DeInit+0x1e0>)
 8001b20:	4013      	ands	r3, r2
 8001b22:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8001b24:	4b3e      	ldr	r3, [pc, #248]	; (8001c20 <HAL_GPIO_DeInit+0x1e0>)
 8001b26:	689a      	ldr	r2, [r3, #8]
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	493c      	ldr	r1, [pc, #240]	; (8001c20 <HAL_GPIO_DeInit+0x1e0>)
 8001b2e:	4013      	ands	r3, r2
 8001b30:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	220f      	movs	r2, #15
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001b42:	4a2f      	ldr	r2, [pc, #188]	; (8001c00 <HAL_GPIO_DeInit+0x1c0>)
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	089b      	lsrs	r3, r3, #2
 8001b48:	3302      	adds	r3, #2
 8001b4a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	43da      	mvns	r2, r3
 8001b52:	482b      	ldr	r0, [pc, #172]	; (8001c00 <HAL_GPIO_DeInit+0x1c0>)
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	089b      	lsrs	r3, r3, #2
 8001b58:	400a      	ands	r2, r1
 8001b5a:	3302      	adds	r3, #2
 8001b5c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	2103      	movs	r1, #3
 8001b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	08da      	lsrs	r2, r3, #3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	3208      	adds	r2, #8
 8001b7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	f003 0307 	and.w	r3, r3, #7
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	220f      	movs	r2, #15
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	697a      	ldr	r2, [r7, #20]
 8001b92:	08d2      	lsrs	r2, r2, #3
 8001b94:	4019      	ands	r1, r3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	3208      	adds	r2, #8
 8001b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	689a      	ldr	r2, [r3, #8]
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	2103      	movs	r1, #3
 8001ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bac:	43db      	mvns	r3, r3
 8001bae:	401a      	ands	r2, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	2101      	movs	r1, #1
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	401a      	ands	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68da      	ldr	r2, [r3, #12]
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	2103      	movs	r1, #3
 8001bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	401a      	ands	r2, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	3301      	adds	r3, #1
 8001be2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001be4:	683a      	ldr	r2, [r7, #0]
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	fa22 f303 	lsr.w	r3, r2, r3
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f47f af2f 	bne.w	8001a50 <HAL_GPIO_DeInit+0x10>
  }
}
 8001bf2:	bf00      	nop
 8001bf4:	bf00      	nop
 8001bf6:	371c      	adds	r7, #28
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	40010000 	.word	0x40010000
 8001c04:	48000400 	.word	0x48000400
 8001c08:	48000800 	.word	0x48000800
 8001c0c:	48000c00 	.word	0x48000c00
 8001c10:	48001000 	.word	0x48001000
 8001c14:	48001400 	.word	0x48001400
 8001c18:	48001800 	.word	0x48001800
 8001c1c:	48001c00 	.word	0x48001c00
 8001c20:	40010400 	.word	0x40010400

08001c24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c2e:	4b08      	ldr	r3, [pc, #32]	; (8001c50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c30:	695a      	ldr	r2, [r3, #20]
 8001c32:	88fb      	ldrh	r3, [r7, #6]
 8001c34:	4013      	ands	r3, r2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d006      	beq.n	8001c48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c3a:	4a05      	ldr	r2, [pc, #20]	; (8001c50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c3c:	88fb      	ldrh	r3, [r7, #6]
 8001c3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c40:	88fb      	ldrh	r3, [r7, #6]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f005 ffa6 	bl	8007b94 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c48:	bf00      	nop
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40010400 	.word	0x40010400

08001c54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e081      	b.n	8001d6a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d106      	bne.n	8001c80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f006 ff7e 	bl	8008b7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2224      	movs	r2, #36	; 0x24
 8001c84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f022 0201 	bic.w	r2, r2, #1
 8001c96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ca4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	689a      	ldr	r2, [r3, #8]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001cb4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d107      	bne.n	8001cce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001cca:	609a      	str	r2, [r3, #8]
 8001ccc:	e006      	b.n	8001cdc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	689a      	ldr	r2, [r3, #8]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001cda:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d104      	bne.n	8001cee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	6812      	ldr	r2, [r2, #0]
 8001cf8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cfc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d00:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	68da      	ldr	r2, [r3, #12]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d10:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	691a      	ldr	r2, [r3, #16]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	695b      	ldr	r3, [r3, #20]
 8001d1a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69d9      	ldr	r1, [r3, #28]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6a1a      	ldr	r2, [r3, #32]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	430a      	orrs	r2, r1
 8001d3a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f042 0201 	orr.w	r2, r2, #1
 8001d4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2220      	movs	r2, #32
 8001d56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b082      	sub	sp, #8
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d101      	bne.n	8001d84 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e021      	b.n	8001dc8 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2224      	movs	r2, #36	; 0x24
 8001d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f022 0201 	bic.w	r2, r2, #1
 8001d9a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f006 ff4b 	bl	8008c38 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af02      	add	r7, sp, #8
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	4608      	mov	r0, r1
 8001dda:	4611      	mov	r1, r2
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4603      	mov	r3, r0
 8001de0:	817b      	strh	r3, [r7, #10]
 8001de2:	460b      	mov	r3, r1
 8001de4:	813b      	strh	r3, [r7, #8]
 8001de6:	4613      	mov	r3, r2
 8001de8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	2b20      	cmp	r3, #32
 8001df4:	f040 80f9 	bne.w	8001fea <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001df8:	6a3b      	ldr	r3, [r7, #32]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d002      	beq.n	8001e04 <HAL_I2C_Mem_Write+0x34>
 8001dfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d105      	bne.n	8001e10 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e0a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e0ed      	b.n	8001fec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d101      	bne.n	8001e1e <HAL_I2C_Mem_Write+0x4e>
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	e0e6      	b.n	8001fec <HAL_I2C_Mem_Write+0x21c>
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2201      	movs	r2, #1
 8001e22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001e26:	f7ff f91f 	bl	8001068 <HAL_GetTick>
 8001e2a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	9300      	str	r3, [sp, #0]
 8001e30:	2319      	movs	r3, #25
 8001e32:	2201      	movs	r2, #1
 8001e34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e38:	68f8      	ldr	r0, [r7, #12]
 8001e3a:	f000 fac3 	bl	80023c4 <I2C_WaitOnFlagUntilTimeout>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e0d1      	b.n	8001fec <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2221      	movs	r2, #33	; 0x21
 8001e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2240      	movs	r2, #64	; 0x40
 8001e54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6a3a      	ldr	r2, [r7, #32]
 8001e62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001e68:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e70:	88f8      	ldrh	r0, [r7, #6]
 8001e72:	893a      	ldrh	r2, [r7, #8]
 8001e74:	8979      	ldrh	r1, [r7, #10]
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	4603      	mov	r3, r0
 8001e80:	68f8      	ldr	r0, [r7, #12]
 8001e82:	f000 f9d3 	bl	800222c <I2C_RequestMemoryWrite>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d005      	beq.n	8001e98 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e0a9      	b.n	8001fec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	2bff      	cmp	r3, #255	; 0xff
 8001ea0:	d90e      	bls.n	8001ec0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	22ff      	movs	r2, #255	; 0xff
 8001ea6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eac:	b2da      	uxtb	r2, r3
 8001eae:	8979      	ldrh	r1, [r7, #10]
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001eb8:	68f8      	ldr	r0, [r7, #12]
 8001eba:	f000 fc2b 	bl	8002714 <I2C_TransferConfig>
 8001ebe:	e00f      	b.n	8001ee0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ec4:	b29a      	uxth	r2, r3
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	8979      	ldrh	r1, [r7, #10]
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	9300      	str	r3, [sp, #0]
 8001ed6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001eda:	68f8      	ldr	r0, [r7, #12]
 8001edc:	f000 fc1a 	bl	8002714 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ee0:	697a      	ldr	r2, [r7, #20]
 8001ee2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ee4:	68f8      	ldr	r0, [r7, #12]
 8001ee6:	f000 faad 	bl	8002444 <I2C_WaitOnTXISFlagUntilTimeout>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e07b      	b.n	8001fec <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef8:	781a      	ldrb	r2, [r3, #0]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f04:	1c5a      	adds	r2, r3, #1
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	3b01      	subs	r3, #1
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d034      	beq.n	8001f98 <HAL_I2C_Mem_Write+0x1c8>
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d130      	bne.n	8001f98 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2180      	movs	r1, #128	; 0x80
 8001f40:	68f8      	ldr	r0, [r7, #12]
 8001f42:	f000 fa3f 	bl	80023c4 <I2C_WaitOnFlagUntilTimeout>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e04d      	b.n	8001fec <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	2bff      	cmp	r3, #255	; 0xff
 8001f58:	d90e      	bls.n	8001f78 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	22ff      	movs	r2, #255	; 0xff
 8001f5e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f64:	b2da      	uxtb	r2, r3
 8001f66:	8979      	ldrh	r1, [r7, #10]
 8001f68:	2300      	movs	r3, #0
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f70:	68f8      	ldr	r0, [r7, #12]
 8001f72:	f000 fbcf 	bl	8002714 <I2C_TransferConfig>
 8001f76:	e00f      	b.n	8001f98 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f86:	b2da      	uxtb	r2, r3
 8001f88:	8979      	ldrh	r1, [r7, #10]
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	9300      	str	r3, [sp, #0]
 8001f8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f92:	68f8      	ldr	r0, [r7, #12]
 8001f94:	f000 fbbe 	bl	8002714 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d19e      	bne.n	8001ee0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fa2:	697a      	ldr	r2, [r7, #20]
 8001fa4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fa6:	68f8      	ldr	r0, [r7, #12]
 8001fa8:	f000 fa8c 	bl	80024c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e01a      	b.n	8001fec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2220      	movs	r2, #32
 8001fbc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	6859      	ldr	r1, [r3, #4]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <HAL_I2C_Mem_Write+0x224>)
 8001fca:	400b      	ands	r3, r1
 8001fcc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2220      	movs	r2, #32
 8001fd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	e000      	b.n	8001fec <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001fea:	2302      	movs	r3, #2
  }
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	fe00e800 	.word	0xfe00e800

08001ff8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b088      	sub	sp, #32
 8001ffc:	af02      	add	r7, sp, #8
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	4608      	mov	r0, r1
 8002002:	4611      	mov	r1, r2
 8002004:	461a      	mov	r2, r3
 8002006:	4603      	mov	r3, r0
 8002008:	817b      	strh	r3, [r7, #10]
 800200a:	460b      	mov	r3, r1
 800200c:	813b      	strh	r3, [r7, #8]
 800200e:	4613      	mov	r3, r2
 8002010:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002018:	b2db      	uxtb	r3, r3
 800201a:	2b20      	cmp	r3, #32
 800201c:	f040 80fd 	bne.w	800221a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002020:	6a3b      	ldr	r3, [r7, #32]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d002      	beq.n	800202c <HAL_I2C_Mem_Read+0x34>
 8002026:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002028:	2b00      	cmp	r3, #0
 800202a:	d105      	bne.n	8002038 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002032:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e0f1      	b.n	800221c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800203e:	2b01      	cmp	r3, #1
 8002040:	d101      	bne.n	8002046 <HAL_I2C_Mem_Read+0x4e>
 8002042:	2302      	movs	r3, #2
 8002044:	e0ea      	b.n	800221c <HAL_I2C_Mem_Read+0x224>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800204e:	f7ff f80b 	bl	8001068 <HAL_GetTick>
 8002052:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	2319      	movs	r3, #25
 800205a:	2201      	movs	r2, #1
 800205c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002060:	68f8      	ldr	r0, [r7, #12]
 8002062:	f000 f9af 	bl	80023c4 <I2C_WaitOnFlagUntilTimeout>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e0d5      	b.n	800221c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2222      	movs	r2, #34	; 0x22
 8002074:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2240      	movs	r2, #64	; 0x40
 800207c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2200      	movs	r2, #0
 8002084:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6a3a      	ldr	r2, [r7, #32]
 800208a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002090:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2200      	movs	r2, #0
 8002096:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002098:	88f8      	ldrh	r0, [r7, #6]
 800209a:	893a      	ldrh	r2, [r7, #8]
 800209c:	8979      	ldrh	r1, [r7, #10]
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	9301      	str	r3, [sp, #4]
 80020a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	4603      	mov	r3, r0
 80020a8:	68f8      	ldr	r0, [r7, #12]
 80020aa:	f000 f913 	bl	80022d4 <I2C_RequestMemoryRead>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d005      	beq.n	80020c0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e0ad      	b.n	800221c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	2bff      	cmp	r3, #255	; 0xff
 80020c8:	d90e      	bls.n	80020e8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	22ff      	movs	r2, #255	; 0xff
 80020ce:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	8979      	ldrh	r1, [r7, #10]
 80020d8:	4b52      	ldr	r3, [pc, #328]	; (8002224 <HAL_I2C_Mem_Read+0x22c>)
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020e0:	68f8      	ldr	r0, [r7, #12]
 80020e2:	f000 fb17 	bl	8002714 <I2C_TransferConfig>
 80020e6:	e00f      	b.n	8002108 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020f6:	b2da      	uxtb	r2, r3
 80020f8:	8979      	ldrh	r1, [r7, #10]
 80020fa:	4b4a      	ldr	r3, [pc, #296]	; (8002224 <HAL_I2C_Mem_Read+0x22c>)
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002102:	68f8      	ldr	r0, [r7, #12]
 8002104:	f000 fb06 	bl	8002714 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800210e:	2200      	movs	r2, #0
 8002110:	2104      	movs	r1, #4
 8002112:	68f8      	ldr	r0, [r7, #12]
 8002114:	f000 f956 	bl	80023c4 <I2C_WaitOnFlagUntilTimeout>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e07c      	b.n	800221c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	b2d2      	uxtb	r2, r2
 800212e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002134:	1c5a      	adds	r2, r3, #1
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800213e:	3b01      	subs	r3, #1
 8002140:	b29a      	uxth	r2, r3
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800214a:	b29b      	uxth	r3, r3
 800214c:	3b01      	subs	r3, #1
 800214e:	b29a      	uxth	r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002158:	b29b      	uxth	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d034      	beq.n	80021c8 <HAL_I2C_Mem_Read+0x1d0>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002162:	2b00      	cmp	r3, #0
 8002164:	d130      	bne.n	80021c8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800216c:	2200      	movs	r2, #0
 800216e:	2180      	movs	r1, #128	; 0x80
 8002170:	68f8      	ldr	r0, [r7, #12]
 8002172:	f000 f927 	bl	80023c4 <I2C_WaitOnFlagUntilTimeout>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e04d      	b.n	800221c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002184:	b29b      	uxth	r3, r3
 8002186:	2bff      	cmp	r3, #255	; 0xff
 8002188:	d90e      	bls.n	80021a8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	22ff      	movs	r2, #255	; 0xff
 800218e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002194:	b2da      	uxtb	r2, r3
 8002196:	8979      	ldrh	r1, [r7, #10]
 8002198:	2300      	movs	r3, #0
 800219a:	9300      	str	r3, [sp, #0]
 800219c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021a0:	68f8      	ldr	r0, [r7, #12]
 80021a2:	f000 fab7 	bl	8002714 <I2C_TransferConfig>
 80021a6:	e00f      	b.n	80021c8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	8979      	ldrh	r1, [r7, #10]
 80021ba:	2300      	movs	r3, #0
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f000 faa6 	bl	8002714 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d19a      	bne.n	8002108 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021d2:	697a      	ldr	r2, [r7, #20]
 80021d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	f000 f974 	bl	80024c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e01a      	b.n	800221c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2220      	movs	r2, #32
 80021ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6859      	ldr	r1, [r3, #4]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4b0b      	ldr	r3, [pc, #44]	; (8002228 <HAL_I2C_Mem_Read+0x230>)
 80021fa:	400b      	ands	r3, r1
 80021fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2220      	movs	r2, #32
 8002202:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002216:	2300      	movs	r3, #0
 8002218:	e000      	b.n	800221c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800221a:	2302      	movs	r3, #2
  }
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	80002400 	.word	0x80002400
 8002228:	fe00e800 	.word	0xfe00e800

0800222c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b086      	sub	sp, #24
 8002230:	af02      	add	r7, sp, #8
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	4608      	mov	r0, r1
 8002236:	4611      	mov	r1, r2
 8002238:	461a      	mov	r2, r3
 800223a:	4603      	mov	r3, r0
 800223c:	817b      	strh	r3, [r7, #10]
 800223e:	460b      	mov	r3, r1
 8002240:	813b      	strh	r3, [r7, #8]
 8002242:	4613      	mov	r3, r2
 8002244:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002246:	88fb      	ldrh	r3, [r7, #6]
 8002248:	b2da      	uxtb	r2, r3
 800224a:	8979      	ldrh	r1, [r7, #10]
 800224c:	4b20      	ldr	r3, [pc, #128]	; (80022d0 <I2C_RequestMemoryWrite+0xa4>)
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002254:	68f8      	ldr	r0, [r7, #12]
 8002256:	f000 fa5d 	bl	8002714 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800225a:	69fa      	ldr	r2, [r7, #28]
 800225c:	69b9      	ldr	r1, [r7, #24]
 800225e:	68f8      	ldr	r0, [r7, #12]
 8002260:	f000 f8f0 	bl	8002444 <I2C_WaitOnTXISFlagUntilTimeout>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e02c      	b.n	80022c8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800226e:	88fb      	ldrh	r3, [r7, #6]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d105      	bne.n	8002280 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002274:	893b      	ldrh	r3, [r7, #8]
 8002276:	b2da      	uxtb	r2, r3
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	629a      	str	r2, [r3, #40]	; 0x28
 800227e:	e015      	b.n	80022ac <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002280:	893b      	ldrh	r3, [r7, #8]
 8002282:	0a1b      	lsrs	r3, r3, #8
 8002284:	b29b      	uxth	r3, r3
 8002286:	b2da      	uxtb	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800228e:	69fa      	ldr	r2, [r7, #28]
 8002290:	69b9      	ldr	r1, [r7, #24]
 8002292:	68f8      	ldr	r0, [r7, #12]
 8002294:	f000 f8d6 	bl	8002444 <I2C_WaitOnTXISFlagUntilTimeout>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e012      	b.n	80022c8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80022a2:	893b      	ldrh	r3, [r7, #8]
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	2200      	movs	r2, #0
 80022b4:	2180      	movs	r1, #128	; 0x80
 80022b6:	68f8      	ldr	r0, [r7, #12]
 80022b8:	f000 f884 	bl	80023c4 <I2C_WaitOnFlagUntilTimeout>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e000      	b.n	80022c8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3710      	adds	r7, #16
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	80002000 	.word	0x80002000

080022d4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af02      	add	r7, sp, #8
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	4608      	mov	r0, r1
 80022de:	4611      	mov	r1, r2
 80022e0:	461a      	mov	r2, r3
 80022e2:	4603      	mov	r3, r0
 80022e4:	817b      	strh	r3, [r7, #10]
 80022e6:	460b      	mov	r3, r1
 80022e8:	813b      	strh	r3, [r7, #8]
 80022ea:	4613      	mov	r3, r2
 80022ec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80022ee:	88fb      	ldrh	r3, [r7, #6]
 80022f0:	b2da      	uxtb	r2, r3
 80022f2:	8979      	ldrh	r1, [r7, #10]
 80022f4:	4b20      	ldr	r3, [pc, #128]	; (8002378 <I2C_RequestMemoryRead+0xa4>)
 80022f6:	9300      	str	r3, [sp, #0]
 80022f8:	2300      	movs	r3, #0
 80022fa:	68f8      	ldr	r0, [r7, #12]
 80022fc:	f000 fa0a 	bl	8002714 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002300:	69fa      	ldr	r2, [r7, #28]
 8002302:	69b9      	ldr	r1, [r7, #24]
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f000 f89d 	bl	8002444 <I2C_WaitOnTXISFlagUntilTimeout>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e02c      	b.n	800236e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002314:	88fb      	ldrh	r3, [r7, #6]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d105      	bne.n	8002326 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800231a:	893b      	ldrh	r3, [r7, #8]
 800231c:	b2da      	uxtb	r2, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	629a      	str	r2, [r3, #40]	; 0x28
 8002324:	e015      	b.n	8002352 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002326:	893b      	ldrh	r3, [r7, #8]
 8002328:	0a1b      	lsrs	r3, r3, #8
 800232a:	b29b      	uxth	r3, r3
 800232c:	b2da      	uxtb	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002334:	69fa      	ldr	r2, [r7, #28]
 8002336:	69b9      	ldr	r1, [r7, #24]
 8002338:	68f8      	ldr	r0, [r7, #12]
 800233a:	f000 f883 	bl	8002444 <I2C_WaitOnTXISFlagUntilTimeout>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e012      	b.n	800236e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002348:	893b      	ldrh	r3, [r7, #8]
 800234a:	b2da      	uxtb	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	2200      	movs	r2, #0
 800235a:	2140      	movs	r1, #64	; 0x40
 800235c:	68f8      	ldr	r0, [r7, #12]
 800235e:	f000 f831 	bl	80023c4 <I2C_WaitOnFlagUntilTimeout>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e000      	b.n	800236e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	80002000 	.word	0x80002000

0800237c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b02      	cmp	r3, #2
 8002390:	d103      	bne.n	800239a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2200      	movs	r2, #0
 8002398:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d007      	beq.n	80023b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	699a      	ldr	r2, [r3, #24]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f042 0201 	orr.w	r2, r2, #1
 80023b6:	619a      	str	r2, [r3, #24]
  }
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	603b      	str	r3, [r7, #0]
 80023d0:	4613      	mov	r3, r2
 80023d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023d4:	e022      	b.n	800241c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023dc:	d01e      	beq.n	800241c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023de:	f7fe fe43 	bl	8001068 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d302      	bcc.n	80023f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d113      	bne.n	800241c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f8:	f043 0220 	orr.w	r2, r3, #32
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2220      	movs	r2, #32
 8002404:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e00f      	b.n	800243c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	699a      	ldr	r2, [r3, #24]
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	4013      	ands	r3, r2
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	429a      	cmp	r2, r3
 800242a:	bf0c      	ite	eq
 800242c:	2301      	moveq	r3, #1
 800242e:	2300      	movne	r3, #0
 8002430:	b2db      	uxtb	r3, r3
 8002432:	461a      	mov	r2, r3
 8002434:	79fb      	ldrb	r3, [r7, #7]
 8002436:	429a      	cmp	r2, r3
 8002438:	d0cd      	beq.n	80023d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	60b9      	str	r1, [r7, #8]
 800244e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002450:	e02c      	b.n	80024ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	68b9      	ldr	r1, [r7, #8]
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f000 f870 	bl	800253c <I2C_IsErrorOccurred>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e02a      	b.n	80024bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800246c:	d01e      	beq.n	80024ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800246e:	f7fe fdfb 	bl	8001068 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	68ba      	ldr	r2, [r7, #8]
 800247a:	429a      	cmp	r2, r3
 800247c:	d302      	bcc.n	8002484 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d113      	bne.n	80024ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002488:	f043 0220 	orr.w	r2, r3, #32
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2220      	movs	r2, #32
 8002494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e007      	b.n	80024bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	d1cb      	bne.n	8002452 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3710      	adds	r7, #16
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024d0:	e028      	b.n	8002524 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	68b9      	ldr	r1, [r7, #8]
 80024d6:	68f8      	ldr	r0, [r7, #12]
 80024d8:	f000 f830 	bl	800253c <I2C_IsErrorOccurred>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e026      	b.n	8002534 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024e6:	f7fe fdbf 	bl	8001068 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	68ba      	ldr	r2, [r7, #8]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d302      	bcc.n	80024fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d113      	bne.n	8002524 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002500:	f043 0220 	orr.w	r2, r3, #32
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2220      	movs	r2, #32
 800250c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e007      	b.n	8002534 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	f003 0320 	and.w	r3, r3, #32
 800252e:	2b20      	cmp	r3, #32
 8002530:	d1cf      	bne.n	80024d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002532:	2300      	movs	r3, #0
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08a      	sub	sp, #40	; 0x28
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002548:	2300      	movs	r3, #0
 800254a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	699b      	ldr	r3, [r3, #24]
 8002554:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002556:	2300      	movs	r3, #0
 8002558:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	f003 0310 	and.w	r3, r3, #16
 8002564:	2b00      	cmp	r3, #0
 8002566:	d075      	beq.n	8002654 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2210      	movs	r2, #16
 800256e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002570:	e056      	b.n	8002620 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002578:	d052      	beq.n	8002620 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800257a:	f7fe fd75 	bl	8001068 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	68ba      	ldr	r2, [r7, #8]
 8002586:	429a      	cmp	r2, r3
 8002588:	d302      	bcc.n	8002590 <I2C_IsErrorOccurred+0x54>
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d147      	bne.n	8002620 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800259a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80025a2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025b2:	d12e      	bne.n	8002612 <I2C_IsErrorOccurred+0xd6>
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025ba:	d02a      	beq.n	8002612 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80025bc:	7cfb      	ldrb	r3, [r7, #19]
 80025be:	2b20      	cmp	r3, #32
 80025c0:	d027      	beq.n	8002612 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	685a      	ldr	r2, [r3, #4]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80025d0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80025d2:	f7fe fd49 	bl	8001068 <HAL_GetTick>
 80025d6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025d8:	e01b      	b.n	8002612 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80025da:	f7fe fd45 	bl	8001068 <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	2b19      	cmp	r3, #25
 80025e6:	d914      	bls.n	8002612 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ec:	f043 0220 	orr.w	r2, r3, #32
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2220      	movs	r2, #32
 80025f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f003 0320 	and.w	r3, r3, #32
 800261c:	2b20      	cmp	r3, #32
 800261e:	d1dc      	bne.n	80025da <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	f003 0320 	and.w	r3, r3, #32
 800262a:	2b20      	cmp	r3, #32
 800262c:	d003      	beq.n	8002636 <I2C_IsErrorOccurred+0xfa>
 800262e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002632:	2b00      	cmp	r3, #0
 8002634:	d09d      	beq.n	8002572 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002636:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800263a:	2b00      	cmp	r3, #0
 800263c:	d103      	bne.n	8002646 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2220      	movs	r2, #32
 8002644:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002646:	6a3b      	ldr	r3, [r7, #32]
 8002648:	f043 0304 	orr.w	r3, r3, #4
 800264c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00b      	beq.n	800267e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002666:	6a3b      	ldr	r3, [r7, #32]
 8002668:	f043 0301 	orr.w	r3, r3, #1
 800266c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002676:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00b      	beq.n	80026a0 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002688:	6a3b      	ldr	r3, [r7, #32]
 800268a:	f043 0308 	orr.w	r3, r3, #8
 800268e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002698:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d00b      	beq.n	80026c2 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80026aa:	6a3b      	ldr	r3, [r7, #32]
 80026ac:	f043 0302 	orr.w	r3, r3, #2
 80026b0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80026c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d01c      	beq.n	8002704 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	f7ff fe56 	bl	800237c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6859      	ldr	r1, [r3, #4]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	4b0d      	ldr	r3, [pc, #52]	; (8002710 <I2C_IsErrorOccurred+0x1d4>)
 80026dc:	400b      	ands	r3, r1
 80026de:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026e4:	6a3b      	ldr	r3, [r7, #32]
 80026e6:	431a      	orrs	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2220      	movs	r2, #32
 80026f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002704:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002708:	4618      	mov	r0, r3
 800270a:	3728      	adds	r7, #40	; 0x28
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	fe00e800 	.word	0xfe00e800

08002714 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002714:	b480      	push	{r7}
 8002716:	b087      	sub	sp, #28
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	607b      	str	r3, [r7, #4]
 800271e:	460b      	mov	r3, r1
 8002720:	817b      	strh	r3, [r7, #10]
 8002722:	4613      	mov	r3, r2
 8002724:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002726:	897b      	ldrh	r3, [r7, #10]
 8002728:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800272c:	7a7b      	ldrb	r3, [r7, #9]
 800272e:	041b      	lsls	r3, r3, #16
 8002730:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002734:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800273a:	6a3b      	ldr	r3, [r7, #32]
 800273c:	4313      	orrs	r3, r2
 800273e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002742:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	685a      	ldr	r2, [r3, #4]
 800274a:	6a3b      	ldr	r3, [r7, #32]
 800274c:	0d5b      	lsrs	r3, r3, #21
 800274e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002752:	4b08      	ldr	r3, [pc, #32]	; (8002774 <I2C_TransferConfig+0x60>)
 8002754:	430b      	orrs	r3, r1
 8002756:	43db      	mvns	r3, r3
 8002758:	ea02 0103 	and.w	r1, r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	697a      	ldr	r2, [r7, #20]
 8002762:	430a      	orrs	r2, r1
 8002764:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002766:	bf00      	nop
 8002768:	371c      	adds	r7, #28
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	03ff63ff 	.word	0x03ff63ff

08002778 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b20      	cmp	r3, #32
 800278c:	d138      	bne.n	8002800 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002794:	2b01      	cmp	r3, #1
 8002796:	d101      	bne.n	800279c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002798:	2302      	movs	r3, #2
 800279a:	e032      	b.n	8002802 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2224      	movs	r2, #36	; 0x24
 80027a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f022 0201 	bic.w	r2, r2, #1
 80027ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80027ca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6819      	ldr	r1, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	683a      	ldr	r2, [r7, #0]
 80027d8:	430a      	orrs	r2, r1
 80027da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f042 0201 	orr.w	r2, r2, #1
 80027ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2220      	movs	r2, #32
 80027f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80027fc:	2300      	movs	r3, #0
 80027fe:	e000      	b.n	8002802 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002800:	2302      	movs	r3, #2
  }
}
 8002802:	4618      	mov	r0, r3
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800280e:	b480      	push	{r7}
 8002810:	b085      	sub	sp, #20
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
 8002816:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800281e:	b2db      	uxtb	r3, r3
 8002820:	2b20      	cmp	r3, #32
 8002822:	d139      	bne.n	8002898 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800282a:	2b01      	cmp	r3, #1
 800282c:	d101      	bne.n	8002832 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800282e:	2302      	movs	r3, #2
 8002830:	e033      	b.n	800289a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2201      	movs	r2, #1
 8002836:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2224      	movs	r2, #36	; 0x24
 800283e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f022 0201 	bic.w	r2, r2, #1
 8002850:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002860:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	021b      	lsls	r3, r3, #8
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	4313      	orrs	r3, r2
 800286a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	68fa      	ldr	r2, [r7, #12]
 8002872:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f042 0201 	orr.w	r2, r2, #1
 8002882:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2220      	movs	r2, #32
 8002888:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002894:	2300      	movs	r3, #0
 8002896:	e000      	b.n	800289a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002898:	2302      	movs	r3, #2
  }
}
 800289a:	4618      	mov	r0, r3
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
	...

080028a8 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init (OSPI_HandleTypeDef *hospi)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af02      	add	r7, sp, #8
 80028ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028b0:	2300      	movs	r3, #0
 80028b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80028b4:	f7fe fbd8 	bl	8001068 <HAL_GetTick>
 80028b8:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d102      	bne.n	80028c6 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	73fb      	strb	r3, [r7, #15]
 80028c4:	e092      	b.n	80029ec <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN        (hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f040 808b 	bne.w	80029ec <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f006 f9d2 	bl	8008c80 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80028dc:	f241 3188 	movw	r1, #5000	; 0x1388
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 fad0 	bl	8002e86 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	4b42      	ldr	r3, [pc, #264]	; (80029f8 <HAL_OSPI_Init+0x150>)
 80028ee:	4013      	ands	r3, r2
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	68d1      	ldr	r1, [r2, #12]
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	6912      	ldr	r2, [r2, #16]
 80028f8:	3a01      	subs	r2, #1
 80028fa:	0412      	lsls	r2, r2, #16
 80028fc:	4311      	orrs	r1, r2
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6952      	ldr	r2, [r2, #20]
 8002902:	3a01      	subs	r2, #1
 8002904:	0212      	lsls	r2, r2, #8
 8002906:	4311      	orrs	r1, r2
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800290c:	4311      	orrs	r1, r2
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	69d2      	ldr	r2, [r2, #28]
 8002912:	4311      	orrs	r1, r2
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	6812      	ldr	r2, [r2, #0]
 8002918:	430b      	orrs	r3, r1
 800291a:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	0412      	lsls	r2, r2, #16
 8002926:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	3b01      	subs	r3, #1
 8002938:	021a      	lsls	r2, r3, #8
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	430a      	orrs	r2, r1
 8002940:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	2200      	movs	r2, #0
 800294c:	2120      	movs	r1, #32
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 faa8 	bl	8002ea4 <OSPI_WaitFlagStateUntilTimeout>
 8002954:	4603      	mov	r3, r0
 8002956:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8002958:	7bfb      	ldrb	r3, [r7, #15]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d146      	bne.n	80029ec <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	1e5a      	subs	r2, r3, #1
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	430a      	orrs	r2, r1
 8002974:	60da      	str	r2, [r3, #12]
                  ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	430a      	orrs	r2, r1
 800298a:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002994:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a0:	431a      	orrs	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                  (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 0201 	orr.w	r2, r2, #1
 80029ba:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d107      	bne.n	80029d4 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	689a      	ldr	r2, [r3, #8]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f042 0202 	orr.w	r2, r2, #2
 80029d2:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80029dc:	d103      	bne.n	80029e6 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2201      	movs	r2, #1
 80029e2:	645a      	str	r2, [r3, #68]	; 0x44
 80029e4:	e002      	b.n	80029ec <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2202      	movs	r2, #2
 80029ea:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	f8e0f8f4 	.word	0xf8e0f8f4

080029fc <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a04:	2300      	movs	r3, #0
 8002a06:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d102      	bne.n	8002a14 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	73fb      	strb	r3, [r7, #15]
 8002a12:	e015      	b.n	8002a40 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
     /* Disable OctoSPI */
     __HAL_OSPI_DISABLE(hospi);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 0201 	bic.w	r2, r2, #1
 8002a22:	601a      	str	r2, [r3, #0]

     /* Disable free running clock if needed : must be done after OSPI disable */
     CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	689a      	ldr	r2, [r3, #8]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 0202 	bic.w	r2, r2, #2
 8002a32:	609a      	str	r2, [r3, #8]

     /* DeInit the low level hardware */
     hospi->MspDeInitCallback(hospi);
#else
     /* De-initialize the low-level hardware */
     HAL_OSPI_MspDeInit(hospi);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f006 f963 	bl	8008d00 <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

     /* Reset the driver state */
     hospi->State = HAL_OSPI_STATE_RESET;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  return status;
 8002a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b08a      	sub	sp, #40	; 0x28
 8002a4e:	af02      	add	r7, sp, #8
 8002a50:	60f8      	str	r0, [r7, #12]
 8002a52:	60b9      	str	r1, [r7, #8]
 8002a54:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8002a56:	f7fe fb07 	bl	8001068 <HAL_GetTick>
 8002a5a:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE    (cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a60:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE (cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a66:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d104      	bne.n	8002a78 <HAL_OSPI_Command+0x2e>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a76:	d10d      	bne.n	8002a94 <HAL_OSPI_Command+0x4a>
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	2b14      	cmp	r3, #20
 8002a7c:	d103      	bne.n	8002a86 <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d006      	beq.n	8002a94 <HAL_OSPI_Command+0x4a>
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	2b24      	cmp	r3, #36	; 0x24
 8002a8a:	d153      	bne.n	8002b34 <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d14f      	bne.n	8002b34 <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	9300      	str	r3, [sp, #0]
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2120      	movs	r1, #32
 8002a9e:	68f8      	ldr	r0, [r7, #12]
 8002aa0:	f000 fa00 	bl	8002ea4 <OSPI_WaitFlagStateUntilTimeout>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8002aa8:	7ffb      	ldrb	r3, [r7, #31]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d148      	bne.n	8002b40 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	649a      	str	r2, [r3, #72]	; 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8002ab4:	68b9      	ldr	r1, [r7, #8]
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 fa2c 	bl	8002f14 <OSPI_ConfigCmd>
 8002abc:	4603      	mov	r3, r0
 8002abe:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8002ac0:	7ffb      	ldrb	r3, [r7, #31]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d13c      	bne.n	8002b40 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d10e      	bne.n	8002aec <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	2102      	movs	r1, #2
 8002ad8:	68f8      	ldr	r0, [r7, #12]
 8002ada:	f000 f9e3 	bl	8002ea4 <OSPI_WaitFlagStateUntilTimeout>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2202      	movs	r2, #2
 8002ae8:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8002aea:	e029      	b.n	8002b40 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d103      	bne.n	8002afc <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2204      	movs	r2, #4
 8002af8:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8002afa:	e021      	b.n	8002b40 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d10b      	bne.n	8002b1c <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b08:	2b24      	cmp	r3, #36	; 0x24
 8002b0a:	d103      	bne.n	8002b14 <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2204      	movs	r2, #4
 8002b10:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8002b12:	e015      	b.n	8002b40 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2214      	movs	r2, #20
 8002b18:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8002b1a:	e011      	b.n	8002b40 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b20:	2b14      	cmp	r3, #20
 8002b22:	d103      	bne.n	8002b2c <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2204      	movs	r2, #4
 8002b28:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8002b2a:	e009      	b.n	8002b40 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2224      	movs	r2, #36	; 0x24
 8002b30:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8002b32:	e005      	b.n	8002b40 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2210      	movs	r2, #16
 8002b3c:	649a      	str	r2, [r3, #72]	; 0x48
 8002b3e:	e000      	b.n	8002b42 <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8002b40:	bf00      	nop
  }

  /* Return function status */
  return status;
 8002b42:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3720      	adds	r7, #32
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b08a      	sub	sp, #40	; 0x28
 8002b50:	af02      	add	r7, sp, #8
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002b58:	f7fe fa86 	bl	8001068 <HAL_GetTick>
 8002b5c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	3350      	adds	r3, #80	; 0x50
 8002b64:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d105      	bne.n	8002b78 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2208      	movs	r2, #8
 8002b74:	649a      	str	r2, [r3, #72]	; 0x48
 8002b76:	e057      	b.n	8002c28 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b7c:	2b04      	cmp	r3, #4
 8002b7e:	d14e      	bne.n	8002c1e <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	1c5a      	adds	r2, r3, #1
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	63da      	str	r2, [r3, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	639a      	str	r2, [r3, #56]	; 0x38
      hospi->pBuffPtr  = pData;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	68ba      	ldr	r2, [r7, #8]
 8002b98:	635a      	str	r2, [r3, #52]	; 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ba8:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	2104      	movs	r1, #4
 8002bb4:	68f8      	ldr	r0, [r7, #12]
 8002bb6:	f000 f975 	bl	8002ea4 <OSPI_WaitFlagStateUntilTimeout>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8002bbe:	7ffb      	ldrb	r3, [r7, #31]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d113      	bne.n	8002bec <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bc8:	781a      	ldrb	r2, [r3, #0]
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bd2:	1c5a      	adds	r2, r3, #1
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	635a      	str	r2, [r3, #52]	; 0x34
        hospi->XferCount--;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bdc:	1e5a      	subs	r2, r3, #1
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	63da      	str	r2, [r3, #60]	; 0x3c
      } while (hospi->XferCount > 0U);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1df      	bne.n	8002baa <HAL_OSPI_Transmit+0x5e>
 8002bea:	e000      	b.n	8002bee <HAL_OSPI_Transmit+0xa2>
          break;
 8002bec:	bf00      	nop

      if (status == HAL_OK)
 8002bee:	7ffb      	ldrb	r3, [r7, #31]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d119      	bne.n	8002c28 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	2102      	movs	r1, #2
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 f950 	bl	8002ea4 <OSPI_WaitFlagStateUntilTimeout>
 8002c04:	4603      	mov	r3, r0
 8002c06:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8002c08:	7ffb      	ldrb	r3, [r7, #31]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d10c      	bne.n	8002c28 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2202      	movs	r2, #2
 8002c14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2202      	movs	r2, #2
 8002c1a:	645a      	str	r2, [r3, #68]	; 0x44
 8002c1c:	e004      	b.n	8002c28 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2210      	movs	r2, #16
 8002c26:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 8002c28:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3720      	adds	r7, #32
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b08c      	sub	sp, #48	; 0x30
 8002c36:	af02      	add	r7, sp, #8
 8002c38:	60f8      	str	r0, [r7, #12]
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002c3e:	f7fe fa13 	bl	8001068 <HAL_GetTick>
 8002c42:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	3350      	adds	r3, #80	; 0x50
 8002c4a:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c52:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002c5c:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d106      	bne.n	8002c72 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2208      	movs	r2, #8
 8002c6e:	649a      	str	r2, [r3, #72]	; 0x48
 8002c70:	e07c      	b.n	8002d6c <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	d172      	bne.n	8002d60 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	1c5a      	adds	r2, r3, #1
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	63da      	str	r2, [r3, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	639a      	str	r2, [r3, #56]	; 0x38
      hospi->pBuffPtr  = pData;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	68ba      	ldr	r2, [r7, #8]
 8002c92:	635a      	str	r2, [r3, #52]	; 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ca6:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002cb0:	d104      	bne.n	8002cbc <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	649a      	str	r2, [r3, #72]	; 0x48
 8002cba:	e011      	b.n	8002ce0 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002cc4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d004      	beq.n	8002cd6 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	69ba      	ldr	r2, [r7, #24]
 8002cd2:	649a      	str	r2, [r3, #72]	; 0x48
 8002cd4:	e004      	b.n	8002ce0 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	9300      	str	r3, [sp, #0]
 8002ce4:	6a3b      	ldr	r3, [r7, #32]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	2106      	movs	r1, #6
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f000 f8da 	bl	8002ea4 <OSPI_WaitFlagStateUntilTimeout>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (status != HAL_OK)
 8002cf6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d114      	bne.n	8002d28 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d02:	69fa      	ldr	r2, [r7, #28]
 8002d04:	7812      	ldrb	r2, [r2, #0]
 8002d06:	b2d2      	uxtb	r2, r2
 8002d08:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d0e:	1c5a      	adds	r2, r3, #1
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	635a      	str	r2, [r3, #52]	; 0x34
        hospi->XferCount--;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d18:	1e5a      	subs	r2, r3, #1
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	63da      	str	r2, [r3, #60]	; 0x3c
      } while(hospi->XferCount > 0U);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d1dc      	bne.n	8002ce0 <HAL_OSPI_Receive+0xae>
 8002d26:	e000      	b.n	8002d2a <HAL_OSPI_Receive+0xf8>
          break;
 8002d28:	bf00      	nop

      if (status == HAL_OK)
 8002d2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d11c      	bne.n	8002d6c <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	9300      	str	r3, [sp, #0]
 8002d36:	6a3b      	ldr	r3, [r7, #32]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	2102      	movs	r1, #2
 8002d3c:	68f8      	ldr	r0, [r7, #12]
 8002d3e:	f000 f8b1 	bl	8002ea4 <OSPI_WaitFlagStateUntilTimeout>
 8002d42:	4603      	mov	r3, r0
 8002d44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (status == HAL_OK)
 8002d48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d10d      	bne.n	8002d6c <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2202      	movs	r2, #2
 8002d56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	645a      	str	r2, [r3, #68]	; 0x44
 8002d5e:	e005      	b.n	8002d6c <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2210      	movs	r2, #16
 8002d6a:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 8002d6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3728      	adds	r7, #40	; 0x28
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b08a      	sub	sp, #40	; 0x28
 8002d7c:	af02      	add	r7, sp, #8
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002d84:	f7fe f970 	bl	8001068 <HAL_GetTick>
 8002d88:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d90:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002d9a:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP   (cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL         (cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg+1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	d164      	bne.n	8002e6e <HAL_OSPI_AutoPolling+0xf6>
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002dac:	d15f      	bne.n	8002e6e <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	2200      	movs	r2, #0
 8002db6:	2120      	movs	r1, #32
 8002db8:	68f8      	ldr	r0, [r7, #12]
 8002dba:	f000 f873 	bl	8002ea4 <OSPI_WaitFlagStateUntilTimeout>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8002dc2:	7ffb      	ldrb	r3, [r7, #31]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d158      	bne.n	8002e7a <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG (hospi->Instance->PSMAR, cfg->Match);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68ba      	ldr	r2, [r7, #8]
 8002dce:	6812      	ldr	r2, [r2, #0]
 8002dd0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      WRITE_REG (hospi->Instance->PSMKR, cfg->Mask);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	68ba      	ldr	r2, [r7, #8]
 8002dda:	6852      	ldr	r2, [r2, #4]
 8002ddc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      WRITE_REG (hospi->Instance->PIR,   cfg->Interval);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	68ba      	ldr	r2, [r7, #8]
 8002de6:	6912      	ldr	r2, [r2, #16]
 8002de8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      MODIFY_REG(hospi->Instance->CR,    (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f023 5243 	bic.w	r2, r3, #817889280	; 0x30c00000
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	6899      	ldr	r1, [r3, #8]
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	430b      	orrs	r3, r1
 8002e00:	431a      	orrs	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002e0a:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e14:	d104      	bne.n	8002e20 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	649a      	str	r2, [r3, #72]	; 0x48
 8002e1e:	e011      	b.n	8002e44 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002e28:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d004      	beq.n	8002e3a <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	649a      	str	r2, [r3, #72]	; 0x48
 8002e38:	e004      	b.n	8002e44 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	693a      	ldr	r2, [r7, #16]
 8002e40:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	2108      	movs	r1, #8
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f828 	bl	8002ea4 <OSPI_WaitFlagStateUntilTimeout>
 8002e54:	4603      	mov	r3, r0
 8002e56:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8002e58:	7ffb      	ldrb	r3, [r7, #31]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d10d      	bne.n	8002e7a <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2208      	movs	r2, #8
 8002e64:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2202      	movs	r2, #2
 8002e6a:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8002e6c:	e005      	b.n	8002e7a <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2210      	movs	r2, #16
 8002e76:	649a      	str	r2, [r3, #72]	; 0x48
 8002e78:	e000      	b.n	8002e7c <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8002e7a:	bf00      	nop
  }

  /* Return function status */
  return status;
 8002e7c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3720      	adds	r7, #32
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8002e86:	b480      	push	{r7}
 8002e88:	b083      	sub	sp, #12
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
 8002e8e:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	683a      	ldr	r2, [r7, #0]
 8002e94:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	60f8      	str	r0, [r7, #12]
 8002eac:	60b9      	str	r1, [r7, #8]
 8002eae:	603b      	str	r3, [r7, #0]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8002eb4:	e01a      	b.n	8002eec <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ebc:	d016      	beq.n	8002eec <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ebe:	f7fe f8d3 	bl	8001068 <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d302      	bcc.n	8002ed4 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d10b      	bne.n	8002eec <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002eda:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ee0:	f043 0201 	orr.w	r2, r3, #1
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e00e      	b.n	8002f0a <OSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6a1a      	ldr	r2, [r3, #32]
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	bf14      	ite	ne
 8002efa:	2301      	movne	r3, #1
 8002efc:	2300      	moveq	r3, #0
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	461a      	mov	r2, r3
 8002f02:	79fb      	ldrb	r3, [r7, #7]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d1d6      	bne.n	8002eb6 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
	...

08002f14 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b089      	sub	sp, #36	; 0x24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f30:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10a      	bne.n	8002f50 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d114      	bne.n	8002f82 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002f60:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002f6a:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8002f74:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 8002f7e:	60fb      	str	r3, [r7, #12]
 8002f80:	e013      	b.n	8002faa <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002f8a:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8002f94:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8002f9e:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8002fa8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d012      	beq.n	8002fe6 <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fd8:	4319      	orrs	r1, r3
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	430b      	orrs	r3, r1
 8002fe0:	431a      	orrs	r2, r3
 8002fe2:	69bb      	ldr	r3, [r7, #24]
 8002fe4:	601a      	str	r2, [r3, #0]
                           (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f023 021f 	bic.w	r2, r3, #31
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d009      	beq.n	8003014 <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d105      	bne.n	8003014 <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	3a01      	subs	r2, #1
 8003012:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	2b00      	cmp	r3, #0
 800301a:	f000 8099 	beq.w	8003150 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	69db      	ldr	r3, [r3, #28]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d055      	beq.n	80030d2 <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800302a:	2b00      	cmp	r3, #0
 800302c:	d01e      	beq.n	800306c <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	4b68      	ldr	r3, [pc, #416]	; (80031d4 <OSPI_ConfigCmd+0x2c0>)
 8003034:	4013      	ands	r3, r2
 8003036:	683a      	ldr	r2, [r7, #0]
 8003038:	68d1      	ldr	r1, [r2, #12]
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	6952      	ldr	r2, [r2, #20]
 800303e:	4311      	orrs	r1, r2
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	6912      	ldr	r2, [r2, #16]
 8003044:	4311      	orrs	r1, r2
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	69d2      	ldr	r2, [r2, #28]
 800304a:	4311      	orrs	r1, r2
 800304c:	683a      	ldr	r2, [r7, #0]
 800304e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003050:	4311      	orrs	r1, r2
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	6a12      	ldr	r2, [r2, #32]
 8003056:	4311      	orrs	r1, r2
 8003058:	683a      	ldr	r2, [r7, #0]
 800305a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800305c:	4311      	orrs	r1, r2
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003062:	430a      	orrs	r2, r1
 8003064:	431a      	orrs	r2, r3
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	601a      	str	r2, [r3, #0]
 800306a:	e028      	b.n	80030be <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003074:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003078:	683a      	ldr	r2, [r7, #0]
 800307a:	68d1      	ldr	r1, [r2, #12]
 800307c:	683a      	ldr	r2, [r7, #0]
 800307e:	6952      	ldr	r2, [r2, #20]
 8003080:	4311      	orrs	r1, r2
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	6912      	ldr	r2, [r2, #16]
 8003086:	4311      	orrs	r1, r2
 8003088:	683a      	ldr	r2, [r7, #0]
 800308a:	69d2      	ldr	r2, [r2, #28]
 800308c:	4311      	orrs	r1, r2
 800308e:	683a      	ldr	r2, [r7, #0]
 8003090:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003092:	4311      	orrs	r1, r2
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	6a12      	ldr	r2, [r2, #32]
 8003098:	430a      	orrs	r2, r1
 800309a:	431a      	orrs	r2, r3
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                               (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                                cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030a8:	d109      	bne.n	80030be <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80030ae:	2b08      	cmp	r3, #8
 80030b0:	d105      	bne.n	80030be <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	6992      	ldr	r2, [r2, #24]
 80030ce:	649a      	str	r2, [r3, #72]	; 0x48
 80030d0:	e078      	b.n	80031c4 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d017      	beq.n	800310a <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80030e2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	68d1      	ldr	r1, [r2, #12]
 80030ea:	683a      	ldr	r2, [r7, #0]
 80030ec:	6952      	ldr	r2, [r2, #20]
 80030ee:	4311      	orrs	r1, r2
 80030f0:	683a      	ldr	r2, [r7, #0]
 80030f2:	6912      	ldr	r2, [r2, #16]
 80030f4:	4311      	orrs	r1, r2
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030fa:	4311      	orrs	r1, r2
 80030fc:	683a      	ldr	r2, [r7, #0]
 80030fe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003100:	430a      	orrs	r2, r1
 8003102:	431a      	orrs	r2, r3
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	601a      	str	r2, [r3, #0]
 8003108:	e01d      	b.n	8003146 <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	68d9      	ldr	r1, [r3, #12]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	4319      	orrs	r1, r3
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	691b      	ldr	r3, [r3, #16]
 8003120:	430b      	orrs	r3, r1
 8003122:	431a      	orrs	r2, r3
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	601a      	str	r2, [r3, #0]
                               (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800312c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003130:	d109      	bne.n	8003146 <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8003136:	2b08      	cmp	r3, #8
 8003138:	d105      	bne.n	8003146 <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	689a      	ldr	r2, [r3, #8]
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	e039      	b.n	80031c4 <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	69db      	ldr	r3, [r3, #28]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d030      	beq.n	80031ba <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800315c:	2b00      	cmp	r3, #0
 800315e:	d017      	beq.n	8003190 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8003168:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800316c:	683a      	ldr	r2, [r7, #0]
 800316e:	69d1      	ldr	r1, [r2, #28]
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003174:	4311      	orrs	r1, r2
 8003176:	683a      	ldr	r2, [r7, #0]
 8003178:	6a12      	ldr	r2, [r2, #32]
 800317a:	4311      	orrs	r1, r2
 800317c:	683a      	ldr	r2, [r7, #0]
 800317e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003180:	4311      	orrs	r1, r2
 8003182:	683a      	ldr	r2, [r7, #0]
 8003184:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003186:	430a      	orrs	r2, r1
 8003188:	431a      	orrs	r2, r3
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	601a      	str	r2, [r3, #0]
 800318e:	e00e      	b.n	80031ae <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	69d9      	ldr	r1, [r3, #28]
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a0:	4319      	orrs	r1, r3
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	430b      	orrs	r3, r1
 80031a8:	431a      	orrs	r2, r3
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	601a      	str	r2, [r3, #0]
                               (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	6992      	ldr	r2, [r2, #24]
 80031b6:	649a      	str	r2, [r3, #72]	; 0x48
 80031b8:	e004      	b.n	80031c4 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2208      	movs	r2, #8
 80031c2:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 80031c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3724      	adds	r7, #36	; 0x24
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	f0ffc0c0 	.word	0xf0ffc0c0

080031d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031dc:	4b0d      	ldr	r3, [pc, #52]	; (8003214 <HAL_PWREx_GetVoltageRange+0x3c>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80031e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031e8:	d102      	bne.n	80031f0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80031ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031ee:	e00b      	b.n	8003208 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80031f0:	4b08      	ldr	r3, [pc, #32]	; (8003214 <HAL_PWREx_GetVoltageRange+0x3c>)
 80031f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031fe:	d102      	bne.n	8003206 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003200:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003204:	e000      	b.n	8003208 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003206:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003208:	4618      	mov	r0, r3
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	40007000 	.word	0x40007000

08003218 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d141      	bne.n	80032aa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003226:	4b4b      	ldr	r3, [pc, #300]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800322e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003232:	d131      	bne.n	8003298 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003234:	4b47      	ldr	r3, [pc, #284]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003236:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800323a:	4a46      	ldr	r2, [pc, #280]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800323c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003240:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003244:	4b43      	ldr	r3, [pc, #268]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800324c:	4a41      	ldr	r2, [pc, #260]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800324e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003252:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003254:	4b40      	ldr	r3, [pc, #256]	; (8003358 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2232      	movs	r2, #50	; 0x32
 800325a:	fb02 f303 	mul.w	r3, r2, r3
 800325e:	4a3f      	ldr	r2, [pc, #252]	; (800335c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003260:	fba2 2303 	umull	r2, r3, r2, r3
 8003264:	0c9b      	lsrs	r3, r3, #18
 8003266:	3301      	adds	r3, #1
 8003268:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800326a:	e002      	b.n	8003272 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	3b01      	subs	r3, #1
 8003270:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003272:	4b38      	ldr	r3, [pc, #224]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800327a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800327e:	d102      	bne.n	8003286 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f2      	bne.n	800326c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003286:	4b33      	ldr	r3, [pc, #204]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003288:	695b      	ldr	r3, [r3, #20]
 800328a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800328e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003292:	d158      	bne.n	8003346 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e057      	b.n	8003348 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003298:	4b2e      	ldr	r3, [pc, #184]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800329a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800329e:	4a2d      	ldr	r2, [pc, #180]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80032a8:	e04d      	b.n	8003346 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032b0:	d141      	bne.n	8003336 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80032b2:	4b28      	ldr	r3, [pc, #160]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80032ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032be:	d131      	bne.n	8003324 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032c0:	4b24      	ldr	r3, [pc, #144]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032c6:	4a23      	ldr	r2, [pc, #140]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80032d0:	4b20      	ldr	r3, [pc, #128]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80032d8:	4a1e      	ldr	r2, [pc, #120]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80032e0:	4b1d      	ldr	r3, [pc, #116]	; (8003358 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2232      	movs	r2, #50	; 0x32
 80032e6:	fb02 f303 	mul.w	r3, r2, r3
 80032ea:	4a1c      	ldr	r2, [pc, #112]	; (800335c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80032ec:	fba2 2303 	umull	r2, r3, r2, r3
 80032f0:	0c9b      	lsrs	r3, r3, #18
 80032f2:	3301      	adds	r3, #1
 80032f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032f6:	e002      	b.n	80032fe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	3b01      	subs	r3, #1
 80032fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032fe:	4b15      	ldr	r3, [pc, #84]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003306:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800330a:	d102      	bne.n	8003312 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1f2      	bne.n	80032f8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003312:	4b10      	ldr	r3, [pc, #64]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800331a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800331e:	d112      	bne.n	8003346 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e011      	b.n	8003348 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003324:	4b0b      	ldr	r3, [pc, #44]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003326:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800332a:	4a0a      	ldr	r2, [pc, #40]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800332c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003330:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003334:	e007      	b.n	8003346 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003336:	4b07      	ldr	r3, [pc, #28]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800333e:	4a05      	ldr	r2, [pc, #20]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003340:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003344:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	40007000 	.word	0x40007000
 8003358:	200000cc 	.word	0x200000cc
 800335c:	431bde83 	.word	0x431bde83

08003360 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b088      	sub	sp, #32
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d102      	bne.n	8003374 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	f000 bc08 	b.w	8003b84 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003374:	4b96      	ldr	r3, [pc, #600]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f003 030c 	and.w	r3, r3, #12
 800337c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800337e:	4b94      	ldr	r3, [pc, #592]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	f003 0303 	and.w	r3, r3, #3
 8003386:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0310 	and.w	r3, r3, #16
 8003390:	2b00      	cmp	r3, #0
 8003392:	f000 80e4 	beq.w	800355e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d007      	beq.n	80033ac <HAL_RCC_OscConfig+0x4c>
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	2b0c      	cmp	r3, #12
 80033a0:	f040 808b 	bne.w	80034ba <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	f040 8087 	bne.w	80034ba <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033ac:	4b88      	ldr	r3, [pc, #544]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d005      	beq.n	80033c4 <HAL_RCC_OscConfig+0x64>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	699b      	ldr	r3, [r3, #24]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d101      	bne.n	80033c4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e3df      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a1a      	ldr	r2, [r3, #32]
 80033c8:	4b81      	ldr	r3, [pc, #516]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0308 	and.w	r3, r3, #8
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d004      	beq.n	80033de <HAL_RCC_OscConfig+0x7e>
 80033d4:	4b7e      	ldr	r3, [pc, #504]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033dc:	e005      	b.n	80033ea <HAL_RCC_OscConfig+0x8a>
 80033de:	4b7c      	ldr	r3, [pc, #496]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80033e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033e4:	091b      	lsrs	r3, r3, #4
 80033e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d223      	bcs.n	8003436 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f000 fdfe 	bl	8003ff4 <RCC_SetFlashLatencyFromMSIRange>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e3c0      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003402:	4b73      	ldr	r3, [pc, #460]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a72      	ldr	r2, [pc, #456]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003408:	f043 0308 	orr.w	r3, r3, #8
 800340c:	6013      	str	r3, [r2, #0]
 800340e:	4b70      	ldr	r3, [pc, #448]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	496d      	ldr	r1, [pc, #436]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800341c:	4313      	orrs	r3, r2
 800341e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003420:	4b6b      	ldr	r3, [pc, #428]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	69db      	ldr	r3, [r3, #28]
 800342c:	021b      	lsls	r3, r3, #8
 800342e:	4968      	ldr	r1, [pc, #416]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003430:	4313      	orrs	r3, r2
 8003432:	604b      	str	r3, [r1, #4]
 8003434:	e025      	b.n	8003482 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003436:	4b66      	ldr	r3, [pc, #408]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a65      	ldr	r2, [pc, #404]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800343c:	f043 0308 	orr.w	r3, r3, #8
 8003440:	6013      	str	r3, [r2, #0]
 8003442:	4b63      	ldr	r3, [pc, #396]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a1b      	ldr	r3, [r3, #32]
 800344e:	4960      	ldr	r1, [pc, #384]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003450:	4313      	orrs	r3, r2
 8003452:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003454:	4b5e      	ldr	r3, [pc, #376]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	69db      	ldr	r3, [r3, #28]
 8003460:	021b      	lsls	r3, r3, #8
 8003462:	495b      	ldr	r1, [pc, #364]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003464:	4313      	orrs	r3, r2
 8003466:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d109      	bne.n	8003482 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a1b      	ldr	r3, [r3, #32]
 8003472:	4618      	mov	r0, r3
 8003474:	f000 fdbe 	bl	8003ff4 <RCC_SetFlashLatencyFromMSIRange>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d001      	beq.n	8003482 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e380      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003482:	f000 fcc1 	bl	8003e08 <HAL_RCC_GetSysClockFreq>
 8003486:	4602      	mov	r2, r0
 8003488:	4b51      	ldr	r3, [pc, #324]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	091b      	lsrs	r3, r3, #4
 800348e:	f003 030f 	and.w	r3, r3, #15
 8003492:	4950      	ldr	r1, [pc, #320]	; (80035d4 <HAL_RCC_OscConfig+0x274>)
 8003494:	5ccb      	ldrb	r3, [r1, r3]
 8003496:	f003 031f 	and.w	r3, r3, #31
 800349a:	fa22 f303 	lsr.w	r3, r2, r3
 800349e:	4a4e      	ldr	r2, [pc, #312]	; (80035d8 <HAL_RCC_OscConfig+0x278>)
 80034a0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80034a2:	4b4e      	ldr	r3, [pc, #312]	; (80035dc <HAL_RCC_OscConfig+0x27c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f005 fccc 	bl	8008e44 <HAL_InitTick>
 80034ac:	4603      	mov	r3, r0
 80034ae:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d052      	beq.n	800355c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80034b6:	7bfb      	ldrb	r3, [r7, #15]
 80034b8:	e364      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d032      	beq.n	8003528 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80034c2:	4b43      	ldr	r3, [pc, #268]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a42      	ldr	r2, [pc, #264]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80034c8:	f043 0301 	orr.w	r3, r3, #1
 80034cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034ce:	f7fd fdcb 	bl	8001068 <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034d4:	e008      	b.n	80034e8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034d6:	f7fd fdc7 	bl	8001068 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e34d      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034e8:	4b39      	ldr	r3, [pc, #228]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d0f0      	beq.n	80034d6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034f4:	4b36      	ldr	r3, [pc, #216]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a35      	ldr	r2, [pc, #212]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80034fa:	f043 0308 	orr.w	r3, r3, #8
 80034fe:	6013      	str	r3, [r2, #0]
 8003500:	4b33      	ldr	r3, [pc, #204]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a1b      	ldr	r3, [r3, #32]
 800350c:	4930      	ldr	r1, [pc, #192]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800350e:	4313      	orrs	r3, r2
 8003510:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003512:	4b2f      	ldr	r3, [pc, #188]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	69db      	ldr	r3, [r3, #28]
 800351e:	021b      	lsls	r3, r3, #8
 8003520:	492b      	ldr	r1, [pc, #172]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003522:	4313      	orrs	r3, r2
 8003524:	604b      	str	r3, [r1, #4]
 8003526:	e01a      	b.n	800355e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003528:	4b29      	ldr	r3, [pc, #164]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a28      	ldr	r2, [pc, #160]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800352e:	f023 0301 	bic.w	r3, r3, #1
 8003532:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003534:	f7fd fd98 	bl	8001068 <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800353c:	f7fd fd94 	bl	8001068 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e31a      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800354e:	4b20      	ldr	r3, [pc, #128]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1f0      	bne.n	800353c <HAL_RCC_OscConfig+0x1dc>
 800355a:	e000      	b.n	800355e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800355c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d073      	beq.n	8003652 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	2b08      	cmp	r3, #8
 800356e:	d005      	beq.n	800357c <HAL_RCC_OscConfig+0x21c>
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	2b0c      	cmp	r3, #12
 8003574:	d10e      	bne.n	8003594 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	2b03      	cmp	r3, #3
 800357a:	d10b      	bne.n	8003594 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800357c:	4b14      	ldr	r3, [pc, #80]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d063      	beq.n	8003650 <HAL_RCC_OscConfig+0x2f0>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d15f      	bne.n	8003650 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e2f7      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800359c:	d106      	bne.n	80035ac <HAL_RCC_OscConfig+0x24c>
 800359e:	4b0c      	ldr	r3, [pc, #48]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a0b      	ldr	r2, [pc, #44]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80035a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035a8:	6013      	str	r3, [r2, #0]
 80035aa:	e025      	b.n	80035f8 <HAL_RCC_OscConfig+0x298>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035b4:	d114      	bne.n	80035e0 <HAL_RCC_OscConfig+0x280>
 80035b6:	4b06      	ldr	r3, [pc, #24]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a05      	ldr	r2, [pc, #20]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80035bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035c0:	6013      	str	r3, [r2, #0]
 80035c2:	4b03      	ldr	r3, [pc, #12]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a02      	ldr	r2, [pc, #8]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80035c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035cc:	6013      	str	r3, [r2, #0]
 80035ce:	e013      	b.n	80035f8 <HAL_RCC_OscConfig+0x298>
 80035d0:	40021000 	.word	0x40021000
 80035d4:	08009b6c 	.word	0x08009b6c
 80035d8:	200000cc 	.word	0x200000cc
 80035dc:	20000034 	.word	0x20000034
 80035e0:	4ba0      	ldr	r3, [pc, #640]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a9f      	ldr	r2, [pc, #636]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80035e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035ea:	6013      	str	r3, [r2, #0]
 80035ec:	4b9d      	ldr	r3, [pc, #628]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a9c      	ldr	r2, [pc, #624]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80035f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d013      	beq.n	8003628 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003600:	f7fd fd32 	bl	8001068 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003608:	f7fd fd2e 	bl	8001068 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b64      	cmp	r3, #100	; 0x64
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e2b4      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800361a:	4b92      	ldr	r3, [pc, #584]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0f0      	beq.n	8003608 <HAL_RCC_OscConfig+0x2a8>
 8003626:	e014      	b.n	8003652 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003628:	f7fd fd1e 	bl	8001068 <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003630:	f7fd fd1a 	bl	8001068 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b64      	cmp	r3, #100	; 0x64
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e2a0      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003642:	4b88      	ldr	r3, [pc, #544]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1f0      	bne.n	8003630 <HAL_RCC_OscConfig+0x2d0>
 800364e:	e000      	b.n	8003652 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d060      	beq.n	8003720 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	2b04      	cmp	r3, #4
 8003662:	d005      	beq.n	8003670 <HAL_RCC_OscConfig+0x310>
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	2b0c      	cmp	r3, #12
 8003668:	d119      	bne.n	800369e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	2b02      	cmp	r3, #2
 800366e:	d116      	bne.n	800369e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003670:	4b7c      	ldr	r3, [pc, #496]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003678:	2b00      	cmp	r3, #0
 800367a:	d005      	beq.n	8003688 <HAL_RCC_OscConfig+0x328>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d101      	bne.n	8003688 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e27d      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003688:	4b76      	ldr	r3, [pc, #472]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	061b      	lsls	r3, r3, #24
 8003696:	4973      	ldr	r1, [pc, #460]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003698:	4313      	orrs	r3, r2
 800369a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800369c:	e040      	b.n	8003720 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d023      	beq.n	80036ee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036a6:	4b6f      	ldr	r3, [pc, #444]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a6e      	ldr	r2, [pc, #440]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b2:	f7fd fcd9 	bl	8001068 <HAL_GetTick>
 80036b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036b8:	e008      	b.n	80036cc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036ba:	f7fd fcd5 	bl	8001068 <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d901      	bls.n	80036cc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e25b      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036cc:	4b65      	ldr	r3, [pc, #404]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d0f0      	beq.n	80036ba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036d8:	4b62      	ldr	r3, [pc, #392]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	061b      	lsls	r3, r3, #24
 80036e6:	495f      	ldr	r1, [pc, #380]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	604b      	str	r3, [r1, #4]
 80036ec:	e018      	b.n	8003720 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036ee:	4b5d      	ldr	r3, [pc, #372]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a5c      	ldr	r2, [pc, #368]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036fa:	f7fd fcb5 	bl	8001068 <HAL_GetTick>
 80036fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003700:	e008      	b.n	8003714 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003702:	f7fd fcb1 	bl	8001068 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d901      	bls.n	8003714 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e237      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003714:	4b53      	ldr	r3, [pc, #332]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800371c:	2b00      	cmp	r3, #0
 800371e:	d1f0      	bne.n	8003702 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0308 	and.w	r3, r3, #8
 8003728:	2b00      	cmp	r3, #0
 800372a:	d03c      	beq.n	80037a6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d01c      	beq.n	800376e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003734:	4b4b      	ldr	r3, [pc, #300]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003736:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800373a:	4a4a      	ldr	r2, [pc, #296]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 800373c:	f043 0301 	orr.w	r3, r3, #1
 8003740:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003744:	f7fd fc90 	bl	8001068 <HAL_GetTick>
 8003748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800374a:	e008      	b.n	800375e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800374c:	f7fd fc8c 	bl	8001068 <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b02      	cmp	r3, #2
 8003758:	d901      	bls.n	800375e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e212      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800375e:	4b41      	ldr	r3, [pc, #260]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003760:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d0ef      	beq.n	800374c <HAL_RCC_OscConfig+0x3ec>
 800376c:	e01b      	b.n	80037a6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800376e:	4b3d      	ldr	r3, [pc, #244]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003770:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003774:	4a3b      	ldr	r2, [pc, #236]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003776:	f023 0301 	bic.w	r3, r3, #1
 800377a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800377e:	f7fd fc73 	bl	8001068 <HAL_GetTick>
 8003782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003784:	e008      	b.n	8003798 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003786:	f7fd fc6f 	bl	8001068 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e1f5      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003798:	4b32      	ldr	r3, [pc, #200]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 800379a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d1ef      	bne.n	8003786 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0304 	and.w	r3, r3, #4
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 80a6 	beq.w	8003900 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037b4:	2300      	movs	r3, #0
 80037b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80037b8:	4b2a      	ldr	r3, [pc, #168]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80037ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d10d      	bne.n	80037e0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037c4:	4b27      	ldr	r3, [pc, #156]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80037c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c8:	4a26      	ldr	r2, [pc, #152]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80037ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037ce:	6593      	str	r3, [r2, #88]	; 0x58
 80037d0:	4b24      	ldr	r3, [pc, #144]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80037d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037d8:	60bb      	str	r3, [r7, #8]
 80037da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037dc:	2301      	movs	r3, #1
 80037de:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037e0:	4b21      	ldr	r3, [pc, #132]	; (8003868 <HAL_RCC_OscConfig+0x508>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d118      	bne.n	800381e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037ec:	4b1e      	ldr	r3, [pc, #120]	; (8003868 <HAL_RCC_OscConfig+0x508>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a1d      	ldr	r2, [pc, #116]	; (8003868 <HAL_RCC_OscConfig+0x508>)
 80037f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037f8:	f7fd fc36 	bl	8001068 <HAL_GetTick>
 80037fc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003800:	f7fd fc32 	bl	8001068 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b02      	cmp	r3, #2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e1b8      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003812:	4b15      	ldr	r3, [pc, #84]	; (8003868 <HAL_RCC_OscConfig+0x508>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381a:	2b00      	cmp	r3, #0
 800381c:	d0f0      	beq.n	8003800 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d108      	bne.n	8003838 <HAL_RCC_OscConfig+0x4d8>
 8003826:	4b0f      	ldr	r3, [pc, #60]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003828:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800382c:	4a0d      	ldr	r2, [pc, #52]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 800382e:	f043 0301 	orr.w	r3, r3, #1
 8003832:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003836:	e029      	b.n	800388c <HAL_RCC_OscConfig+0x52c>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	2b05      	cmp	r3, #5
 800383e:	d115      	bne.n	800386c <HAL_RCC_OscConfig+0x50c>
 8003840:	4b08      	ldr	r3, [pc, #32]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003842:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003846:	4a07      	ldr	r2, [pc, #28]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003848:	f043 0304 	orr.w	r3, r3, #4
 800384c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003850:	4b04      	ldr	r3, [pc, #16]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003856:	4a03      	ldr	r2, [pc, #12]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003858:	f043 0301 	orr.w	r3, r3, #1
 800385c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003860:	e014      	b.n	800388c <HAL_RCC_OscConfig+0x52c>
 8003862:	bf00      	nop
 8003864:	40021000 	.word	0x40021000
 8003868:	40007000 	.word	0x40007000
 800386c:	4b9d      	ldr	r3, [pc, #628]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 800386e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003872:	4a9c      	ldr	r2, [pc, #624]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003874:	f023 0301 	bic.w	r3, r3, #1
 8003878:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800387c:	4b99      	ldr	r3, [pc, #612]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 800387e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003882:	4a98      	ldr	r2, [pc, #608]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003884:	f023 0304 	bic.w	r3, r3, #4
 8003888:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d016      	beq.n	80038c2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003894:	f7fd fbe8 	bl	8001068 <HAL_GetTick>
 8003898:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800389a:	e00a      	b.n	80038b2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800389c:	f7fd fbe4 	bl	8001068 <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e168      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038b2:	4b8c      	ldr	r3, [pc, #560]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 80038b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d0ed      	beq.n	800389c <HAL_RCC_OscConfig+0x53c>
 80038c0:	e015      	b.n	80038ee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c2:	f7fd fbd1 	bl	8001068 <HAL_GetTick>
 80038c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038c8:	e00a      	b.n	80038e0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ca:	f7fd fbcd 	bl	8001068 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80038d8:	4293      	cmp	r3, r2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e151      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038e0:	4b80      	ldr	r3, [pc, #512]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 80038e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1ed      	bne.n	80038ca <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038ee:	7ffb      	ldrb	r3, [r7, #31]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d105      	bne.n	8003900 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038f4:	4b7b      	ldr	r3, [pc, #492]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 80038f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f8:	4a7a      	ldr	r2, [pc, #488]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 80038fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038fe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0320 	and.w	r3, r3, #32
 8003908:	2b00      	cmp	r3, #0
 800390a:	d03c      	beq.n	8003986 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003910:	2b00      	cmp	r3, #0
 8003912:	d01c      	beq.n	800394e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003914:	4b73      	ldr	r3, [pc, #460]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003916:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800391a:	4a72      	ldr	r2, [pc, #456]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 800391c:	f043 0301 	orr.w	r3, r3, #1
 8003920:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003924:	f7fd fba0 	bl	8001068 <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800392a:	e008      	b.n	800393e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800392c:	f7fd fb9c 	bl	8001068 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b02      	cmp	r3, #2
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e122      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800393e:	4b69      	ldr	r3, [pc, #420]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003940:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d0ef      	beq.n	800392c <HAL_RCC_OscConfig+0x5cc>
 800394c:	e01b      	b.n	8003986 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800394e:	4b65      	ldr	r3, [pc, #404]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003950:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003954:	4a63      	ldr	r2, [pc, #396]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003956:	f023 0301 	bic.w	r3, r3, #1
 800395a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800395e:	f7fd fb83 	bl	8001068 <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003966:	f7fd fb7f 	bl	8001068 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e105      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003978:	4b5a      	ldr	r3, [pc, #360]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 800397a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1ef      	bne.n	8003966 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398a:	2b00      	cmp	r3, #0
 800398c:	f000 80f9 	beq.w	8003b82 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003994:	2b02      	cmp	r3, #2
 8003996:	f040 80cf 	bne.w	8003b38 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800399a:	4b52      	ldr	r3, [pc, #328]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	f003 0203 	and.w	r2, r3, #3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d12c      	bne.n	8003a08 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b8:	3b01      	subs	r3, #1
 80039ba:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039bc:	429a      	cmp	r2, r3
 80039be:	d123      	bne.n	8003a08 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ca:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d11b      	bne.n	8003a08 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039da:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039dc:	429a      	cmp	r2, r3
 80039de:	d113      	bne.n	8003a08 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ea:	085b      	lsrs	r3, r3, #1
 80039ec:	3b01      	subs	r3, #1
 80039ee:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d109      	bne.n	8003a08 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fe:	085b      	lsrs	r3, r3, #1
 8003a00:	3b01      	subs	r3, #1
 8003a02:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d071      	beq.n	8003aec <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	2b0c      	cmp	r3, #12
 8003a0c:	d068      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003a0e:	4b35      	ldr	r3, [pc, #212]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d105      	bne.n	8003a26 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003a1a:	4b32      	ldr	r3, [pc, #200]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e0ac      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003a2a:	4b2e      	ldr	r3, [pc, #184]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a2d      	ldr	r2, [pc, #180]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003a30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a34:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a36:	f7fd fb17 	bl	8001068 <HAL_GetTick>
 8003a3a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a3c:	e008      	b.n	8003a50 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a3e:	f7fd fb13 	bl	8001068 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d901      	bls.n	8003a50 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e099      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a50:	4b24      	ldr	r3, [pc, #144]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1f0      	bne.n	8003a3e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a5c:	4b21      	ldr	r3, [pc, #132]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	4b21      	ldr	r3, [pc, #132]	; (8003ae8 <HAL_RCC_OscConfig+0x788>)
 8003a62:	4013      	ands	r3, r2
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003a6c:	3a01      	subs	r2, #1
 8003a6e:	0112      	lsls	r2, r2, #4
 8003a70:	4311      	orrs	r1, r2
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003a76:	0212      	lsls	r2, r2, #8
 8003a78:	4311      	orrs	r1, r2
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003a7e:	0852      	lsrs	r2, r2, #1
 8003a80:	3a01      	subs	r2, #1
 8003a82:	0552      	lsls	r2, r2, #21
 8003a84:	4311      	orrs	r1, r2
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003a8a:	0852      	lsrs	r2, r2, #1
 8003a8c:	3a01      	subs	r2, #1
 8003a8e:	0652      	lsls	r2, r2, #25
 8003a90:	4311      	orrs	r1, r2
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003a96:	06d2      	lsls	r2, r2, #27
 8003a98:	430a      	orrs	r2, r1
 8003a9a:	4912      	ldr	r1, [pc, #72]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003aa0:	4b10      	ldr	r3, [pc, #64]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a0f      	ldr	r2, [pc, #60]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003aa6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003aaa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003aac:	4b0d      	ldr	r3, [pc, #52]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	4a0c      	ldr	r2, [pc, #48]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003ab2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ab6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ab8:	f7fd fad6 	bl	8001068 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ac0:	f7fd fad2 	bl	8001068 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e058      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ad2:	4b04      	ldr	r3, [pc, #16]	; (8003ae4 <HAL_RCC_OscConfig+0x784>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d0f0      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ade:	e050      	b.n	8003b82 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e04f      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aec:	4b27      	ldr	r3, [pc, #156]	; (8003b8c <HAL_RCC_OscConfig+0x82c>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d144      	bne.n	8003b82 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003af8:	4b24      	ldr	r3, [pc, #144]	; (8003b8c <HAL_RCC_OscConfig+0x82c>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a23      	ldr	r2, [pc, #140]	; (8003b8c <HAL_RCC_OscConfig+0x82c>)
 8003afe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b02:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b04:	4b21      	ldr	r3, [pc, #132]	; (8003b8c <HAL_RCC_OscConfig+0x82c>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	4a20      	ldr	r2, [pc, #128]	; (8003b8c <HAL_RCC_OscConfig+0x82c>)
 8003b0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b0e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b10:	f7fd faaa 	bl	8001068 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b18:	f7fd faa6 	bl	8001068 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e02c      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b2a:	4b18      	ldr	r3, [pc, #96]	; (8003b8c <HAL_RCC_OscConfig+0x82c>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d0f0      	beq.n	8003b18 <HAL_RCC_OscConfig+0x7b8>
 8003b36:	e024      	b.n	8003b82 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	2b0c      	cmp	r3, #12
 8003b3c:	d01f      	beq.n	8003b7e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b3e:	4b13      	ldr	r3, [pc, #76]	; (8003b8c <HAL_RCC_OscConfig+0x82c>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a12      	ldr	r2, [pc, #72]	; (8003b8c <HAL_RCC_OscConfig+0x82c>)
 8003b44:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b4a:	f7fd fa8d 	bl	8001068 <HAL_GetTick>
 8003b4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b50:	e008      	b.n	8003b64 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b52:	f7fd fa89 	bl	8001068 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d901      	bls.n	8003b64 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e00f      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b64:	4b09      	ldr	r3, [pc, #36]	; (8003b8c <HAL_RCC_OscConfig+0x82c>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d1f0      	bne.n	8003b52 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003b70:	4b06      	ldr	r3, [pc, #24]	; (8003b8c <HAL_RCC_OscConfig+0x82c>)
 8003b72:	68da      	ldr	r2, [r3, #12]
 8003b74:	4905      	ldr	r1, [pc, #20]	; (8003b8c <HAL_RCC_OscConfig+0x82c>)
 8003b76:	4b06      	ldr	r3, [pc, #24]	; (8003b90 <HAL_RCC_OscConfig+0x830>)
 8003b78:	4013      	ands	r3, r2
 8003b7a:	60cb      	str	r3, [r1, #12]
 8003b7c:	e001      	b.n	8003b82 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e000      	b.n	8003b84 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3720      	adds	r7, #32
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	feeefffc 	.word	0xfeeefffc

08003b94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d101      	bne.n	8003bac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e11d      	b.n	8003de8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bac:	4b90      	ldr	r3, [pc, #576]	; (8003df0 <HAL_RCC_ClockConfig+0x25c>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 030f 	and.w	r3, r3, #15
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d910      	bls.n	8003bdc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bba:	4b8d      	ldr	r3, [pc, #564]	; (8003df0 <HAL_RCC_ClockConfig+0x25c>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f023 020f 	bic.w	r2, r3, #15
 8003bc2:	498b      	ldr	r1, [pc, #556]	; (8003df0 <HAL_RCC_ClockConfig+0x25c>)
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bca:	4b89      	ldr	r3, [pc, #548]	; (8003df0 <HAL_RCC_ClockConfig+0x25c>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 030f 	and.w	r3, r3, #15
 8003bd2:	683a      	ldr	r2, [r7, #0]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d001      	beq.n	8003bdc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e105      	b.n	8003de8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d010      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	689a      	ldr	r2, [r3, #8]
 8003bec:	4b81      	ldr	r3, [pc, #516]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d908      	bls.n	8003c0a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bf8:	4b7e      	ldr	r3, [pc, #504]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	497b      	ldr	r1, [pc, #492]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d079      	beq.n	8003d0a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	2b03      	cmp	r3, #3
 8003c1c:	d11e      	bne.n	8003c5c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c1e:	4b75      	ldr	r3, [pc, #468]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e0dc      	b.n	8003de8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003c2e:	f000 fa3b 	bl	80040a8 <RCC_GetSysClockFreqFromPLLSource>
 8003c32:	4603      	mov	r3, r0
 8003c34:	4a70      	ldr	r2, [pc, #448]	; (8003df8 <HAL_RCC_ClockConfig+0x264>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d946      	bls.n	8003cc8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003c3a:	4b6e      	ldr	r3, [pc, #440]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d140      	bne.n	8003cc8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c46:	4b6b      	ldr	r3, [pc, #428]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c4e:	4a69      	ldr	r2, [pc, #420]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003c50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c54:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003c56:	2380      	movs	r3, #128	; 0x80
 8003c58:	617b      	str	r3, [r7, #20]
 8003c5a:	e035      	b.n	8003cc8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d107      	bne.n	8003c74 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c64:	4b63      	ldr	r3, [pc, #396]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d115      	bne.n	8003c9c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e0b9      	b.n	8003de8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d107      	bne.n	8003c8c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c7c:	4b5d      	ldr	r3, [pc, #372]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d109      	bne.n	8003c9c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e0ad      	b.n	8003de8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c8c:	4b59      	ldr	r3, [pc, #356]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d101      	bne.n	8003c9c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e0a5      	b.n	8003de8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003c9c:	f000 f8b4 	bl	8003e08 <HAL_RCC_GetSysClockFreq>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	4a55      	ldr	r2, [pc, #340]	; (8003df8 <HAL_RCC_ClockConfig+0x264>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d90f      	bls.n	8003cc8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003ca8:	4b52      	ldr	r3, [pc, #328]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d109      	bne.n	8003cc8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003cb4:	4b4f      	ldr	r3, [pc, #316]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003cbc:	4a4d      	ldr	r2, [pc, #308]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003cbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cc2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003cc4:	2380      	movs	r3, #128	; 0x80
 8003cc6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003cc8:	4b4a      	ldr	r3, [pc, #296]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f023 0203 	bic.w	r2, r3, #3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	4947      	ldr	r1, [pc, #284]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cda:	f7fd f9c5 	bl	8001068 <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ce0:	e00a      	b.n	8003cf8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ce2:	f7fd f9c1 	bl	8001068 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d901      	bls.n	8003cf8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e077      	b.n	8003de8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cf8:	4b3e      	ldr	r3, [pc, #248]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f003 020c 	and.w	r2, r3, #12
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d1eb      	bne.n	8003ce2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	2b80      	cmp	r3, #128	; 0x80
 8003d0e:	d105      	bne.n	8003d1c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003d10:	4b38      	ldr	r3, [pc, #224]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	4a37      	ldr	r2, [pc, #220]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003d16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d1a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d010      	beq.n	8003d4a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	4b31      	ldr	r3, [pc, #196]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d208      	bcs.n	8003d4a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d38:	4b2e      	ldr	r3, [pc, #184]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	492b      	ldr	r1, [pc, #172]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003d46:	4313      	orrs	r3, r2
 8003d48:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d4a:	4b29      	ldr	r3, [pc, #164]	; (8003df0 <HAL_RCC_ClockConfig+0x25c>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 030f 	and.w	r3, r3, #15
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d210      	bcs.n	8003d7a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d58:	4b25      	ldr	r3, [pc, #148]	; (8003df0 <HAL_RCC_ClockConfig+0x25c>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f023 020f 	bic.w	r2, r3, #15
 8003d60:	4923      	ldr	r1, [pc, #140]	; (8003df0 <HAL_RCC_ClockConfig+0x25c>)
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d68:	4b21      	ldr	r3, [pc, #132]	; (8003df0 <HAL_RCC_ClockConfig+0x25c>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 030f 	and.w	r3, r3, #15
 8003d70:	683a      	ldr	r2, [r7, #0]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d001      	beq.n	8003d7a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e036      	b.n	8003de8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0304 	and.w	r3, r3, #4
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d008      	beq.n	8003d98 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d86:	4b1b      	ldr	r3, [pc, #108]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	4918      	ldr	r1, [pc, #96]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0308 	and.w	r3, r3, #8
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d009      	beq.n	8003db8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003da4:	4b13      	ldr	r3, [pc, #76]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	00db      	lsls	r3, r3, #3
 8003db2:	4910      	ldr	r1, [pc, #64]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003db8:	f000 f826 	bl	8003e08 <HAL_RCC_GetSysClockFreq>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	4b0d      	ldr	r3, [pc, #52]	; (8003df4 <HAL_RCC_ClockConfig+0x260>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	091b      	lsrs	r3, r3, #4
 8003dc4:	f003 030f 	and.w	r3, r3, #15
 8003dc8:	490c      	ldr	r1, [pc, #48]	; (8003dfc <HAL_RCC_ClockConfig+0x268>)
 8003dca:	5ccb      	ldrb	r3, [r1, r3]
 8003dcc:	f003 031f 	and.w	r3, r3, #31
 8003dd0:	fa22 f303 	lsr.w	r3, r2, r3
 8003dd4:	4a0a      	ldr	r2, [pc, #40]	; (8003e00 <HAL_RCC_ClockConfig+0x26c>)
 8003dd6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003dd8:	4b0a      	ldr	r3, [pc, #40]	; (8003e04 <HAL_RCC_ClockConfig+0x270>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f005 f831 	bl	8008e44 <HAL_InitTick>
 8003de2:	4603      	mov	r3, r0
 8003de4:	73fb      	strb	r3, [r7, #15]

  return status;
 8003de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3718      	adds	r7, #24
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	40022000 	.word	0x40022000
 8003df4:	40021000 	.word	0x40021000
 8003df8:	04c4b400 	.word	0x04c4b400
 8003dfc:	08009b6c 	.word	0x08009b6c
 8003e00:	200000cc 	.word	0x200000cc
 8003e04:	20000034 	.word	0x20000034

08003e08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b089      	sub	sp, #36	; 0x24
 8003e0c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	61fb      	str	r3, [r7, #28]
 8003e12:	2300      	movs	r3, #0
 8003e14:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e16:	4b3e      	ldr	r3, [pc, #248]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f003 030c 	and.w	r3, r3, #12
 8003e1e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e20:	4b3b      	ldr	r3, [pc, #236]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	f003 0303 	and.w	r3, r3, #3
 8003e28:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d005      	beq.n	8003e3c <HAL_RCC_GetSysClockFreq+0x34>
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	2b0c      	cmp	r3, #12
 8003e34:	d121      	bne.n	8003e7a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d11e      	bne.n	8003e7a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003e3c:	4b34      	ldr	r3, [pc, #208]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0308 	and.w	r3, r3, #8
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d107      	bne.n	8003e58 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e48:	4b31      	ldr	r3, [pc, #196]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e4e:	0a1b      	lsrs	r3, r3, #8
 8003e50:	f003 030f 	and.w	r3, r3, #15
 8003e54:	61fb      	str	r3, [r7, #28]
 8003e56:	e005      	b.n	8003e64 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e58:	4b2d      	ldr	r3, [pc, #180]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	091b      	lsrs	r3, r3, #4
 8003e5e:	f003 030f 	and.w	r3, r3, #15
 8003e62:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e64:	4a2b      	ldr	r2, [pc, #172]	; (8003f14 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e6c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d10d      	bne.n	8003e90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e78:	e00a      	b.n	8003e90 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	2b04      	cmp	r3, #4
 8003e7e:	d102      	bne.n	8003e86 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e80:	4b25      	ldr	r3, [pc, #148]	; (8003f18 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e82:	61bb      	str	r3, [r7, #24]
 8003e84:	e004      	b.n	8003e90 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d101      	bne.n	8003e90 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e8c:	4b23      	ldr	r3, [pc, #140]	; (8003f1c <HAL_RCC_GetSysClockFreq+0x114>)
 8003e8e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	2b0c      	cmp	r3, #12
 8003e94:	d134      	bne.n	8003f00 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e96:	4b1e      	ldr	r3, [pc, #120]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d003      	beq.n	8003eae <HAL_RCC_GetSysClockFreq+0xa6>
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2b03      	cmp	r3, #3
 8003eaa:	d003      	beq.n	8003eb4 <HAL_RCC_GetSysClockFreq+0xac>
 8003eac:	e005      	b.n	8003eba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003eae:	4b1a      	ldr	r3, [pc, #104]	; (8003f18 <HAL_RCC_GetSysClockFreq+0x110>)
 8003eb0:	617b      	str	r3, [r7, #20]
      break;
 8003eb2:	e005      	b.n	8003ec0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003eb4:	4b19      	ldr	r3, [pc, #100]	; (8003f1c <HAL_RCC_GetSysClockFreq+0x114>)
 8003eb6:	617b      	str	r3, [r7, #20]
      break;
 8003eb8:	e002      	b.n	8003ec0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	617b      	str	r3, [r7, #20]
      break;
 8003ebe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ec0:	4b13      	ldr	r3, [pc, #76]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	091b      	lsrs	r3, r3, #4
 8003ec6:	f003 030f 	and.w	r3, r3, #15
 8003eca:	3301      	adds	r3, #1
 8003ecc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ece:	4b10      	ldr	r3, [pc, #64]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	0a1b      	lsrs	r3, r3, #8
 8003ed4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ed8:	697a      	ldr	r2, [r7, #20]
 8003eda:	fb03 f202 	mul.w	r2, r3, r2
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ee6:	4b0a      	ldr	r3, [pc, #40]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	0e5b      	lsrs	r3, r3, #25
 8003eec:	f003 0303 	and.w	r3, r3, #3
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003ef6:	697a      	ldr	r2, [r7, #20]
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003efe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003f00:	69bb      	ldr	r3, [r7, #24]
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3724      	adds	r7, #36	; 0x24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	40021000 	.word	0x40021000
 8003f14:	08009b84 	.word	0x08009b84
 8003f18:	00f42400 	.word	0x00f42400
 8003f1c:	007a1200 	.word	0x007a1200

08003f20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f24:	4b03      	ldr	r3, [pc, #12]	; (8003f34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f26:	681b      	ldr	r3, [r3, #0]
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	200000cc 	.word	0x200000cc

08003f38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003f3c:	f7ff fff0 	bl	8003f20 <HAL_RCC_GetHCLKFreq>
 8003f40:	4602      	mov	r2, r0
 8003f42:	4b06      	ldr	r3, [pc, #24]	; (8003f5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	0a1b      	lsrs	r3, r3, #8
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	4904      	ldr	r1, [pc, #16]	; (8003f60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f4e:	5ccb      	ldrb	r3, [r1, r3]
 8003f50:	f003 031f 	and.w	r3, r3, #31
 8003f54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	40021000 	.word	0x40021000
 8003f60:	08009b7c 	.word	0x08009b7c

08003f64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f68:	f7ff ffda 	bl	8003f20 <HAL_RCC_GetHCLKFreq>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	4b06      	ldr	r3, [pc, #24]	; (8003f88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	0adb      	lsrs	r3, r3, #11
 8003f74:	f003 0307 	and.w	r3, r3, #7
 8003f78:	4904      	ldr	r1, [pc, #16]	; (8003f8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f7a:	5ccb      	ldrb	r3, [r1, r3]
 8003f7c:	f003 031f 	and.w	r3, r3, #31
 8003f80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	40021000 	.word	0x40021000
 8003f8c:	08009b7c 	.word	0x08009b7c

08003f90 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	220f      	movs	r2, #15
 8003f9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003fa0:	4b12      	ldr	r3, [pc, #72]	; (8003fec <HAL_RCC_GetClockConfig+0x5c>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f003 0203 	and.w	r2, r3, #3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003fac:	4b0f      	ldr	r3, [pc, #60]	; (8003fec <HAL_RCC_GetClockConfig+0x5c>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003fb8:	4b0c      	ldr	r3, [pc, #48]	; (8003fec <HAL_RCC_GetClockConfig+0x5c>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003fc4:	4b09      	ldr	r3, [pc, #36]	; (8003fec <HAL_RCC_GetClockConfig+0x5c>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	08db      	lsrs	r3, r3, #3
 8003fca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003fd2:	4b07      	ldr	r3, [pc, #28]	; (8003ff0 <HAL_RCC_GetClockConfig+0x60>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 020f 	and.w	r2, r3, #15
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	601a      	str	r2, [r3, #0]
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	40021000 	.word	0x40021000
 8003ff0:	40022000 	.word	0x40022000

08003ff4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b086      	sub	sp, #24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004000:	4b27      	ldr	r3, [pc, #156]	; (80040a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004004:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800400c:	f7ff f8e4 	bl	80031d8 <HAL_PWREx_GetVoltageRange>
 8004010:	6178      	str	r0, [r7, #20]
 8004012:	e014      	b.n	800403e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004014:	4b22      	ldr	r3, [pc, #136]	; (80040a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004016:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004018:	4a21      	ldr	r2, [pc, #132]	; (80040a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800401a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800401e:	6593      	str	r3, [r2, #88]	; 0x58
 8004020:	4b1f      	ldr	r3, [pc, #124]	; (80040a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004028:	60fb      	str	r3, [r7, #12]
 800402a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800402c:	f7ff f8d4 	bl	80031d8 <HAL_PWREx_GetVoltageRange>
 8004030:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004032:	4b1b      	ldr	r3, [pc, #108]	; (80040a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004036:	4a1a      	ldr	r2, [pc, #104]	; (80040a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004038:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800403c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004044:	d10b      	bne.n	800405e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2b80      	cmp	r3, #128	; 0x80
 800404a:	d913      	bls.n	8004074 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2ba0      	cmp	r3, #160	; 0xa0
 8004050:	d902      	bls.n	8004058 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004052:	2302      	movs	r3, #2
 8004054:	613b      	str	r3, [r7, #16]
 8004056:	e00d      	b.n	8004074 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004058:	2301      	movs	r3, #1
 800405a:	613b      	str	r3, [r7, #16]
 800405c:	e00a      	b.n	8004074 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2b7f      	cmp	r3, #127	; 0x7f
 8004062:	d902      	bls.n	800406a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004064:	2302      	movs	r3, #2
 8004066:	613b      	str	r3, [r7, #16]
 8004068:	e004      	b.n	8004074 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b70      	cmp	r3, #112	; 0x70
 800406e:	d101      	bne.n	8004074 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004070:	2301      	movs	r3, #1
 8004072:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004074:	4b0b      	ldr	r3, [pc, #44]	; (80040a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f023 020f 	bic.w	r2, r3, #15
 800407c:	4909      	ldr	r1, [pc, #36]	; (80040a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	4313      	orrs	r3, r2
 8004082:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004084:	4b07      	ldr	r3, [pc, #28]	; (80040a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 030f 	and.w	r3, r3, #15
 800408c:	693a      	ldr	r2, [r7, #16]
 800408e:	429a      	cmp	r2, r3
 8004090:	d001      	beq.n	8004096 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e000      	b.n	8004098 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	3718      	adds	r7, #24
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	40021000 	.word	0x40021000
 80040a4:	40022000 	.word	0x40022000

080040a8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b087      	sub	sp, #28
 80040ac:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80040ae:	4b2d      	ldr	r3, [pc, #180]	; (8004164 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	f003 0303 	and.w	r3, r3, #3
 80040b6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2b03      	cmp	r3, #3
 80040bc:	d00b      	beq.n	80040d6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2b03      	cmp	r3, #3
 80040c2:	d825      	bhi.n	8004110 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d008      	beq.n	80040dc <RCC_GetSysClockFreqFromPLLSource+0x34>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d11f      	bne.n	8004110 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80040d0:	4b25      	ldr	r3, [pc, #148]	; (8004168 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80040d2:	613b      	str	r3, [r7, #16]
    break;
 80040d4:	e01f      	b.n	8004116 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80040d6:	4b25      	ldr	r3, [pc, #148]	; (800416c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80040d8:	613b      	str	r3, [r7, #16]
    break;
 80040da:	e01c      	b.n	8004116 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80040dc:	4b21      	ldr	r3, [pc, #132]	; (8004164 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0308 	and.w	r3, r3, #8
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d107      	bne.n	80040f8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80040e8:	4b1e      	ldr	r3, [pc, #120]	; (8004164 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80040ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040ee:	0a1b      	lsrs	r3, r3, #8
 80040f0:	f003 030f 	and.w	r3, r3, #15
 80040f4:	617b      	str	r3, [r7, #20]
 80040f6:	e005      	b.n	8004104 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80040f8:	4b1a      	ldr	r3, [pc, #104]	; (8004164 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	091b      	lsrs	r3, r3, #4
 80040fe:	f003 030f 	and.w	r3, r3, #15
 8004102:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004104:	4a1a      	ldr	r2, [pc, #104]	; (8004170 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800410c:	613b      	str	r3, [r7, #16]
    break;
 800410e:	e002      	b.n	8004116 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004110:	2300      	movs	r3, #0
 8004112:	613b      	str	r3, [r7, #16]
    break;
 8004114:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004116:	4b13      	ldr	r3, [pc, #76]	; (8004164 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	091b      	lsrs	r3, r3, #4
 800411c:	f003 030f 	and.w	r3, r3, #15
 8004120:	3301      	adds	r3, #1
 8004122:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004124:	4b0f      	ldr	r3, [pc, #60]	; (8004164 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	0a1b      	lsrs	r3, r3, #8
 800412a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	fb03 f202 	mul.w	r2, r3, r2
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	fbb2 f3f3 	udiv	r3, r2, r3
 800413a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800413c:	4b09      	ldr	r3, [pc, #36]	; (8004164 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	0e5b      	lsrs	r3, r3, #25
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	3301      	adds	r3, #1
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	fbb2 f3f3 	udiv	r3, r2, r3
 8004154:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004156:	683b      	ldr	r3, [r7, #0]
}
 8004158:	4618      	mov	r0, r3
 800415a:	371c      	adds	r7, #28
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr
 8004164:	40021000 	.word	0x40021000
 8004168:	00f42400 	.word	0x00f42400
 800416c:	007a1200 	.word	0x007a1200
 8004170:	08009b84 	.word	0x08009b84

08004174 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800417c:	2300      	movs	r3, #0
 800417e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004180:	2300      	movs	r3, #0
 8004182:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800418c:	2b00      	cmp	r3, #0
 800418e:	d040      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004194:	2b80      	cmp	r3, #128	; 0x80
 8004196:	d02a      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004198:	2b80      	cmp	r3, #128	; 0x80
 800419a:	d825      	bhi.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800419c:	2b60      	cmp	r3, #96	; 0x60
 800419e:	d026      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80041a0:	2b60      	cmp	r3, #96	; 0x60
 80041a2:	d821      	bhi.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80041a4:	2b40      	cmp	r3, #64	; 0x40
 80041a6:	d006      	beq.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80041a8:	2b40      	cmp	r3, #64	; 0x40
 80041aa:	d81d      	bhi.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d009      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80041b0:	2b20      	cmp	r3, #32
 80041b2:	d010      	beq.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80041b4:	e018      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041b6:	4b89      	ldr	r3, [pc, #548]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	4a88      	ldr	r2, [pc, #544]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041c0:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041c2:	e015      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	3304      	adds	r3, #4
 80041c8:	2100      	movs	r1, #0
 80041ca:	4618      	mov	r0, r3
 80041cc:	f000 fb02 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 80041d0:	4603      	mov	r3, r0
 80041d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041d4:	e00c      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	3320      	adds	r3, #32
 80041da:	2100      	movs	r1, #0
 80041dc:	4618      	mov	r0, r3
 80041de:	f000 fbed 	bl	80049bc <RCCEx_PLLSAI2_Config>
 80041e2:	4603      	mov	r3, r0
 80041e4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041e6:	e003      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	74fb      	strb	r3, [r7, #19]
      break;
 80041ec:	e000      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80041ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041f0:	7cfb      	ldrb	r3, [r7, #19]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d10b      	bne.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80041f6:	4b79      	ldr	r3, [pc, #484]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041fc:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004204:	4975      	ldr	r1, [pc, #468]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004206:	4313      	orrs	r3, r2
 8004208:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800420c:	e001      	b.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800420e:	7cfb      	ldrb	r3, [r7, #19]
 8004210:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d047      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004222:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004226:	d030      	beq.n	800428a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004228:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800422c:	d82a      	bhi.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800422e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004232:	d02a      	beq.n	800428a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004234:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004238:	d824      	bhi.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800423a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800423e:	d008      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004240:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004244:	d81e      	bhi.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00a      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800424a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800424e:	d010      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004250:	e018      	b.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004252:	4b62      	ldr	r3, [pc, #392]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	4a61      	ldr	r2, [pc, #388]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800425c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800425e:	e015      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3304      	adds	r3, #4
 8004264:	2100      	movs	r1, #0
 8004266:	4618      	mov	r0, r3
 8004268:	f000 fab4 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 800426c:	4603      	mov	r3, r0
 800426e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004270:	e00c      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	3320      	adds	r3, #32
 8004276:	2100      	movs	r1, #0
 8004278:	4618      	mov	r0, r3
 800427a:	f000 fb9f 	bl	80049bc <RCCEx_PLLSAI2_Config>
 800427e:	4603      	mov	r3, r0
 8004280:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004282:	e003      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	74fb      	strb	r3, [r7, #19]
      break;
 8004288:	e000      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800428a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800428c:	7cfb      	ldrb	r3, [r7, #19]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d10b      	bne.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004292:	4b52      	ldr	r3, [pc, #328]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004294:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004298:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042a0:	494e      	ldr	r1, [pc, #312]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80042a8:	e001      	b.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042aa:	7cfb      	ldrb	r3, [r7, #19]
 80042ac:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	f000 809f 	beq.w	80043fa <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042bc:	2300      	movs	r3, #0
 80042be:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80042c0:	4b46      	ldr	r3, [pc, #280]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d101      	bne.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80042cc:	2301      	movs	r3, #1
 80042ce:	e000      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80042d0:	2300      	movs	r3, #0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00d      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042d6:	4b41      	ldr	r3, [pc, #260]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042da:	4a40      	ldr	r2, [pc, #256]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042e0:	6593      	str	r3, [r2, #88]	; 0x58
 80042e2:	4b3e      	ldr	r3, [pc, #248]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042ea:	60bb      	str	r3, [r7, #8]
 80042ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042ee:	2301      	movs	r3, #1
 80042f0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042f2:	4b3b      	ldr	r3, [pc, #236]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a3a      	ldr	r2, [pc, #232]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80042f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042fe:	f7fc feb3 	bl	8001068 <HAL_GetTick>
 8004302:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004304:	e009      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004306:	f7fc feaf 	bl	8001068 <HAL_GetTick>
 800430a:	4602      	mov	r2, r0
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	2b02      	cmp	r3, #2
 8004312:	d902      	bls.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	74fb      	strb	r3, [r7, #19]
        break;
 8004318:	e005      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800431a:	4b31      	ldr	r3, [pc, #196]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004322:	2b00      	cmp	r3, #0
 8004324:	d0ef      	beq.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004326:	7cfb      	ldrb	r3, [r7, #19]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d15b      	bne.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800432c:	4b2b      	ldr	r3, [pc, #172]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800432e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004332:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004336:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d01f      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	429a      	cmp	r2, r3
 8004348:	d019      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800434a:	4b24      	ldr	r3, [pc, #144]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800434c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004350:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004354:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004356:	4b21      	ldr	r3, [pc, #132]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800435c:	4a1f      	ldr	r2, [pc, #124]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800435e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004362:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004366:	4b1d      	ldr	r3, [pc, #116]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004368:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800436c:	4a1b      	ldr	r2, [pc, #108]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800436e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004372:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004376:	4a19      	ldr	r2, [pc, #100]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	f003 0301 	and.w	r3, r3, #1
 8004384:	2b00      	cmp	r3, #0
 8004386:	d016      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004388:	f7fc fe6e 	bl	8001068 <HAL_GetTick>
 800438c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800438e:	e00b      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004390:	f7fc fe6a 	bl	8001068 <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	f241 3288 	movw	r2, #5000	; 0x1388
 800439e:	4293      	cmp	r3, r2
 80043a0:	d902      	bls.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	74fb      	strb	r3, [r7, #19]
            break;
 80043a6:	e006      	b.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043a8:	4b0c      	ldr	r3, [pc, #48]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ae:	f003 0302 	and.w	r3, r3, #2
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d0ec      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80043b6:	7cfb      	ldrb	r3, [r7, #19]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d10c      	bne.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043bc:	4b07      	ldr	r3, [pc, #28]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043cc:	4903      	ldr	r1, [pc, #12]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80043d4:	e008      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043d6:	7cfb      	ldrb	r3, [r7, #19]
 80043d8:	74bb      	strb	r3, [r7, #18]
 80043da:	e005      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80043dc:	40021000 	.word	0x40021000
 80043e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e4:	7cfb      	ldrb	r3, [r7, #19]
 80043e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043e8:	7c7b      	ldrb	r3, [r7, #17]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d105      	bne.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043ee:	4ba0      	ldr	r3, [pc, #640]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043f2:	4a9f      	ldr	r2, [pc, #636]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043f8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0301 	and.w	r3, r3, #1
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00a      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004406:	4b9a      	ldr	r3, [pc, #616]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800440c:	f023 0203 	bic.w	r2, r3, #3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004414:	4996      	ldr	r1, [pc, #600]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004416:	4313      	orrs	r3, r2
 8004418:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d00a      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004428:	4b91      	ldr	r3, [pc, #580]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800442a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800442e:	f023 020c 	bic.w	r2, r3, #12
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004436:	498e      	ldr	r1, [pc, #568]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004438:	4313      	orrs	r3, r2
 800443a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0304 	and.w	r3, r3, #4
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00a      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800444a:	4b89      	ldr	r3, [pc, #548]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800444c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004450:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004458:	4985      	ldr	r1, [pc, #532]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800445a:	4313      	orrs	r3, r2
 800445c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0308 	and.w	r3, r3, #8
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00a      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800446c:	4b80      	ldr	r3, [pc, #512]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800446e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004472:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800447a:	497d      	ldr	r1, [pc, #500]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800447c:	4313      	orrs	r3, r2
 800447e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0310 	and.w	r3, r3, #16
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00a      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800448e:	4b78      	ldr	r3, [pc, #480]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004490:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004494:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800449c:	4974      	ldr	r1, [pc, #464]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0320 	and.w	r3, r3, #32
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d00a      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044b0:	4b6f      	ldr	r3, [pc, #444]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044b6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044be:	496c      	ldr	r1, [pc, #432]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00a      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044d2:	4b67      	ldr	r3, [pc, #412]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044e0:	4963      	ldr	r1, [pc, #396]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d00a      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80044f4:	4b5e      	ldr	r3, [pc, #376]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004502:	495b      	ldr	r1, [pc, #364]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004504:	4313      	orrs	r3, r2
 8004506:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00a      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004516:	4b56      	ldr	r3, [pc, #344]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004518:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800451c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004524:	4952      	ldr	r1, [pc, #328]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004526:	4313      	orrs	r3, r2
 8004528:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00a      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004538:	4b4d      	ldr	r3, [pc, #308]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800453a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800453e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004546:	494a      	ldr	r1, [pc, #296]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004548:	4313      	orrs	r3, r2
 800454a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00a      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800455a:	4b45      	ldr	r3, [pc, #276]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800455c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004560:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004568:	4941      	ldr	r1, [pc, #260]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800456a:	4313      	orrs	r3, r2
 800456c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d00a      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800457c:	4b3c      	ldr	r3, [pc, #240]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800457e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004582:	f023 0203 	bic.w	r2, r3, #3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800458a:	4939      	ldr	r1, [pc, #228]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800458c:	4313      	orrs	r3, r2
 800458e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d028      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800459e:	4b34      	ldr	r3, [pc, #208]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045ac:	4930      	ldr	r1, [pc, #192]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045bc:	d106      	bne.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045be:	4b2c      	ldr	r3, [pc, #176]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	4a2b      	ldr	r2, [pc, #172]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045c8:	60d3      	str	r3, [r2, #12]
 80045ca:	e011      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80045d4:	d10c      	bne.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	3304      	adds	r3, #4
 80045da:	2101      	movs	r1, #1
 80045dc:	4618      	mov	r0, r3
 80045de:	f000 f8f9 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 80045e2:	4603      	mov	r3, r0
 80045e4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80045e6:	7cfb      	ldrb	r3, [r7, #19]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80045ec:	7cfb      	ldrb	r3, [r7, #19]
 80045ee:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d04d      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004600:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004604:	d108      	bne.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004606:	4b1a      	ldr	r3, [pc, #104]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004608:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800460c:	4a18      	ldr	r2, [pc, #96]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800460e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004612:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004616:	e012      	b.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004618:	4b15      	ldr	r3, [pc, #84]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800461a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800461e:	4a14      	ldr	r2, [pc, #80]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004620:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004624:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004628:	4b11      	ldr	r3, [pc, #68]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800462a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800462e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004636:	490e      	ldr	r1, [pc, #56]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004638:	4313      	orrs	r3, r2
 800463a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004642:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004646:	d106      	bne.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004648:	4b09      	ldr	r3, [pc, #36]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	4a08      	ldr	r2, [pc, #32]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800464e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004652:	60d3      	str	r3, [r2, #12]
 8004654:	e020      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800465a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800465e:	d109      	bne.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004660:	4b03      	ldr	r3, [pc, #12]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	4a02      	ldr	r2, [pc, #8]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004666:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800466a:	60d3      	str	r3, [r2, #12]
 800466c:	e014      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800466e:	bf00      	nop
 8004670:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004678:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800467c:	d10c      	bne.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	3304      	adds	r3, #4
 8004682:	2101      	movs	r1, #1
 8004684:	4618      	mov	r0, r3
 8004686:	f000 f8a5 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 800468a:	4603      	mov	r3, r0
 800468c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800468e:	7cfb      	ldrb	r3, [r7, #19]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d001      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004694:	7cfb      	ldrb	r3, [r7, #19]
 8004696:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d028      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046a4:	4b4a      	ldr	r3, [pc, #296]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046b2:	4947      	ldr	r1, [pc, #284]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046c2:	d106      	bne.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046c4:	4b42      	ldr	r3, [pc, #264]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	4a41      	ldr	r2, [pc, #260]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046ce:	60d3      	str	r3, [r2, #12]
 80046d0:	e011      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046da:	d10c      	bne.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	3304      	adds	r3, #4
 80046e0:	2101      	movs	r1, #1
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 f876 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 80046e8:	4603      	mov	r3, r0
 80046ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046ec:	7cfb      	ldrb	r3, [r7, #19]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80046f2:	7cfb      	ldrb	r3, [r7, #19]
 80046f4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d01e      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004702:	4b33      	ldr	r3, [pc, #204]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004708:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004712:	492f      	ldr	r1, [pc, #188]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004714:	4313      	orrs	r3, r2
 8004716:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004720:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004724:	d10c      	bne.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	3304      	adds	r3, #4
 800472a:	2102      	movs	r1, #2
 800472c:	4618      	mov	r0, r3
 800472e:	f000 f851 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 8004732:	4603      	mov	r3, r0
 8004734:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004736:	7cfb      	ldrb	r3, [r7, #19]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d001      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800473c:	7cfb      	ldrb	r3, [r7, #19]
 800473e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d00b      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800474c:	4b20      	ldr	r3, [pc, #128]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800474e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004752:	f023 0204 	bic.w	r2, r3, #4
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800475c:	491c      	ldr	r1, [pc, #112]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800475e:	4313      	orrs	r3, r2
 8004760:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00b      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004770:	4b17      	ldr	r3, [pc, #92]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004772:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004776:	f023 0218 	bic.w	r2, r3, #24
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004780:	4913      	ldr	r1, [pc, #76]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004782:	4313      	orrs	r3, r2
 8004784:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d017      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004794:	4b0e      	ldr	r3, [pc, #56]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004796:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800479a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047a4:	490a      	ldr	r1, [pc, #40]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80047b6:	d105      	bne.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047b8:	4b05      	ldr	r3, [pc, #20]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	4a04      	ldr	r2, [pc, #16]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047c2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80047c4:	7cbb      	ldrb	r3, [r7, #18]
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3718      	adds	r7, #24
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	40021000 	.word	0x40021000

080047d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047de:	2300      	movs	r3, #0
 80047e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047e2:	4b72      	ldr	r3, [pc, #456]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00e      	beq.n	800480c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80047ee:	4b6f      	ldr	r3, [pc, #444]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	f003 0203 	and.w	r2, r3, #3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d103      	bne.n	8004806 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
       ||
 8004802:	2b00      	cmp	r3, #0
 8004804:	d142      	bne.n	800488c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	73fb      	strb	r3, [r7, #15]
 800480a:	e03f      	b.n	800488c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2b03      	cmp	r3, #3
 8004812:	d018      	beq.n	8004846 <RCCEx_PLLSAI1_Config+0x72>
 8004814:	2b03      	cmp	r3, #3
 8004816:	d825      	bhi.n	8004864 <RCCEx_PLLSAI1_Config+0x90>
 8004818:	2b01      	cmp	r3, #1
 800481a:	d002      	beq.n	8004822 <RCCEx_PLLSAI1_Config+0x4e>
 800481c:	2b02      	cmp	r3, #2
 800481e:	d009      	beq.n	8004834 <RCCEx_PLLSAI1_Config+0x60>
 8004820:	e020      	b.n	8004864 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004822:	4b62      	ldr	r3, [pc, #392]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d11d      	bne.n	800486a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004832:	e01a      	b.n	800486a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004834:	4b5d      	ldr	r3, [pc, #372]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800483c:	2b00      	cmp	r3, #0
 800483e:	d116      	bne.n	800486e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004844:	e013      	b.n	800486e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004846:	4b59      	ldr	r3, [pc, #356]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d10f      	bne.n	8004872 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004852:	4b56      	ldr	r3, [pc, #344]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d109      	bne.n	8004872 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004862:	e006      	b.n	8004872 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	73fb      	strb	r3, [r7, #15]
      break;
 8004868:	e004      	b.n	8004874 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800486a:	bf00      	nop
 800486c:	e002      	b.n	8004874 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800486e:	bf00      	nop
 8004870:	e000      	b.n	8004874 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004872:	bf00      	nop
    }

    if(status == HAL_OK)
 8004874:	7bfb      	ldrb	r3, [r7, #15]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d108      	bne.n	800488c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800487a:	4b4c      	ldr	r3, [pc, #304]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	f023 0203 	bic.w	r2, r3, #3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4949      	ldr	r1, [pc, #292]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004888:	4313      	orrs	r3, r2
 800488a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800488c:	7bfb      	ldrb	r3, [r7, #15]
 800488e:	2b00      	cmp	r3, #0
 8004890:	f040 8086 	bne.w	80049a0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004894:	4b45      	ldr	r3, [pc, #276]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a44      	ldr	r2, [pc, #272]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 800489a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800489e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048a0:	f7fc fbe2 	bl	8001068 <HAL_GetTick>
 80048a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048a6:	e009      	b.n	80048bc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048a8:	f7fc fbde 	bl	8001068 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d902      	bls.n	80048bc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	73fb      	strb	r3, [r7, #15]
        break;
 80048ba:	e005      	b.n	80048c8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048bc:	4b3b      	ldr	r3, [pc, #236]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d1ef      	bne.n	80048a8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80048c8:	7bfb      	ldrb	r3, [r7, #15]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d168      	bne.n	80049a0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d113      	bne.n	80048fc <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048d4:	4b35      	ldr	r3, [pc, #212]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 80048d6:	691a      	ldr	r2, [r3, #16]
 80048d8:	4b35      	ldr	r3, [pc, #212]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80048da:	4013      	ands	r3, r2
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	6892      	ldr	r2, [r2, #8]
 80048e0:	0211      	lsls	r1, r2, #8
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	68d2      	ldr	r2, [r2, #12]
 80048e6:	06d2      	lsls	r2, r2, #27
 80048e8:	4311      	orrs	r1, r2
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	6852      	ldr	r2, [r2, #4]
 80048ee:	3a01      	subs	r2, #1
 80048f0:	0112      	lsls	r2, r2, #4
 80048f2:	430a      	orrs	r2, r1
 80048f4:	492d      	ldr	r1, [pc, #180]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	610b      	str	r3, [r1, #16]
 80048fa:	e02d      	b.n	8004958 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d115      	bne.n	800492e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004902:	4b2a      	ldr	r3, [pc, #168]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004904:	691a      	ldr	r2, [r3, #16]
 8004906:	4b2b      	ldr	r3, [pc, #172]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004908:	4013      	ands	r3, r2
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	6892      	ldr	r2, [r2, #8]
 800490e:	0211      	lsls	r1, r2, #8
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	6912      	ldr	r2, [r2, #16]
 8004914:	0852      	lsrs	r2, r2, #1
 8004916:	3a01      	subs	r2, #1
 8004918:	0552      	lsls	r2, r2, #21
 800491a:	4311      	orrs	r1, r2
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	6852      	ldr	r2, [r2, #4]
 8004920:	3a01      	subs	r2, #1
 8004922:	0112      	lsls	r2, r2, #4
 8004924:	430a      	orrs	r2, r1
 8004926:	4921      	ldr	r1, [pc, #132]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004928:	4313      	orrs	r3, r2
 800492a:	610b      	str	r3, [r1, #16]
 800492c:	e014      	b.n	8004958 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800492e:	4b1f      	ldr	r3, [pc, #124]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004930:	691a      	ldr	r2, [r3, #16]
 8004932:	4b21      	ldr	r3, [pc, #132]	; (80049b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004934:	4013      	ands	r3, r2
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	6892      	ldr	r2, [r2, #8]
 800493a:	0211      	lsls	r1, r2, #8
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	6952      	ldr	r2, [r2, #20]
 8004940:	0852      	lsrs	r2, r2, #1
 8004942:	3a01      	subs	r2, #1
 8004944:	0652      	lsls	r2, r2, #25
 8004946:	4311      	orrs	r1, r2
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	6852      	ldr	r2, [r2, #4]
 800494c:	3a01      	subs	r2, #1
 800494e:	0112      	lsls	r2, r2, #4
 8004950:	430a      	orrs	r2, r1
 8004952:	4916      	ldr	r1, [pc, #88]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004954:	4313      	orrs	r3, r2
 8004956:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004958:	4b14      	ldr	r3, [pc, #80]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a13      	ldr	r2, [pc, #76]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 800495e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004962:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004964:	f7fc fb80 	bl	8001068 <HAL_GetTick>
 8004968:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800496a:	e009      	b.n	8004980 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800496c:	f7fc fb7c 	bl	8001068 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d902      	bls.n	8004980 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	73fb      	strb	r3, [r7, #15]
          break;
 800497e:	e005      	b.n	800498c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004980:	4b0a      	ldr	r3, [pc, #40]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d0ef      	beq.n	800496c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800498c:	7bfb      	ldrb	r3, [r7, #15]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d106      	bne.n	80049a0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004992:	4b06      	ldr	r3, [pc, #24]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004994:	691a      	ldr	r2, [r3, #16]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	4904      	ldr	r1, [pc, #16]	; (80049ac <RCCEx_PLLSAI1_Config+0x1d8>)
 800499c:	4313      	orrs	r3, r2
 800499e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80049a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	40021000 	.word	0x40021000
 80049b0:	07ff800f 	.word	0x07ff800f
 80049b4:	ff9f800f 	.word	0xff9f800f
 80049b8:	f9ff800f 	.word	0xf9ff800f

080049bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049c6:	2300      	movs	r3, #0
 80049c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049ca:	4b72      	ldr	r3, [pc, #456]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	f003 0303 	and.w	r3, r3, #3
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d00e      	beq.n	80049f4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80049d6:	4b6f      	ldr	r3, [pc, #444]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	f003 0203 	and.w	r2, r3, #3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d103      	bne.n	80049ee <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
       ||
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d142      	bne.n	8004a74 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	73fb      	strb	r3, [r7, #15]
 80049f2:	e03f      	b.n	8004a74 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2b03      	cmp	r3, #3
 80049fa:	d018      	beq.n	8004a2e <RCCEx_PLLSAI2_Config+0x72>
 80049fc:	2b03      	cmp	r3, #3
 80049fe:	d825      	bhi.n	8004a4c <RCCEx_PLLSAI2_Config+0x90>
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d002      	beq.n	8004a0a <RCCEx_PLLSAI2_Config+0x4e>
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d009      	beq.n	8004a1c <RCCEx_PLLSAI2_Config+0x60>
 8004a08:	e020      	b.n	8004a4c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a0a:	4b62      	ldr	r3, [pc, #392]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d11d      	bne.n	8004a52 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a1a:	e01a      	b.n	8004a52 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a1c:	4b5d      	ldr	r3, [pc, #372]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d116      	bne.n	8004a56 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a2c:	e013      	b.n	8004a56 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a2e:	4b59      	ldr	r3, [pc, #356]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d10f      	bne.n	8004a5a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a3a:	4b56      	ldr	r3, [pc, #344]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d109      	bne.n	8004a5a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a4a:	e006      	b.n	8004a5a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a50:	e004      	b.n	8004a5c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004a52:	bf00      	nop
 8004a54:	e002      	b.n	8004a5c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004a56:	bf00      	nop
 8004a58:	e000      	b.n	8004a5c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004a5a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a5c:	7bfb      	ldrb	r3, [r7, #15]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d108      	bne.n	8004a74 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004a62:	4b4c      	ldr	r3, [pc, #304]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	f023 0203 	bic.w	r2, r3, #3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4949      	ldr	r1, [pc, #292]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004a74:	7bfb      	ldrb	r3, [r7, #15]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	f040 8086 	bne.w	8004b88 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a7c:	4b45      	ldr	r3, [pc, #276]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a44      	ldr	r2, [pc, #272]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a88:	f7fc faee 	bl	8001068 <HAL_GetTick>
 8004a8c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a8e:	e009      	b.n	8004aa4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a90:	f7fc faea 	bl	8001068 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d902      	bls.n	8004aa4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	73fb      	strb	r3, [r7, #15]
        break;
 8004aa2:	e005      	b.n	8004ab0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004aa4:	4b3b      	ldr	r3, [pc, #236]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d1ef      	bne.n	8004a90 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004ab0:	7bfb      	ldrb	r3, [r7, #15]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d168      	bne.n	8004b88 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d113      	bne.n	8004ae4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004abc:	4b35      	ldr	r3, [pc, #212]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004abe:	695a      	ldr	r2, [r3, #20]
 8004ac0:	4b35      	ldr	r3, [pc, #212]	; (8004b98 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	6892      	ldr	r2, [r2, #8]
 8004ac8:	0211      	lsls	r1, r2, #8
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	68d2      	ldr	r2, [r2, #12]
 8004ace:	06d2      	lsls	r2, r2, #27
 8004ad0:	4311      	orrs	r1, r2
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	6852      	ldr	r2, [r2, #4]
 8004ad6:	3a01      	subs	r2, #1
 8004ad8:	0112      	lsls	r2, r2, #4
 8004ada:	430a      	orrs	r2, r1
 8004adc:	492d      	ldr	r1, [pc, #180]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	614b      	str	r3, [r1, #20]
 8004ae2:	e02d      	b.n	8004b40 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d115      	bne.n	8004b16 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004aea:	4b2a      	ldr	r3, [pc, #168]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004aec:	695a      	ldr	r2, [r3, #20]
 8004aee:	4b2b      	ldr	r3, [pc, #172]	; (8004b9c <RCCEx_PLLSAI2_Config+0x1e0>)
 8004af0:	4013      	ands	r3, r2
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6892      	ldr	r2, [r2, #8]
 8004af6:	0211      	lsls	r1, r2, #8
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	6912      	ldr	r2, [r2, #16]
 8004afc:	0852      	lsrs	r2, r2, #1
 8004afe:	3a01      	subs	r2, #1
 8004b00:	0552      	lsls	r2, r2, #21
 8004b02:	4311      	orrs	r1, r2
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	6852      	ldr	r2, [r2, #4]
 8004b08:	3a01      	subs	r2, #1
 8004b0a:	0112      	lsls	r2, r2, #4
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	4921      	ldr	r1, [pc, #132]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	614b      	str	r3, [r1, #20]
 8004b14:	e014      	b.n	8004b40 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b16:	4b1f      	ldr	r3, [pc, #124]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b18:	695a      	ldr	r2, [r3, #20]
 8004b1a:	4b21      	ldr	r3, [pc, #132]	; (8004ba0 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	6892      	ldr	r2, [r2, #8]
 8004b22:	0211      	lsls	r1, r2, #8
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6952      	ldr	r2, [r2, #20]
 8004b28:	0852      	lsrs	r2, r2, #1
 8004b2a:	3a01      	subs	r2, #1
 8004b2c:	0652      	lsls	r2, r2, #25
 8004b2e:	4311      	orrs	r1, r2
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	6852      	ldr	r2, [r2, #4]
 8004b34:	3a01      	subs	r2, #1
 8004b36:	0112      	lsls	r2, r2, #4
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	4916      	ldr	r1, [pc, #88]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004b40:	4b14      	ldr	r3, [pc, #80]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a13      	ldr	r2, [pc, #76]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b4a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b4c:	f7fc fa8c 	bl	8001068 <HAL_GetTick>
 8004b50:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b52:	e009      	b.n	8004b68 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b54:	f7fc fa88 	bl	8001068 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d902      	bls.n	8004b68 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	73fb      	strb	r3, [r7, #15]
          break;
 8004b66:	e005      	b.n	8004b74 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b68:	4b0a      	ldr	r3, [pc, #40]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d0ef      	beq.n	8004b54 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004b74:	7bfb      	ldrb	r3, [r7, #15]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d106      	bne.n	8004b88 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004b7a:	4b06      	ldr	r3, [pc, #24]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b7c:	695a      	ldr	r2, [r3, #20]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	4904      	ldr	r1, [pc, #16]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3710      	adds	r7, #16
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	40021000 	.word	0x40021000
 8004b98:	07ff800f 	.word	0x07ff800f
 8004b9c:	ff9f800f 	.word	0xff9f800f
 8004ba0:	f9ff800f 	.word	0xf9ff800f

08004ba4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e049      	b.n	8004c4a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d106      	bne.n	8004bd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f004 f8b8 	bl	8008d40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2202      	movs	r2, #2
 8004bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	3304      	adds	r3, #4
 8004be0:	4619      	mov	r1, r3
 8004be2:	4610      	mov	r0, r2
 8004be4:	f000 fab6 	bl	8005154 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3708      	adds	r7, #8
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
	...

08004c54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b085      	sub	sp, #20
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d001      	beq.n	8004c6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e04f      	b.n	8004d0c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2202      	movs	r2, #2
 8004c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68da      	ldr	r2, [r3, #12]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f042 0201 	orr.w	r2, r2, #1
 8004c82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a23      	ldr	r2, [pc, #140]	; (8004d18 <HAL_TIM_Base_Start_IT+0xc4>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d01d      	beq.n	8004cca <HAL_TIM_Base_Start_IT+0x76>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c96:	d018      	beq.n	8004cca <HAL_TIM_Base_Start_IT+0x76>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a1f      	ldr	r2, [pc, #124]	; (8004d1c <HAL_TIM_Base_Start_IT+0xc8>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d013      	beq.n	8004cca <HAL_TIM_Base_Start_IT+0x76>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a1e      	ldr	r2, [pc, #120]	; (8004d20 <HAL_TIM_Base_Start_IT+0xcc>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d00e      	beq.n	8004cca <HAL_TIM_Base_Start_IT+0x76>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a1c      	ldr	r2, [pc, #112]	; (8004d24 <HAL_TIM_Base_Start_IT+0xd0>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d009      	beq.n	8004cca <HAL_TIM_Base_Start_IT+0x76>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a1b      	ldr	r2, [pc, #108]	; (8004d28 <HAL_TIM_Base_Start_IT+0xd4>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d004      	beq.n	8004cca <HAL_TIM_Base_Start_IT+0x76>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a19      	ldr	r2, [pc, #100]	; (8004d2c <HAL_TIM_Base_Start_IT+0xd8>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d115      	bne.n	8004cf6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	689a      	ldr	r2, [r3, #8]
 8004cd0:	4b17      	ldr	r3, [pc, #92]	; (8004d30 <HAL_TIM_Base_Start_IT+0xdc>)
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2b06      	cmp	r3, #6
 8004cda:	d015      	beq.n	8004d08 <HAL_TIM_Base_Start_IT+0xb4>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ce2:	d011      	beq.n	8004d08 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f042 0201 	orr.w	r2, r2, #1
 8004cf2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cf4:	e008      	b.n	8004d08 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f042 0201 	orr.w	r2, r2, #1
 8004d04:	601a      	str	r2, [r3, #0]
 8004d06:	e000      	b.n	8004d0a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d08:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3714      	adds	r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr
 8004d18:	40012c00 	.word	0x40012c00
 8004d1c:	40000400 	.word	0x40000400
 8004d20:	40000800 	.word	0x40000800
 8004d24:	40000c00 	.word	0x40000c00
 8004d28:	40013400 	.word	0x40013400
 8004d2c:	40014000 	.word	0x40014000
 8004d30:	00010007 	.word	0x00010007

08004d34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d122      	bne.n	8004d90 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	f003 0302 	and.w	r3, r3, #2
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d11b      	bne.n	8004d90 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f06f 0202 	mvn.w	r2, #2
 8004d60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	f003 0303 	and.w	r3, r3, #3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d003      	beq.n	8004d7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 f9ce 	bl	8005118 <HAL_TIM_IC_CaptureCallback>
 8004d7c:	e005      	b.n	8004d8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 f9c0 	bl	8005104 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 f9d1 	bl	800512c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	f003 0304 	and.w	r3, r3, #4
 8004d9a:	2b04      	cmp	r3, #4
 8004d9c:	d122      	bne.n	8004de4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	f003 0304 	and.w	r3, r3, #4
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	d11b      	bne.n	8004de4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f06f 0204 	mvn.w	r2, #4
 8004db4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2202      	movs	r2, #2
 8004dba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	699b      	ldr	r3, [r3, #24]
 8004dc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f9a4 	bl	8005118 <HAL_TIM_IC_CaptureCallback>
 8004dd0:	e005      	b.n	8004dde <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 f996 	bl	8005104 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f000 f9a7 	bl	800512c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	f003 0308 	and.w	r3, r3, #8
 8004dee:	2b08      	cmp	r3, #8
 8004df0:	d122      	bne.n	8004e38 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	f003 0308 	and.w	r3, r3, #8
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d11b      	bne.n	8004e38 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f06f 0208 	mvn.w	r2, #8
 8004e08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2204      	movs	r2, #4
 8004e0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	69db      	ldr	r3, [r3, #28]
 8004e16:	f003 0303 	and.w	r3, r3, #3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d003      	beq.n	8004e26 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 f97a 	bl	8005118 <HAL_TIM_IC_CaptureCallback>
 8004e24:	e005      	b.n	8004e32 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 f96c 	bl	8005104 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f000 f97d 	bl	800512c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	f003 0310 	and.w	r3, r3, #16
 8004e42:	2b10      	cmp	r3, #16
 8004e44:	d122      	bne.n	8004e8c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	f003 0310 	and.w	r3, r3, #16
 8004e50:	2b10      	cmp	r3, #16
 8004e52:	d11b      	bne.n	8004e8c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f06f 0210 	mvn.w	r2, #16
 8004e5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2208      	movs	r2, #8
 8004e62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	69db      	ldr	r3, [r3, #28]
 8004e6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d003      	beq.n	8004e7a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 f950 	bl	8005118 <HAL_TIM_IC_CaptureCallback>
 8004e78:	e005      	b.n	8004e86 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 f942 	bl	8005104 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f000 f953 	bl	800512c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d10e      	bne.n	8004eb8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	f003 0301 	and.w	r3, r3, #1
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d107      	bne.n	8004eb8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f06f 0201 	mvn.w	r2, #1
 8004eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f002 ffc4 	bl	8007e40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec2:	2b80      	cmp	r3, #128	; 0x80
 8004ec4:	d10e      	bne.n	8004ee4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed0:	2b80      	cmp	r3, #128	; 0x80
 8004ed2:	d107      	bne.n	8004ee4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fafe 	bl	80054e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ef2:	d10e      	bne.n	8004f12 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004efe:	2b80      	cmp	r3, #128	; 0x80
 8004f00:	d107      	bne.n	8004f12 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004f0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f000 faf1 	bl	80054f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f1c:	2b40      	cmp	r3, #64	; 0x40
 8004f1e:	d10e      	bne.n	8004f3e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f2a:	2b40      	cmp	r3, #64	; 0x40
 8004f2c:	d107      	bne.n	8004f3e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 f901 	bl	8005140 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	691b      	ldr	r3, [r3, #16]
 8004f44:	f003 0320 	and.w	r3, r3, #32
 8004f48:	2b20      	cmp	r3, #32
 8004f4a:	d10e      	bne.n	8004f6a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	f003 0320 	and.w	r3, r3, #32
 8004f56:	2b20      	cmp	r3, #32
 8004f58:	d107      	bne.n	8004f6a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f06f 0220 	mvn.w	r2, #32
 8004f62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 fab1 	bl	80054cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f6a:	bf00      	nop
 8004f6c:	3708      	adds	r7, #8
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}

08004f72 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b084      	sub	sp, #16
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
 8004f7a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d101      	bne.n	8004f8e <HAL_TIM_ConfigClockSource+0x1c>
 8004f8a:	2302      	movs	r3, #2
 8004f8c:	e0b6      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x18a>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2201      	movs	r2, #1
 8004f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2202      	movs	r2, #2
 8004f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fac:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004fb0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fb8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68ba      	ldr	r2, [r7, #8]
 8004fc0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fca:	d03e      	beq.n	800504a <HAL_TIM_ConfigClockSource+0xd8>
 8004fcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fd0:	f200 8087 	bhi.w	80050e2 <HAL_TIM_ConfigClockSource+0x170>
 8004fd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fd8:	f000 8086 	beq.w	80050e8 <HAL_TIM_ConfigClockSource+0x176>
 8004fdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fe0:	d87f      	bhi.n	80050e2 <HAL_TIM_ConfigClockSource+0x170>
 8004fe2:	2b70      	cmp	r3, #112	; 0x70
 8004fe4:	d01a      	beq.n	800501c <HAL_TIM_ConfigClockSource+0xaa>
 8004fe6:	2b70      	cmp	r3, #112	; 0x70
 8004fe8:	d87b      	bhi.n	80050e2 <HAL_TIM_ConfigClockSource+0x170>
 8004fea:	2b60      	cmp	r3, #96	; 0x60
 8004fec:	d050      	beq.n	8005090 <HAL_TIM_ConfigClockSource+0x11e>
 8004fee:	2b60      	cmp	r3, #96	; 0x60
 8004ff0:	d877      	bhi.n	80050e2 <HAL_TIM_ConfigClockSource+0x170>
 8004ff2:	2b50      	cmp	r3, #80	; 0x50
 8004ff4:	d03c      	beq.n	8005070 <HAL_TIM_ConfigClockSource+0xfe>
 8004ff6:	2b50      	cmp	r3, #80	; 0x50
 8004ff8:	d873      	bhi.n	80050e2 <HAL_TIM_ConfigClockSource+0x170>
 8004ffa:	2b40      	cmp	r3, #64	; 0x40
 8004ffc:	d058      	beq.n	80050b0 <HAL_TIM_ConfigClockSource+0x13e>
 8004ffe:	2b40      	cmp	r3, #64	; 0x40
 8005000:	d86f      	bhi.n	80050e2 <HAL_TIM_ConfigClockSource+0x170>
 8005002:	2b30      	cmp	r3, #48	; 0x30
 8005004:	d064      	beq.n	80050d0 <HAL_TIM_ConfigClockSource+0x15e>
 8005006:	2b30      	cmp	r3, #48	; 0x30
 8005008:	d86b      	bhi.n	80050e2 <HAL_TIM_ConfigClockSource+0x170>
 800500a:	2b20      	cmp	r3, #32
 800500c:	d060      	beq.n	80050d0 <HAL_TIM_ConfigClockSource+0x15e>
 800500e:	2b20      	cmp	r3, #32
 8005010:	d867      	bhi.n	80050e2 <HAL_TIM_ConfigClockSource+0x170>
 8005012:	2b00      	cmp	r3, #0
 8005014:	d05c      	beq.n	80050d0 <HAL_TIM_ConfigClockSource+0x15e>
 8005016:	2b10      	cmp	r3, #16
 8005018:	d05a      	beq.n	80050d0 <HAL_TIM_ConfigClockSource+0x15e>
 800501a:	e062      	b.n	80050e2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6818      	ldr	r0, [r3, #0]
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	6899      	ldr	r1, [r3, #8]
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685a      	ldr	r2, [r3, #4]
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	f000 f9a6 	bl	800537c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800503e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68ba      	ldr	r2, [r7, #8]
 8005046:	609a      	str	r2, [r3, #8]
      break;
 8005048:	e04f      	b.n	80050ea <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6818      	ldr	r0, [r3, #0]
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	6899      	ldr	r1, [r3, #8]
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	685a      	ldr	r2, [r3, #4]
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	f000 f98f 	bl	800537c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	689a      	ldr	r2, [r3, #8]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800506c:	609a      	str	r2, [r3, #8]
      break;
 800506e:	e03c      	b.n	80050ea <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6818      	ldr	r0, [r3, #0]
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	6859      	ldr	r1, [r3, #4]
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	461a      	mov	r2, r3
 800507e:	f000 f903 	bl	8005288 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2150      	movs	r1, #80	; 0x50
 8005088:	4618      	mov	r0, r3
 800508a:	f000 f95c 	bl	8005346 <TIM_ITRx_SetConfig>
      break;
 800508e:	e02c      	b.n	80050ea <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6818      	ldr	r0, [r3, #0]
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	6859      	ldr	r1, [r3, #4]
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	461a      	mov	r2, r3
 800509e:	f000 f922 	bl	80052e6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2160      	movs	r1, #96	; 0x60
 80050a8:	4618      	mov	r0, r3
 80050aa:	f000 f94c 	bl	8005346 <TIM_ITRx_SetConfig>
      break;
 80050ae:	e01c      	b.n	80050ea <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6818      	ldr	r0, [r3, #0]
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	6859      	ldr	r1, [r3, #4]
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	461a      	mov	r2, r3
 80050be:	f000 f8e3 	bl	8005288 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2140      	movs	r1, #64	; 0x40
 80050c8:	4618      	mov	r0, r3
 80050ca:	f000 f93c 	bl	8005346 <TIM_ITRx_SetConfig>
      break;
 80050ce:	e00c      	b.n	80050ea <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4619      	mov	r1, r3
 80050da:	4610      	mov	r0, r2
 80050dc:	f000 f933 	bl	8005346 <TIM_ITRx_SetConfig>
      break;
 80050e0:	e003      	b.n	80050ea <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	73fb      	strb	r3, [r7, #15]
      break;
 80050e6:	e000      	b.n	80050ea <HAL_TIM_ConfigClockSource+0x178>
      break;
 80050e8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80050fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3710      	adds	r7, #16
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}

08005104 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800510c:	bf00      	nop
 800510e:	370c      	adds	r7, #12
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005120:	bf00      	nop
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005134:	bf00      	nop
 8005136:	370c      	adds	r7, #12
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005140:	b480      	push	{r7}
 8005142:	b083      	sub	sp, #12
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005148:	bf00      	nop
 800514a:	370c      	adds	r7, #12
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr

08005154 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005154:	b480      	push	{r7}
 8005156:	b085      	sub	sp, #20
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a40      	ldr	r2, [pc, #256]	; (8005268 <TIM_Base_SetConfig+0x114>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d013      	beq.n	8005194 <TIM_Base_SetConfig+0x40>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005172:	d00f      	beq.n	8005194 <TIM_Base_SetConfig+0x40>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a3d      	ldr	r2, [pc, #244]	; (800526c <TIM_Base_SetConfig+0x118>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d00b      	beq.n	8005194 <TIM_Base_SetConfig+0x40>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4a3c      	ldr	r2, [pc, #240]	; (8005270 <TIM_Base_SetConfig+0x11c>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d007      	beq.n	8005194 <TIM_Base_SetConfig+0x40>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a3b      	ldr	r2, [pc, #236]	; (8005274 <TIM_Base_SetConfig+0x120>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d003      	beq.n	8005194 <TIM_Base_SetConfig+0x40>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a3a      	ldr	r2, [pc, #232]	; (8005278 <TIM_Base_SetConfig+0x124>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d108      	bne.n	80051a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800519a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a2f      	ldr	r2, [pc, #188]	; (8005268 <TIM_Base_SetConfig+0x114>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d01f      	beq.n	80051ee <TIM_Base_SetConfig+0x9a>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b4:	d01b      	beq.n	80051ee <TIM_Base_SetConfig+0x9a>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a2c      	ldr	r2, [pc, #176]	; (800526c <TIM_Base_SetConfig+0x118>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d017      	beq.n	80051ee <TIM_Base_SetConfig+0x9a>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a2b      	ldr	r2, [pc, #172]	; (8005270 <TIM_Base_SetConfig+0x11c>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d013      	beq.n	80051ee <TIM_Base_SetConfig+0x9a>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a2a      	ldr	r2, [pc, #168]	; (8005274 <TIM_Base_SetConfig+0x120>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d00f      	beq.n	80051ee <TIM_Base_SetConfig+0x9a>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a29      	ldr	r2, [pc, #164]	; (8005278 <TIM_Base_SetConfig+0x124>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d00b      	beq.n	80051ee <TIM_Base_SetConfig+0x9a>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a28      	ldr	r2, [pc, #160]	; (800527c <TIM_Base_SetConfig+0x128>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d007      	beq.n	80051ee <TIM_Base_SetConfig+0x9a>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a27      	ldr	r2, [pc, #156]	; (8005280 <TIM_Base_SetConfig+0x12c>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d003      	beq.n	80051ee <TIM_Base_SetConfig+0x9a>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a26      	ldr	r2, [pc, #152]	; (8005284 <TIM_Base_SetConfig+0x130>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d108      	bne.n	8005200 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	4313      	orrs	r3, r2
 800520c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	68fa      	ldr	r2, [r7, #12]
 8005212:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a10      	ldr	r2, [pc, #64]	; (8005268 <TIM_Base_SetConfig+0x114>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d00f      	beq.n	800524c <TIM_Base_SetConfig+0xf8>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a12      	ldr	r2, [pc, #72]	; (8005278 <TIM_Base_SetConfig+0x124>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d00b      	beq.n	800524c <TIM_Base_SetConfig+0xf8>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a11      	ldr	r2, [pc, #68]	; (800527c <TIM_Base_SetConfig+0x128>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d007      	beq.n	800524c <TIM_Base_SetConfig+0xf8>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a10      	ldr	r2, [pc, #64]	; (8005280 <TIM_Base_SetConfig+0x12c>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d003      	beq.n	800524c <TIM_Base_SetConfig+0xf8>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a0f      	ldr	r2, [pc, #60]	; (8005284 <TIM_Base_SetConfig+0x130>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d103      	bne.n	8005254 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	691a      	ldr	r2, [r3, #16]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	615a      	str	r2, [r3, #20]
}
 800525a:	bf00      	nop
 800525c:	3714      	adds	r7, #20
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr
 8005266:	bf00      	nop
 8005268:	40012c00 	.word	0x40012c00
 800526c:	40000400 	.word	0x40000400
 8005270:	40000800 	.word	0x40000800
 8005274:	40000c00 	.word	0x40000c00
 8005278:	40013400 	.word	0x40013400
 800527c:	40014000 	.word	0x40014000
 8005280:	40014400 	.word	0x40014400
 8005284:	40014800 	.word	0x40014800

08005288 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005288:	b480      	push	{r7}
 800528a:	b087      	sub	sp, #28
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6a1b      	ldr	r3, [r3, #32]
 8005298:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6a1b      	ldr	r3, [r3, #32]
 800529e:	f023 0201 	bic.w	r2, r3, #1
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	699b      	ldr	r3, [r3, #24]
 80052aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	011b      	lsls	r3, r3, #4
 80052b8:	693a      	ldr	r2, [r7, #16]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f023 030a 	bic.w	r3, r3, #10
 80052c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	693a      	ldr	r2, [r7, #16]
 80052d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	621a      	str	r2, [r3, #32]
}
 80052da:	bf00      	nop
 80052dc:	371c      	adds	r7, #28
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052e6:	b480      	push	{r7}
 80052e8:	b087      	sub	sp, #28
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	60f8      	str	r0, [r7, #12]
 80052ee:	60b9      	str	r1, [r7, #8]
 80052f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	f023 0210 	bic.w	r2, r3, #16
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6a1b      	ldr	r3, [r3, #32]
 8005308:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005310:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	031b      	lsls	r3, r3, #12
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	4313      	orrs	r3, r2
 800531a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005322:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	011b      	lsls	r3, r3, #4
 8005328:	693a      	ldr	r2, [r7, #16]
 800532a:	4313      	orrs	r3, r2
 800532c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	693a      	ldr	r2, [r7, #16]
 8005338:	621a      	str	r2, [r3, #32]
}
 800533a:	bf00      	nop
 800533c:	371c      	adds	r7, #28
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr

08005346 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005346:	b480      	push	{r7}
 8005348:	b085      	sub	sp, #20
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
 800534e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800535c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800535e:	683a      	ldr	r2, [r7, #0]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	4313      	orrs	r3, r2
 8005364:	f043 0307 	orr.w	r3, r3, #7
 8005368:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	609a      	str	r2, [r3, #8]
}
 8005370:	bf00      	nop
 8005372:	3714      	adds	r7, #20
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr

0800537c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800537c:	b480      	push	{r7}
 800537e:	b087      	sub	sp, #28
 8005380:	af00      	add	r7, sp, #0
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	607a      	str	r2, [r7, #4]
 8005388:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005396:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	021a      	lsls	r2, r3, #8
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	431a      	orrs	r2, r3
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	609a      	str	r2, [r3, #8]
}
 80053b0:	bf00      	nop
 80053b2:	371c      	adds	r7, #28
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d101      	bne.n	80053d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053d0:	2302      	movs	r3, #2
 80053d2:	e068      	b.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2202      	movs	r2, #2
 80053e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a2e      	ldr	r2, [pc, #184]	; (80054b4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d004      	beq.n	8005408 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a2d      	ldr	r2, [pc, #180]	; (80054b8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d108      	bne.n	800541a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800540e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	4313      	orrs	r3, r2
 8005418:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005420:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	4313      	orrs	r3, r2
 800542a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a1e      	ldr	r2, [pc, #120]	; (80054b4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d01d      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005446:	d018      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a1b      	ldr	r2, [pc, #108]	; (80054bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d013      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a1a      	ldr	r2, [pc, #104]	; (80054c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d00e      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a18      	ldr	r2, [pc, #96]	; (80054c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d009      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a13      	ldr	r2, [pc, #76]	; (80054b8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d004      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a14      	ldr	r2, [pc, #80]	; (80054c8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d10c      	bne.n	8005494 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005480:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	68ba      	ldr	r2, [r7, #8]
 8005488:	4313      	orrs	r3, r2
 800548a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68ba      	ldr	r2, [r7, #8]
 8005492:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3714      	adds	r7, #20
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr
 80054b2:	bf00      	nop
 80054b4:	40012c00 	.word	0x40012c00
 80054b8:	40013400 	.word	0x40013400
 80054bc:	40000400 	.word	0x40000400
 80054c0:	40000800 	.word	0x40000800
 80054c4:	40000c00 	.word	0x40000c00
 80054c8:	40014000 	.word	0x40014000

080054cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80054fc:	bf00      	nop
 80054fe:	370c      	adds	r7, #12
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d101      	bne.n	800551a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e042      	b.n	80055a0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005520:	2b00      	cmp	r3, #0
 8005522:	d106      	bne.n	8005532 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f003 fc2b 	bl	8008d88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2224      	movs	r2, #36	; 0x24
 8005536:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f022 0201 	bic.w	r2, r2, #1
 8005548:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 f8c4 	bl	80056d8 <UART_SetConfig>
 8005550:	4603      	mov	r3, r0
 8005552:	2b01      	cmp	r3, #1
 8005554:	d101      	bne.n	800555a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e022      	b.n	80055a0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800555e:	2b00      	cmp	r3, #0
 8005560:	d002      	beq.n	8005568 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 fbb4 	bl	8005cd0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	685a      	ldr	r2, [r3, #4]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005576:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689a      	ldr	r2, [r3, #8]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005586:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f042 0201 	orr.w	r2, r2, #1
 8005596:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f000 fc3b 	bl	8005e14 <UART_CheckIdleState>
 800559e:	4603      	mov	r3, r0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3708      	adds	r7, #8
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b08a      	sub	sp, #40	; 0x28
 80055ac:	af02      	add	r7, sp, #8
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	603b      	str	r3, [r7, #0]
 80055b4:	4613      	mov	r3, r2
 80055b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055be:	2b20      	cmp	r3, #32
 80055c0:	f040 8084 	bne.w	80056cc <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d002      	beq.n	80055d0 <HAL_UART_Transmit+0x28>
 80055ca:	88fb      	ldrh	r3, [r7, #6]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d101      	bne.n	80055d4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	e07c      	b.n	80056ce <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d101      	bne.n	80055e2 <HAL_UART_Transmit+0x3a>
 80055de:	2302      	movs	r3, #2
 80055e0:	e075      	b.n	80056ce <HAL_UART_Transmit+0x126>
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2221      	movs	r2, #33	; 0x21
 80055f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055fa:	f7fb fd35 	bl	8001068 <HAL_GetTick>
 80055fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	88fa      	ldrh	r2, [r7, #6]
 8005604:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	88fa      	ldrh	r2, [r7, #6]
 800560c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005618:	d108      	bne.n	800562c <HAL_UART_Transmit+0x84>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d104      	bne.n	800562c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005622:	2300      	movs	r3, #0
 8005624:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	61bb      	str	r3, [r7, #24]
 800562a:	e003      	b.n	8005634 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005630:	2300      	movs	r3, #0
 8005632:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800563c:	e02d      	b.n	800569a <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	9300      	str	r3, [sp, #0]
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	2200      	movs	r2, #0
 8005646:	2180      	movs	r1, #128	; 0x80
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f000 fc2e 	bl	8005eaa <UART_WaitOnFlagUntilTimeout>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d001      	beq.n	8005658 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005654:	2303      	movs	r3, #3
 8005656:	e03a      	b.n	80056ce <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d10b      	bne.n	8005676 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	881a      	ldrh	r2, [r3, #0]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800566a:	b292      	uxth	r2, r2
 800566c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	3302      	adds	r3, #2
 8005672:	61bb      	str	r3, [r7, #24]
 8005674:	e008      	b.n	8005688 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005676:	69fb      	ldr	r3, [r7, #28]
 8005678:	781a      	ldrb	r2, [r3, #0]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	b292      	uxth	r2, r2
 8005680:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	3301      	adds	r3, #1
 8005686:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800568e:	b29b      	uxth	r3, r3
 8005690:	3b01      	subs	r3, #1
 8005692:	b29a      	uxth	r2, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d1cb      	bne.n	800563e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	9300      	str	r3, [sp, #0]
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	2200      	movs	r2, #0
 80056ae:	2140      	movs	r1, #64	; 0x40
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	f000 fbfa 	bl	8005eaa <UART_WaitOnFlagUntilTimeout>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d001      	beq.n	80056c0 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 80056bc:	2303      	movs	r3, #3
 80056be:	e006      	b.n	80056ce <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2220      	movs	r2, #32
 80056c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80056c8:	2300      	movs	r3, #0
 80056ca:	e000      	b.n	80056ce <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 80056cc:	2302      	movs	r3, #2
  }
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3720      	adds	r7, #32
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
	...

080056d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056dc:	b08c      	sub	sp, #48	; 0x30
 80056de:	af00      	add	r7, sp, #0
 80056e0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056e2:	2300      	movs	r3, #0
 80056e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	689a      	ldr	r2, [r3, #8]
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	691b      	ldr	r3, [r3, #16]
 80056f0:	431a      	orrs	r2, r3
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	695b      	ldr	r3, [r3, #20]
 80056f6:	431a      	orrs	r2, r3
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	4baa      	ldr	r3, [pc, #680]	; (80059b0 <UART_SetConfig+0x2d8>)
 8005708:	4013      	ands	r3, r2
 800570a:	697a      	ldr	r2, [r7, #20]
 800570c:	6812      	ldr	r2, [r2, #0]
 800570e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005710:	430b      	orrs	r3, r1
 8005712:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	68da      	ldr	r2, [r3, #12]
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	430a      	orrs	r2, r1
 8005728:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	699b      	ldr	r3, [r3, #24]
 800572e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a9f      	ldr	r2, [pc, #636]	; (80059b4 <UART_SetConfig+0x2dc>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d004      	beq.n	8005744 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	6a1b      	ldr	r3, [r3, #32]
 800573e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005740:	4313      	orrs	r3, r2
 8005742:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800574e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	6812      	ldr	r2, [r2, #0]
 8005756:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005758:	430b      	orrs	r3, r1
 800575a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005762:	f023 010f 	bic.w	r1, r3, #15
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	430a      	orrs	r2, r1
 8005770:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a90      	ldr	r2, [pc, #576]	; (80059b8 <UART_SetConfig+0x2e0>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d125      	bne.n	80057c8 <UART_SetConfig+0xf0>
 800577c:	4b8f      	ldr	r3, [pc, #572]	; (80059bc <UART_SetConfig+0x2e4>)
 800577e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005782:	f003 0303 	and.w	r3, r3, #3
 8005786:	2b03      	cmp	r3, #3
 8005788:	d81a      	bhi.n	80057c0 <UART_SetConfig+0xe8>
 800578a:	a201      	add	r2, pc, #4	; (adr r2, 8005790 <UART_SetConfig+0xb8>)
 800578c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005790:	080057a1 	.word	0x080057a1
 8005794:	080057b1 	.word	0x080057b1
 8005798:	080057a9 	.word	0x080057a9
 800579c:	080057b9 	.word	0x080057b9
 80057a0:	2301      	movs	r3, #1
 80057a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057a6:	e116      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80057a8:	2302      	movs	r3, #2
 80057aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057ae:	e112      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80057b0:	2304      	movs	r3, #4
 80057b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057b6:	e10e      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80057b8:	2308      	movs	r3, #8
 80057ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057be:	e10a      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80057c0:	2310      	movs	r3, #16
 80057c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057c6:	e106      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a7c      	ldr	r2, [pc, #496]	; (80059c0 <UART_SetConfig+0x2e8>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d138      	bne.n	8005844 <UART_SetConfig+0x16c>
 80057d2:	4b7a      	ldr	r3, [pc, #488]	; (80059bc <UART_SetConfig+0x2e4>)
 80057d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057d8:	f003 030c 	and.w	r3, r3, #12
 80057dc:	2b0c      	cmp	r3, #12
 80057de:	d82d      	bhi.n	800583c <UART_SetConfig+0x164>
 80057e0:	a201      	add	r2, pc, #4	; (adr r2, 80057e8 <UART_SetConfig+0x110>)
 80057e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e6:	bf00      	nop
 80057e8:	0800581d 	.word	0x0800581d
 80057ec:	0800583d 	.word	0x0800583d
 80057f0:	0800583d 	.word	0x0800583d
 80057f4:	0800583d 	.word	0x0800583d
 80057f8:	0800582d 	.word	0x0800582d
 80057fc:	0800583d 	.word	0x0800583d
 8005800:	0800583d 	.word	0x0800583d
 8005804:	0800583d 	.word	0x0800583d
 8005808:	08005825 	.word	0x08005825
 800580c:	0800583d 	.word	0x0800583d
 8005810:	0800583d 	.word	0x0800583d
 8005814:	0800583d 	.word	0x0800583d
 8005818:	08005835 	.word	0x08005835
 800581c:	2300      	movs	r3, #0
 800581e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005822:	e0d8      	b.n	80059d6 <UART_SetConfig+0x2fe>
 8005824:	2302      	movs	r3, #2
 8005826:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800582a:	e0d4      	b.n	80059d6 <UART_SetConfig+0x2fe>
 800582c:	2304      	movs	r3, #4
 800582e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005832:	e0d0      	b.n	80059d6 <UART_SetConfig+0x2fe>
 8005834:	2308      	movs	r3, #8
 8005836:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800583a:	e0cc      	b.n	80059d6 <UART_SetConfig+0x2fe>
 800583c:	2310      	movs	r3, #16
 800583e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005842:	e0c8      	b.n	80059d6 <UART_SetConfig+0x2fe>
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a5e      	ldr	r2, [pc, #376]	; (80059c4 <UART_SetConfig+0x2ec>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d125      	bne.n	800589a <UART_SetConfig+0x1c2>
 800584e:	4b5b      	ldr	r3, [pc, #364]	; (80059bc <UART_SetConfig+0x2e4>)
 8005850:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005854:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005858:	2b30      	cmp	r3, #48	; 0x30
 800585a:	d016      	beq.n	800588a <UART_SetConfig+0x1b2>
 800585c:	2b30      	cmp	r3, #48	; 0x30
 800585e:	d818      	bhi.n	8005892 <UART_SetConfig+0x1ba>
 8005860:	2b20      	cmp	r3, #32
 8005862:	d00a      	beq.n	800587a <UART_SetConfig+0x1a2>
 8005864:	2b20      	cmp	r3, #32
 8005866:	d814      	bhi.n	8005892 <UART_SetConfig+0x1ba>
 8005868:	2b00      	cmp	r3, #0
 800586a:	d002      	beq.n	8005872 <UART_SetConfig+0x19a>
 800586c:	2b10      	cmp	r3, #16
 800586e:	d008      	beq.n	8005882 <UART_SetConfig+0x1aa>
 8005870:	e00f      	b.n	8005892 <UART_SetConfig+0x1ba>
 8005872:	2300      	movs	r3, #0
 8005874:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005878:	e0ad      	b.n	80059d6 <UART_SetConfig+0x2fe>
 800587a:	2302      	movs	r3, #2
 800587c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005880:	e0a9      	b.n	80059d6 <UART_SetConfig+0x2fe>
 8005882:	2304      	movs	r3, #4
 8005884:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005888:	e0a5      	b.n	80059d6 <UART_SetConfig+0x2fe>
 800588a:	2308      	movs	r3, #8
 800588c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005890:	e0a1      	b.n	80059d6 <UART_SetConfig+0x2fe>
 8005892:	2310      	movs	r3, #16
 8005894:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005898:	e09d      	b.n	80059d6 <UART_SetConfig+0x2fe>
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a4a      	ldr	r2, [pc, #296]	; (80059c8 <UART_SetConfig+0x2f0>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d125      	bne.n	80058f0 <UART_SetConfig+0x218>
 80058a4:	4b45      	ldr	r3, [pc, #276]	; (80059bc <UART_SetConfig+0x2e4>)
 80058a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058aa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80058ae:	2bc0      	cmp	r3, #192	; 0xc0
 80058b0:	d016      	beq.n	80058e0 <UART_SetConfig+0x208>
 80058b2:	2bc0      	cmp	r3, #192	; 0xc0
 80058b4:	d818      	bhi.n	80058e8 <UART_SetConfig+0x210>
 80058b6:	2b80      	cmp	r3, #128	; 0x80
 80058b8:	d00a      	beq.n	80058d0 <UART_SetConfig+0x1f8>
 80058ba:	2b80      	cmp	r3, #128	; 0x80
 80058bc:	d814      	bhi.n	80058e8 <UART_SetConfig+0x210>
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d002      	beq.n	80058c8 <UART_SetConfig+0x1f0>
 80058c2:	2b40      	cmp	r3, #64	; 0x40
 80058c4:	d008      	beq.n	80058d8 <UART_SetConfig+0x200>
 80058c6:	e00f      	b.n	80058e8 <UART_SetConfig+0x210>
 80058c8:	2300      	movs	r3, #0
 80058ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058ce:	e082      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80058d0:	2302      	movs	r3, #2
 80058d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058d6:	e07e      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80058d8:	2304      	movs	r3, #4
 80058da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058de:	e07a      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80058e0:	2308      	movs	r3, #8
 80058e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058e6:	e076      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80058e8:	2310      	movs	r3, #16
 80058ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058ee:	e072      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a35      	ldr	r2, [pc, #212]	; (80059cc <UART_SetConfig+0x2f4>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d12a      	bne.n	8005950 <UART_SetConfig+0x278>
 80058fa:	4b30      	ldr	r3, [pc, #192]	; (80059bc <UART_SetConfig+0x2e4>)
 80058fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005900:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005904:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005908:	d01a      	beq.n	8005940 <UART_SetConfig+0x268>
 800590a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800590e:	d81b      	bhi.n	8005948 <UART_SetConfig+0x270>
 8005910:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005914:	d00c      	beq.n	8005930 <UART_SetConfig+0x258>
 8005916:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800591a:	d815      	bhi.n	8005948 <UART_SetConfig+0x270>
 800591c:	2b00      	cmp	r3, #0
 800591e:	d003      	beq.n	8005928 <UART_SetConfig+0x250>
 8005920:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005924:	d008      	beq.n	8005938 <UART_SetConfig+0x260>
 8005926:	e00f      	b.n	8005948 <UART_SetConfig+0x270>
 8005928:	2300      	movs	r3, #0
 800592a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800592e:	e052      	b.n	80059d6 <UART_SetConfig+0x2fe>
 8005930:	2302      	movs	r3, #2
 8005932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005936:	e04e      	b.n	80059d6 <UART_SetConfig+0x2fe>
 8005938:	2304      	movs	r3, #4
 800593a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800593e:	e04a      	b.n	80059d6 <UART_SetConfig+0x2fe>
 8005940:	2308      	movs	r3, #8
 8005942:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005946:	e046      	b.n	80059d6 <UART_SetConfig+0x2fe>
 8005948:	2310      	movs	r3, #16
 800594a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800594e:	e042      	b.n	80059d6 <UART_SetConfig+0x2fe>
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a17      	ldr	r2, [pc, #92]	; (80059b4 <UART_SetConfig+0x2dc>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d13a      	bne.n	80059d0 <UART_SetConfig+0x2f8>
 800595a:	4b18      	ldr	r3, [pc, #96]	; (80059bc <UART_SetConfig+0x2e4>)
 800595c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005960:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005964:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005968:	d01a      	beq.n	80059a0 <UART_SetConfig+0x2c8>
 800596a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800596e:	d81b      	bhi.n	80059a8 <UART_SetConfig+0x2d0>
 8005970:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005974:	d00c      	beq.n	8005990 <UART_SetConfig+0x2b8>
 8005976:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800597a:	d815      	bhi.n	80059a8 <UART_SetConfig+0x2d0>
 800597c:	2b00      	cmp	r3, #0
 800597e:	d003      	beq.n	8005988 <UART_SetConfig+0x2b0>
 8005980:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005984:	d008      	beq.n	8005998 <UART_SetConfig+0x2c0>
 8005986:	e00f      	b.n	80059a8 <UART_SetConfig+0x2d0>
 8005988:	2300      	movs	r3, #0
 800598a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800598e:	e022      	b.n	80059d6 <UART_SetConfig+0x2fe>
 8005990:	2302      	movs	r3, #2
 8005992:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005996:	e01e      	b.n	80059d6 <UART_SetConfig+0x2fe>
 8005998:	2304      	movs	r3, #4
 800599a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800599e:	e01a      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80059a0:	2308      	movs	r3, #8
 80059a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059a6:	e016      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80059a8:	2310      	movs	r3, #16
 80059aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059ae:	e012      	b.n	80059d6 <UART_SetConfig+0x2fe>
 80059b0:	cfff69f3 	.word	0xcfff69f3
 80059b4:	40008000 	.word	0x40008000
 80059b8:	40013800 	.word	0x40013800
 80059bc:	40021000 	.word	0x40021000
 80059c0:	40004400 	.word	0x40004400
 80059c4:	40004800 	.word	0x40004800
 80059c8:	40004c00 	.word	0x40004c00
 80059cc:	40005000 	.word	0x40005000
 80059d0:	2310      	movs	r3, #16
 80059d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4aae      	ldr	r2, [pc, #696]	; (8005c94 <UART_SetConfig+0x5bc>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	f040 8097 	bne.w	8005b10 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80059e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80059e6:	2b08      	cmp	r3, #8
 80059e8:	d823      	bhi.n	8005a32 <UART_SetConfig+0x35a>
 80059ea:	a201      	add	r2, pc, #4	; (adr r2, 80059f0 <UART_SetConfig+0x318>)
 80059ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f0:	08005a15 	.word	0x08005a15
 80059f4:	08005a33 	.word	0x08005a33
 80059f8:	08005a1d 	.word	0x08005a1d
 80059fc:	08005a33 	.word	0x08005a33
 8005a00:	08005a23 	.word	0x08005a23
 8005a04:	08005a33 	.word	0x08005a33
 8005a08:	08005a33 	.word	0x08005a33
 8005a0c:	08005a33 	.word	0x08005a33
 8005a10:	08005a2b 	.word	0x08005a2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a14:	f7fe fa90 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8005a18:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a1a:	e010      	b.n	8005a3e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a1c:	4b9e      	ldr	r3, [pc, #632]	; (8005c98 <UART_SetConfig+0x5c0>)
 8005a1e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a20:	e00d      	b.n	8005a3e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a22:	f7fe f9f1 	bl	8003e08 <HAL_RCC_GetSysClockFreq>
 8005a26:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a28:	e009      	b.n	8005a3e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a2e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a30:	e005      	b.n	8005a3e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005a32:	2300      	movs	r3, #0
 8005a34:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005a3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f000 8130 	beq.w	8005ca6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4a:	4a94      	ldr	r2, [pc, #592]	; (8005c9c <UART_SetConfig+0x5c4>)
 8005a4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a50:	461a      	mov	r2, r3
 8005a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a54:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a58:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	685a      	ldr	r2, [r3, #4]
 8005a5e:	4613      	mov	r3, r2
 8005a60:	005b      	lsls	r3, r3, #1
 8005a62:	4413      	add	r3, r2
 8005a64:	69ba      	ldr	r2, [r7, #24]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d305      	bcc.n	8005a76 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005a70:	69ba      	ldr	r2, [r7, #24]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d903      	bls.n	8005a7e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005a7c:	e113      	b.n	8005ca6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a80:	2200      	movs	r2, #0
 8005a82:	60bb      	str	r3, [r7, #8]
 8005a84:	60fa      	str	r2, [r7, #12]
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8a:	4a84      	ldr	r2, [pc, #528]	; (8005c9c <UART_SetConfig+0x5c4>)
 8005a8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	2200      	movs	r2, #0
 8005a94:	603b      	str	r3, [r7, #0]
 8005a96:	607a      	str	r2, [r7, #4]
 8005a98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a9c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005aa0:	f7fb f81c 	bl	8000adc <__aeabi_uldivmod>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	4610      	mov	r0, r2
 8005aaa:	4619      	mov	r1, r3
 8005aac:	f04f 0200 	mov.w	r2, #0
 8005ab0:	f04f 0300 	mov.w	r3, #0
 8005ab4:	020b      	lsls	r3, r1, #8
 8005ab6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005aba:	0202      	lsls	r2, r0, #8
 8005abc:	6979      	ldr	r1, [r7, #20]
 8005abe:	6849      	ldr	r1, [r1, #4]
 8005ac0:	0849      	lsrs	r1, r1, #1
 8005ac2:	2000      	movs	r0, #0
 8005ac4:	460c      	mov	r4, r1
 8005ac6:	4605      	mov	r5, r0
 8005ac8:	eb12 0804 	adds.w	r8, r2, r4
 8005acc:	eb43 0905 	adc.w	r9, r3, r5
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	469a      	mov	sl, r3
 8005ad8:	4693      	mov	fp, r2
 8005ada:	4652      	mov	r2, sl
 8005adc:	465b      	mov	r3, fp
 8005ade:	4640      	mov	r0, r8
 8005ae0:	4649      	mov	r1, r9
 8005ae2:	f7fa fffb 	bl	8000adc <__aeabi_uldivmod>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	460b      	mov	r3, r1
 8005aea:	4613      	mov	r3, r2
 8005aec:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005aee:	6a3b      	ldr	r3, [r7, #32]
 8005af0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005af4:	d308      	bcc.n	8005b08 <UART_SetConfig+0x430>
 8005af6:	6a3b      	ldr	r3, [r7, #32]
 8005af8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005afc:	d204      	bcs.n	8005b08 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	6a3a      	ldr	r2, [r7, #32]
 8005b04:	60da      	str	r2, [r3, #12]
 8005b06:	e0ce      	b.n	8005ca6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005b0e:	e0ca      	b.n	8005ca6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	69db      	ldr	r3, [r3, #28]
 8005b14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b18:	d166      	bne.n	8005be8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005b1a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005b1e:	2b08      	cmp	r3, #8
 8005b20:	d827      	bhi.n	8005b72 <UART_SetConfig+0x49a>
 8005b22:	a201      	add	r2, pc, #4	; (adr r2, 8005b28 <UART_SetConfig+0x450>)
 8005b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b28:	08005b4d 	.word	0x08005b4d
 8005b2c:	08005b55 	.word	0x08005b55
 8005b30:	08005b5d 	.word	0x08005b5d
 8005b34:	08005b73 	.word	0x08005b73
 8005b38:	08005b63 	.word	0x08005b63
 8005b3c:	08005b73 	.word	0x08005b73
 8005b40:	08005b73 	.word	0x08005b73
 8005b44:	08005b73 	.word	0x08005b73
 8005b48:	08005b6b 	.word	0x08005b6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b4c:	f7fe f9f4 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8005b50:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b52:	e014      	b.n	8005b7e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b54:	f7fe fa06 	bl	8003f64 <HAL_RCC_GetPCLK2Freq>
 8005b58:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b5a:	e010      	b.n	8005b7e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b5c:	4b4e      	ldr	r3, [pc, #312]	; (8005c98 <UART_SetConfig+0x5c0>)
 8005b5e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005b60:	e00d      	b.n	8005b7e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b62:	f7fe f951 	bl	8003e08 <HAL_RCC_GetSysClockFreq>
 8005b66:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b68:	e009      	b.n	8005b7e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b6e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005b70:	e005      	b.n	8005b7e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005b72:	2300      	movs	r3, #0
 8005b74:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005b7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	f000 8090 	beq.w	8005ca6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8a:	4a44      	ldr	r2, [pc, #272]	; (8005c9c <UART_SetConfig+0x5c4>)
 8005b8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b90:	461a      	mov	r2, r3
 8005b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b94:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b98:	005a      	lsls	r2, r3, #1
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	085b      	lsrs	r3, r3, #1
 8005ba0:	441a      	add	r2, r3
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005baa:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bac:	6a3b      	ldr	r3, [r7, #32]
 8005bae:	2b0f      	cmp	r3, #15
 8005bb0:	d916      	bls.n	8005be0 <UART_SetConfig+0x508>
 8005bb2:	6a3b      	ldr	r3, [r7, #32]
 8005bb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bb8:	d212      	bcs.n	8005be0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	f023 030f 	bic.w	r3, r3, #15
 8005bc2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005bc4:	6a3b      	ldr	r3, [r7, #32]
 8005bc6:	085b      	lsrs	r3, r3, #1
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	f003 0307 	and.w	r3, r3, #7
 8005bce:	b29a      	uxth	r2, r3
 8005bd0:	8bfb      	ldrh	r3, [r7, #30]
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	8bfa      	ldrh	r2, [r7, #30]
 8005bdc:	60da      	str	r2, [r3, #12]
 8005bde:	e062      	b.n	8005ca6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005be6:	e05e      	b.n	8005ca6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005be8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005bec:	2b08      	cmp	r3, #8
 8005bee:	d828      	bhi.n	8005c42 <UART_SetConfig+0x56a>
 8005bf0:	a201      	add	r2, pc, #4	; (adr r2, 8005bf8 <UART_SetConfig+0x520>)
 8005bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf6:	bf00      	nop
 8005bf8:	08005c1d 	.word	0x08005c1d
 8005bfc:	08005c25 	.word	0x08005c25
 8005c00:	08005c2d 	.word	0x08005c2d
 8005c04:	08005c43 	.word	0x08005c43
 8005c08:	08005c33 	.word	0x08005c33
 8005c0c:	08005c43 	.word	0x08005c43
 8005c10:	08005c43 	.word	0x08005c43
 8005c14:	08005c43 	.word	0x08005c43
 8005c18:	08005c3b 	.word	0x08005c3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c1c:	f7fe f98c 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8005c20:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c22:	e014      	b.n	8005c4e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c24:	f7fe f99e 	bl	8003f64 <HAL_RCC_GetPCLK2Freq>
 8005c28:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c2a:	e010      	b.n	8005c4e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c2c:	4b1a      	ldr	r3, [pc, #104]	; (8005c98 <UART_SetConfig+0x5c0>)
 8005c2e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c30:	e00d      	b.n	8005c4e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c32:	f7fe f8e9 	bl	8003e08 <HAL_RCC_GetSysClockFreq>
 8005c36:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c38:	e009      	b.n	8005c4e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c3e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c40:	e005      	b.n	8005c4e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005c42:	2300      	movs	r3, #0
 8005c44:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005c4c:	bf00      	nop
    }

    if (pclk != 0U)
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d028      	beq.n	8005ca6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c58:	4a10      	ldr	r2, [pc, #64]	; (8005c9c <UART_SetConfig+0x5c4>)
 8005c5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c5e:	461a      	mov	r2, r3
 8005c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c62:	fbb3 f2f2 	udiv	r2, r3, r2
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	085b      	lsrs	r3, r3, #1
 8005c6c:	441a      	add	r2, r3
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c76:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c78:	6a3b      	ldr	r3, [r7, #32]
 8005c7a:	2b0f      	cmp	r3, #15
 8005c7c:	d910      	bls.n	8005ca0 <UART_SetConfig+0x5c8>
 8005c7e:	6a3b      	ldr	r3, [r7, #32]
 8005c80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c84:	d20c      	bcs.n	8005ca0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c86:	6a3b      	ldr	r3, [r7, #32]
 8005c88:	b29a      	uxth	r2, r3
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	60da      	str	r2, [r3, #12]
 8005c90:	e009      	b.n	8005ca6 <UART_SetConfig+0x5ce>
 8005c92:	bf00      	nop
 8005c94:	40008000 	.word	0x40008000
 8005c98:	00f42400 	.word	0x00f42400
 8005c9c:	08009b44 	.word	0x08009b44
      }
      else
      {
        ret = HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	2201      	movs	r2, #1
 8005caa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005cc2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3730      	adds	r7, #48	; 0x30
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005cd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cdc:	f003 0301 	and.w	r3, r3, #1
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d00a      	beq.n	8005cfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cfe:	f003 0302 	and.w	r3, r3, #2
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00a      	beq.n	8005d1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	430a      	orrs	r2, r1
 8005d1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d20:	f003 0304 	and.w	r3, r3, #4
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d00a      	beq.n	8005d3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	430a      	orrs	r2, r1
 8005d3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d42:	f003 0308 	and.w	r3, r3, #8
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d00a      	beq.n	8005d60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	430a      	orrs	r2, r1
 8005d5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d64:	f003 0310 	and.w	r3, r3, #16
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00a      	beq.n	8005d82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	430a      	orrs	r2, r1
 8005d80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d86:	f003 0320 	and.w	r3, r3, #32
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00a      	beq.n	8005da4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	430a      	orrs	r2, r1
 8005da2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d01a      	beq.n	8005de6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	430a      	orrs	r2, r1
 8005dc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dce:	d10a      	bne.n	8005de6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	430a      	orrs	r2, r1
 8005de4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00a      	beq.n	8005e08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	605a      	str	r2, [r3, #4]
  }
}
 8005e08:	bf00      	nop
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b086      	sub	sp, #24
 8005e18:	af02      	add	r7, sp, #8
 8005e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e24:	f7fb f920 	bl	8001068 <HAL_GetTick>
 8005e28:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f003 0308 	and.w	r3, r3, #8
 8005e34:	2b08      	cmp	r3, #8
 8005e36:	d10e      	bne.n	8005e56 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e38:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e3c:	9300      	str	r3, [sp, #0]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 f82f 	bl	8005eaa <UART_WaitOnFlagUntilTimeout>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e025      	b.n	8005ea2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0304 	and.w	r3, r3, #4
 8005e60:	2b04      	cmp	r3, #4
 8005e62:	d10e      	bne.n	8005e82 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e68:	9300      	str	r3, [sp, #0]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f000 f819 	bl	8005eaa <UART_WaitOnFlagUntilTimeout>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d001      	beq.n	8005e82 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e00f      	b.n	8005ea2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2220      	movs	r2, #32
 8005e86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2220      	movs	r2, #32
 8005e8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b09c      	sub	sp, #112	; 0x70
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	60f8      	str	r0, [r7, #12]
 8005eb2:	60b9      	str	r1, [r7, #8]
 8005eb4:	603b      	str	r3, [r7, #0]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eba:	e0a9      	b.n	8006010 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ebc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ebe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ec2:	f000 80a5 	beq.w	8006010 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ec6:	f7fb f8cf 	bl	8001068 <HAL_GetTick>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	1ad3      	subs	r3, r2, r3
 8005ed0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d302      	bcc.n	8005edc <UART_WaitOnFlagUntilTimeout+0x32>
 8005ed6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d140      	bne.n	8005f5e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ee4:	e853 3f00 	ldrex	r3, [r3]
 8005ee8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005eea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005eec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005ef0:	667b      	str	r3, [r7, #100]	; 0x64
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005efa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005efc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005f00:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005f02:	e841 2300 	strex	r3, r2, [r1]
 8005f06:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005f08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1e6      	bne.n	8005edc <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	3308      	adds	r3, #8
 8005f14:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f18:	e853 3f00 	ldrex	r3, [r3]
 8005f1c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f20:	f023 0301 	bic.w	r3, r3, #1
 8005f24:	663b      	str	r3, [r7, #96]	; 0x60
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	3308      	adds	r3, #8
 8005f2c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005f2e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005f30:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f32:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005f34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f36:	e841 2300 	strex	r3, r2, [r1]
 8005f3a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005f3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1e5      	bne.n	8005f0e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2220      	movs	r2, #32
 8005f46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2220      	movs	r2, #32
 8005f4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e069      	b.n	8006032 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0304 	and.w	r3, r3, #4
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d051      	beq.n	8006010 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	69db      	ldr	r3, [r3, #28]
 8005f72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f7a:	d149      	bne.n	8006010 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f84:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f8e:	e853 3f00 	ldrex	r3, [r3]
 8005f92:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f96:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f9a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	461a      	mov	r2, r3
 8005fa2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fa4:	637b      	str	r3, [r7, #52]	; 0x34
 8005fa6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005faa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005fac:	e841 2300 	strex	r3, r2, [r1]
 8005fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d1e6      	bne.n	8005f86 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	3308      	adds	r3, #8
 8005fbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	e853 3f00 	ldrex	r3, [r3]
 8005fc6:	613b      	str	r3, [r7, #16]
   return(result);
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	f023 0301 	bic.w	r3, r3, #1
 8005fce:	66bb      	str	r3, [r7, #104]	; 0x68
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	3308      	adds	r3, #8
 8005fd6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005fd8:	623a      	str	r2, [r7, #32]
 8005fda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fdc:	69f9      	ldr	r1, [r7, #28]
 8005fde:	6a3a      	ldr	r2, [r7, #32]
 8005fe0:	e841 2300 	strex	r3, r2, [r1]
 8005fe4:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d1e5      	bne.n	8005fb8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2220      	movs	r2, #32
 8005ff0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2220      	movs	r2, #32
 8005ff8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2220      	movs	r2, #32
 8006000:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2200      	movs	r2, #0
 8006008:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800600c:	2303      	movs	r3, #3
 800600e:	e010      	b.n	8006032 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	69da      	ldr	r2, [r3, #28]
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	4013      	ands	r3, r2
 800601a:	68ba      	ldr	r2, [r7, #8]
 800601c:	429a      	cmp	r2, r3
 800601e:	bf0c      	ite	eq
 8006020:	2301      	moveq	r3, #1
 8006022:	2300      	movne	r3, #0
 8006024:	b2db      	uxtb	r3, r3
 8006026:	461a      	mov	r2, r3
 8006028:	79fb      	ldrb	r3, [r7, #7]
 800602a:	429a      	cmp	r2, r3
 800602c:	f43f af46 	beq.w	8005ebc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	3770      	adds	r7, #112	; 0x70
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}

0800603a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800603a:	b480      	push	{r7}
 800603c:	b085      	sub	sp, #20
 800603e:	af00      	add	r7, sp, #0
 8006040:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006048:	2b01      	cmp	r3, #1
 800604a:	d101      	bne.n	8006050 <HAL_UARTEx_DisableFifoMode+0x16>
 800604c:	2302      	movs	r3, #2
 800604e:	e027      	b.n	80060a0 <HAL_UARTEx_DisableFifoMode+0x66>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2224      	movs	r2, #36	; 0x24
 800605c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f022 0201 	bic.w	r2, r2, #1
 8006076:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800607e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	68fa      	ldr	r2, [r7, #12]
 800608c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2220      	movs	r2, #32
 8006092:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800609e:	2300      	movs	r3, #0
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3714      	adds	r7, #20
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d101      	bne.n	80060c4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80060c0:	2302      	movs	r3, #2
 80060c2:	e02d      	b.n	8006120 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2201      	movs	r2, #1
 80060c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2224      	movs	r2, #36	; 0x24
 80060d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f022 0201 	bic.w	r2, r2, #1
 80060ea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	683a      	ldr	r2, [r7, #0]
 80060fc:	430a      	orrs	r2, r1
 80060fe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f000 f84f 	bl	80061a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2220      	movs	r2, #32
 8006112:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800611e:	2300      	movs	r3, #0
}
 8006120:	4618      	mov	r0, r3
 8006122:	3710      	adds	r7, #16
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006138:	2b01      	cmp	r3, #1
 800613a:	d101      	bne.n	8006140 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800613c:	2302      	movs	r3, #2
 800613e:	e02d      	b.n	800619c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2224      	movs	r2, #36	; 0x24
 800614c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f022 0201 	bic.w	r2, r2, #1
 8006166:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	683a      	ldr	r2, [r7, #0]
 8006178:	430a      	orrs	r2, r1
 800617a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f000 f811 	bl	80061a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68fa      	ldr	r2, [r7, #12]
 8006188:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2220      	movs	r2, #32
 800618e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800619a:	2300      	movs	r3, #0
}
 800619c:	4618      	mov	r0, r3
 800619e:	3710      	adds	r7, #16
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d108      	bne.n	80061c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80061c4:	e031      	b.n	800622a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80061c6:	2308      	movs	r3, #8
 80061c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80061ca:	2308      	movs	r3, #8
 80061cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	0e5b      	lsrs	r3, r3, #25
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	f003 0307 	and.w	r3, r3, #7
 80061dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	0f5b      	lsrs	r3, r3, #29
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	f003 0307 	and.w	r3, r3, #7
 80061ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061ee:	7bbb      	ldrb	r3, [r7, #14]
 80061f0:	7b3a      	ldrb	r2, [r7, #12]
 80061f2:	4911      	ldr	r1, [pc, #68]	; (8006238 <UARTEx_SetNbDataToProcess+0x94>)
 80061f4:	5c8a      	ldrb	r2, [r1, r2]
 80061f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80061fa:	7b3a      	ldrb	r2, [r7, #12]
 80061fc:	490f      	ldr	r1, [pc, #60]	; (800623c <UARTEx_SetNbDataToProcess+0x98>)
 80061fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006200:	fb93 f3f2 	sdiv	r3, r3, r2
 8006204:	b29a      	uxth	r2, r3
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800620c:	7bfb      	ldrb	r3, [r7, #15]
 800620e:	7b7a      	ldrb	r2, [r7, #13]
 8006210:	4909      	ldr	r1, [pc, #36]	; (8006238 <UARTEx_SetNbDataToProcess+0x94>)
 8006212:	5c8a      	ldrb	r2, [r1, r2]
 8006214:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006218:	7b7a      	ldrb	r2, [r7, #13]
 800621a:	4908      	ldr	r1, [pc, #32]	; (800623c <UARTEx_SetNbDataToProcess+0x98>)
 800621c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800621e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006222:	b29a      	uxth	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800622a:	bf00      	nop
 800622c:	3714      	adds	r7, #20
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	08009b5c 	.word	0x08009b5c
 800623c:	08009b64 	.word	0x08009b64

08006240 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006240:	b480      	push	{r7}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
 8006246:	4603      	mov	r3, r0
 8006248:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800624a:	2300      	movs	r3, #0
 800624c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800624e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006252:	2b84      	cmp	r3, #132	; 0x84
 8006254:	d005      	beq.n	8006262 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006256:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	4413      	add	r3, r2
 800625e:	3303      	adds	r3, #3
 8006260:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006262:	68fb      	ldr	r3, [r7, #12]
}
 8006264:	4618      	mov	r0, r3
 8006266:	3714      	adds	r7, #20
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006274:	f000 fade 	bl	8006834 <vTaskStartScheduler>
  
  return osOK;
 8006278:	2300      	movs	r3, #0
}
 800627a:	4618      	mov	r0, r3
 800627c:	bd80      	pop	{r7, pc}

0800627e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800627e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006280:	b089      	sub	sp, #36	; 0x24
 8006282:	af04      	add	r7, sp, #16
 8006284:	6078      	str	r0, [r7, #4]
 8006286:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	695b      	ldr	r3, [r3, #20]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d020      	beq.n	80062d2 <osThreadCreate+0x54>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	699b      	ldr	r3, [r3, #24]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d01c      	beq.n	80062d2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	685c      	ldr	r4, [r3, #4]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681d      	ldr	r5, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	691e      	ldr	r6, [r3, #16]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80062aa:	4618      	mov	r0, r3
 80062ac:	f7ff ffc8 	bl	8006240 <makeFreeRtosPriority>
 80062b0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80062ba:	9202      	str	r2, [sp, #8]
 80062bc:	9301      	str	r3, [sp, #4]
 80062be:	9100      	str	r1, [sp, #0]
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	4632      	mov	r2, r6
 80062c4:	4629      	mov	r1, r5
 80062c6:	4620      	mov	r0, r4
 80062c8:	f000 f8ed 	bl	80064a6 <xTaskCreateStatic>
 80062cc:	4603      	mov	r3, r0
 80062ce:	60fb      	str	r3, [r7, #12]
 80062d0:	e01c      	b.n	800630c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	685c      	ldr	r4, [r3, #4]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80062de:	b29e      	uxth	r6, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7ff ffaa 	bl	8006240 <makeFreeRtosPriority>
 80062ec:	4602      	mov	r2, r0
 80062ee:	f107 030c 	add.w	r3, r7, #12
 80062f2:	9301      	str	r3, [sp, #4]
 80062f4:	9200      	str	r2, [sp, #0]
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	4632      	mov	r2, r6
 80062fa:	4629      	mov	r1, r5
 80062fc:	4620      	mov	r0, r4
 80062fe:	f000 f92f 	bl	8006560 <xTaskCreate>
 8006302:	4603      	mov	r3, r0
 8006304:	2b01      	cmp	r3, #1
 8006306:	d001      	beq.n	800630c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006308:	2300      	movs	r3, #0
 800630a:	e000      	b.n	800630e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800630c:	68fb      	ldr	r3, [r7, #12]
}
 800630e:	4618      	mov	r0, r3
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006316 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006316:	b580      	push	{r7, lr}
 8006318:	b084      	sub	sp, #16
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d001      	beq.n	800632c <osDelay+0x16>
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	e000      	b.n	800632e <osDelay+0x18>
 800632c:	2301      	movs	r3, #1
 800632e:	4618      	mov	r0, r3
 8006330:	f000 fa4c 	bl	80067cc <vTaskDelay>
  
  return osOK;
 8006334:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006336:	4618      	mov	r0, r3
 8006338:	3710      	adds	r7, #16
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}

0800633e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800633e:	b480      	push	{r7}
 8006340:	b083      	sub	sp, #12
 8006342:	af00      	add	r7, sp, #0
 8006344:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f103 0208 	add.w	r2, r3, #8
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006356:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f103 0208 	add.w	r2, r3, #8
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f103 0208 	add.w	r2, r3, #8
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2200      	movs	r2, #0
 8006370:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006372:	bf00      	nop
 8006374:	370c      	adds	r7, #12
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr

0800637e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800637e:	b480      	push	{r7}
 8006380:	b083      	sub	sp, #12
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800638c:	bf00      	nop
 800638e:	370c      	adds	r7, #12
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006398:	b480      	push	{r7}
 800639a:	b085      	sub	sp, #20
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	689a      	ldr	r2, [r3, #8]
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	683a      	ldr	r2, [r7, #0]
 80063bc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	683a      	ldr	r2, [r7, #0]
 80063c2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	1c5a      	adds	r2, r3, #1
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	601a      	str	r2, [r3, #0]
}
 80063d4:	bf00      	nop
 80063d6:	3714      	adds	r7, #20
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr

080063e0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80063e0:	b480      	push	{r7}
 80063e2:	b085      	sub	sp, #20
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80063f6:	d103      	bne.n	8006400 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	691b      	ldr	r3, [r3, #16]
 80063fc:	60fb      	str	r3, [r7, #12]
 80063fe:	e00c      	b.n	800641a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	3308      	adds	r3, #8
 8006404:	60fb      	str	r3, [r7, #12]
 8006406:	e002      	b.n	800640e <vListInsert+0x2e>
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	60fb      	str	r3, [r7, #12]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68ba      	ldr	r2, [r7, #8]
 8006416:	429a      	cmp	r2, r3
 8006418:	d2f6      	bcs.n	8006408 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	685a      	ldr	r2, [r3, #4]
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	683a      	ldr	r2, [r7, #0]
 8006428:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	68fa      	ldr	r2, [r7, #12]
 800642e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	683a      	ldr	r2, [r7, #0]
 8006434:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	1c5a      	adds	r2, r3, #1
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	601a      	str	r2, [r3, #0]
}
 8006446:	bf00      	nop
 8006448:	3714      	adds	r7, #20
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr

08006452 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006452:	b480      	push	{r7}
 8006454:	b085      	sub	sp, #20
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	6892      	ldr	r2, [r2, #8]
 8006468:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	687a      	ldr	r2, [r7, #4]
 8006470:	6852      	ldr	r2, [r2, #4]
 8006472:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	429a      	cmp	r2, r3
 800647c:	d103      	bne.n	8006486 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	689a      	ldr	r2, [r3, #8]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	1e5a      	subs	r2, r3, #1
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
}
 800649a:	4618      	mov	r0, r3
 800649c:	3714      	adds	r7, #20
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr

080064a6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80064a6:	b580      	push	{r7, lr}
 80064a8:	b08e      	sub	sp, #56	; 0x38
 80064aa:	af04      	add	r7, sp, #16
 80064ac:	60f8      	str	r0, [r7, #12]
 80064ae:	60b9      	str	r1, [r7, #8]
 80064b0:	607a      	str	r2, [r7, #4]
 80064b2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80064b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10a      	bne.n	80064d0 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80064ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064be:	f383 8811 	msr	BASEPRI, r3
 80064c2:	f3bf 8f6f 	isb	sy
 80064c6:	f3bf 8f4f 	dsb	sy
 80064ca:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80064cc:	bf00      	nop
 80064ce:	e7fe      	b.n	80064ce <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80064d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d10a      	bne.n	80064ec <xTaskCreateStatic+0x46>
	__asm volatile
 80064d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064da:	f383 8811 	msr	BASEPRI, r3
 80064de:	f3bf 8f6f 	isb	sy
 80064e2:	f3bf 8f4f 	dsb	sy
 80064e6:	61fb      	str	r3, [r7, #28]
}
 80064e8:	bf00      	nop
 80064ea:	e7fe      	b.n	80064ea <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80064ec:	2354      	movs	r3, #84	; 0x54
 80064ee:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	2b54      	cmp	r3, #84	; 0x54
 80064f4:	d00a      	beq.n	800650c <xTaskCreateStatic+0x66>
	__asm volatile
 80064f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064fa:	f383 8811 	msr	BASEPRI, r3
 80064fe:	f3bf 8f6f 	isb	sy
 8006502:	f3bf 8f4f 	dsb	sy
 8006506:	61bb      	str	r3, [r7, #24]
}
 8006508:	bf00      	nop
 800650a:	e7fe      	b.n	800650a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800650c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800650e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006510:	2b00      	cmp	r3, #0
 8006512:	d01e      	beq.n	8006552 <xTaskCreateStatic+0xac>
 8006514:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006516:	2b00      	cmp	r3, #0
 8006518:	d01b      	beq.n	8006552 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800651a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800651c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800651e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006520:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006522:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006526:	2202      	movs	r2, #2
 8006528:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800652c:	2300      	movs	r3, #0
 800652e:	9303      	str	r3, [sp, #12]
 8006530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006532:	9302      	str	r3, [sp, #8]
 8006534:	f107 0314 	add.w	r3, r7, #20
 8006538:	9301      	str	r3, [sp, #4]
 800653a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800653c:	9300      	str	r3, [sp, #0]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	68b9      	ldr	r1, [r7, #8]
 8006544:	68f8      	ldr	r0, [r7, #12]
 8006546:	f000 f850 	bl	80065ea <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800654a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800654c:	f000 f8d4 	bl	80066f8 <prvAddNewTaskToReadyList>
 8006550:	e001      	b.n	8006556 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006552:	2300      	movs	r3, #0
 8006554:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006556:	697b      	ldr	r3, [r7, #20]
	}
 8006558:	4618      	mov	r0, r3
 800655a:	3728      	adds	r7, #40	; 0x28
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}

08006560 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006560:	b580      	push	{r7, lr}
 8006562:	b08c      	sub	sp, #48	; 0x30
 8006564:	af04      	add	r7, sp, #16
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	603b      	str	r3, [r7, #0]
 800656c:	4613      	mov	r3, r2
 800656e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006570:	88fb      	ldrh	r3, [r7, #6]
 8006572:	009b      	lsls	r3, r3, #2
 8006574:	4618      	mov	r0, r3
 8006576:	f000 fec7 	bl	8007308 <pvPortMalloc>
 800657a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00e      	beq.n	80065a0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006582:	2054      	movs	r0, #84	; 0x54
 8006584:	f000 fec0 	bl	8007308 <pvPortMalloc>
 8006588:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800658a:	69fb      	ldr	r3, [r7, #28]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d003      	beq.n	8006598 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	697a      	ldr	r2, [r7, #20]
 8006594:	631a      	str	r2, [r3, #48]	; 0x30
 8006596:	e005      	b.n	80065a4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006598:	6978      	ldr	r0, [r7, #20]
 800659a:	f000 ff81 	bl	80074a0 <vPortFree>
 800659e:	e001      	b.n	80065a4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80065a0:	2300      	movs	r3, #0
 80065a2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80065a4:	69fb      	ldr	r3, [r7, #28]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d017      	beq.n	80065da <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80065aa:	69fb      	ldr	r3, [r7, #28]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80065b2:	88fa      	ldrh	r2, [r7, #6]
 80065b4:	2300      	movs	r3, #0
 80065b6:	9303      	str	r3, [sp, #12]
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	9302      	str	r3, [sp, #8]
 80065bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065be:	9301      	str	r3, [sp, #4]
 80065c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	68b9      	ldr	r1, [r7, #8]
 80065c8:	68f8      	ldr	r0, [r7, #12]
 80065ca:	f000 f80e 	bl	80065ea <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80065ce:	69f8      	ldr	r0, [r7, #28]
 80065d0:	f000 f892 	bl	80066f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80065d4:	2301      	movs	r3, #1
 80065d6:	61bb      	str	r3, [r7, #24]
 80065d8:	e002      	b.n	80065e0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80065da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80065de:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80065e0:	69bb      	ldr	r3, [r7, #24]
	}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3720      	adds	r7, #32
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}

080065ea <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b088      	sub	sp, #32
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	60f8      	str	r0, [r7, #12]
 80065f2:	60b9      	str	r1, [r7, #8]
 80065f4:	607a      	str	r2, [r7, #4]
 80065f6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80065f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006602:	3b01      	subs	r3, #1
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	4413      	add	r3, r2
 8006608:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	f023 0307 	bic.w	r3, r3, #7
 8006610:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	f003 0307 	and.w	r3, r3, #7
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00a      	beq.n	8006632 <prvInitialiseNewTask+0x48>
	__asm volatile
 800661c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006620:	f383 8811 	msr	BASEPRI, r3
 8006624:	f3bf 8f6f 	isb	sy
 8006628:	f3bf 8f4f 	dsb	sy
 800662c:	617b      	str	r3, [r7, #20]
}
 800662e:	bf00      	nop
 8006630:	e7fe      	b.n	8006630 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d01f      	beq.n	8006678 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006638:	2300      	movs	r3, #0
 800663a:	61fb      	str	r3, [r7, #28]
 800663c:	e012      	b.n	8006664 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800663e:	68ba      	ldr	r2, [r7, #8]
 8006640:	69fb      	ldr	r3, [r7, #28]
 8006642:	4413      	add	r3, r2
 8006644:	7819      	ldrb	r1, [r3, #0]
 8006646:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006648:	69fb      	ldr	r3, [r7, #28]
 800664a:	4413      	add	r3, r2
 800664c:	3334      	adds	r3, #52	; 0x34
 800664e:	460a      	mov	r2, r1
 8006650:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006652:	68ba      	ldr	r2, [r7, #8]
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	4413      	add	r3, r2
 8006658:	781b      	ldrb	r3, [r3, #0]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d006      	beq.n	800666c <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	3301      	adds	r3, #1
 8006662:	61fb      	str	r3, [r7, #28]
 8006664:	69fb      	ldr	r3, [r7, #28]
 8006666:	2b0f      	cmp	r3, #15
 8006668:	d9e9      	bls.n	800663e <prvInitialiseNewTask+0x54>
 800666a:	e000      	b.n	800666e <prvInitialiseNewTask+0x84>
			{
				break;
 800666c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800666e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006670:	2200      	movs	r2, #0
 8006672:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006676:	e003      	b.n	8006680 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800667a:	2200      	movs	r2, #0
 800667c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006682:	2b06      	cmp	r3, #6
 8006684:	d901      	bls.n	800668a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006686:	2306      	movs	r3, #6
 8006688:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800668a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800668e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006692:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006694:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006698:	2200      	movs	r2, #0
 800669a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800669c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800669e:	3304      	adds	r3, #4
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7ff fe6c 	bl	800637e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80066a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a8:	3318      	adds	r3, #24
 80066aa:	4618      	mov	r0, r3
 80066ac:	f7ff fe67 	bl	800637e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80066b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066b4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066b8:	f1c3 0207 	rsb	r2, r3, #7
 80066bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066be:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80066c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066c4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80066c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c8:	2200      	movs	r2, #0
 80066ca:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80066cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ce:	2200      	movs	r2, #0
 80066d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80066d4:	683a      	ldr	r2, [r7, #0]
 80066d6:	68f9      	ldr	r1, [r7, #12]
 80066d8:	69b8      	ldr	r0, [r7, #24]
 80066da:	f000 fc05 	bl	8006ee8 <pxPortInitialiseStack>
 80066de:	4602      	mov	r2, r0
 80066e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80066e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d002      	beq.n	80066f0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80066ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066ee:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80066f0:	bf00      	nop
 80066f2:	3720      	adds	r7, #32
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006700:	f000 fd20 	bl	8007144 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006704:	4b2a      	ldr	r3, [pc, #168]	; (80067b0 <prvAddNewTaskToReadyList+0xb8>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	3301      	adds	r3, #1
 800670a:	4a29      	ldr	r2, [pc, #164]	; (80067b0 <prvAddNewTaskToReadyList+0xb8>)
 800670c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800670e:	4b29      	ldr	r3, [pc, #164]	; (80067b4 <prvAddNewTaskToReadyList+0xbc>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d109      	bne.n	800672a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006716:	4a27      	ldr	r2, [pc, #156]	; (80067b4 <prvAddNewTaskToReadyList+0xbc>)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800671c:	4b24      	ldr	r3, [pc, #144]	; (80067b0 <prvAddNewTaskToReadyList+0xb8>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	2b01      	cmp	r3, #1
 8006722:	d110      	bne.n	8006746 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006724:	f000 fabc 	bl	8006ca0 <prvInitialiseTaskLists>
 8006728:	e00d      	b.n	8006746 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800672a:	4b23      	ldr	r3, [pc, #140]	; (80067b8 <prvAddNewTaskToReadyList+0xc0>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d109      	bne.n	8006746 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006732:	4b20      	ldr	r3, [pc, #128]	; (80067b4 <prvAddNewTaskToReadyList+0xbc>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800673c:	429a      	cmp	r2, r3
 800673e:	d802      	bhi.n	8006746 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006740:	4a1c      	ldr	r2, [pc, #112]	; (80067b4 <prvAddNewTaskToReadyList+0xbc>)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006746:	4b1d      	ldr	r3, [pc, #116]	; (80067bc <prvAddNewTaskToReadyList+0xc4>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	3301      	adds	r3, #1
 800674c:	4a1b      	ldr	r2, [pc, #108]	; (80067bc <prvAddNewTaskToReadyList+0xc4>)
 800674e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006754:	2201      	movs	r2, #1
 8006756:	409a      	lsls	r2, r3
 8006758:	4b19      	ldr	r3, [pc, #100]	; (80067c0 <prvAddNewTaskToReadyList+0xc8>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4313      	orrs	r3, r2
 800675e:	4a18      	ldr	r2, [pc, #96]	; (80067c0 <prvAddNewTaskToReadyList+0xc8>)
 8006760:	6013      	str	r3, [r2, #0]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006766:	4613      	mov	r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	4413      	add	r3, r2
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	4a15      	ldr	r2, [pc, #84]	; (80067c4 <prvAddNewTaskToReadyList+0xcc>)
 8006770:	441a      	add	r2, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	3304      	adds	r3, #4
 8006776:	4619      	mov	r1, r3
 8006778:	4610      	mov	r0, r2
 800677a:	f7ff fe0d 	bl	8006398 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800677e:	f000 fd11 	bl	80071a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006782:	4b0d      	ldr	r3, [pc, #52]	; (80067b8 <prvAddNewTaskToReadyList+0xc0>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00e      	beq.n	80067a8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800678a:	4b0a      	ldr	r3, [pc, #40]	; (80067b4 <prvAddNewTaskToReadyList+0xbc>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006794:	429a      	cmp	r2, r3
 8006796:	d207      	bcs.n	80067a8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006798:	4b0b      	ldr	r3, [pc, #44]	; (80067c8 <prvAddNewTaskToReadyList+0xd0>)
 800679a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800679e:	601a      	str	r2, [r3, #0]
 80067a0:	f3bf 8f4f 	dsb	sy
 80067a4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067a8:	bf00      	nop
 80067aa:	3708      	adds	r7, #8
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}
 80067b0:	20000254 	.word	0x20000254
 80067b4:	20000154 	.word	0x20000154
 80067b8:	20000260 	.word	0x20000260
 80067bc:	20000270 	.word	0x20000270
 80067c0:	2000025c 	.word	0x2000025c
 80067c4:	20000158 	.word	0x20000158
 80067c8:	e000ed04 	.word	0xe000ed04

080067cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80067d4:	2300      	movs	r3, #0
 80067d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d017      	beq.n	800680e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80067de:	4b13      	ldr	r3, [pc, #76]	; (800682c <vTaskDelay+0x60>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00a      	beq.n	80067fc <vTaskDelay+0x30>
	__asm volatile
 80067e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ea:	f383 8811 	msr	BASEPRI, r3
 80067ee:	f3bf 8f6f 	isb	sy
 80067f2:	f3bf 8f4f 	dsb	sy
 80067f6:	60bb      	str	r3, [r7, #8]
}
 80067f8:	bf00      	nop
 80067fa:	e7fe      	b.n	80067fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80067fc:	f000 f87a 	bl	80068f4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006800:	2100      	movs	r1, #0
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 fb0a 	bl	8006e1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006808:	f000 f882 	bl	8006910 <xTaskResumeAll>
 800680c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d107      	bne.n	8006824 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006814:	4b06      	ldr	r3, [pc, #24]	; (8006830 <vTaskDelay+0x64>)
 8006816:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800681a:	601a      	str	r2, [r3, #0]
 800681c:	f3bf 8f4f 	dsb	sy
 8006820:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006824:	bf00      	nop
 8006826:	3710      	adds	r7, #16
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	2000027c 	.word	0x2000027c
 8006830:	e000ed04 	.word	0xe000ed04

08006834 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b08a      	sub	sp, #40	; 0x28
 8006838:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800683a:	2300      	movs	r3, #0
 800683c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800683e:	2300      	movs	r3, #0
 8006840:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006842:	463a      	mov	r2, r7
 8006844:	1d39      	adds	r1, r7, #4
 8006846:	f107 0308 	add.w	r3, r7, #8
 800684a:	4618      	mov	r0, r3
 800684c:	f000 ff46 	bl	80076dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006850:	6839      	ldr	r1, [r7, #0]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	68ba      	ldr	r2, [r7, #8]
 8006856:	9202      	str	r2, [sp, #8]
 8006858:	9301      	str	r3, [sp, #4]
 800685a:	2300      	movs	r3, #0
 800685c:	9300      	str	r3, [sp, #0]
 800685e:	2300      	movs	r3, #0
 8006860:	460a      	mov	r2, r1
 8006862:	491e      	ldr	r1, [pc, #120]	; (80068dc <vTaskStartScheduler+0xa8>)
 8006864:	481e      	ldr	r0, [pc, #120]	; (80068e0 <vTaskStartScheduler+0xac>)
 8006866:	f7ff fe1e 	bl	80064a6 <xTaskCreateStatic>
 800686a:	4603      	mov	r3, r0
 800686c:	4a1d      	ldr	r2, [pc, #116]	; (80068e4 <vTaskStartScheduler+0xb0>)
 800686e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006870:	4b1c      	ldr	r3, [pc, #112]	; (80068e4 <vTaskStartScheduler+0xb0>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d002      	beq.n	800687e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006878:	2301      	movs	r3, #1
 800687a:	617b      	str	r3, [r7, #20]
 800687c:	e001      	b.n	8006882 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800687e:	2300      	movs	r3, #0
 8006880:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	2b01      	cmp	r3, #1
 8006886:	d116      	bne.n	80068b6 <vTaskStartScheduler+0x82>
	__asm volatile
 8006888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800688c:	f383 8811 	msr	BASEPRI, r3
 8006890:	f3bf 8f6f 	isb	sy
 8006894:	f3bf 8f4f 	dsb	sy
 8006898:	613b      	str	r3, [r7, #16]
}
 800689a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800689c:	4b12      	ldr	r3, [pc, #72]	; (80068e8 <vTaskStartScheduler+0xb4>)
 800689e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80068a2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80068a4:	4b11      	ldr	r3, [pc, #68]	; (80068ec <vTaskStartScheduler+0xb8>)
 80068a6:	2201      	movs	r2, #1
 80068a8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80068aa:	4b11      	ldr	r3, [pc, #68]	; (80068f0 <vTaskStartScheduler+0xbc>)
 80068ac:	2200      	movs	r2, #0
 80068ae:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80068b0:	f000 fba6 	bl	8007000 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80068b4:	e00e      	b.n	80068d4 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068bc:	d10a      	bne.n	80068d4 <vTaskStartScheduler+0xa0>
	__asm volatile
 80068be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c2:	f383 8811 	msr	BASEPRI, r3
 80068c6:	f3bf 8f6f 	isb	sy
 80068ca:	f3bf 8f4f 	dsb	sy
 80068ce:	60fb      	str	r3, [r7, #12]
}
 80068d0:	bf00      	nop
 80068d2:	e7fe      	b.n	80068d2 <vTaskStartScheduler+0x9e>
}
 80068d4:	bf00      	nop
 80068d6:	3718      	adds	r7, #24
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}
 80068dc:	08009a6c 	.word	0x08009a6c
 80068e0:	08006c71 	.word	0x08006c71
 80068e4:	20000278 	.word	0x20000278
 80068e8:	20000274 	.word	0x20000274
 80068ec:	20000260 	.word	0x20000260
 80068f0:	20000258 	.word	0x20000258

080068f4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80068f4:	b480      	push	{r7}
 80068f6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80068f8:	4b04      	ldr	r3, [pc, #16]	; (800690c <vTaskSuspendAll+0x18>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	3301      	adds	r3, #1
 80068fe:	4a03      	ldr	r2, [pc, #12]	; (800690c <vTaskSuspendAll+0x18>)
 8006900:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006902:	bf00      	nop
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr
 800690c:	2000027c 	.word	0x2000027c

08006910 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b084      	sub	sp, #16
 8006914:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006916:	2300      	movs	r3, #0
 8006918:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800691a:	2300      	movs	r3, #0
 800691c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800691e:	4b41      	ldr	r3, [pc, #260]	; (8006a24 <xTaskResumeAll+0x114>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d10a      	bne.n	800693c <xTaskResumeAll+0x2c>
	__asm volatile
 8006926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800692a:	f383 8811 	msr	BASEPRI, r3
 800692e:	f3bf 8f6f 	isb	sy
 8006932:	f3bf 8f4f 	dsb	sy
 8006936:	603b      	str	r3, [r7, #0]
}
 8006938:	bf00      	nop
 800693a:	e7fe      	b.n	800693a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800693c:	f000 fc02 	bl	8007144 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006940:	4b38      	ldr	r3, [pc, #224]	; (8006a24 <xTaskResumeAll+0x114>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	3b01      	subs	r3, #1
 8006946:	4a37      	ldr	r2, [pc, #220]	; (8006a24 <xTaskResumeAll+0x114>)
 8006948:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800694a:	4b36      	ldr	r3, [pc, #216]	; (8006a24 <xTaskResumeAll+0x114>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d161      	bne.n	8006a16 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006952:	4b35      	ldr	r3, [pc, #212]	; (8006a28 <xTaskResumeAll+0x118>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d05d      	beq.n	8006a16 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800695a:	e02e      	b.n	80069ba <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800695c:	4b33      	ldr	r3, [pc, #204]	; (8006a2c <xTaskResumeAll+0x11c>)
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	68db      	ldr	r3, [r3, #12]
 8006962:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	3318      	adds	r3, #24
 8006968:	4618      	mov	r0, r3
 800696a:	f7ff fd72 	bl	8006452 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	3304      	adds	r3, #4
 8006972:	4618      	mov	r0, r3
 8006974:	f7ff fd6d 	bl	8006452 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800697c:	2201      	movs	r2, #1
 800697e:	409a      	lsls	r2, r3
 8006980:	4b2b      	ldr	r3, [pc, #172]	; (8006a30 <xTaskResumeAll+0x120>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4313      	orrs	r3, r2
 8006986:	4a2a      	ldr	r2, [pc, #168]	; (8006a30 <xTaskResumeAll+0x120>)
 8006988:	6013      	str	r3, [r2, #0]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800698e:	4613      	mov	r3, r2
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	4413      	add	r3, r2
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	4a27      	ldr	r2, [pc, #156]	; (8006a34 <xTaskResumeAll+0x124>)
 8006998:	441a      	add	r2, r3
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	3304      	adds	r3, #4
 800699e:	4619      	mov	r1, r3
 80069a0:	4610      	mov	r0, r2
 80069a2:	f7ff fcf9 	bl	8006398 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069aa:	4b23      	ldr	r3, [pc, #140]	; (8006a38 <xTaskResumeAll+0x128>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d302      	bcc.n	80069ba <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80069b4:	4b21      	ldr	r3, [pc, #132]	; (8006a3c <xTaskResumeAll+0x12c>)
 80069b6:	2201      	movs	r2, #1
 80069b8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80069ba:	4b1c      	ldr	r3, [pc, #112]	; (8006a2c <xTaskResumeAll+0x11c>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1cc      	bne.n	800695c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d001      	beq.n	80069cc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80069c8:	f000 fa08 	bl	8006ddc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80069cc:	4b1c      	ldr	r3, [pc, #112]	; (8006a40 <xTaskResumeAll+0x130>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d010      	beq.n	80069fa <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80069d8:	f000 f836 	bl	8006a48 <xTaskIncrementTick>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d002      	beq.n	80069e8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80069e2:	4b16      	ldr	r3, [pc, #88]	; (8006a3c <xTaskResumeAll+0x12c>)
 80069e4:	2201      	movs	r2, #1
 80069e6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	3b01      	subs	r3, #1
 80069ec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1f1      	bne.n	80069d8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80069f4:	4b12      	ldr	r3, [pc, #72]	; (8006a40 <xTaskResumeAll+0x130>)
 80069f6:	2200      	movs	r2, #0
 80069f8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80069fa:	4b10      	ldr	r3, [pc, #64]	; (8006a3c <xTaskResumeAll+0x12c>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d009      	beq.n	8006a16 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006a02:	2301      	movs	r3, #1
 8006a04:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006a06:	4b0f      	ldr	r3, [pc, #60]	; (8006a44 <xTaskResumeAll+0x134>)
 8006a08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a0c:	601a      	str	r2, [r3, #0]
 8006a0e:	f3bf 8f4f 	dsb	sy
 8006a12:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a16:	f000 fbc5 	bl	80071a4 <vPortExitCritical>

	return xAlreadyYielded;
 8006a1a:	68bb      	ldr	r3, [r7, #8]
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3710      	adds	r7, #16
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	2000027c 	.word	0x2000027c
 8006a28:	20000254 	.word	0x20000254
 8006a2c:	20000214 	.word	0x20000214
 8006a30:	2000025c 	.word	0x2000025c
 8006a34:	20000158 	.word	0x20000158
 8006a38:	20000154 	.word	0x20000154
 8006a3c:	20000268 	.word	0x20000268
 8006a40:	20000264 	.word	0x20000264
 8006a44:	e000ed04 	.word	0xe000ed04

08006a48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b086      	sub	sp, #24
 8006a4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a52:	4b4e      	ldr	r3, [pc, #312]	; (8006b8c <xTaskIncrementTick+0x144>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	f040 808e 	bne.w	8006b78 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006a5c:	4b4c      	ldr	r3, [pc, #304]	; (8006b90 <xTaskIncrementTick+0x148>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	3301      	adds	r3, #1
 8006a62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006a64:	4a4a      	ldr	r2, [pc, #296]	; (8006b90 <xTaskIncrementTick+0x148>)
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d120      	bne.n	8006ab2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006a70:	4b48      	ldr	r3, [pc, #288]	; (8006b94 <xTaskIncrementTick+0x14c>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00a      	beq.n	8006a90 <xTaskIncrementTick+0x48>
	__asm volatile
 8006a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a7e:	f383 8811 	msr	BASEPRI, r3
 8006a82:	f3bf 8f6f 	isb	sy
 8006a86:	f3bf 8f4f 	dsb	sy
 8006a8a:	603b      	str	r3, [r7, #0]
}
 8006a8c:	bf00      	nop
 8006a8e:	e7fe      	b.n	8006a8e <xTaskIncrementTick+0x46>
 8006a90:	4b40      	ldr	r3, [pc, #256]	; (8006b94 <xTaskIncrementTick+0x14c>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	60fb      	str	r3, [r7, #12]
 8006a96:	4b40      	ldr	r3, [pc, #256]	; (8006b98 <xTaskIncrementTick+0x150>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a3e      	ldr	r2, [pc, #248]	; (8006b94 <xTaskIncrementTick+0x14c>)
 8006a9c:	6013      	str	r3, [r2, #0]
 8006a9e:	4a3e      	ldr	r2, [pc, #248]	; (8006b98 <xTaskIncrementTick+0x150>)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6013      	str	r3, [r2, #0]
 8006aa4:	4b3d      	ldr	r3, [pc, #244]	; (8006b9c <xTaskIncrementTick+0x154>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	4a3c      	ldr	r2, [pc, #240]	; (8006b9c <xTaskIncrementTick+0x154>)
 8006aac:	6013      	str	r3, [r2, #0]
 8006aae:	f000 f995 	bl	8006ddc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006ab2:	4b3b      	ldr	r3, [pc, #236]	; (8006ba0 <xTaskIncrementTick+0x158>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	693a      	ldr	r2, [r7, #16]
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d348      	bcc.n	8006b4e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006abc:	4b35      	ldr	r3, [pc, #212]	; (8006b94 <xTaskIncrementTick+0x14c>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d104      	bne.n	8006ad0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ac6:	4b36      	ldr	r3, [pc, #216]	; (8006ba0 <xTaskIncrementTick+0x158>)
 8006ac8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006acc:	601a      	str	r2, [r3, #0]
					break;
 8006ace:	e03e      	b.n	8006b4e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ad0:	4b30      	ldr	r3, [pc, #192]	; (8006b94 <xTaskIncrementTick+0x14c>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	68db      	ldr	r3, [r3, #12]
 8006ad8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006ae0:	693a      	ldr	r2, [r7, #16]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d203      	bcs.n	8006af0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006ae8:	4a2d      	ldr	r2, [pc, #180]	; (8006ba0 <xTaskIncrementTick+0x158>)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006aee:	e02e      	b.n	8006b4e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	3304      	adds	r3, #4
 8006af4:	4618      	mov	r0, r3
 8006af6:	f7ff fcac 	bl	8006452 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d004      	beq.n	8006b0c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	3318      	adds	r3, #24
 8006b06:	4618      	mov	r0, r3
 8006b08:	f7ff fca3 	bl	8006452 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b10:	2201      	movs	r2, #1
 8006b12:	409a      	lsls	r2, r3
 8006b14:	4b23      	ldr	r3, [pc, #140]	; (8006ba4 <xTaskIncrementTick+0x15c>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	4a22      	ldr	r2, [pc, #136]	; (8006ba4 <xTaskIncrementTick+0x15c>)
 8006b1c:	6013      	str	r3, [r2, #0]
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b22:	4613      	mov	r3, r2
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	4413      	add	r3, r2
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	4a1f      	ldr	r2, [pc, #124]	; (8006ba8 <xTaskIncrementTick+0x160>)
 8006b2c:	441a      	add	r2, r3
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	3304      	adds	r3, #4
 8006b32:	4619      	mov	r1, r3
 8006b34:	4610      	mov	r0, r2
 8006b36:	f7ff fc2f 	bl	8006398 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b3e:	4b1b      	ldr	r3, [pc, #108]	; (8006bac <xTaskIncrementTick+0x164>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d3b9      	bcc.n	8006abc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b4c:	e7b6      	b.n	8006abc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006b4e:	4b17      	ldr	r3, [pc, #92]	; (8006bac <xTaskIncrementTick+0x164>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b54:	4914      	ldr	r1, [pc, #80]	; (8006ba8 <xTaskIncrementTick+0x160>)
 8006b56:	4613      	mov	r3, r2
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	4413      	add	r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	440b      	add	r3, r1
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	d901      	bls.n	8006b6a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006b66:	2301      	movs	r3, #1
 8006b68:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006b6a:	4b11      	ldr	r3, [pc, #68]	; (8006bb0 <xTaskIncrementTick+0x168>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d007      	beq.n	8006b82 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006b72:	2301      	movs	r3, #1
 8006b74:	617b      	str	r3, [r7, #20]
 8006b76:	e004      	b.n	8006b82 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006b78:	4b0e      	ldr	r3, [pc, #56]	; (8006bb4 <xTaskIncrementTick+0x16c>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	4a0d      	ldr	r2, [pc, #52]	; (8006bb4 <xTaskIncrementTick+0x16c>)
 8006b80:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006b82:	697b      	ldr	r3, [r7, #20]
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3718      	adds	r7, #24
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}
 8006b8c:	2000027c 	.word	0x2000027c
 8006b90:	20000258 	.word	0x20000258
 8006b94:	2000020c 	.word	0x2000020c
 8006b98:	20000210 	.word	0x20000210
 8006b9c:	2000026c 	.word	0x2000026c
 8006ba0:	20000274 	.word	0x20000274
 8006ba4:	2000025c 	.word	0x2000025c
 8006ba8:	20000158 	.word	0x20000158
 8006bac:	20000154 	.word	0x20000154
 8006bb0:	20000268 	.word	0x20000268
 8006bb4:	20000264 	.word	0x20000264

08006bb8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b087      	sub	sp, #28
 8006bbc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006bbe:	4b27      	ldr	r3, [pc, #156]	; (8006c5c <vTaskSwitchContext+0xa4>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d003      	beq.n	8006bce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006bc6:	4b26      	ldr	r3, [pc, #152]	; (8006c60 <vTaskSwitchContext+0xa8>)
 8006bc8:	2201      	movs	r2, #1
 8006bca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006bcc:	e03f      	b.n	8006c4e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8006bce:	4b24      	ldr	r3, [pc, #144]	; (8006c60 <vTaskSwitchContext+0xa8>)
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bd4:	4b23      	ldr	r3, [pc, #140]	; (8006c64 <vTaskSwitchContext+0xac>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	fab3 f383 	clz	r3, r3
 8006be0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006be2:	7afb      	ldrb	r3, [r7, #11]
 8006be4:	f1c3 031f 	rsb	r3, r3, #31
 8006be8:	617b      	str	r3, [r7, #20]
 8006bea:	491f      	ldr	r1, [pc, #124]	; (8006c68 <vTaskSwitchContext+0xb0>)
 8006bec:	697a      	ldr	r2, [r7, #20]
 8006bee:	4613      	mov	r3, r2
 8006bf0:	009b      	lsls	r3, r3, #2
 8006bf2:	4413      	add	r3, r2
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	440b      	add	r3, r1
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d10a      	bne.n	8006c14 <vTaskSwitchContext+0x5c>
	__asm volatile
 8006bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c02:	f383 8811 	msr	BASEPRI, r3
 8006c06:	f3bf 8f6f 	isb	sy
 8006c0a:	f3bf 8f4f 	dsb	sy
 8006c0e:	607b      	str	r3, [r7, #4]
}
 8006c10:	bf00      	nop
 8006c12:	e7fe      	b.n	8006c12 <vTaskSwitchContext+0x5a>
 8006c14:	697a      	ldr	r2, [r7, #20]
 8006c16:	4613      	mov	r3, r2
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	4413      	add	r3, r2
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	4a12      	ldr	r2, [pc, #72]	; (8006c68 <vTaskSwitchContext+0xb0>)
 8006c20:	4413      	add	r3, r2
 8006c22:	613b      	str	r3, [r7, #16]
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	685a      	ldr	r2, [r3, #4]
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	605a      	str	r2, [r3, #4]
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	685a      	ldr	r2, [r3, #4]
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	3308      	adds	r3, #8
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d104      	bne.n	8006c44 <vTaskSwitchContext+0x8c>
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	685a      	ldr	r2, [r3, #4]
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	605a      	str	r2, [r3, #4]
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	4a08      	ldr	r2, [pc, #32]	; (8006c6c <vTaskSwitchContext+0xb4>)
 8006c4c:	6013      	str	r3, [r2, #0]
}
 8006c4e:	bf00      	nop
 8006c50:	371c      	adds	r7, #28
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	2000027c 	.word	0x2000027c
 8006c60:	20000268 	.word	0x20000268
 8006c64:	2000025c 	.word	0x2000025c
 8006c68:	20000158 	.word	0x20000158
 8006c6c:	20000154 	.word	0x20000154

08006c70 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b082      	sub	sp, #8
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006c78:	f000 f852 	bl	8006d20 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006c7c:	4b06      	ldr	r3, [pc, #24]	; (8006c98 <prvIdleTask+0x28>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d9f9      	bls.n	8006c78 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006c84:	4b05      	ldr	r3, [pc, #20]	; (8006c9c <prvIdleTask+0x2c>)
 8006c86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c8a:	601a      	str	r2, [r3, #0]
 8006c8c:	f3bf 8f4f 	dsb	sy
 8006c90:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006c94:	e7f0      	b.n	8006c78 <prvIdleTask+0x8>
 8006c96:	bf00      	nop
 8006c98:	20000158 	.word	0x20000158
 8006c9c:	e000ed04 	.word	0xe000ed04

08006ca0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	607b      	str	r3, [r7, #4]
 8006caa:	e00c      	b.n	8006cc6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	4613      	mov	r3, r2
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	4413      	add	r3, r2
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	4a12      	ldr	r2, [pc, #72]	; (8006d00 <prvInitialiseTaskLists+0x60>)
 8006cb8:	4413      	add	r3, r2
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f7ff fb3f 	bl	800633e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	607b      	str	r3, [r7, #4]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2b06      	cmp	r3, #6
 8006cca:	d9ef      	bls.n	8006cac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006ccc:	480d      	ldr	r0, [pc, #52]	; (8006d04 <prvInitialiseTaskLists+0x64>)
 8006cce:	f7ff fb36 	bl	800633e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006cd2:	480d      	ldr	r0, [pc, #52]	; (8006d08 <prvInitialiseTaskLists+0x68>)
 8006cd4:	f7ff fb33 	bl	800633e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006cd8:	480c      	ldr	r0, [pc, #48]	; (8006d0c <prvInitialiseTaskLists+0x6c>)
 8006cda:	f7ff fb30 	bl	800633e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006cde:	480c      	ldr	r0, [pc, #48]	; (8006d10 <prvInitialiseTaskLists+0x70>)
 8006ce0:	f7ff fb2d 	bl	800633e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006ce4:	480b      	ldr	r0, [pc, #44]	; (8006d14 <prvInitialiseTaskLists+0x74>)
 8006ce6:	f7ff fb2a 	bl	800633e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006cea:	4b0b      	ldr	r3, [pc, #44]	; (8006d18 <prvInitialiseTaskLists+0x78>)
 8006cec:	4a05      	ldr	r2, [pc, #20]	; (8006d04 <prvInitialiseTaskLists+0x64>)
 8006cee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006cf0:	4b0a      	ldr	r3, [pc, #40]	; (8006d1c <prvInitialiseTaskLists+0x7c>)
 8006cf2:	4a05      	ldr	r2, [pc, #20]	; (8006d08 <prvInitialiseTaskLists+0x68>)
 8006cf4:	601a      	str	r2, [r3, #0]
}
 8006cf6:	bf00      	nop
 8006cf8:	3708      	adds	r7, #8
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}
 8006cfe:	bf00      	nop
 8006d00:	20000158 	.word	0x20000158
 8006d04:	200001e4 	.word	0x200001e4
 8006d08:	200001f8 	.word	0x200001f8
 8006d0c:	20000214 	.word	0x20000214
 8006d10:	20000228 	.word	0x20000228
 8006d14:	20000240 	.word	0x20000240
 8006d18:	2000020c 	.word	0x2000020c
 8006d1c:	20000210 	.word	0x20000210

08006d20 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b082      	sub	sp, #8
 8006d24:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d26:	e019      	b.n	8006d5c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006d28:	f000 fa0c 	bl	8007144 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d2c:	4b10      	ldr	r3, [pc, #64]	; (8006d70 <prvCheckTasksWaitingTermination+0x50>)
 8006d2e:	68db      	ldr	r3, [r3, #12]
 8006d30:	68db      	ldr	r3, [r3, #12]
 8006d32:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	3304      	adds	r3, #4
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f7ff fb8a 	bl	8006452 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006d3e:	4b0d      	ldr	r3, [pc, #52]	; (8006d74 <prvCheckTasksWaitingTermination+0x54>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	3b01      	subs	r3, #1
 8006d44:	4a0b      	ldr	r2, [pc, #44]	; (8006d74 <prvCheckTasksWaitingTermination+0x54>)
 8006d46:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006d48:	4b0b      	ldr	r3, [pc, #44]	; (8006d78 <prvCheckTasksWaitingTermination+0x58>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	4a0a      	ldr	r2, [pc, #40]	; (8006d78 <prvCheckTasksWaitingTermination+0x58>)
 8006d50:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006d52:	f000 fa27 	bl	80071a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 f810 	bl	8006d7c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d5c:	4b06      	ldr	r3, [pc, #24]	; (8006d78 <prvCheckTasksWaitingTermination+0x58>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d1e1      	bne.n	8006d28 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006d64:	bf00      	nop
 8006d66:	bf00      	nop
 8006d68:	3708      	adds	r7, #8
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	20000228 	.word	0x20000228
 8006d74:	20000254 	.word	0x20000254
 8006d78:	2000023c 	.word	0x2000023c

08006d7c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d108      	bne.n	8006da0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d92:	4618      	mov	r0, r3
 8006d94:	f000 fb84 	bl	80074a0 <vPortFree>
				vPortFree( pxTCB );
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f000 fb81 	bl	80074a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006d9e:	e018      	b.n	8006dd2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d103      	bne.n	8006db2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 fb78 	bl	80074a0 <vPortFree>
	}
 8006db0:	e00f      	b.n	8006dd2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d00a      	beq.n	8006dd2 <prvDeleteTCB+0x56>
	__asm volatile
 8006dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc0:	f383 8811 	msr	BASEPRI, r3
 8006dc4:	f3bf 8f6f 	isb	sy
 8006dc8:	f3bf 8f4f 	dsb	sy
 8006dcc:	60fb      	str	r3, [r7, #12]
}
 8006dce:	bf00      	nop
 8006dd0:	e7fe      	b.n	8006dd0 <prvDeleteTCB+0x54>
	}
 8006dd2:	bf00      	nop
 8006dd4:	3710      	adds	r7, #16
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
	...

08006ddc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006de2:	4b0c      	ldr	r3, [pc, #48]	; (8006e14 <prvResetNextTaskUnblockTime+0x38>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d104      	bne.n	8006df6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006dec:	4b0a      	ldr	r3, [pc, #40]	; (8006e18 <prvResetNextTaskUnblockTime+0x3c>)
 8006dee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006df2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006df4:	e008      	b.n	8006e08 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006df6:	4b07      	ldr	r3, [pc, #28]	; (8006e14 <prvResetNextTaskUnblockTime+0x38>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	4a04      	ldr	r2, [pc, #16]	; (8006e18 <prvResetNextTaskUnblockTime+0x3c>)
 8006e06:	6013      	str	r3, [r2, #0]
}
 8006e08:	bf00      	nop
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr
 8006e14:	2000020c 	.word	0x2000020c
 8006e18:	20000274 	.word	0x20000274

08006e1c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006e26:	4b29      	ldr	r3, [pc, #164]	; (8006ecc <prvAddCurrentTaskToDelayedList+0xb0>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e2c:	4b28      	ldr	r3, [pc, #160]	; (8006ed0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	3304      	adds	r3, #4
 8006e32:	4618      	mov	r0, r3
 8006e34:	f7ff fb0d 	bl	8006452 <uxListRemove>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d10b      	bne.n	8006e56 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006e3e:	4b24      	ldr	r3, [pc, #144]	; (8006ed0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e44:	2201      	movs	r2, #1
 8006e46:	fa02 f303 	lsl.w	r3, r2, r3
 8006e4a:	43da      	mvns	r2, r3
 8006e4c:	4b21      	ldr	r3, [pc, #132]	; (8006ed4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4013      	ands	r3, r2
 8006e52:	4a20      	ldr	r2, [pc, #128]	; (8006ed4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006e54:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e5c:	d10a      	bne.n	8006e74 <prvAddCurrentTaskToDelayedList+0x58>
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d007      	beq.n	8006e74 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e64:	4b1a      	ldr	r3, [pc, #104]	; (8006ed0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	3304      	adds	r3, #4
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	481a      	ldr	r0, [pc, #104]	; (8006ed8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006e6e:	f7ff fa93 	bl	8006398 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006e72:	e026      	b.n	8006ec2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4413      	add	r3, r2
 8006e7a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006e7c:	4b14      	ldr	r3, [pc, #80]	; (8006ed0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	68ba      	ldr	r2, [r7, #8]
 8006e82:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006e84:	68ba      	ldr	r2, [r7, #8]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d209      	bcs.n	8006ea0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e8c:	4b13      	ldr	r3, [pc, #76]	; (8006edc <prvAddCurrentTaskToDelayedList+0xc0>)
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	4b0f      	ldr	r3, [pc, #60]	; (8006ed0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	3304      	adds	r3, #4
 8006e96:	4619      	mov	r1, r3
 8006e98:	4610      	mov	r0, r2
 8006e9a:	f7ff faa1 	bl	80063e0 <vListInsert>
}
 8006e9e:	e010      	b.n	8006ec2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ea0:	4b0f      	ldr	r3, [pc, #60]	; (8006ee0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	4b0a      	ldr	r3, [pc, #40]	; (8006ed0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	3304      	adds	r3, #4
 8006eaa:	4619      	mov	r1, r3
 8006eac:	4610      	mov	r0, r2
 8006eae:	f7ff fa97 	bl	80063e0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006eb2:	4b0c      	ldr	r3, [pc, #48]	; (8006ee4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	68ba      	ldr	r2, [r7, #8]
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d202      	bcs.n	8006ec2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006ebc:	4a09      	ldr	r2, [pc, #36]	; (8006ee4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	6013      	str	r3, [r2, #0]
}
 8006ec2:	bf00      	nop
 8006ec4:	3710      	adds	r7, #16
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	bf00      	nop
 8006ecc:	20000258 	.word	0x20000258
 8006ed0:	20000154 	.word	0x20000154
 8006ed4:	2000025c 	.word	0x2000025c
 8006ed8:	20000240 	.word	0x20000240
 8006edc:	20000210 	.word	0x20000210
 8006ee0:	2000020c 	.word	0x2000020c
 8006ee4:	20000274 	.word	0x20000274

08006ee8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b085      	sub	sp, #20
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	3b04      	subs	r3, #4
 8006ef8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006f00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	3b04      	subs	r3, #4
 8006f06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f023 0201 	bic.w	r2, r3, #1
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	3b04      	subs	r3, #4
 8006f16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006f18:	4a0c      	ldr	r2, [pc, #48]	; (8006f4c <pxPortInitialiseStack+0x64>)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	3b14      	subs	r3, #20
 8006f22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	3b04      	subs	r3, #4
 8006f2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f06f 0202 	mvn.w	r2, #2
 8006f36:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	3b20      	subs	r3, #32
 8006f3c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3714      	adds	r7, #20
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr
 8006f4c:	08006f51 	.word	0x08006f51

08006f50 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006f50:	b480      	push	{r7}
 8006f52:	b085      	sub	sp, #20
 8006f54:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006f56:	2300      	movs	r3, #0
 8006f58:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006f5a:	4b12      	ldr	r3, [pc, #72]	; (8006fa4 <prvTaskExitError+0x54>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f62:	d00a      	beq.n	8006f7a <prvTaskExitError+0x2a>
	__asm volatile
 8006f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f68:	f383 8811 	msr	BASEPRI, r3
 8006f6c:	f3bf 8f6f 	isb	sy
 8006f70:	f3bf 8f4f 	dsb	sy
 8006f74:	60fb      	str	r3, [r7, #12]
}
 8006f76:	bf00      	nop
 8006f78:	e7fe      	b.n	8006f78 <prvTaskExitError+0x28>
	__asm volatile
 8006f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f7e:	f383 8811 	msr	BASEPRI, r3
 8006f82:	f3bf 8f6f 	isb	sy
 8006f86:	f3bf 8f4f 	dsb	sy
 8006f8a:	60bb      	str	r3, [r7, #8]
}
 8006f8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006f8e:	bf00      	nop
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d0fc      	beq.n	8006f90 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006f96:	bf00      	nop
 8006f98:	bf00      	nop
 8006f9a:	3714      	adds	r7, #20
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr
 8006fa4:	2000003c 	.word	0x2000003c
	...

08006fb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006fb0:	4b07      	ldr	r3, [pc, #28]	; (8006fd0 <pxCurrentTCBConst2>)
 8006fb2:	6819      	ldr	r1, [r3, #0]
 8006fb4:	6808      	ldr	r0, [r1, #0]
 8006fb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fba:	f380 8809 	msr	PSP, r0
 8006fbe:	f3bf 8f6f 	isb	sy
 8006fc2:	f04f 0000 	mov.w	r0, #0
 8006fc6:	f380 8811 	msr	BASEPRI, r0
 8006fca:	4770      	bx	lr
 8006fcc:	f3af 8000 	nop.w

08006fd0 <pxCurrentTCBConst2>:
 8006fd0:	20000154 	.word	0x20000154
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006fd4:	bf00      	nop
 8006fd6:	bf00      	nop

08006fd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006fd8:	4808      	ldr	r0, [pc, #32]	; (8006ffc <prvPortStartFirstTask+0x24>)
 8006fda:	6800      	ldr	r0, [r0, #0]
 8006fdc:	6800      	ldr	r0, [r0, #0]
 8006fde:	f380 8808 	msr	MSP, r0
 8006fe2:	f04f 0000 	mov.w	r0, #0
 8006fe6:	f380 8814 	msr	CONTROL, r0
 8006fea:	b662      	cpsie	i
 8006fec:	b661      	cpsie	f
 8006fee:	f3bf 8f4f 	dsb	sy
 8006ff2:	f3bf 8f6f 	isb	sy
 8006ff6:	df00      	svc	0
 8006ff8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006ffa:	bf00      	nop
 8006ffc:	e000ed08 	.word	0xe000ed08

08007000 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b086      	sub	sp, #24
 8007004:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007006:	4b46      	ldr	r3, [pc, #280]	; (8007120 <xPortStartScheduler+0x120>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a46      	ldr	r2, [pc, #280]	; (8007124 <xPortStartScheduler+0x124>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d10a      	bne.n	8007026 <xPortStartScheduler+0x26>
	__asm volatile
 8007010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007014:	f383 8811 	msr	BASEPRI, r3
 8007018:	f3bf 8f6f 	isb	sy
 800701c:	f3bf 8f4f 	dsb	sy
 8007020:	613b      	str	r3, [r7, #16]
}
 8007022:	bf00      	nop
 8007024:	e7fe      	b.n	8007024 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007026:	4b3e      	ldr	r3, [pc, #248]	; (8007120 <xPortStartScheduler+0x120>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a3f      	ldr	r2, [pc, #252]	; (8007128 <xPortStartScheduler+0x128>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d10a      	bne.n	8007046 <xPortStartScheduler+0x46>
	__asm volatile
 8007030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007034:	f383 8811 	msr	BASEPRI, r3
 8007038:	f3bf 8f6f 	isb	sy
 800703c:	f3bf 8f4f 	dsb	sy
 8007040:	60fb      	str	r3, [r7, #12]
}
 8007042:	bf00      	nop
 8007044:	e7fe      	b.n	8007044 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007046:	4b39      	ldr	r3, [pc, #228]	; (800712c <xPortStartScheduler+0x12c>)
 8007048:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	b2db      	uxtb	r3, r3
 8007050:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	22ff      	movs	r2, #255	; 0xff
 8007056:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	781b      	ldrb	r3, [r3, #0]
 800705c:	b2db      	uxtb	r3, r3
 800705e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007060:	78fb      	ldrb	r3, [r7, #3]
 8007062:	b2db      	uxtb	r3, r3
 8007064:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007068:	b2da      	uxtb	r2, r3
 800706a:	4b31      	ldr	r3, [pc, #196]	; (8007130 <xPortStartScheduler+0x130>)
 800706c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800706e:	4b31      	ldr	r3, [pc, #196]	; (8007134 <xPortStartScheduler+0x134>)
 8007070:	2207      	movs	r2, #7
 8007072:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007074:	e009      	b.n	800708a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007076:	4b2f      	ldr	r3, [pc, #188]	; (8007134 <xPortStartScheduler+0x134>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	3b01      	subs	r3, #1
 800707c:	4a2d      	ldr	r2, [pc, #180]	; (8007134 <xPortStartScheduler+0x134>)
 800707e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007080:	78fb      	ldrb	r3, [r7, #3]
 8007082:	b2db      	uxtb	r3, r3
 8007084:	005b      	lsls	r3, r3, #1
 8007086:	b2db      	uxtb	r3, r3
 8007088:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800708a:	78fb      	ldrb	r3, [r7, #3]
 800708c:	b2db      	uxtb	r3, r3
 800708e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007092:	2b80      	cmp	r3, #128	; 0x80
 8007094:	d0ef      	beq.n	8007076 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007096:	4b27      	ldr	r3, [pc, #156]	; (8007134 <xPortStartScheduler+0x134>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f1c3 0307 	rsb	r3, r3, #7
 800709e:	2b04      	cmp	r3, #4
 80070a0:	d00a      	beq.n	80070b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80070a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a6:	f383 8811 	msr	BASEPRI, r3
 80070aa:	f3bf 8f6f 	isb	sy
 80070ae:	f3bf 8f4f 	dsb	sy
 80070b2:	60bb      	str	r3, [r7, #8]
}
 80070b4:	bf00      	nop
 80070b6:	e7fe      	b.n	80070b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80070b8:	4b1e      	ldr	r3, [pc, #120]	; (8007134 <xPortStartScheduler+0x134>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	021b      	lsls	r3, r3, #8
 80070be:	4a1d      	ldr	r2, [pc, #116]	; (8007134 <xPortStartScheduler+0x134>)
 80070c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80070c2:	4b1c      	ldr	r3, [pc, #112]	; (8007134 <xPortStartScheduler+0x134>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80070ca:	4a1a      	ldr	r2, [pc, #104]	; (8007134 <xPortStartScheduler+0x134>)
 80070cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	b2da      	uxtb	r2, r3
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80070d6:	4b18      	ldr	r3, [pc, #96]	; (8007138 <xPortStartScheduler+0x138>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a17      	ldr	r2, [pc, #92]	; (8007138 <xPortStartScheduler+0x138>)
 80070dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80070e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80070e2:	4b15      	ldr	r3, [pc, #84]	; (8007138 <xPortStartScheduler+0x138>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a14      	ldr	r2, [pc, #80]	; (8007138 <xPortStartScheduler+0x138>)
 80070e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80070ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80070ee:	f000 f8dd 	bl	80072ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80070f2:	4b12      	ldr	r3, [pc, #72]	; (800713c <xPortStartScheduler+0x13c>)
 80070f4:	2200      	movs	r2, #0
 80070f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80070f8:	f000 f8fc 	bl	80072f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80070fc:	4b10      	ldr	r3, [pc, #64]	; (8007140 <xPortStartScheduler+0x140>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a0f      	ldr	r2, [pc, #60]	; (8007140 <xPortStartScheduler+0x140>)
 8007102:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007106:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007108:	f7ff ff66 	bl	8006fd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800710c:	f7ff fd54 	bl	8006bb8 <vTaskSwitchContext>
	prvTaskExitError();
 8007110:	f7ff ff1e 	bl	8006f50 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3718      	adds	r7, #24
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop
 8007120:	e000ed00 	.word	0xe000ed00
 8007124:	410fc271 	.word	0x410fc271
 8007128:	410fc270 	.word	0x410fc270
 800712c:	e000e400 	.word	0xe000e400
 8007130:	20000280 	.word	0x20000280
 8007134:	20000284 	.word	0x20000284
 8007138:	e000ed20 	.word	0xe000ed20
 800713c:	2000003c 	.word	0x2000003c
 8007140:	e000ef34 	.word	0xe000ef34

08007144 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
	__asm volatile
 800714a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800714e:	f383 8811 	msr	BASEPRI, r3
 8007152:	f3bf 8f6f 	isb	sy
 8007156:	f3bf 8f4f 	dsb	sy
 800715a:	607b      	str	r3, [r7, #4]
}
 800715c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800715e:	4b0f      	ldr	r3, [pc, #60]	; (800719c <vPortEnterCritical+0x58>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3301      	adds	r3, #1
 8007164:	4a0d      	ldr	r2, [pc, #52]	; (800719c <vPortEnterCritical+0x58>)
 8007166:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007168:	4b0c      	ldr	r3, [pc, #48]	; (800719c <vPortEnterCritical+0x58>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2b01      	cmp	r3, #1
 800716e:	d10f      	bne.n	8007190 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007170:	4b0b      	ldr	r3, [pc, #44]	; (80071a0 <vPortEnterCritical+0x5c>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	b2db      	uxtb	r3, r3
 8007176:	2b00      	cmp	r3, #0
 8007178:	d00a      	beq.n	8007190 <vPortEnterCritical+0x4c>
	__asm volatile
 800717a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800717e:	f383 8811 	msr	BASEPRI, r3
 8007182:	f3bf 8f6f 	isb	sy
 8007186:	f3bf 8f4f 	dsb	sy
 800718a:	603b      	str	r3, [r7, #0]
}
 800718c:	bf00      	nop
 800718e:	e7fe      	b.n	800718e <vPortEnterCritical+0x4a>
	}
}
 8007190:	bf00      	nop
 8007192:	370c      	adds	r7, #12
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr
 800719c:	2000003c 	.word	0x2000003c
 80071a0:	e000ed04 	.word	0xe000ed04

080071a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80071a4:	b480      	push	{r7}
 80071a6:	b083      	sub	sp, #12
 80071a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80071aa:	4b12      	ldr	r3, [pc, #72]	; (80071f4 <vPortExitCritical+0x50>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d10a      	bne.n	80071c8 <vPortExitCritical+0x24>
	__asm volatile
 80071b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b6:	f383 8811 	msr	BASEPRI, r3
 80071ba:	f3bf 8f6f 	isb	sy
 80071be:	f3bf 8f4f 	dsb	sy
 80071c2:	607b      	str	r3, [r7, #4]
}
 80071c4:	bf00      	nop
 80071c6:	e7fe      	b.n	80071c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80071c8:	4b0a      	ldr	r3, [pc, #40]	; (80071f4 <vPortExitCritical+0x50>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	3b01      	subs	r3, #1
 80071ce:	4a09      	ldr	r2, [pc, #36]	; (80071f4 <vPortExitCritical+0x50>)
 80071d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80071d2:	4b08      	ldr	r3, [pc, #32]	; (80071f4 <vPortExitCritical+0x50>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d105      	bne.n	80071e6 <vPortExitCritical+0x42>
 80071da:	2300      	movs	r3, #0
 80071dc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80071e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80071e6:	bf00      	nop
 80071e8:	370c      	adds	r7, #12
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr
 80071f2:	bf00      	nop
 80071f4:	2000003c 	.word	0x2000003c
	...

08007200 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007200:	f3ef 8009 	mrs	r0, PSP
 8007204:	f3bf 8f6f 	isb	sy
 8007208:	4b15      	ldr	r3, [pc, #84]	; (8007260 <pxCurrentTCBConst>)
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	f01e 0f10 	tst.w	lr, #16
 8007210:	bf08      	it	eq
 8007212:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007216:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800721a:	6010      	str	r0, [r2, #0]
 800721c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007220:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007224:	f380 8811 	msr	BASEPRI, r0
 8007228:	f3bf 8f4f 	dsb	sy
 800722c:	f3bf 8f6f 	isb	sy
 8007230:	f7ff fcc2 	bl	8006bb8 <vTaskSwitchContext>
 8007234:	f04f 0000 	mov.w	r0, #0
 8007238:	f380 8811 	msr	BASEPRI, r0
 800723c:	bc09      	pop	{r0, r3}
 800723e:	6819      	ldr	r1, [r3, #0]
 8007240:	6808      	ldr	r0, [r1, #0]
 8007242:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007246:	f01e 0f10 	tst.w	lr, #16
 800724a:	bf08      	it	eq
 800724c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007250:	f380 8809 	msr	PSP, r0
 8007254:	f3bf 8f6f 	isb	sy
 8007258:	4770      	bx	lr
 800725a:	bf00      	nop
 800725c:	f3af 8000 	nop.w

08007260 <pxCurrentTCBConst>:
 8007260:	20000154 	.word	0x20000154
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007264:	bf00      	nop
 8007266:	bf00      	nop

08007268 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b082      	sub	sp, #8
 800726c:	af00      	add	r7, sp, #0
	__asm volatile
 800726e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007272:	f383 8811 	msr	BASEPRI, r3
 8007276:	f3bf 8f6f 	isb	sy
 800727a:	f3bf 8f4f 	dsb	sy
 800727e:	607b      	str	r3, [r7, #4]
}
 8007280:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007282:	f7ff fbe1 	bl	8006a48 <xTaskIncrementTick>
 8007286:	4603      	mov	r3, r0
 8007288:	2b00      	cmp	r3, #0
 800728a:	d003      	beq.n	8007294 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800728c:	4b06      	ldr	r3, [pc, #24]	; (80072a8 <SysTick_Handler+0x40>)
 800728e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007292:	601a      	str	r2, [r3, #0]
 8007294:	2300      	movs	r3, #0
 8007296:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	f383 8811 	msr	BASEPRI, r3
}
 800729e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80072a0:	bf00      	nop
 80072a2:	3708      	adds	r7, #8
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}
 80072a8:	e000ed04 	.word	0xe000ed04

080072ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80072ac:	b480      	push	{r7}
 80072ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80072b0:	4b0b      	ldr	r3, [pc, #44]	; (80072e0 <vPortSetupTimerInterrupt+0x34>)
 80072b2:	2200      	movs	r2, #0
 80072b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80072b6:	4b0b      	ldr	r3, [pc, #44]	; (80072e4 <vPortSetupTimerInterrupt+0x38>)
 80072b8:	2200      	movs	r2, #0
 80072ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80072bc:	4b0a      	ldr	r3, [pc, #40]	; (80072e8 <vPortSetupTimerInterrupt+0x3c>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a0a      	ldr	r2, [pc, #40]	; (80072ec <vPortSetupTimerInterrupt+0x40>)
 80072c2:	fba2 2303 	umull	r2, r3, r2, r3
 80072c6:	099b      	lsrs	r3, r3, #6
 80072c8:	4a09      	ldr	r2, [pc, #36]	; (80072f0 <vPortSetupTimerInterrupt+0x44>)
 80072ca:	3b01      	subs	r3, #1
 80072cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80072ce:	4b04      	ldr	r3, [pc, #16]	; (80072e0 <vPortSetupTimerInterrupt+0x34>)
 80072d0:	2207      	movs	r2, #7
 80072d2:	601a      	str	r2, [r3, #0]
}
 80072d4:	bf00      	nop
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	e000e010 	.word	0xe000e010
 80072e4:	e000e018 	.word	0xe000e018
 80072e8:	200000cc 	.word	0x200000cc
 80072ec:	10624dd3 	.word	0x10624dd3
 80072f0:	e000e014 	.word	0xe000e014

080072f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80072f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007304 <vPortEnableVFP+0x10>
 80072f8:	6801      	ldr	r1, [r0, #0]
 80072fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80072fe:	6001      	str	r1, [r0, #0]
 8007300:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007302:	bf00      	nop
 8007304:	e000ed88 	.word	0xe000ed88

08007308 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b08a      	sub	sp, #40	; 0x28
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007310:	2300      	movs	r3, #0
 8007312:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007314:	f7ff faee 	bl	80068f4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007318:	4b5b      	ldr	r3, [pc, #364]	; (8007488 <pvPortMalloc+0x180>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d101      	bne.n	8007324 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007320:	f000 f920 	bl	8007564 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007324:	4b59      	ldr	r3, [pc, #356]	; (800748c <pvPortMalloc+0x184>)
 8007326:	681a      	ldr	r2, [r3, #0]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	4013      	ands	r3, r2
 800732c:	2b00      	cmp	r3, #0
 800732e:	f040 8093 	bne.w	8007458 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d01d      	beq.n	8007374 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007338:	2208      	movs	r2, #8
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	4413      	add	r3, r2
 800733e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f003 0307 	and.w	r3, r3, #7
 8007346:	2b00      	cmp	r3, #0
 8007348:	d014      	beq.n	8007374 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f023 0307 	bic.w	r3, r3, #7
 8007350:	3308      	adds	r3, #8
 8007352:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f003 0307 	and.w	r3, r3, #7
 800735a:	2b00      	cmp	r3, #0
 800735c:	d00a      	beq.n	8007374 <pvPortMalloc+0x6c>
	__asm volatile
 800735e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007362:	f383 8811 	msr	BASEPRI, r3
 8007366:	f3bf 8f6f 	isb	sy
 800736a:	f3bf 8f4f 	dsb	sy
 800736e:	617b      	str	r3, [r7, #20]
}
 8007370:	bf00      	nop
 8007372:	e7fe      	b.n	8007372 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d06e      	beq.n	8007458 <pvPortMalloc+0x150>
 800737a:	4b45      	ldr	r3, [pc, #276]	; (8007490 <pvPortMalloc+0x188>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	429a      	cmp	r2, r3
 8007382:	d869      	bhi.n	8007458 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007384:	4b43      	ldr	r3, [pc, #268]	; (8007494 <pvPortMalloc+0x18c>)
 8007386:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007388:	4b42      	ldr	r3, [pc, #264]	; (8007494 <pvPortMalloc+0x18c>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800738e:	e004      	b.n	800739a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007392:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800739a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	429a      	cmp	r2, r3
 80073a2:	d903      	bls.n	80073ac <pvPortMalloc+0xa4>
 80073a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d1f1      	bne.n	8007390 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80073ac:	4b36      	ldr	r3, [pc, #216]	; (8007488 <pvPortMalloc+0x180>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d050      	beq.n	8007458 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80073b6:	6a3b      	ldr	r3, [r7, #32]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	2208      	movs	r2, #8
 80073bc:	4413      	add	r3, r2
 80073be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80073c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	6a3b      	ldr	r3, [r7, #32]
 80073c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80073c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ca:	685a      	ldr	r2, [r3, #4]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	1ad2      	subs	r2, r2, r3
 80073d0:	2308      	movs	r3, #8
 80073d2:	005b      	lsls	r3, r3, #1
 80073d4:	429a      	cmp	r2, r3
 80073d6:	d91f      	bls.n	8007418 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80073d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4413      	add	r3, r2
 80073de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80073e0:	69bb      	ldr	r3, [r7, #24]
 80073e2:	f003 0307 	and.w	r3, r3, #7
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00a      	beq.n	8007400 <pvPortMalloc+0xf8>
	__asm volatile
 80073ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ee:	f383 8811 	msr	BASEPRI, r3
 80073f2:	f3bf 8f6f 	isb	sy
 80073f6:	f3bf 8f4f 	dsb	sy
 80073fa:	613b      	str	r3, [r7, #16]
}
 80073fc:	bf00      	nop
 80073fe:	e7fe      	b.n	80073fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007402:	685a      	ldr	r2, [r3, #4]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	1ad2      	subs	r2, r2, r3
 8007408:	69bb      	ldr	r3, [r7, #24]
 800740a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800740c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007412:	69b8      	ldr	r0, [r7, #24]
 8007414:	f000 f908 	bl	8007628 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007418:	4b1d      	ldr	r3, [pc, #116]	; (8007490 <pvPortMalloc+0x188>)
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	4a1b      	ldr	r2, [pc, #108]	; (8007490 <pvPortMalloc+0x188>)
 8007424:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007426:	4b1a      	ldr	r3, [pc, #104]	; (8007490 <pvPortMalloc+0x188>)
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	4b1b      	ldr	r3, [pc, #108]	; (8007498 <pvPortMalloc+0x190>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	429a      	cmp	r2, r3
 8007430:	d203      	bcs.n	800743a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007432:	4b17      	ldr	r3, [pc, #92]	; (8007490 <pvPortMalloc+0x188>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a18      	ldr	r2, [pc, #96]	; (8007498 <pvPortMalloc+0x190>)
 8007438:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800743a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800743c:	685a      	ldr	r2, [r3, #4]
 800743e:	4b13      	ldr	r3, [pc, #76]	; (800748c <pvPortMalloc+0x184>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	431a      	orrs	r2, r3
 8007444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007446:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744a:	2200      	movs	r2, #0
 800744c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800744e:	4b13      	ldr	r3, [pc, #76]	; (800749c <pvPortMalloc+0x194>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	3301      	adds	r3, #1
 8007454:	4a11      	ldr	r2, [pc, #68]	; (800749c <pvPortMalloc+0x194>)
 8007456:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007458:	f7ff fa5a 	bl	8006910 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800745c:	69fb      	ldr	r3, [r7, #28]
 800745e:	f003 0307 	and.w	r3, r3, #7
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00a      	beq.n	800747c <pvPortMalloc+0x174>
	__asm volatile
 8007466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800746a:	f383 8811 	msr	BASEPRI, r3
 800746e:	f3bf 8f6f 	isb	sy
 8007472:	f3bf 8f4f 	dsb	sy
 8007476:	60fb      	str	r3, [r7, #12]
}
 8007478:	bf00      	nop
 800747a:	e7fe      	b.n	800747a <pvPortMalloc+0x172>
	return pvReturn;
 800747c:	69fb      	ldr	r3, [r7, #28]
}
 800747e:	4618      	mov	r0, r3
 8007480:	3728      	adds	r7, #40	; 0x28
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}
 8007486:	bf00      	nop
 8007488:	20000e48 	.word	0x20000e48
 800748c:	20000e5c 	.word	0x20000e5c
 8007490:	20000e4c 	.word	0x20000e4c
 8007494:	20000e40 	.word	0x20000e40
 8007498:	20000e50 	.word	0x20000e50
 800749c:	20000e54 	.word	0x20000e54

080074a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b086      	sub	sp, #24
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d04d      	beq.n	800754e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80074b2:	2308      	movs	r3, #8
 80074b4:	425b      	negs	r3, r3
 80074b6:	697a      	ldr	r2, [r7, #20]
 80074b8:	4413      	add	r3, r2
 80074ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	685a      	ldr	r2, [r3, #4]
 80074c4:	4b24      	ldr	r3, [pc, #144]	; (8007558 <vPortFree+0xb8>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4013      	ands	r3, r2
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d10a      	bne.n	80074e4 <vPortFree+0x44>
	__asm volatile
 80074ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074d2:	f383 8811 	msr	BASEPRI, r3
 80074d6:	f3bf 8f6f 	isb	sy
 80074da:	f3bf 8f4f 	dsb	sy
 80074de:	60fb      	str	r3, [r7, #12]
}
 80074e0:	bf00      	nop
 80074e2:	e7fe      	b.n	80074e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d00a      	beq.n	8007502 <vPortFree+0x62>
	__asm volatile
 80074ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f0:	f383 8811 	msr	BASEPRI, r3
 80074f4:	f3bf 8f6f 	isb	sy
 80074f8:	f3bf 8f4f 	dsb	sy
 80074fc:	60bb      	str	r3, [r7, #8]
}
 80074fe:	bf00      	nop
 8007500:	e7fe      	b.n	8007500 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	685a      	ldr	r2, [r3, #4]
 8007506:	4b14      	ldr	r3, [pc, #80]	; (8007558 <vPortFree+0xb8>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4013      	ands	r3, r2
 800750c:	2b00      	cmp	r3, #0
 800750e:	d01e      	beq.n	800754e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d11a      	bne.n	800754e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	685a      	ldr	r2, [r3, #4]
 800751c:	4b0e      	ldr	r3, [pc, #56]	; (8007558 <vPortFree+0xb8>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	43db      	mvns	r3, r3
 8007522:	401a      	ands	r2, r3
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007528:	f7ff f9e4 	bl	80068f4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	685a      	ldr	r2, [r3, #4]
 8007530:	4b0a      	ldr	r3, [pc, #40]	; (800755c <vPortFree+0xbc>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4413      	add	r3, r2
 8007536:	4a09      	ldr	r2, [pc, #36]	; (800755c <vPortFree+0xbc>)
 8007538:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800753a:	6938      	ldr	r0, [r7, #16]
 800753c:	f000 f874 	bl	8007628 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007540:	4b07      	ldr	r3, [pc, #28]	; (8007560 <vPortFree+0xc0>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	3301      	adds	r3, #1
 8007546:	4a06      	ldr	r2, [pc, #24]	; (8007560 <vPortFree+0xc0>)
 8007548:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800754a:	f7ff f9e1 	bl	8006910 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800754e:	bf00      	nop
 8007550:	3718      	adds	r7, #24
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	20000e5c 	.word	0x20000e5c
 800755c:	20000e4c 	.word	0x20000e4c
 8007560:	20000e58 	.word	0x20000e58

08007564 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007564:	b480      	push	{r7}
 8007566:	b085      	sub	sp, #20
 8007568:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800756a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800756e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007570:	4b27      	ldr	r3, [pc, #156]	; (8007610 <prvHeapInit+0xac>)
 8007572:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f003 0307 	and.w	r3, r3, #7
 800757a:	2b00      	cmp	r3, #0
 800757c:	d00c      	beq.n	8007598 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	3307      	adds	r3, #7
 8007582:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f023 0307 	bic.w	r3, r3, #7
 800758a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800758c:	68ba      	ldr	r2, [r7, #8]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	1ad3      	subs	r3, r2, r3
 8007592:	4a1f      	ldr	r2, [pc, #124]	; (8007610 <prvHeapInit+0xac>)
 8007594:	4413      	add	r3, r2
 8007596:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800759c:	4a1d      	ldr	r2, [pc, #116]	; (8007614 <prvHeapInit+0xb0>)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80075a2:	4b1c      	ldr	r3, [pc, #112]	; (8007614 <prvHeapInit+0xb0>)
 80075a4:	2200      	movs	r2, #0
 80075a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	68ba      	ldr	r2, [r7, #8]
 80075ac:	4413      	add	r3, r2
 80075ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80075b0:	2208      	movs	r2, #8
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	1a9b      	subs	r3, r3, r2
 80075b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f023 0307 	bic.w	r3, r3, #7
 80075be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	4a15      	ldr	r2, [pc, #84]	; (8007618 <prvHeapInit+0xb4>)
 80075c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80075c6:	4b14      	ldr	r3, [pc, #80]	; (8007618 <prvHeapInit+0xb4>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2200      	movs	r2, #0
 80075cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80075ce:	4b12      	ldr	r3, [pc, #72]	; (8007618 <prvHeapInit+0xb4>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	2200      	movs	r2, #0
 80075d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	68fa      	ldr	r2, [r7, #12]
 80075de:	1ad2      	subs	r2, r2, r3
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80075e4:	4b0c      	ldr	r3, [pc, #48]	; (8007618 <prvHeapInit+0xb4>)
 80075e6:	681a      	ldr	r2, [r3, #0]
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	4a0a      	ldr	r2, [pc, #40]	; (800761c <prvHeapInit+0xb8>)
 80075f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	4a09      	ldr	r2, [pc, #36]	; (8007620 <prvHeapInit+0xbc>)
 80075fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80075fc:	4b09      	ldr	r3, [pc, #36]	; (8007624 <prvHeapInit+0xc0>)
 80075fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007602:	601a      	str	r2, [r3, #0]
}
 8007604:	bf00      	nop
 8007606:	3714      	adds	r7, #20
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr
 8007610:	20000288 	.word	0x20000288
 8007614:	20000e40 	.word	0x20000e40
 8007618:	20000e48 	.word	0x20000e48
 800761c:	20000e50 	.word	0x20000e50
 8007620:	20000e4c 	.word	0x20000e4c
 8007624:	20000e5c 	.word	0x20000e5c

08007628 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007628:	b480      	push	{r7}
 800762a:	b085      	sub	sp, #20
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007630:	4b28      	ldr	r3, [pc, #160]	; (80076d4 <prvInsertBlockIntoFreeList+0xac>)
 8007632:	60fb      	str	r3, [r7, #12]
 8007634:	e002      	b.n	800763c <prvInsertBlockIntoFreeList+0x14>
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	60fb      	str	r3, [r7, #12]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	687a      	ldr	r2, [r7, #4]
 8007642:	429a      	cmp	r2, r3
 8007644:	d8f7      	bhi.n	8007636 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	68ba      	ldr	r2, [r7, #8]
 8007650:	4413      	add	r3, r2
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	429a      	cmp	r2, r3
 8007656:	d108      	bne.n	800766a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	685a      	ldr	r2, [r3, #4]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	441a      	add	r2, r3
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	68ba      	ldr	r2, [r7, #8]
 8007674:	441a      	add	r2, r3
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	429a      	cmp	r2, r3
 800767c:	d118      	bne.n	80076b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	4b15      	ldr	r3, [pc, #84]	; (80076d8 <prvInsertBlockIntoFreeList+0xb0>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	429a      	cmp	r2, r3
 8007688:	d00d      	beq.n	80076a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	685a      	ldr	r2, [r3, #4]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	441a      	add	r2, r3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	601a      	str	r2, [r3, #0]
 80076a4:	e008      	b.n	80076b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80076a6:	4b0c      	ldr	r3, [pc, #48]	; (80076d8 <prvInsertBlockIntoFreeList+0xb0>)
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	601a      	str	r2, [r3, #0]
 80076ae:	e003      	b.n	80076b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80076b8:	68fa      	ldr	r2, [r7, #12]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	429a      	cmp	r2, r3
 80076be:	d002      	beq.n	80076c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	687a      	ldr	r2, [r7, #4]
 80076c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80076c6:	bf00      	nop
 80076c8:	3714      	adds	r7, #20
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop
 80076d4:	20000e40 	.word	0x20000e40
 80076d8:	20000e48 	.word	0x20000e48

080076dc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80076dc:	b480      	push	{r7}
 80076de:	b085      	sub	sp, #20
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	60f8      	str	r0, [r7, #12]
 80076e4:	60b9      	str	r1, [r7, #8]
 80076e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	4a07      	ldr	r2, [pc, #28]	; (8007708 <vApplicationGetIdleTaskMemory+0x2c>)
 80076ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	4a06      	ldr	r2, [pc, #24]	; (800770c <vApplicationGetIdleTaskMemory+0x30>)
 80076f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2280      	movs	r2, #128	; 0x80
 80076f8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80076fa:	bf00      	nop
 80076fc:	3714      	adds	r7, #20
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr
 8007706:	bf00      	nop
 8007708:	20000e60 	.word	0x20000e60
 800770c:	20000eb4 	.word	0x20000eb4

08007710 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007710:	b5b0      	push	{r4, r5, r7, lr}
 8007712:	b08e      	sub	sp, #56	; 0x38
 8007714:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007716:	f7f9 fc7b 	bl	8001010 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800771a:	f000 f855 	bl	80077c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800771e:	f000 f9eb 	bl	8007af8 <MX_GPIO_Init>
  MX_I2C2_Init();
 8007722:	f000 f8d7 	bl	80078d4 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8007726:	f000 f99b 	bl	8007a60 <MX_USART1_UART_Init>
  MX_DAC1_Init();
 800772a:	f000 f89f 	bl	800786c <MX_DAC1_Init>
  MX_TIM2_Init();
 800772e:	f000 f949 	bl	80079c4 <MX_TIM2_Init>
  MX_OCTOSPI1_Init();
 8007732:	f000 f90f 	bl	8007954 <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */
  BSP_ACCELERO_Init();
 8007736:	f000 fd5d 	bl	80081f4 <BSP_ACCELERO_Init>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800773a:	2100      	movs	r1, #0
 800773c:	481c      	ldr	r0, [pc, #112]	; (80077b0 <main+0xa0>)
 800773e:	f7f9 fdc7 	bl	80012d0 <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2000);
 8007742:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8007746:	2200      	movs	r2, #0
 8007748:	2100      	movs	r1, #0
 800774a:	4819      	ldr	r0, [pc, #100]	; (80077b0 <main+0xa0>)
 800774c:	f7f9 fe6c 	bl	8001428 <HAL_DAC_SetValue>
  HAL_TIM_Base_Start_IT(&htim2);
 8007750:	4818      	ldr	r0, [pc, #96]	; (80077b4 <main+0xa4>)
 8007752:	f7fd fa7f 	bl	8004c54 <HAL_TIM_Base_Start_IT>
  BSP_QSPI_Init();
 8007756:	f000 fda3 	bl	80082a0 <BSP_QSPI_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800775a:	4b17      	ldr	r3, [pc, #92]	; (80077b8 <main+0xa8>)
 800775c:	f107 041c 	add.w	r4, r7, #28
 8007760:	461d      	mov	r5, r3
 8007762:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007764:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007766:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800776a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800776e:	f107 031c 	add.w	r3, r7, #28
 8007772:	2100      	movs	r1, #0
 8007774:	4618      	mov	r0, r3
 8007776:	f7fe fd82 	bl	800627e <osThreadCreate>
 800777a:	4603      	mov	r3, r0
 800777c:	4a0f      	ldr	r2, [pc, #60]	; (80077bc <main+0xac>)
 800777e:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityNormal, 0, 128);
 8007780:	4b0f      	ldr	r3, [pc, #60]	; (80077c0 <main+0xb0>)
 8007782:	463c      	mov	r4, r7
 8007784:	461d      	mov	r5, r3
 8007786:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007788:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800778a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800778e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8007792:	463b      	mov	r3, r7
 8007794:	2100      	movs	r1, #0
 8007796:	4618      	mov	r0, r3
 8007798:	f7fe fd71 	bl	800627e <osThreadCreate>
 800779c:	4603      	mov	r3, r0
 800779e:	4a09      	ldr	r2, [pc, #36]	; (80077c4 <main+0xb4>)
 80077a0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80077a2:	f7fe fd65 	bl	8006270 <osKernelStart>
//	  	  	HAL_Delay(delay);
//	  	  	  }
//
//	  memset(str_tmp,0,sizeof(str_tmp));
//
	  HAL_Delay(10000);
 80077a6:	f242 7010 	movw	r0, #10000	; 0x2710
 80077aa:	f7f9 fc69 	bl	8001080 <HAL_Delay>
 80077ae:	e7fa      	b.n	80077a6 <main+0x96>
 80077b0:	200010b4 	.word	0x200010b4
 80077b4:	2000116c 	.word	0x2000116c
 80077b8:	08009a8c 	.word	0x08009a8c
 80077bc:	20001248 	.word	0x20001248
 80077c0:	08009aa8 	.word	0x08009aa8
 80077c4:	2000124c 	.word	0x2000124c

080077c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b096      	sub	sp, #88	; 0x58
 80077cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80077ce:	f107 0314 	add.w	r3, r7, #20
 80077d2:	2244      	movs	r2, #68	; 0x44
 80077d4:	2100      	movs	r1, #0
 80077d6:	4618      	mov	r0, r3
 80077d8:	f001 fcd4 	bl	8009184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80077dc:	463b      	mov	r3, r7
 80077de:	2200      	movs	r2, #0
 80077e0:	601a      	str	r2, [r3, #0]
 80077e2:	605a      	str	r2, [r3, #4]
 80077e4:	609a      	str	r2, [r3, #8]
 80077e6:	60da      	str	r2, [r3, #12]
 80077e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80077ea:	2000      	movs	r0, #0
 80077ec:	f7fb fd14 	bl	8003218 <HAL_PWREx_ControlVoltageScaling>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d001      	beq.n	80077fa <SystemClock_Config+0x32>
  {
    Error_Handler();
 80077f6:	f000 fba7 	bl	8007f48 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80077fa:	2310      	movs	r3, #16
 80077fc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80077fe:	2301      	movs	r3, #1
 8007800:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8007802:	2300      	movs	r3, #0
 8007804:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8007806:	2360      	movs	r3, #96	; 0x60
 8007808:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800780a:	2302      	movs	r3, #2
 800780c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800780e:	2301      	movs	r3, #1
 8007810:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8007812:	2301      	movs	r3, #1
 8007814:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8007816:	233c      	movs	r3, #60	; 0x3c
 8007818:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800781a:	2302      	movs	r3, #2
 800781c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800781e:	2302      	movs	r3, #2
 8007820:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007822:	2302      	movs	r3, #2
 8007824:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007826:	f107 0314 	add.w	r3, r7, #20
 800782a:	4618      	mov	r0, r3
 800782c:	f7fb fd98 	bl	8003360 <HAL_RCC_OscConfig>
 8007830:	4603      	mov	r3, r0
 8007832:	2b00      	cmp	r3, #0
 8007834:	d001      	beq.n	800783a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8007836:	f000 fb87 	bl	8007f48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800783a:	230f      	movs	r3, #15
 800783c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800783e:	2303      	movs	r3, #3
 8007840:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007842:	2300      	movs	r3, #0
 8007844:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007846:	2300      	movs	r3, #0
 8007848:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800784a:	2300      	movs	r3, #0
 800784c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800784e:	463b      	mov	r3, r7
 8007850:	2105      	movs	r1, #5
 8007852:	4618      	mov	r0, r3
 8007854:	f7fc f99e 	bl	8003b94 <HAL_RCC_ClockConfig>
 8007858:	4603      	mov	r3, r0
 800785a:	2b00      	cmp	r3, #0
 800785c:	d001      	beq.n	8007862 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800785e:	f000 fb73 	bl	8007f48 <Error_Handler>
  }
}
 8007862:	bf00      	nop
 8007864:	3758      	adds	r7, #88	; 0x58
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
	...

0800786c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b08a      	sub	sp, #40	; 0x28
 8007870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8007872:	463b      	mov	r3, r7
 8007874:	2228      	movs	r2, #40	; 0x28
 8007876:	2100      	movs	r1, #0
 8007878:	4618      	mov	r0, r3
 800787a:	f001 fc83 	bl	8009184 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800787e:	4b13      	ldr	r3, [pc, #76]	; (80078cc <MX_DAC1_Init+0x60>)
 8007880:	4a13      	ldr	r2, [pc, #76]	; (80078d0 <MX_DAC1_Init+0x64>)
 8007882:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8007884:	4811      	ldr	r0, [pc, #68]	; (80078cc <MX_DAC1_Init+0x60>)
 8007886:	f7f9 fd01 	bl	800128c <HAL_DAC_Init>
 800788a:	4603      	mov	r3, r0
 800788c:	2b00      	cmp	r3, #0
 800788e:	d001      	beq.n	8007894 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8007890:	f000 fb5a 	bl	8007f48 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8007894:	2300      	movs	r3, #0
 8007896:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8007898:	2300      	movs	r3, #0
 800789a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800789c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078a0:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80078a2:	2300      	movs	r3, #0
 80078a4:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80078a6:	2300      	movs	r3, #0
 80078a8:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80078aa:	2300      	movs	r3, #0
 80078ac:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80078ae:	463b      	mov	r3, r7
 80078b0:	2200      	movs	r2, #0
 80078b2:	4619      	mov	r1, r3
 80078b4:	4805      	ldr	r0, [pc, #20]	; (80078cc <MX_DAC1_Init+0x60>)
 80078b6:	f7f9 fde7 	bl	8001488 <HAL_DAC_ConfigChannel>
 80078ba:	4603      	mov	r3, r0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d001      	beq.n	80078c4 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 80078c0:	f000 fb42 	bl	8007f48 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80078c4:	bf00      	nop
 80078c6:	3728      	adds	r7, #40	; 0x28
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	200010b4 	.word	0x200010b4
 80078d0:	40007400 	.word	0x40007400

080078d4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80078d8:	4b1b      	ldr	r3, [pc, #108]	; (8007948 <MX_I2C2_Init+0x74>)
 80078da:	4a1c      	ldr	r2, [pc, #112]	; (800794c <MX_I2C2_Init+0x78>)
 80078dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 80078de:	4b1a      	ldr	r3, [pc, #104]	; (8007948 <MX_I2C2_Init+0x74>)
 80078e0:	4a1b      	ldr	r2, [pc, #108]	; (8007950 <MX_I2C2_Init+0x7c>)
 80078e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80078e4:	4b18      	ldr	r3, [pc, #96]	; (8007948 <MX_I2C2_Init+0x74>)
 80078e6:	2200      	movs	r2, #0
 80078e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80078ea:	4b17      	ldr	r3, [pc, #92]	; (8007948 <MX_I2C2_Init+0x74>)
 80078ec:	2201      	movs	r2, #1
 80078ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80078f0:	4b15      	ldr	r3, [pc, #84]	; (8007948 <MX_I2C2_Init+0x74>)
 80078f2:	2200      	movs	r2, #0
 80078f4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80078f6:	4b14      	ldr	r3, [pc, #80]	; (8007948 <MX_I2C2_Init+0x74>)
 80078f8:	2200      	movs	r2, #0
 80078fa:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80078fc:	4b12      	ldr	r3, [pc, #72]	; (8007948 <MX_I2C2_Init+0x74>)
 80078fe:	2200      	movs	r2, #0
 8007900:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007902:	4b11      	ldr	r3, [pc, #68]	; (8007948 <MX_I2C2_Init+0x74>)
 8007904:	2200      	movs	r2, #0
 8007906:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007908:	4b0f      	ldr	r3, [pc, #60]	; (8007948 <MX_I2C2_Init+0x74>)
 800790a:	2200      	movs	r2, #0
 800790c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800790e:	480e      	ldr	r0, [pc, #56]	; (8007948 <MX_I2C2_Init+0x74>)
 8007910:	f7fa f9a0 	bl	8001c54 <HAL_I2C_Init>
 8007914:	4603      	mov	r3, r0
 8007916:	2b00      	cmp	r3, #0
 8007918:	d001      	beq.n	800791e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800791a:	f000 fb15 	bl	8007f48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800791e:	2100      	movs	r1, #0
 8007920:	4809      	ldr	r0, [pc, #36]	; (8007948 <MX_I2C2_Init+0x74>)
 8007922:	f7fa ff29 	bl	8002778 <HAL_I2CEx_ConfigAnalogFilter>
 8007926:	4603      	mov	r3, r0
 8007928:	2b00      	cmp	r3, #0
 800792a:	d001      	beq.n	8007930 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800792c:	f000 fb0c 	bl	8007f48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8007930:	2100      	movs	r1, #0
 8007932:	4805      	ldr	r0, [pc, #20]	; (8007948 <MX_I2C2_Init+0x74>)
 8007934:	f7fa ff6b 	bl	800280e <HAL_I2CEx_ConfigDigitalFilter>
 8007938:	4603      	mov	r3, r0
 800793a:	2b00      	cmp	r3, #0
 800793c:	d001      	beq.n	8007942 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800793e:	f000 fb03 	bl	8007f48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8007942:	bf00      	nop
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	200010c8 	.word	0x200010c8
 800794c:	40005800 	.word	0x40005800
 8007950:	307075b1 	.word	0x307075b1

08007954 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8007958:	4b18      	ldr	r3, [pc, #96]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 800795a:	4a19      	ldr	r2, [pc, #100]	; (80079c0 <MX_OCTOSPI1_Init+0x6c>)
 800795c:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 800795e:	4b17      	ldr	r3, [pc, #92]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 8007960:	2201      	movs	r2, #1
 8007962:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8007964:	4b15      	ldr	r3, [pc, #84]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 8007966:	2200      	movs	r2, #0
 8007968:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 800796a:	4b14      	ldr	r3, [pc, #80]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 800796c:	2200      	movs	r2, #0
 800796e:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8007970:	4b12      	ldr	r3, [pc, #72]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 8007972:	2220      	movs	r2, #32
 8007974:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8007976:	4b11      	ldr	r3, [pc, #68]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 8007978:	2201      	movs	r2, #1
 800797a:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 800797c:	4b0f      	ldr	r3, [pc, #60]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 800797e:	2200      	movs	r2, #0
 8007980:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8007982:	4b0e      	ldr	r3, [pc, #56]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 8007984:	2200      	movs	r2, #0
 8007986:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8007988:	4b0c      	ldr	r3, [pc, #48]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 800798a:	2201      	movs	r2, #1
 800798c:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800798e:	4b0b      	ldr	r3, [pc, #44]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 8007990:	2200      	movs	r2, #0
 8007992:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8007994:	4b09      	ldr	r3, [pc, #36]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 8007996:	2200      	movs	r2, #0
 8007998:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 800799a:	4b08      	ldr	r3, [pc, #32]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 800799c:	2200      	movs	r2, #0
 800799e:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80079a0:	4b06      	ldr	r3, [pc, #24]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 80079a2:	2208      	movs	r2, #8
 80079a4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80079a6:	4805      	ldr	r0, [pc, #20]	; (80079bc <MX_OCTOSPI1_Init+0x68>)
 80079a8:	f7fa ff7e 	bl	80028a8 <HAL_OSPI_Init>
 80079ac:	4603      	mov	r3, r0
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d001      	beq.n	80079b6 <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 80079b2:	f000 fac9 	bl	8007f48 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80079b6:	bf00      	nop
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	2000111c 	.word	0x2000111c
 80079c0:	a0001000 	.word	0xa0001000

080079c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b088      	sub	sp, #32
 80079c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80079ca:	f107 0310 	add.w	r3, r7, #16
 80079ce:	2200      	movs	r2, #0
 80079d0:	601a      	str	r2, [r3, #0]
 80079d2:	605a      	str	r2, [r3, #4]
 80079d4:	609a      	str	r2, [r3, #8]
 80079d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80079d8:	1d3b      	adds	r3, r7, #4
 80079da:	2200      	movs	r2, #0
 80079dc:	601a      	str	r2, [r3, #0]
 80079de:	605a      	str	r2, [r3, #4]
 80079e0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80079e2:	4b1e      	ldr	r3, [pc, #120]	; (8007a5c <MX_TIM2_Init+0x98>)
 80079e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80079e8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80079ea:	4b1c      	ldr	r3, [pc, #112]	; (8007a5c <MX_TIM2_Init+0x98>)
 80079ec:	2200      	movs	r2, #0
 80079ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80079f0:	4b1a      	ldr	r3, [pc, #104]	; (8007a5c <MX_TIM2_Init+0x98>)
 80079f2:	2200      	movs	r2, #0
 80079f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80079f6:	4b19      	ldr	r3, [pc, #100]	; (8007a5c <MX_TIM2_Init+0x98>)
 80079f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80079fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80079fe:	4b17      	ldr	r3, [pc, #92]	; (8007a5c <MX_TIM2_Init+0x98>)
 8007a00:	2200      	movs	r2, #0
 8007a02:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007a04:	4b15      	ldr	r3, [pc, #84]	; (8007a5c <MX_TIM2_Init+0x98>)
 8007a06:	2200      	movs	r2, #0
 8007a08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007a0a:	4814      	ldr	r0, [pc, #80]	; (8007a5c <MX_TIM2_Init+0x98>)
 8007a0c:	f7fd f8ca 	bl	8004ba4 <HAL_TIM_Base_Init>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d001      	beq.n	8007a1a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8007a16:	f000 fa97 	bl	8007f48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007a1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007a1e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007a20:	f107 0310 	add.w	r3, r7, #16
 8007a24:	4619      	mov	r1, r3
 8007a26:	480d      	ldr	r0, [pc, #52]	; (8007a5c <MX_TIM2_Init+0x98>)
 8007a28:	f7fd faa3 	bl	8004f72 <HAL_TIM_ConfigClockSource>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d001      	beq.n	8007a36 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8007a32:	f000 fa89 	bl	8007f48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007a36:	2300      	movs	r3, #0
 8007a38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007a3e:	1d3b      	adds	r3, r7, #4
 8007a40:	4619      	mov	r1, r3
 8007a42:	4806      	ldr	r0, [pc, #24]	; (8007a5c <MX_TIM2_Init+0x98>)
 8007a44:	f7fd fcba 	bl	80053bc <HAL_TIMEx_MasterConfigSynchronization>
 8007a48:	4603      	mov	r3, r0
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d001      	beq.n	8007a52 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8007a4e:	f000 fa7b 	bl	8007f48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8007a52:	bf00      	nop
 8007a54:	3720      	adds	r7, #32
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
 8007a5a:	bf00      	nop
 8007a5c:	2000116c 	.word	0x2000116c

08007a60 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8007a64:	4b22      	ldr	r3, [pc, #136]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007a66:	4a23      	ldr	r2, [pc, #140]	; (8007af4 <MX_USART1_UART_Init+0x94>)
 8007a68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8007a6a:	4b21      	ldr	r3, [pc, #132]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007a6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007a70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007a72:	4b1f      	ldr	r3, [pc, #124]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007a74:	2200      	movs	r2, #0
 8007a76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007a78:	4b1d      	ldr	r3, [pc, #116]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007a7e:	4b1c      	ldr	r3, [pc, #112]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007a80:	2200      	movs	r2, #0
 8007a82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007a84:	4b1a      	ldr	r3, [pc, #104]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007a86:	220c      	movs	r2, #12
 8007a88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007a8a:	4b19      	ldr	r3, [pc, #100]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007a90:	4b17      	ldr	r3, [pc, #92]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007a92:	2200      	movs	r2, #0
 8007a94:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007a96:	4b16      	ldr	r3, [pc, #88]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007a98:	2200      	movs	r2, #0
 8007a9a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007a9c:	4b14      	ldr	r3, [pc, #80]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007aa2:	4b13      	ldr	r3, [pc, #76]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007aa8:	4811      	ldr	r0, [pc, #68]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007aaa:	f7fd fd2d 	bl	8005508 <HAL_UART_Init>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d001      	beq.n	8007ab8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8007ab4:	f000 fa48 	bl	8007f48 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007ab8:	2100      	movs	r1, #0
 8007aba:	480d      	ldr	r0, [pc, #52]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007abc:	f7fe faf6 	bl	80060ac <HAL_UARTEx_SetTxFifoThreshold>
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d001      	beq.n	8007aca <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8007ac6:	f000 fa3f 	bl	8007f48 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007aca:	2100      	movs	r1, #0
 8007acc:	4808      	ldr	r0, [pc, #32]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007ace:	f7fe fb2b 	bl	8006128 <HAL_UARTEx_SetRxFifoThreshold>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d001      	beq.n	8007adc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8007ad8:	f000 fa36 	bl	8007f48 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8007adc:	4804      	ldr	r0, [pc, #16]	; (8007af0 <MX_USART1_UART_Init+0x90>)
 8007ade:	f7fe faac 	bl	800603a <HAL_UARTEx_DisableFifoMode>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d001      	beq.n	8007aec <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8007ae8:	f000 fa2e 	bl	8007f48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8007aec:	bf00      	nop
 8007aee:	bd80      	pop	{r7, pc}
 8007af0:	200011b8 	.word	0x200011b8
 8007af4:	40013800 	.word	0x40013800

08007af8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b088      	sub	sp, #32
 8007afc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007afe:	f107 030c 	add.w	r3, r7, #12
 8007b02:	2200      	movs	r2, #0
 8007b04:	601a      	str	r2, [r3, #0]
 8007b06:	605a      	str	r2, [r3, #4]
 8007b08:	609a      	str	r2, [r3, #8]
 8007b0a:	60da      	str	r2, [r3, #12]
 8007b0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007b0e:	4b1f      	ldr	r3, [pc, #124]	; (8007b8c <MX_GPIO_Init+0x94>)
 8007b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b12:	4a1e      	ldr	r2, [pc, #120]	; (8007b8c <MX_GPIO_Init+0x94>)
 8007b14:	f043 0304 	orr.w	r3, r3, #4
 8007b18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007b1a:	4b1c      	ldr	r3, [pc, #112]	; (8007b8c <MX_GPIO_Init+0x94>)
 8007b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b1e:	f003 0304 	and.w	r3, r3, #4
 8007b22:	60bb      	str	r3, [r7, #8]
 8007b24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b26:	4b19      	ldr	r3, [pc, #100]	; (8007b8c <MX_GPIO_Init+0x94>)
 8007b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b2a:	4a18      	ldr	r2, [pc, #96]	; (8007b8c <MX_GPIO_Init+0x94>)
 8007b2c:	f043 0301 	orr.w	r3, r3, #1
 8007b30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007b32:	4b16      	ldr	r3, [pc, #88]	; (8007b8c <MX_GPIO_Init+0x94>)
 8007b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b36:	f003 0301 	and.w	r3, r3, #1
 8007b3a:	607b      	str	r3, [r7, #4]
 8007b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007b3e:	4b13      	ldr	r3, [pc, #76]	; (8007b8c <MX_GPIO_Init+0x94>)
 8007b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b42:	4a12      	ldr	r2, [pc, #72]	; (8007b8c <MX_GPIO_Init+0x94>)
 8007b44:	f043 0302 	orr.w	r3, r3, #2
 8007b48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007b4a:	4b10      	ldr	r3, [pc, #64]	; (8007b8c <MX_GPIO_Init+0x94>)
 8007b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b4e:	f003 0302 	and.w	r3, r3, #2
 8007b52:	603b      	str	r3, [r7, #0]
 8007b54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8007b56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007b5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007b5c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8007b60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b62:	2300      	movs	r3, #0
 8007b64:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007b66:	f107 030c 	add.w	r3, r7, #12
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	4808      	ldr	r0, [pc, #32]	; (8007b90 <MX_GPIO_Init+0x98>)
 8007b6e:	f7f9 fdd5 	bl	800171c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8007b72:	2200      	movs	r2, #0
 8007b74:	2105      	movs	r1, #5
 8007b76:	2028      	movs	r0, #40	; 0x28
 8007b78:	f7f9 fb5e 	bl	8001238 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8007b7c:	2028      	movs	r0, #40	; 0x28
 8007b7e:	f7f9 fb77 	bl	8001270 <HAL_NVIC_EnableIRQ>

}
 8007b82:	bf00      	nop
 8007b84:	3720      	adds	r7, #32
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}
 8007b8a:	bf00      	nop
 8007b8c:	40021000 	.word	0x40021000
 8007b90:	48000800 	.word	0x48000800

08007b94 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b09e      	sub	sp, #120	; 0x78
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	80fb      	strh	r3, [r7, #6]
//	if (BSP_QSPI_Read((uint8_t *) tone, toneAddr, toneSamples) != QSPI_OK) {
//		Error_Handler();
//	}
	sprintf(str_tmp, "button\r\n");
 8007b9e:	4919      	ldr	r1, [pc, #100]	; (8007c04 <HAL_GPIO_EXTI_Callback+0x70>)
 8007ba0:	4819      	ldr	r0, [pc, #100]	; (8007c08 <HAL_GPIO_EXTI_Callback+0x74>)
 8007ba2:	f001 faf7 	bl	8009194 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)str_tmp, sizeof(str_tmp),10000);
 8007ba6:	f242 7310 	movw	r3, #10000	; 0x2710
 8007baa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007bae:	4916      	ldr	r1, [pc, #88]	; (8007c08 <HAL_GPIO_EXTI_Callback+0x74>)
 8007bb0:	4816      	ldr	r0, [pc, #88]	; (8007c0c <HAL_GPIO_EXTI_Callback+0x78>)
 8007bb2:	f7fd fcf9 	bl	80055a8 <HAL_UART_Transmit>
	memset(str_tmp,0,sizeof(str_tmp));
 8007bb6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007bba:	2100      	movs	r1, #0
 8007bbc:	4812      	ldr	r0, [pc, #72]	; (8007c08 <HAL_GPIO_EXTI_Callback+0x74>)
 8007bbe:	f001 fae1 	bl	8009184 <memset>
	uint8_t pData[100];
	pData[0] = 6;
 8007bc2:	2306      	movs	r3, #6
 8007bc4:	723b      	strb	r3, [r7, #8]
	uint32_t WriteAddr;
	uint32_t Size = 100;
 8007bc6:	2364      	movs	r3, #100	; 0x64
 8007bc8:	677b      	str	r3, [r7, #116]	; 0x74
//	int result = BSP_QSPI_Write(pData, 0, Size);
	if (BSP_QSPI_Write(pData, 0, Size) != QSPI_OK) {
 8007bca:	f107 0308 	add.w	r3, r7, #8
 8007bce:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007bd0:	2100      	movs	r1, #0
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f000 fc34 	bl	8008440 <BSP_QSPI_Write>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d001      	beq.n	8007be2 <HAL_GPIO_EXTI_Callback+0x4e>
			Error_Handler();
 8007bde:	f000 f9b3 	bl	8007f48 <Error_Handler>
		}
	pData[0] = 0;
 8007be2:	2300      	movs	r3, #0
 8007be4:	723b      	strb	r3, [r7, #8]
	int stat = BSP_QSPI_Read(pData, 0, Size);
 8007be6:	f107 0308 	add.w	r3, r7, #8
 8007bea:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007bec:	2100      	movs	r1, #0
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f000 fbd4 	bl	800839c <BSP_QSPI_Read>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	673b      	str	r3, [r7, #112]	; 0x70

	int i = 0;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	66fb      	str	r3, [r7, #108]	; 0x6c

}
 8007bfc:	bf00      	nop
 8007bfe:	3778      	adds	r7, #120	; 0x78
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}
 8007c04:	08009ac4 	.word	0x08009ac4
 8007c08:	20001250 	.word	0x20001250
 8007c0c:	200011b8 	.word	0x200011b8

08007c10 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b082      	sub	sp, #8
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8007c18:	2001      	movs	r0, #1
 8007c1a:	f7fe fb7c 	bl	8006316 <osDelay>
	BSP_ACCELERO_AccGetXYZ(accel);
 8007c1e:	4802      	ldr	r0, [pc, #8]	; (8007c28 <StartDefaultTask+0x18>)
 8007c20:	f000 fb26 	bl	8008270 <BSP_ACCELERO_AccGetXYZ>
    osDelay(1);
 8007c24:	e7f8      	b.n	8007c18 <StartDefaultTask+0x8>
 8007c26:	bf00      	nop
 8007c28:	2000137c 	.word	0x2000137c

08007c2c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8007c34:	2001      	movs	r0, #1
 8007c36:	f7fe fb6e 	bl	8006316 <osDelay>
    int thres = 600;
 8007c3a:	f44f 7316 	mov.w	r3, #600	; 0x258
 8007c3e:	60fb      	str	r3, [r7, #12]
    int delay = 500;
 8007c40:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007c44:	60bb      	str	r3, [r7, #8]

//   	  sprintf(str_tmp, "%d,  %d,  %d \n \r", (int) accel[0], (int)accel[1], (int)accel[2]);
//   	HAL_UART_Transmit(&huart1, (uint8_t *)str_tmp, sizeof(str_tmp),10000);

    if ((int) accel[0] > thres) {
 8007c46:	4b71      	ldr	r3, [pc, #452]	; (8007e0c <StartTask02+0x1e0>)
 8007c48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	4293      	cmp	r3, r2
 8007c52:	da1b      	bge.n	8007c8c <StartTask02+0x60>
    	if (note_selector < 27){
 8007c54:	4b6e      	ldr	r3, [pc, #440]	; (8007e10 <StartTask02+0x1e4>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	2b1a      	cmp	r3, #26
 8007c5a:	dc04      	bgt.n	8007c66 <StartTask02+0x3a>
   			  note_selector += 1;
 8007c5c:	4b6c      	ldr	r3, [pc, #432]	; (8007e10 <StartTask02+0x1e4>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	3301      	adds	r3, #1
 8007c62:	4a6b      	ldr	r2, [pc, #428]	; (8007e10 <StartTask02+0x1e4>)
 8007c64:	6013      	str	r3, [r2, #0]
   		  }
   		  sprintf(str_tmp, "X-RIGHT NOTE:%d \n \r", note_selector);
 8007c66:	4b6a      	ldr	r3, [pc, #424]	; (8007e10 <StartTask02+0x1e4>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	4969      	ldr	r1, [pc, #420]	; (8007e14 <StartTask02+0x1e8>)
 8007c6e:	486a      	ldr	r0, [pc, #424]	; (8007e18 <StartTask02+0x1ec>)
 8007c70:	f001 fa90 	bl	8009194 <siprintf>
   		  HAL_UART_Transmit(&huart1, (uint8_t *)str_tmp, sizeof(str_tmp),10000);
 8007c74:	f242 7310 	movw	r3, #10000	; 0x2710
 8007c78:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007c7c:	4966      	ldr	r1, [pc, #408]	; (8007e18 <StartTask02+0x1ec>)
 8007c7e:	4867      	ldr	r0, [pc, #412]	; (8007e1c <StartTask02+0x1f0>)
 8007c80:	f7fd fc92 	bl	80055a8 <HAL_UART_Transmit>
//   		  noteplayed = 1;
   		osDelay(delay);
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	4618      	mov	r0, r3
 8007c88:	f7fe fb45 	bl	8006316 <osDelay>
   	  }

   	  if ((int) accel[0] < -thres) {
 8007c8c:	4b5f      	ldr	r3, [pc, #380]	; (8007e0c <StartTask02+0x1e0>)
 8007c8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c92:	461a      	mov	r2, r3
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	425b      	negs	r3, r3
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	da1b      	bge.n	8007cd4 <StartTask02+0xa8>
   		  if (note_selector > 0){
 8007c9c:	4b5c      	ldr	r3, [pc, #368]	; (8007e10 <StartTask02+0x1e4>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	dd04      	ble.n	8007cae <StartTask02+0x82>
   				note_selector -= 1;
 8007ca4:	4b5a      	ldr	r3, [pc, #360]	; (8007e10 <StartTask02+0x1e4>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	3b01      	subs	r3, #1
 8007caa:	4a59      	ldr	r2, [pc, #356]	; (8007e10 <StartTask02+0x1e4>)
 8007cac:	6013      	str	r3, [r2, #0]
   	  		  }
   	  		  sprintf(str_tmp, "X-LEFT NOTE:%d\n \r", note_selector);
 8007cae:	4b58      	ldr	r3, [pc, #352]	; (8007e10 <StartTask02+0x1e4>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	495a      	ldr	r1, [pc, #360]	; (8007e20 <StartTask02+0x1f4>)
 8007cb6:	4858      	ldr	r0, [pc, #352]	; (8007e18 <StartTask02+0x1ec>)
 8007cb8:	f001 fa6c 	bl	8009194 <siprintf>
   	  		  HAL_UART_Transmit(&huart1, (uint8_t *)str_tmp, sizeof(str_tmp),10000);
 8007cbc:	f242 7310 	movw	r3, #10000	; 0x2710
 8007cc0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007cc4:	4954      	ldr	r1, [pc, #336]	; (8007e18 <StartTask02+0x1ec>)
 8007cc6:	4855      	ldr	r0, [pc, #340]	; (8007e1c <StartTask02+0x1f0>)
 8007cc8:	f7fd fc6e 	bl	80055a8 <HAL_UART_Transmit>
//   	  		noteplayed = 1;
   	  	osDelay(delay);
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f7fe fb21 	bl	8006316 <osDelay>
   	  }

   	  if ((int) accel[1] > thres) {
 8007cd4:	4b4d      	ldr	r3, [pc, #308]	; (8007e0c <StartTask02+0x1e0>)
 8007cd6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8007cda:	461a      	mov	r2, r3
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	da1b      	bge.n	8007d1a <StartTask02+0xee>
   	  		  if (note_selector + 7 < 27) {
 8007ce2:	4b4b      	ldr	r3, [pc, #300]	; (8007e10 <StartTask02+0x1e4>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2b13      	cmp	r3, #19
 8007ce8:	dc04      	bgt.n	8007cf4 <StartTask02+0xc8>
   	  			  note_selector += 7;
 8007cea:	4b49      	ldr	r3, [pc, #292]	; (8007e10 <StartTask02+0x1e4>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	3307      	adds	r3, #7
 8007cf0:	4a47      	ldr	r2, [pc, #284]	; (8007e10 <StartTask02+0x1e4>)
 8007cf2:	6013      	str	r3, [r2, #0]
   	  		  }
   	  		  sprintf(str_tmp, "Y_FOWARD NOTE:%d\n \r", note_selector);
 8007cf4:	4b46      	ldr	r3, [pc, #280]	; (8007e10 <StartTask02+0x1e4>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	494a      	ldr	r1, [pc, #296]	; (8007e24 <StartTask02+0x1f8>)
 8007cfc:	4846      	ldr	r0, [pc, #280]	; (8007e18 <StartTask02+0x1ec>)
 8007cfe:	f001 fa49 	bl	8009194 <siprintf>
   	  		HAL_UART_Transmit(&huart1, (uint8_t *)str_tmp, sizeof(str_tmp),10000);
 8007d02:	f242 7310 	movw	r3, #10000	; 0x2710
 8007d06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007d0a:	4943      	ldr	r1, [pc, #268]	; (8007e18 <StartTask02+0x1ec>)
 8007d0c:	4843      	ldr	r0, [pc, #268]	; (8007e1c <StartTask02+0x1f0>)
 8007d0e:	f7fd fc4b 	bl	80055a8 <HAL_UART_Transmit>
//   	  	noteplayed = 1;
   	    osDelay(delay);
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	4618      	mov	r0, r3
 8007d16:	f7fe fafe 	bl	8006316 <osDelay>
   	  }

   	  if ((int) accel[1] < -thres) {
 8007d1a:	4b3c      	ldr	r3, [pc, #240]	; (8007e0c <StartTask02+0x1e0>)
 8007d1c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8007d20:	461a      	mov	r2, r3
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	425b      	negs	r3, r3
 8007d26:	429a      	cmp	r2, r3
 8007d28:	da1b      	bge.n	8007d62 <StartTask02+0x136>
   	  	  		if (note_selector - 7 > 0) {
 8007d2a:	4b39      	ldr	r3, [pc, #228]	; (8007e10 <StartTask02+0x1e4>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	2b07      	cmp	r3, #7
 8007d30:	dd04      	ble.n	8007d3c <StartTask02+0x110>
   	  	  		note_selector -= 7;
 8007d32:	4b37      	ldr	r3, [pc, #220]	; (8007e10 <StartTask02+0x1e4>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	3b07      	subs	r3, #7
 8007d38:	4a35      	ldr	r2, [pc, #212]	; (8007e10 <StartTask02+0x1e4>)
 8007d3a:	6013      	str	r3, [r2, #0]
   	  	  		}
   	  	  		sprintf(str_tmp, "Y_BACK NOTE:%d\n \r", note_selector);
 8007d3c:	4b34      	ldr	r3, [pc, #208]	; (8007e10 <StartTask02+0x1e4>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	461a      	mov	r2, r3
 8007d42:	4939      	ldr	r1, [pc, #228]	; (8007e28 <StartTask02+0x1fc>)
 8007d44:	4834      	ldr	r0, [pc, #208]	; (8007e18 <StartTask02+0x1ec>)
 8007d46:	f001 fa25 	bl	8009194 <siprintf>
   	  	  		HAL_UART_Transmit(&huart1, (uint8_t *)str_tmp, sizeof(str_tmp),10000);
 8007d4a:	f242 7310 	movw	r3, #10000	; 0x2710
 8007d4e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007d52:	4931      	ldr	r1, [pc, #196]	; (8007e18 <StartTask02+0x1ec>)
 8007d54:	4831      	ldr	r0, [pc, #196]	; (8007e1c <StartTask02+0x1f0>)
 8007d56:	f7fd fc27 	bl	80055a8 <HAL_UART_Transmit>
//   	  	  	noteplayed = 1;
   	  	osDelay(delay);
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f7fe fada 	bl	8006316 <osDelay>
   	  }

   	  if ((int) accel[2] > 1000+thres) {
 8007d62:	4b2a      	ldr	r3, [pc, #168]	; (8007e0c <StartTask02+0x1e0>)
 8007d64:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8007d68:	461a      	mov	r2, r3
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8007d70:	429a      	cmp	r2, r3
 8007d72:	dd1b      	ble.n	8007dac <StartTask02+0x180>
   	  		if (volume_selector < 3){
 8007d74:	4b2d      	ldr	r3, [pc, #180]	; (8007e2c <StartTask02+0x200>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	2b02      	cmp	r3, #2
 8007d7a:	dc04      	bgt.n	8007d86 <StartTask02+0x15a>

   	  			volume_selector += 1;
 8007d7c:	4b2b      	ldr	r3, [pc, #172]	; (8007e2c <StartTask02+0x200>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	3301      	adds	r3, #1
 8007d82:	4a2a      	ldr	r2, [pc, #168]	; (8007e2c <StartTask02+0x200>)
 8007d84:	6013      	str	r3, [r2, #0]
   	  		}

   	  		sprintf(str_tmp, "Z_UP NOTE:%d\n \r", volume_selector);
 8007d86:	4b29      	ldr	r3, [pc, #164]	; (8007e2c <StartTask02+0x200>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	4928      	ldr	r1, [pc, #160]	; (8007e30 <StartTask02+0x204>)
 8007d8e:	4822      	ldr	r0, [pc, #136]	; (8007e18 <StartTask02+0x1ec>)
 8007d90:	f001 fa00 	bl	8009194 <siprintf>
   	  		HAL_UART_Transmit(&huart1, (uint8_t *)str_tmp, sizeof(str_tmp),10000);
 8007d94:	f242 7310 	movw	r3, #10000	; 0x2710
 8007d98:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007d9c:	491e      	ldr	r1, [pc, #120]	; (8007e18 <StartTask02+0x1ec>)
 8007d9e:	481f      	ldr	r0, [pc, #124]	; (8007e1c <StartTask02+0x1f0>)
 8007da0:	f7fd fc02 	bl	80055a8 <HAL_UART_Transmit>
//   	  	noteplayed = 1;
   	    osDelay(delay);
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7fe fab5 	bl	8006316 <osDelay>
   	  }

   	  if ((int) accel[2] < 1000-thres) {
 8007dac:	4b17      	ldr	r3, [pc, #92]	; (8007e0c <StartTask02+0x1e0>)
 8007dae:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8007db2:	461a      	mov	r2, r3
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	da1e      	bge.n	8007dfc <StartTask02+0x1d0>
   		  if (volume_selector > 0){
 8007dbe:	4b1b      	ldr	r3, [pc, #108]	; (8007e2c <StartTask02+0x200>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	dd04      	ble.n	8007dd0 <StartTask02+0x1a4>

   			  volume_selector -= 1;
 8007dc6:	4b19      	ldr	r3, [pc, #100]	; (8007e2c <StartTask02+0x200>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	4a17      	ldr	r2, [pc, #92]	; (8007e2c <StartTask02+0x200>)
 8007dce:	6013      	str	r3, [r2, #0]
   		  }

   		  sprintf(str_tmp, "Z_DOWN NOTE:%d\n \r", volume_selector);
 8007dd0:	4b16      	ldr	r3, [pc, #88]	; (8007e2c <StartTask02+0x200>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	4917      	ldr	r1, [pc, #92]	; (8007e34 <StartTask02+0x208>)
 8007dd8:	480f      	ldr	r0, [pc, #60]	; (8007e18 <StartTask02+0x1ec>)
 8007dda:	f001 f9db 	bl	8009194 <siprintf>
   	  	  HAL_UART_Transmit(&huart1, (uint8_t *)str_tmp, sizeof(str_tmp),10000);
 8007dde:	f242 7310 	movw	r3, #10000	; 0x2710
 8007de2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007de6:	490c      	ldr	r1, [pc, #48]	; (8007e18 <StartTask02+0x1ec>)
 8007de8:	480c      	ldr	r0, [pc, #48]	; (8007e1c <StartTask02+0x1f0>)
 8007dea:	f7fd fbdd 	bl	80055a8 <HAL_UART_Transmit>
   	  	  noteplayed = 1; // DO NOT REMOVE THIS LINE OF CODE
 8007dee:	4b12      	ldr	r3, [pc, #72]	; (8007e38 <StartTask02+0x20c>)
 8007df0:	2201      	movs	r2, #1
 8007df2:	601a      	str	r2, [r3, #0]
   	  osDelay(delay);
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7fe fa8d 	bl	8006316 <osDelay>
   	  }
//   	noteplayed = 1;
   	  memset(str_tmp,0,sizeof(str_tmp));
 8007dfc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007e00:	2100      	movs	r1, #0
 8007e02:	4805      	ldr	r0, [pc, #20]	; (8007e18 <StartTask02+0x1ec>)
 8007e04:	f001 f9be 	bl	8009184 <memset>
  {
 8007e08:	e714      	b.n	8007c34 <StartTask02+0x8>
 8007e0a:	bf00      	nop
 8007e0c:	2000137c 	.word	0x2000137c
 8007e10:	20000044 	.word	0x20000044
 8007e14:	08009ad0 	.word	0x08009ad0
 8007e18:	20001250 	.word	0x20001250
 8007e1c:	200011b8 	.word	0x200011b8
 8007e20:	08009ae4 	.word	0x08009ae4
 8007e24:	08009af8 	.word	0x08009af8
 8007e28:	08009b0c 	.word	0x08009b0c
 8007e2c:	200000c8 	.word	0x200000c8
 8007e30:	08009b20 	.word	0x08009b20
 8007e34:	08009b30 	.word	0x08009b30
 8007e38:	20000040 	.word	0x20000040
 8007e3c:	00000000 	.word	0x00000000

08007e40 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e40:	b5b0      	push	{r4, r5, r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a36      	ldr	r2, [pc, #216]	; (8007f28 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d101      	bne.n	8007e56 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8007e52:	f7f9 f8f5 	bl	8001040 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2){
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e5e:	d158      	bne.n	8007f12 <HAL_TIM_PeriodElapsedCallback+0xd2>
  //		HAL_IncTick();

  		float x = M_PI /20 * sound_wave_input * array[note_selector]/1000;
 8007e60:	4b32      	ldr	r3, [pc, #200]	; (8007f2c <HAL_TIM_PeriodElapsedCallback+0xec>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4618      	mov	r0, r3
 8007e66:	f7f8 fb6d 	bl	8000544 <__aeabi_i2d>
 8007e6a:	a32d      	add	r3, pc, #180	; (adr r3, 8007f20 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8007e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e70:	f7f8 fbd2 	bl	8000618 <__aeabi_dmul>
 8007e74:	4602      	mov	r2, r0
 8007e76:	460b      	mov	r3, r1
 8007e78:	4614      	mov	r4, r2
 8007e7a:	461d      	mov	r5, r3
 8007e7c:	4b2c      	ldr	r3, [pc, #176]	; (8007f30 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a2c      	ldr	r2, [pc, #176]	; (8007f34 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	4413      	add	r3, r2
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f7f8 fb6d 	bl	8000568 <__aeabi_f2d>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	460b      	mov	r3, r1
 8007e92:	4620      	mov	r0, r4
 8007e94:	4629      	mov	r1, r5
 8007e96:	f7f8 fbbf 	bl	8000618 <__aeabi_dmul>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	460b      	mov	r3, r1
 8007e9e:	4610      	mov	r0, r2
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	f04f 0200 	mov.w	r2, #0
 8007ea6:	4b24      	ldr	r3, [pc, #144]	; (8007f38 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8007ea8:	f7f8 fce0 	bl	800086c <__aeabi_ddiv>
 8007eac:	4602      	mov	r2, r0
 8007eae:	460b      	mov	r3, r1
 8007eb0:	4610      	mov	r0, r2
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	f7f8 fdc2 	bl	8000a3c <__aeabi_d2f>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	60fb      	str	r3, [r7, #12]
  		float e6 = arm_sin_f32(x) + 1;
 8007ebc:	ed97 0a03 	vldr	s0, [r7, #12]
 8007ec0:	f001 f8e2 	bl	8009088 <arm_sin_f32>
 8007ec4:	eef0 7a40 	vmov.f32	s15, s0
 8007ec8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ecc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007ed0:	edc7 7a02 	vstr	s15, [r7, #8]
  		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, e6*volume[volume_selector]/(2)); // 2^resolution / peak value  = 2^12/15
 8007ed4:	4b19      	ldr	r3, [pc, #100]	; (8007f3c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a19      	ldr	r2, [pc, #100]	; (8007f40 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8007eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ede:	ee07 3a90 	vmov	s15, r3
 8007ee2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007ee6:	edd7 7a02 	vldr	s15, [r7, #8]
 8007eea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007eee:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007ef2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007ef6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007efa:	ee17 3a90 	vmov	r3, s15
 8007efe:	2200      	movs	r2, #0
 8007f00:	2100      	movs	r1, #0
 8007f02:	4810      	ldr	r0, [pc, #64]	; (8007f44 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8007f04:	f7f9 fa90 	bl	8001428 <HAL_DAC_SetValue>
  		sound_wave_input++;
 8007f08:	4b08      	ldr	r3, [pc, #32]	; (8007f2c <HAL_TIM_PeriodElapsedCallback+0xec>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	4a07      	ldr	r2, [pc, #28]	; (8007f2c <HAL_TIM_PeriodElapsedCallback+0xec>)
 8007f10:	6013      	str	r3, [r2, #0]

  	}

  /* USER CODE END Callback 1 */
}
 8007f12:	bf00      	nop
 8007f14:	3710      	adds	r7, #16
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bdb0      	pop	{r4, r5, r7, pc}
 8007f1a:	bf00      	nop
 8007f1c:	f3af 8000 	nop.w
 8007f20:	769cf0e0 	.word	0x769cf0e0
 8007f24:	3fc41b2f 	.word	0x3fc41b2f
 8007f28:	40001000 	.word	0x40001000
 8007f2c:	20001384 	.word	0x20001384
 8007f30:	20000044 	.word	0x20000044
 8007f34:	20000048 	.word	0x20000048
 8007f38:	408f4000 	.word	0x408f4000
 8007f3c:	200000c8 	.word	0x200000c8
 8007f40:	200000b8 	.word	0x200000b8
 8007f44:	200010b4 	.word	0x200010b4

08007f48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007f4c:	b672      	cpsid	i
}
 8007f4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007f50:	e7fe      	b.n	8007f50 <Error_Handler+0x8>
	...

08007f54 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b08a      	sub	sp, #40	; 0x28
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8007f5c:	4b27      	ldr	r3, [pc, #156]	; (8007ffc <I2Cx_MspInit+0xa8>)
 8007f5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f60:	4a26      	ldr	r2, [pc, #152]	; (8007ffc <I2Cx_MspInit+0xa8>)
 8007f62:	f043 0302 	orr.w	r3, r3, #2
 8007f66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f68:	4b24      	ldr	r3, [pc, #144]	; (8007ffc <I2Cx_MspInit+0xa8>)
 8007f6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f6c:	f003 0302 	and.w	r3, r3, #2
 8007f70:	613b      	str	r3, [r7, #16]
 8007f72:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8007f74:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007f78:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8007f7a:	2312      	movs	r3, #18
 8007f7c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f82:	2303      	movs	r3, #3
 8007f84:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8007f86:	2304      	movs	r3, #4
 8007f88:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8007f8a:	f107 0314 	add.w	r3, r7, #20
 8007f8e:	4619      	mov	r1, r3
 8007f90:	481b      	ldr	r0, [pc, #108]	; (8008000 <I2Cx_MspInit+0xac>)
 8007f92:	f7f9 fbc3 	bl	800171c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8007f96:	f107 0314 	add.w	r3, r7, #20
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	4818      	ldr	r0, [pc, #96]	; (8008000 <I2Cx_MspInit+0xac>)
 8007f9e:	f7f9 fbbd 	bl	800171c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8007fa2:	4b16      	ldr	r3, [pc, #88]	; (8007ffc <I2Cx_MspInit+0xa8>)
 8007fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fa6:	4a15      	ldr	r2, [pc, #84]	; (8007ffc <I2Cx_MspInit+0xa8>)
 8007fa8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007fac:	6593      	str	r3, [r2, #88]	; 0x58
 8007fae:	4b13      	ldr	r3, [pc, #76]	; (8007ffc <I2Cx_MspInit+0xa8>)
 8007fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007fb6:	60fb      	str	r3, [r7, #12]
 8007fb8:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8007fba:	4b10      	ldr	r3, [pc, #64]	; (8007ffc <I2Cx_MspInit+0xa8>)
 8007fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fbe:	4a0f      	ldr	r2, [pc, #60]	; (8007ffc <I2Cx_MspInit+0xa8>)
 8007fc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007fc4:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8007fc6:	4b0d      	ldr	r3, [pc, #52]	; (8007ffc <I2Cx_MspInit+0xa8>)
 8007fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fca:	4a0c      	ldr	r2, [pc, #48]	; (8007ffc <I2Cx_MspInit+0xa8>)
 8007fcc:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8007fd0:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	210f      	movs	r1, #15
 8007fd6:	2021      	movs	r0, #33	; 0x21
 8007fd8:	f7f9 f92e 	bl	8001238 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8007fdc:	2021      	movs	r0, #33	; 0x21
 8007fde:	f7f9 f947 	bl	8001270 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	210f      	movs	r1, #15
 8007fe6:	2022      	movs	r0, #34	; 0x22
 8007fe8:	f7f9 f926 	bl	8001238 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8007fec:	2022      	movs	r0, #34	; 0x22
 8007fee:	f7f9 f93f 	bl	8001270 <HAL_NVIC_EnableIRQ>
}
 8007ff2:	bf00      	nop
 8007ff4:	3728      	adds	r7, #40	; 0x28
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}
 8007ffa:	bf00      	nop
 8007ffc:	40021000 	.word	0x40021000
 8008000:	48000400 	.word	0x48000400

08008004 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b082      	sub	sp, #8
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	4a12      	ldr	r2, [pc, #72]	; (8008058 <I2Cx_Init+0x54>)
 8008010:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	4a11      	ldr	r2, [pc, #68]	; (800805c <I2Cx_Init+0x58>)
 8008016:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2201      	movs	r2, #1
 8008022:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2200      	movs	r2, #0
 8008028:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f7ff ff89 	bl	8007f54 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f7f9 fe06 	bl	8001c54 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8008048:	2100      	movs	r1, #0
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f7fa fb94 	bl	8002778 <HAL_I2CEx_ConfigAnalogFilter>
}
 8008050:	bf00      	nop
 8008052:	3708      	adds	r7, #8
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}
 8008058:	40005800 	.word	0x40005800
 800805c:	00702681 	.word	0x00702681

08008060 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b08a      	sub	sp, #40	; 0x28
 8008064:	af04      	add	r7, sp, #16
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	4608      	mov	r0, r1
 800806a:	4611      	mov	r1, r2
 800806c:	461a      	mov	r2, r3
 800806e:	4603      	mov	r3, r0
 8008070:	72fb      	strb	r3, [r7, #11]
 8008072:	460b      	mov	r3, r1
 8008074:	813b      	strh	r3, [r7, #8]
 8008076:	4613      	mov	r3, r2
 8008078:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800807a:	2300      	movs	r3, #0
 800807c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800807e:	7afb      	ldrb	r3, [r7, #11]
 8008080:	b299      	uxth	r1, r3
 8008082:	88f8      	ldrh	r0, [r7, #6]
 8008084:	893a      	ldrh	r2, [r7, #8]
 8008086:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800808a:	9302      	str	r3, [sp, #8]
 800808c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800808e:	9301      	str	r3, [sp, #4]
 8008090:	6a3b      	ldr	r3, [r7, #32]
 8008092:	9300      	str	r3, [sp, #0]
 8008094:	4603      	mov	r3, r0
 8008096:	68f8      	ldr	r0, [r7, #12]
 8008098:	f7f9 ffae 	bl	8001ff8 <HAL_I2C_Mem_Read>
 800809c:	4603      	mov	r3, r0
 800809e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80080a0:	7dfb      	ldrb	r3, [r7, #23]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d004      	beq.n	80080b0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80080a6:	7afb      	ldrb	r3, [r7, #11]
 80080a8:	4619      	mov	r1, r3
 80080aa:	68f8      	ldr	r0, [r7, #12]
 80080ac:	f000 f832 	bl	8008114 <I2Cx_Error>
  }
  return status;
 80080b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3718      	adds	r7, #24
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}

080080ba <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80080ba:	b580      	push	{r7, lr}
 80080bc:	b08a      	sub	sp, #40	; 0x28
 80080be:	af04      	add	r7, sp, #16
 80080c0:	60f8      	str	r0, [r7, #12]
 80080c2:	4608      	mov	r0, r1
 80080c4:	4611      	mov	r1, r2
 80080c6:	461a      	mov	r2, r3
 80080c8:	4603      	mov	r3, r0
 80080ca:	72fb      	strb	r3, [r7, #11]
 80080cc:	460b      	mov	r3, r1
 80080ce:	813b      	strh	r3, [r7, #8]
 80080d0:	4613      	mov	r3, r2
 80080d2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80080d4:	2300      	movs	r3, #0
 80080d6:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80080d8:	7afb      	ldrb	r3, [r7, #11]
 80080da:	b299      	uxth	r1, r3
 80080dc:	88f8      	ldrh	r0, [r7, #6]
 80080de:	893a      	ldrh	r2, [r7, #8]
 80080e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80080e4:	9302      	str	r3, [sp, #8]
 80080e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80080e8:	9301      	str	r3, [sp, #4]
 80080ea:	6a3b      	ldr	r3, [r7, #32]
 80080ec:	9300      	str	r3, [sp, #0]
 80080ee:	4603      	mov	r3, r0
 80080f0:	68f8      	ldr	r0, [r7, #12]
 80080f2:	f7f9 fe6d 	bl	8001dd0 <HAL_I2C_Mem_Write>
 80080f6:	4603      	mov	r3, r0
 80080f8:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80080fa:	7dfb      	ldrb	r3, [r7, #23]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d004      	beq.n	800810a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8008100:	7afb      	ldrb	r3, [r7, #11]
 8008102:	4619      	mov	r1, r3
 8008104:	68f8      	ldr	r0, [r7, #12]
 8008106:	f000 f805 	bl	8008114 <I2Cx_Error>
  }
  return status;
 800810a:	7dfb      	ldrb	r3, [r7, #23]
}
 800810c:	4618      	mov	r0, r3
 800810e:	3718      	adds	r7, #24
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b082      	sub	sp, #8
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	460b      	mov	r3, r1
 800811e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f7f9 fe26 	bl	8001d72 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f7ff ff6c 	bl	8008004 <I2Cx_Init>
}
 800812c:	bf00      	nop
 800812e:	3708      	adds	r7, #8
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8008138:	4802      	ldr	r0, [pc, #8]	; (8008144 <SENSOR_IO_Init+0x10>)
 800813a:	f7ff ff63 	bl	8008004 <I2Cx_Init>
}
 800813e:	bf00      	nop
 8008140:	bd80      	pop	{r7, pc}
 8008142:	bf00      	nop
 8008144:	20001388 	.word	0x20001388

08008148 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b084      	sub	sp, #16
 800814c:	af02      	add	r7, sp, #8
 800814e:	4603      	mov	r3, r0
 8008150:	71fb      	strb	r3, [r7, #7]
 8008152:	460b      	mov	r3, r1
 8008154:	71bb      	strb	r3, [r7, #6]
 8008156:	4613      	mov	r3, r2
 8008158:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800815a:	79bb      	ldrb	r3, [r7, #6]
 800815c:	b29a      	uxth	r2, r3
 800815e:	79f9      	ldrb	r1, [r7, #7]
 8008160:	2301      	movs	r3, #1
 8008162:	9301      	str	r3, [sp, #4]
 8008164:	1d7b      	adds	r3, r7, #5
 8008166:	9300      	str	r3, [sp, #0]
 8008168:	2301      	movs	r3, #1
 800816a:	4803      	ldr	r0, [pc, #12]	; (8008178 <SENSOR_IO_Write+0x30>)
 800816c:	f7ff ffa5 	bl	80080ba <I2Cx_WriteMultiple>
}
 8008170:	bf00      	nop
 8008172:	3708      	adds	r7, #8
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}
 8008178:	20001388 	.word	0x20001388

0800817c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b086      	sub	sp, #24
 8008180:	af02      	add	r7, sp, #8
 8008182:	4603      	mov	r3, r0
 8008184:	460a      	mov	r2, r1
 8008186:	71fb      	strb	r3, [r7, #7]
 8008188:	4613      	mov	r3, r2
 800818a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800818c:	2300      	movs	r3, #0
 800818e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8008190:	79bb      	ldrb	r3, [r7, #6]
 8008192:	b29a      	uxth	r2, r3
 8008194:	79f9      	ldrb	r1, [r7, #7]
 8008196:	2301      	movs	r3, #1
 8008198:	9301      	str	r3, [sp, #4]
 800819a:	f107 030f 	add.w	r3, r7, #15
 800819e:	9300      	str	r3, [sp, #0]
 80081a0:	2301      	movs	r3, #1
 80081a2:	4804      	ldr	r0, [pc, #16]	; (80081b4 <SENSOR_IO_Read+0x38>)
 80081a4:	f7ff ff5c 	bl	8008060 <I2Cx_ReadMultiple>

  return read_value;
 80081a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3710      	adds	r7, #16
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	20001388 	.word	0x20001388

080081b8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af02      	add	r7, sp, #8
 80081be:	603a      	str	r2, [r7, #0]
 80081c0:	461a      	mov	r2, r3
 80081c2:	4603      	mov	r3, r0
 80081c4:	71fb      	strb	r3, [r7, #7]
 80081c6:	460b      	mov	r3, r1
 80081c8:	71bb      	strb	r3, [r7, #6]
 80081ca:	4613      	mov	r3, r2
 80081cc:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80081ce:	79bb      	ldrb	r3, [r7, #6]
 80081d0:	b29a      	uxth	r2, r3
 80081d2:	79f9      	ldrb	r1, [r7, #7]
 80081d4:	88bb      	ldrh	r3, [r7, #4]
 80081d6:	9301      	str	r3, [sp, #4]
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	9300      	str	r3, [sp, #0]
 80081dc:	2301      	movs	r3, #1
 80081de:	4804      	ldr	r0, [pc, #16]	; (80081f0 <SENSOR_IO_ReadMultiple+0x38>)
 80081e0:	f7ff ff3e 	bl	8008060 <I2Cx_ReadMultiple>
 80081e4:	4603      	mov	r3, r0
 80081e6:	b29b      	uxth	r3, r3
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3708      	adds	r7, #8
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	20001388 	.word	0x20001388

080081f4 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b084      	sub	sp, #16
 80081f8:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80081fa:	2300      	movs	r3, #0
 80081fc:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80081fe:	2300      	movs	r3, #0
 8008200:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8008202:	4b19      	ldr	r3, [pc, #100]	; (8008268 <BSP_ACCELERO_Init+0x74>)
 8008204:	689b      	ldr	r3, [r3, #8]
 8008206:	4798      	blx	r3
 8008208:	4603      	mov	r3, r0
 800820a:	2b6a      	cmp	r3, #106	; 0x6a
 800820c:	d002      	beq.n	8008214 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 800820e:	2301      	movs	r3, #1
 8008210:	73fb      	strb	r3, [r7, #15]
 8008212:	e024      	b.n	800825e <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8008214:	4b15      	ldr	r3, [pc, #84]	; (800826c <BSP_ACCELERO_Init+0x78>)
 8008216:	4a14      	ldr	r2, [pc, #80]	; (8008268 <BSP_ACCELERO_Init+0x74>)
 8008218:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 800821a:	2330      	movs	r3, #48	; 0x30
 800821c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800821e:	2300      	movs	r3, #0
 8008220:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8008222:	2300      	movs	r3, #0
 8008224:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8008226:	2340      	movs	r3, #64	; 0x40
 8008228:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 800822a:	2300      	movs	r3, #0
 800822c:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 800822e:	2300      	movs	r3, #0
 8008230:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8008232:	797a      	ldrb	r2, [r7, #5]
 8008234:	7abb      	ldrb	r3, [r7, #10]
 8008236:	4313      	orrs	r3, r2
 8008238:	b2db      	uxtb	r3, r3
 800823a:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 800823c:	7a3b      	ldrb	r3, [r7, #8]
 800823e:	f043 0304 	orr.w	r3, r3, #4
 8008242:	b2db      	uxtb	r3, r3
 8008244:	021b      	lsls	r3, r3, #8
 8008246:	b21a      	sxth	r2, r3
 8008248:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800824c:	4313      	orrs	r3, r2
 800824e:	b21b      	sxth	r3, r3
 8008250:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8008252:	4b06      	ldr	r3, [pc, #24]	; (800826c <BSP_ACCELERO_Init+0x78>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	89ba      	ldrh	r2, [r7, #12]
 800825a:	4610      	mov	r0, r2
 800825c:	4798      	blx	r3
  }  

  return ret;
 800825e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008260:	4618      	mov	r0, r3
 8008262:	3710      	adds	r7, #16
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}
 8008268:	20000000 	.word	0x20000000
 800826c:	200013dc 	.word	0x200013dc

08008270 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b082      	sub	sp, #8
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8008278:	4b08      	ldr	r3, [pc, #32]	; (800829c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d009      	beq.n	8008294 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8008280:	4b06      	ldr	r3, [pc, #24]	; (800829c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008286:	2b00      	cmp	r3, #0
 8008288:	d004      	beq.n	8008294 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 800828a:	4b04      	ldr	r3, [pc, #16]	; (800829c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	4798      	blx	r3
    }
  }
}
 8008294:	bf00      	nop
 8008296:	3708      	adds	r7, #8
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}
 800829c:	200013dc 	.word	0x200013dc

080082a0 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b084      	sub	sp, #16
 80082a4:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 80082a6:	4b3b      	ldr	r3, [pc, #236]	; (8008394 <BSP_QSPI_Init+0xf4>)
 80082a8:	4a3b      	ldr	r2, [pc, #236]	; (8008398 <BSP_QSPI_Init+0xf8>)
 80082aa:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 80082ac:	4839      	ldr	r0, [pc, #228]	; (8008394 <BSP_QSPI_Init+0xf4>)
 80082ae:	f7fa fba5 	bl	80029fc <HAL_OSPI_DeInit>
 80082b2:	4603      	mov	r3, r0
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d001      	beq.n	80082bc <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 80082b8:	2301      	movs	r3, #1
 80082ba:	e067      	b.n	800838c <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 80082bc:	f000 f946 	bl	800854c <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 80082c0:	4b34      	ldr	r3, [pc, #208]	; (8008394 <BSP_QSPI_Init+0xf4>)
 80082c2:	2204      	movs	r2, #4
 80082c4:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 80082c6:	4b33      	ldr	r3, [pc, #204]	; (8008394 <BSP_QSPI_Init+0xf4>)
 80082c8:	2200      	movs	r2, #0
 80082ca:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 80082cc:	4b31      	ldr	r3, [pc, #196]	; (8008394 <BSP_QSPI_Init+0xf4>)
 80082ce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80082d2:	60da      	str	r2, [r3, #12]
 80082d4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80082d8:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	fa93 f3a3 	rbit	r3, r3
 80082e0:	607b      	str	r3, [r7, #4]
  return result;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d101      	bne.n	80082f0 <BSP_QSPI_Init+0x50>
    return 32U;
 80082ec:	2320      	movs	r3, #32
 80082ee:	e003      	b.n	80082f8 <BSP_QSPI_Init+0x58>
  return __builtin_clz(value);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	fab3 f383 	clz	r3, r3
 80082f6:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 80082f8:	461a      	mov	r2, r3
 80082fa:	4b26      	ldr	r3, [pc, #152]	; (8008394 <BSP_QSPI_Init+0xf4>)
 80082fc:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 80082fe:	4b25      	ldr	r3, [pc, #148]	; (8008394 <BSP_QSPI_Init+0xf4>)
 8008300:	2201      	movs	r2, #1
 8008302:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 8008304:	4b23      	ldr	r3, [pc, #140]	; (8008394 <BSP_QSPI_Init+0xf4>)
 8008306:	2200      	movs	r2, #0
 8008308:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 800830a:	4b22      	ldr	r3, [pc, #136]	; (8008394 <BSP_QSPI_Init+0xf4>)
 800830c:	2200      	movs	r2, #0
 800830e:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 8008310:	4b20      	ldr	r3, [pc, #128]	; (8008394 <BSP_QSPI_Init+0xf4>)
 8008312:	2204      	movs	r2, #4
 8008314:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8008316:	4b1f      	ldr	r3, [pc, #124]	; (8008394 <BSP_QSPI_Init+0xf4>)
 8008318:	2200      	movs	r2, #0
 800831a:	625a      	str	r2, [r3, #36]	; 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 800831c:	4b1d      	ldr	r3, [pc, #116]	; (8008394 <BSP_QSPI_Init+0xf4>)
 800831e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008322:	629a      	str	r2, [r3, #40]	; 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 8008324:	4b1b      	ldr	r3, [pc, #108]	; (8008394 <BSP_QSPI_Init+0xf4>)
 8008326:	2200      	movs	r2, #0
 8008328:	62da      	str	r2, [r3, #44]	; 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 800832a:	4b1a      	ldr	r3, [pc, #104]	; (8008394 <BSP_QSPI_Init+0xf4>)
 800832c:	2200      	movs	r2, #0
 800832e:	631a      	str	r2, [r3, #48]	; 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8008330:	4818      	ldr	r0, [pc, #96]	; (8008394 <BSP_QSPI_Init+0xf4>)
 8008332:	f7fa fab9 	bl	80028a8 <HAL_OSPI_Init>
 8008336:	4603      	mov	r3, r0
 8008338:	2b00      	cmp	r3, #0
 800833a:	d001      	beq.n	8008340 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 800833c:	2301      	movs	r3, #1
 800833e:	e025      	b.n	800838c <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 8008340:	4814      	ldr	r0, [pc, #80]	; (8008394 <BSP_QSPI_Init+0xf4>)
 8008342:	f000 f943 	bl	80085cc <QSPI_ResetMemory>
 8008346:	4603      	mov	r3, r0
 8008348:	2b00      	cmp	r3, #0
 800834a:	d001      	beq.n	8008350 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 800834c:	2304      	movs	r3, #4
 800834e:	e01d      	b.n	800838c <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8008350:	2101      	movs	r1, #1
 8008352:	4810      	ldr	r0, [pc, #64]	; (8008394 <BSP_QSPI_Init+0xf4>)
 8008354:	f000 fa28 	bl	80087a8 <QSPI_QuadMode>
 8008358:	4603      	mov	r3, r0
 800835a:	2b00      	cmp	r3, #0
 800835c:	d001      	beq.n	8008362 <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	e014      	b.n	800838c <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8008362:	2101      	movs	r1, #1
 8008364:	480b      	ldr	r0, [pc, #44]	; (8008394 <BSP_QSPI_Init+0xf4>)
 8008366:	f000 facb 	bl	8008900 <QSPI_HighPerfMode>
 800836a:	4603      	mov	r3, r0
 800836c:	2b00      	cmp	r3, #0
 800836e:	d001      	beq.n	8008374 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 8008370:	2301      	movs	r3, #1
 8008372:	e00b      	b.n	800838c <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 8008374:	4b07      	ldr	r3, [pc, #28]	; (8008394 <BSP_QSPI_Init+0xf4>)
 8008376:	2202      	movs	r2, #2
 8008378:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 800837a:	4806      	ldr	r0, [pc, #24]	; (8008394 <BSP_QSPI_Init+0xf4>)
 800837c:	f7fa fa94 	bl	80028a8 <HAL_OSPI_Init>
 8008380:	4603      	mov	r3, r0
 8008382:	2b00      	cmp	r3, #0
 8008384:	d001      	beq.n	800838a <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 8008386:	2301      	movs	r3, #1
 8008388:	e000      	b.n	800838c <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 800838a:	2300      	movs	r3, #0
}
 800838c:	4618      	mov	r0, r3
 800838e:	3710      	adds	r7, #16
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}
 8008394:	200013e0 	.word	0x200013e0
 8008398:	a0001000 	.word	0xa0001000

0800839c <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b098      	sub	sp, #96	; 0x60
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	60f8      	str	r0, [r7, #12]
 80083a4:	60b9      	str	r1, [r7, #8]
 80083a6:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 80083a8:	2300      	movs	r3, #0
 80083aa:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 80083ac:	2300      	movs	r3, #0
 80083ae:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 80083b0:	23eb      	movs	r3, #235	; 0xeb
 80083b2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 80083b4:	2301      	movs	r3, #1
 80083b6:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 80083b8:	2300      	movs	r3, #0
 80083ba:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80083bc:	2300      	movs	r3, #0
 80083be:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Address               = ReadAddr;
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 80083c4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80083c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 80083ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80083ce:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80083d0:	2300      	movs	r3, #0
 80083d2:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 80083d4:	23aa      	movs	r3, #170	; 0xaa
 80083d6:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 80083d8:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80083dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 80083de:	2300      	movs	r3, #0
 80083e0:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 80083e2:	2300      	movs	r3, #0
 80083e4:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 80083e6:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80083ea:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.NbData                = Size;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 80083f0:	2300      	movs	r3, #0
 80083f2:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 80083f4:	2304      	movs	r3, #4
 80083f6:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 80083f8:	2300      	movs	r3, #0
 80083fa:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80083fc:	2300      	movs	r3, #0
 80083fe:	65fb      	str	r3, [r7, #92]	; 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008400:	f107 0310 	add.w	r3, r7, #16
 8008404:	f241 3288 	movw	r2, #5000	; 0x1388
 8008408:	4619      	mov	r1, r3
 800840a:	480c      	ldr	r0, [pc, #48]	; (800843c <BSP_QSPI_Read+0xa0>)
 800840c:	f7fa fb1d 	bl	8002a4a <HAL_OSPI_Command>
 8008410:	4603      	mov	r3, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d001      	beq.n	800841a <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 8008416:	2301      	movs	r3, #1
 8008418:	e00b      	b.n	8008432 <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800841a:	f241 3288 	movw	r2, #5000	; 0x1388
 800841e:	68f9      	ldr	r1, [r7, #12]
 8008420:	4806      	ldr	r0, [pc, #24]	; (800843c <BSP_QSPI_Read+0xa0>)
 8008422:	f7fa fc06 	bl	8002c32 <HAL_OSPI_Receive>
 8008426:	4603      	mov	r3, r0
 8008428:	2b00      	cmp	r3, #0
 800842a:	d001      	beq.n	8008430 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 800842c:	2301      	movs	r3, #1
 800842e:	e000      	b.n	8008432 <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 8008430:	2300      	movs	r3, #0
}
 8008432:	4618      	mov	r0, r3
 8008434:	3760      	adds	r7, #96	; 0x60
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}
 800843a:	bf00      	nop
 800843c:	200013e0 	.word	0x200013e0

08008440 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b09c      	sub	sp, #112	; 0x70
 8008444:	af00      	add	r7, sp, #0
 8008446:	60f8      	str	r0, [r7, #12]
 8008448:	60b9      	str	r1, [r7, #8]
 800844a:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	b2db      	uxtb	r3, r3
 8008450:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8008454:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8008456:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	429a      	cmp	r2, r3
 800845c:	d901      	bls.n	8008462 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	66fb      	str	r3, [r7, #108]	; 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	66bb      	str	r3, [r7, #104]	; 0x68
  end_addr = WriteAddr + Size;
 8008466:	68ba      	ldr	r2, [r7, #8]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	4413      	add	r3, r2
 800846c:	667b      	str	r3, [r7, #100]	; 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800846e:	2300      	movs	r3, #0
 8008470:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8008472:	2300      	movs	r3, #0
 8008474:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 8008476:	2338      	movs	r3, #56	; 0x38
 8008478:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800847a:	2301      	movs	r3, #1
 800847c:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800847e:	2300      	movs	r3, #0
 8008480:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8008482:	2300      	movs	r3, #0
 8008484:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 8008486:	f44f 7340 	mov.w	r3, #768	; 0x300
 800848a:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 800848c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008490:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8008492:	2300      	movs	r3, #0
 8008494:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8008496:	2300      	movs	r3, #0
 8008498:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 800849a:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800849e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80084a0:	2300      	movs	r3, #0
 80084a2:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.DummyCycles        = 0;
 80084a4:	2300      	movs	r3, #0
 80084a6:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80084a8:	2300      	movs	r3, #0
 80084aa:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80084ac:	2300      	movs	r3, #0
 80084ae:	663b      	str	r3, [r7, #96]	; 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 80084b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80084b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.NbData  = current_size;
 80084b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084b6:	653b      	str	r3, [r7, #80]	; 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 80084b8:	4823      	ldr	r0, [pc, #140]	; (8008548 <BSP_QSPI_Write+0x108>)
 80084ba:	f000 f8ce 	bl	800865a <QSPI_WriteEnable>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d001      	beq.n	80084c8 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 80084c4:	2301      	movs	r3, #1
 80084c6:	e03b      	b.n	8008540 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80084c8:	f107 0314 	add.w	r3, r7, #20
 80084cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80084d0:	4619      	mov	r1, r3
 80084d2:	481d      	ldr	r0, [pc, #116]	; (8008548 <BSP_QSPI_Write+0x108>)
 80084d4:	f7fa fab9 	bl	8002a4a <HAL_OSPI_Command>
 80084d8:	4603      	mov	r3, r0
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d001      	beq.n	80084e2 <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 80084de:	2301      	movs	r3, #1
 80084e0:	e02e      	b.n	8008540 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80084e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80084e6:	68f9      	ldr	r1, [r7, #12]
 80084e8:	4817      	ldr	r0, [pc, #92]	; (8008548 <BSP_QSPI_Write+0x108>)
 80084ea:	f7fa fb2f 	bl	8002b4c <HAL_OSPI_Transmit>
 80084ee:	4603      	mov	r3, r0
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d001      	beq.n	80084f8 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 80084f4:	2301      	movs	r3, #1
 80084f6:	e023      	b.n	8008540 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80084f8:	f241 3188 	movw	r1, #5000	; 0x1388
 80084fc:	4812      	ldr	r0, [pc, #72]	; (8008548 <BSP_QSPI_Write+0x108>)
 80084fe:	f000 f908 	bl	8008712 <QSPI_AutoPollingMemReady>
 8008502:	4603      	mov	r3, r0
 8008504:	2b00      	cmp	r3, #0
 8008506:	d001      	beq.n	800850c <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 8008508:	2301      	movs	r3, #1
 800850a:	e019      	b.n	8008540 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 800850c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800850e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008510:	4413      	add	r3, r2
 8008512:	66bb      	str	r3, [r7, #104]	; 0x68
    pData += current_size;
 8008514:	68fa      	ldr	r2, [r7, #12]
 8008516:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008518:	4413      	add	r3, r2
 800851a:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 800851c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800851e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8008522:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008524:	429a      	cmp	r2, r3
 8008526:	d203      	bcs.n	8008530 <BSP_QSPI_Write+0xf0>
 8008528:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800852a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800852c:	1ad3      	subs	r3, r2, r3
 800852e:	e001      	b.n	8008534 <BSP_QSPI_Write+0xf4>
 8008530:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008534:	66fb      	str	r3, [r7, #108]	; 0x6c
  } while (current_addr < end_addr);
 8008536:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008538:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800853a:	429a      	cmp	r2, r3
 800853c:	d3b8      	bcc.n	80084b0 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 800853e:	2300      	movs	r3, #0
}
 8008540:	4618      	mov	r0, r3
 8008542:	3770      	adds	r7, #112	; 0x70
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}
 8008548:	200013e0 	.word	0x200013e0

0800854c <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b088      	sub	sp, #32
 8008550:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8008552:	4b1c      	ldr	r3, [pc, #112]	; (80085c4 <BSP_QSPI_MspInit+0x78>)
 8008554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008556:	4a1b      	ldr	r2, [pc, #108]	; (80085c4 <BSP_QSPI_MspInit+0x78>)
 8008558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800855c:	6513      	str	r3, [r2, #80]	; 0x50
 800855e:	4b19      	ldr	r3, [pc, #100]	; (80085c4 <BSP_QSPI_MspInit+0x78>)
 8008560:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008566:	60bb      	str	r3, [r7, #8]
 8008568:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 800856a:	4b16      	ldr	r3, [pc, #88]	; (80085c4 <BSP_QSPI_MspInit+0x78>)
 800856c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800856e:	4a15      	ldr	r2, [pc, #84]	; (80085c4 <BSP_QSPI_MspInit+0x78>)
 8008570:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008574:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8008576:	4b13      	ldr	r3, [pc, #76]	; (80085c4 <BSP_QSPI_MspInit+0x78>)
 8008578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800857a:	4a12      	ldr	r2, [pc, #72]	; (80085c4 <BSP_QSPI_MspInit+0x78>)
 800857c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008580:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008582:	4b10      	ldr	r3, [pc, #64]	; (80085c4 <BSP_QSPI_MspInit+0x78>)
 8008584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008586:	4a0f      	ldr	r2, [pc, #60]	; (80085c4 <BSP_QSPI_MspInit+0x78>)
 8008588:	f043 0310 	orr.w	r3, r3, #16
 800858c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800858e:	4b0d      	ldr	r3, [pc, #52]	; (80085c4 <BSP_QSPI_MspInit+0x78>)
 8008590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008592:	f003 0310 	and.w	r3, r3, #16
 8008596:	607b      	str	r3, [r7, #4]
 8008598:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 800859a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800859e:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80085a0:	2302      	movs	r3, #2
 80085a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80085a4:	2300      	movs	r3, #0
 80085a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80085a8:	2303      	movs	r3, #3
 80085aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80085ac:	230a      	movs	r3, #10
 80085ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80085b0:	f107 030c 	add.w	r3, r7, #12
 80085b4:	4619      	mov	r1, r3
 80085b6:	4804      	ldr	r0, [pc, #16]	; (80085c8 <BSP_QSPI_MspInit+0x7c>)
 80085b8:	f7f9 f8b0 	bl	800171c <HAL_GPIO_Init>
}
 80085bc:	bf00      	nop
 80085be:	3720      	adds	r7, #32
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}
 80085c4:	40021000 	.word	0x40021000
 80085c8:	48001000 	.word	0x48001000

080085cc <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b096      	sub	sp, #88	; 0x58
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80085d4:	2300      	movs	r3, #0
 80085d6:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80085d8:	2300      	movs	r3, #0
 80085da:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 80085dc:	2366      	movs	r3, #102	; 0x66
 80085de:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80085e0:	2301      	movs	r3, #1
 80085e2:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80085e4:	2300      	movs	r3, #0
 80085e6:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80085e8:	2300      	movs	r3, #0
 80085ea:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80085ec:	2300      	movs	r3, #0
 80085ee:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80085f0:	2300      	movs	r3, #0
 80085f2:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 80085f4:	2300      	movs	r3, #0
 80085f6:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DummyCycles        = 0;
 80085f8:	2300      	movs	r3, #0
 80085fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80085fc:	2300      	movs	r3, #0
 80085fe:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8008600:	2300      	movs	r3, #0
 8008602:	657b      	str	r3, [r7, #84]	; 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008604:	f107 0308 	add.w	r3, r7, #8
 8008608:	f241 3288 	movw	r2, #5000	; 0x1388
 800860c:	4619      	mov	r1, r3
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f7fa fa1b 	bl	8002a4a <HAL_OSPI_Command>
 8008614:	4603      	mov	r3, r0
 8008616:	2b00      	cmp	r3, #0
 8008618:	d001      	beq.n	800861e <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 800861a:	2301      	movs	r3, #1
 800861c:	e019      	b.n	8008652 <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 800861e:	2399      	movs	r3, #153	; 0x99
 8008620:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008622:	f107 0308 	add.w	r3, r7, #8
 8008626:	f241 3288 	movw	r2, #5000	; 0x1388
 800862a:	4619      	mov	r1, r3
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f7fa fa0c 	bl	8002a4a <HAL_OSPI_Command>
 8008632:	4603      	mov	r3, r0
 8008634:	2b00      	cmp	r3, #0
 8008636:	d001      	beq.n	800863c <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8008638:	2301      	movs	r3, #1
 800863a:	e00a      	b.n	8008652 <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800863c:	f241 3188 	movw	r1, #5000	; 0x1388
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f000 f866 	bl	8008712 <QSPI_AutoPollingMemReady>
 8008646:	4603      	mov	r3, r0
 8008648:	2b00      	cmp	r3, #0
 800864a:	d001      	beq.n	8008650 <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 800864c:	2301      	movs	r3, #1
 800864e:	e000      	b.n	8008652 <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8008650:	2300      	movs	r3, #0
}
 8008652:	4618      	mov	r0, r3
 8008654:	3758      	adds	r7, #88	; 0x58
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}

0800865a <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 800865a:	b580      	push	{r7, lr}
 800865c:	b09c      	sub	sp, #112	; 0x70
 800865e:	af00      	add	r7, sp, #0
 8008660:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8008662:	2300      	movs	r3, #0
 8008664:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8008666:	2300      	movs	r3, #0
 8008668:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 800866a:	2306      	movs	r3, #6
 800866c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800866e:	2301      	movs	r3, #1
 8008670:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8008672:	2300      	movs	r3, #0
 8008674:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8008676:	2300      	movs	r3, #0
 8008678:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 800867a:	2300      	movs	r3, #0
 800867c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800867e:	2300      	movs	r3, #0
 8008680:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8008682:	2300      	movs	r3, #0
 8008684:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.DummyCycles        = 0;
 8008686:	2300      	movs	r3, #0
 8008688:	667b      	str	r3, [r7, #100]	; 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800868a:	2300      	movs	r3, #0
 800868c:	66bb      	str	r3, [r7, #104]	; 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800868e:	2300      	movs	r3, #0
 8008690:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008692:	f107 0320 	add.w	r3, r7, #32
 8008696:	f241 3288 	movw	r2, #5000	; 0x1388
 800869a:	4619      	mov	r1, r3
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f7fa f9d4 	bl	8002a4a <HAL_OSPI_Command>
 80086a2:	4603      	mov	r3, r0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d001      	beq.n	80086ac <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	e02e      	b.n	800870a <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 80086ac:	2302      	movs	r3, #2
 80086ae:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 80086b0:	2302      	movs	r3, #2
 80086b2:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 80086b4:	2300      	movs	r3, #0
 80086b6:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 80086b8:	2310      	movs	r3, #16
 80086ba:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 80086bc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80086c0:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 80086c2:	2305      	movs	r3, #5
 80086c4:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 80086c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80086ca:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.NbData       = 1;
 80086cc:	2301      	movs	r3, #1
 80086ce:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 80086d0:	2300      	movs	r3, #0
 80086d2:	663b      	str	r3, [r7, #96]	; 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80086d4:	f107 0320 	add.w	r3, r7, #32
 80086d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80086dc:	4619      	mov	r1, r3
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f7fa f9b3 	bl	8002a4a <HAL_OSPI_Command>
 80086e4:	4603      	mov	r3, r0
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d001      	beq.n	80086ee <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 80086ea:	2301      	movs	r3, #1
 80086ec:	e00d      	b.n	800870a <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80086ee:	f107 030c 	add.w	r3, r7, #12
 80086f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80086f6:	4619      	mov	r1, r3
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f7fa fb3d 	bl	8002d78 <HAL_OSPI_AutoPolling>
 80086fe:	4603      	mov	r3, r0
 8008700:	2b00      	cmp	r3, #0
 8008702:	d001      	beq.n	8008708 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8008704:	2301      	movs	r3, #1
 8008706:	e000      	b.n	800870a <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8008708:	2300      	movs	r3, #0
}
 800870a:	4618      	mov	r0, r3
 800870c:	3770      	adds	r7, #112	; 0x70
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}

08008712 <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8008712:	b580      	push	{r7, lr}
 8008714:	b09c      	sub	sp, #112	; 0x70
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
 800871a:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800871c:	2300      	movs	r3, #0
 800871e:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8008720:	2300      	movs	r3, #0
 8008722:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8008724:	2305      	movs	r3, #5
 8008726:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8008728:	2301      	movs	r3, #1
 800872a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800872c:	2300      	movs	r3, #0
 800872e:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8008730:	2300      	movs	r3, #0
 8008732:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8008734:	2300      	movs	r3, #0
 8008736:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8008738:	2300      	movs	r3, #0
 800873a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800873c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008740:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.NbData             = 1;
 8008742:	2301      	movs	r3, #1
 8008744:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8008746:	2300      	movs	r3, #0
 8008748:	663b      	str	r3, [r7, #96]	; 0x60
  sCommand.DummyCycles        = 0;
 800874a:	2300      	movs	r3, #0
 800874c:	667b      	str	r3, [r7, #100]	; 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800874e:	2300      	movs	r3, #0
 8008750:	66bb      	str	r3, [r7, #104]	; 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8008752:	2300      	movs	r3, #0
 8008754:	66fb      	str	r3, [r7, #108]	; 0x6c

  sConfig.Match         = 0;
 8008756:	2300      	movs	r3, #0
 8008758:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 800875a:	2301      	movs	r3, #1
 800875c:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 800875e:	2300      	movs	r3, #0
 8008760:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8008762:	2310      	movs	r3, #16
 8008764:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8008766:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800876a:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800876c:	f107 0320 	add.w	r3, r7, #32
 8008770:	f241 3288 	movw	r2, #5000	; 0x1388
 8008774:	4619      	mov	r1, r3
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f7fa f967 	bl	8002a4a <HAL_OSPI_Command>
 800877c:	4603      	mov	r3, r0
 800877e:	2b00      	cmp	r3, #0
 8008780:	d001      	beq.n	8008786 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8008782:	2301      	movs	r3, #1
 8008784:	e00c      	b.n	80087a0 <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8008786:	f107 030c 	add.w	r3, r7, #12
 800878a:	683a      	ldr	r2, [r7, #0]
 800878c:	4619      	mov	r1, r3
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f7fa faf2 	bl	8002d78 <HAL_OSPI_AutoPolling>
 8008794:	4603      	mov	r3, r0
 8008796:	2b00      	cmp	r3, #0
 8008798:	d001      	beq.n	800879e <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	e000      	b.n	80087a0 <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 800879e:	2300      	movs	r3, #0
}
 80087a0:	4618      	mov	r0, r3
 80087a2:	3770      	adds	r7, #112	; 0x70
 80087a4:	46bd      	mov	sp, r7
 80087a6:	bd80      	pop	{r7, pc}

080087a8 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b098      	sub	sp, #96	; 0x60
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	460b      	mov	r3, r1
 80087b2:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80087b4:	2300      	movs	r3, #0
 80087b6:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80087b8:	2300      	movs	r3, #0
 80087ba:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 80087bc:	2305      	movs	r3, #5
 80087be:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80087c0:	2301      	movs	r3, #1
 80087c2:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80087c4:	2300      	movs	r3, #0
 80087c6:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80087c8:	2300      	movs	r3, #0
 80087ca:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80087cc:	2300      	movs	r3, #0
 80087ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80087d0:	2300      	movs	r3, #0
 80087d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 80087d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80087d8:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80087da:	2300      	movs	r3, #0
 80087dc:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles        = 0;
 80087de:	2300      	movs	r3, #0
 80087e0:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.NbData             = 1;
 80087e2:	2301      	movs	r3, #1
 80087e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80087e6:	2300      	movs	r3, #0
 80087e8:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80087ea:	2300      	movs	r3, #0
 80087ec:	65fb      	str	r3, [r7, #92]	; 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80087ee:	f107 0310 	add.w	r3, r7, #16
 80087f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80087f6:	4619      	mov	r1, r3
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f7fa f926 	bl	8002a4a <HAL_OSPI_Command>
 80087fe:	4603      	mov	r3, r0
 8008800:	2b00      	cmp	r3, #0
 8008802:	d001      	beq.n	8008808 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	e077      	b.n	80088f8 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008808:	f107 030f 	add.w	r3, r7, #15
 800880c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008810:	4619      	mov	r1, r3
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f7fa fa0d 	bl	8002c32 <HAL_OSPI_Receive>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d001      	beq.n	8008822 <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 800881e:	2301      	movs	r3, #1
 8008820:	e06a      	b.n	80088f8 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f7ff ff19 	bl	800865a <QSPI_WriteEnable>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d001      	beq.n	8008832 <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 800882e:	2301      	movs	r3, #1
 8008830:	e062      	b.n	80088f8 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8008832:	78fb      	ldrb	r3, [r7, #3]
 8008834:	2b01      	cmp	r3, #1
 8008836:	d105      	bne.n	8008844 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8008838:	7bfb      	ldrb	r3, [r7, #15]
 800883a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800883e:	b2db      	uxtb	r3, r3
 8008840:	73fb      	strb	r3, [r7, #15]
 8008842:	e004      	b.n	800884e <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8008844:	7bfb      	ldrb	r3, [r7, #15]
 8008846:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800884a:	b2db      	uxtb	r3, r3
 800884c:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 800884e:	2301      	movs	r3, #1
 8008850:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008852:	f107 0310 	add.w	r3, r7, #16
 8008856:	f241 3288 	movw	r2, #5000	; 0x1388
 800885a:	4619      	mov	r1, r3
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f7fa f8f4 	bl	8002a4a <HAL_OSPI_Command>
 8008862:	4603      	mov	r3, r0
 8008864:	2b00      	cmp	r3, #0
 8008866:	d001      	beq.n	800886c <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	e045      	b.n	80088f8 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800886c:	f107 030f 	add.w	r3, r7, #15
 8008870:	f241 3288 	movw	r2, #5000	; 0x1388
 8008874:	4619      	mov	r1, r3
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f7fa f968 	bl	8002b4c <HAL_OSPI_Transmit>
 800887c:	4603      	mov	r3, r0
 800887e:	2b00      	cmp	r3, #0
 8008880:	d001      	beq.n	8008886 <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8008882:	2301      	movs	r3, #1
 8008884:	e038      	b.n	80088f8 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8008886:	f241 3188 	movw	r1, #5000	; 0x1388
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f7ff ff41 	bl	8008712 <QSPI_AutoPollingMemReady>
 8008890:	4603      	mov	r3, r0
 8008892:	2b00      	cmp	r3, #0
 8008894:	d001      	beq.n	800889a <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8008896:	2301      	movs	r3, #1
 8008898:	e02e      	b.n	80088f8 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 800889a:	2305      	movs	r3, #5
 800889c:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800889e:	f107 0310 	add.w	r3, r7, #16
 80088a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80088a6:	4619      	mov	r1, r3
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f7fa f8ce 	bl	8002a4a <HAL_OSPI_Command>
 80088ae:	4603      	mov	r3, r0
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d001      	beq.n	80088b8 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 80088b4:	2301      	movs	r3, #1
 80088b6:	e01f      	b.n	80088f8 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80088b8:	f107 030f 	add.w	r3, r7, #15
 80088bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80088c0:	4619      	mov	r1, r3
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f7fa f9b5 	bl	8002c32 <HAL_OSPI_Receive>
 80088c8:	4603      	mov	r3, r0
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d001      	beq.n	80088d2 <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	e012      	b.n	80088f8 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80088d2:	7bfb      	ldrb	r3, [r7, #15]
 80088d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d102      	bne.n	80088e2 <QSPI_QuadMode+0x13a>
 80088dc:	78fb      	ldrb	r3, [r7, #3]
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d007      	beq.n	80088f2 <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80088e2:	7bfb      	ldrb	r3, [r7, #15]
 80088e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d004      	beq.n	80088f6 <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80088ec:	78fb      	ldrb	r3, [r7, #3]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d101      	bne.n	80088f6 <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 80088f2:	2301      	movs	r3, #1
 80088f4:	e000      	b.n	80088f8 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 80088f6:	2300      	movs	r3, #0
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3760      	adds	r7, #96	; 0x60
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}

08008900 <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b098      	sub	sp, #96	; 0x60
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
 8008908:	460b      	mov	r3, r1
 800890a:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800890c:	2300      	movs	r3, #0
 800890e:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8008910:	2300      	movs	r3, #0
 8008912:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8008914:	2305      	movs	r3, #5
 8008916:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8008918:	2301      	movs	r3, #1
 800891a:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800891c:	2300      	movs	r3, #0
 800891e:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8008920:	2300      	movs	r3, #0
 8008922:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8008924:	2300      	movs	r3, #0
 8008926:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8008928:	2300      	movs	r3, #0
 800892a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800892c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008930:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8008932:	2300      	movs	r3, #0
 8008934:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles        = 0;
 8008936:	2300      	movs	r3, #0
 8008938:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.NbData             = 1;
 800893a:	2301      	movs	r3, #1
 800893c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800893e:	2300      	movs	r3, #0
 8008940:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8008942:	2300      	movs	r3, #0
 8008944:	65fb      	str	r3, [r7, #92]	; 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008946:	f107 0310 	add.w	r3, r7, #16
 800894a:	f241 3288 	movw	r2, #5000	; 0x1388
 800894e:	4619      	mov	r1, r3
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f7fa f87a 	bl	8002a4a <HAL_OSPI_Command>
 8008956:	4603      	mov	r3, r0
 8008958:	2b00      	cmp	r3, #0
 800895a:	d001      	beq.n	8008960 <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 800895c:	2301      	movs	r3, #1
 800895e:	e09a      	b.n	8008a96 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008960:	f107 030c 	add.w	r3, r7, #12
 8008964:	f241 3288 	movw	r2, #5000	; 0x1388
 8008968:	4619      	mov	r1, r3
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f7fa f961 	bl	8002c32 <HAL_OSPI_Receive>
 8008970:	4603      	mov	r3, r0
 8008972:	2b00      	cmp	r3, #0
 8008974:	d001      	beq.n	800897a <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8008976:	2301      	movs	r3, #1
 8008978:	e08d      	b.n	8008a96 <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 800897a:	2315      	movs	r3, #21
 800897c:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 800897e:	2302      	movs	r3, #2
 8008980:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008982:	f107 0310 	add.w	r3, r7, #16
 8008986:	f241 3288 	movw	r2, #5000	; 0x1388
 800898a:	4619      	mov	r1, r3
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f7fa f85c 	bl	8002a4a <HAL_OSPI_Command>
 8008992:	4603      	mov	r3, r0
 8008994:	2b00      	cmp	r3, #0
 8008996:	d001      	beq.n	800899c <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8008998:	2301      	movs	r3, #1
 800899a:	e07c      	b.n	8008a96 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800899c:	f107 030c 	add.w	r3, r7, #12
 80089a0:	3301      	adds	r3, #1
 80089a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80089a6:	4619      	mov	r1, r3
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f7fa f942 	bl	8002c32 <HAL_OSPI_Receive>
 80089ae:	4603      	mov	r3, r0
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d001      	beq.n	80089b8 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 80089b4:	2301      	movs	r3, #1
 80089b6:	e06e      	b.n	8008a96 <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f7ff fe4e 	bl	800865a <QSPI_WriteEnable>
 80089be:	4603      	mov	r3, r0
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d001      	beq.n	80089c8 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 80089c4:	2301      	movs	r3, #1
 80089c6:	e066      	b.n	8008a96 <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 80089c8:	78fb      	ldrb	r3, [r7, #3]
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d105      	bne.n	80089da <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80089ce:	7bbb      	ldrb	r3, [r7, #14]
 80089d0:	f043 0302 	orr.w	r3, r3, #2
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	73bb      	strb	r3, [r7, #14]
 80089d8:	e004      	b.n	80089e4 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80089da:	7bbb      	ldrb	r3, [r7, #14]
 80089dc:	f023 0302 	bic.w	r3, r3, #2
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 80089e4:	2301      	movs	r3, #1
 80089e6:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 80089e8:	2303      	movs	r3, #3
 80089ea:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80089ec:	f107 0310 	add.w	r3, r7, #16
 80089f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80089f4:	4619      	mov	r1, r3
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f7fa f827 	bl	8002a4a <HAL_OSPI_Command>
 80089fc:	4603      	mov	r3, r0
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d001      	beq.n	8008a06 <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8008a02:	2301      	movs	r3, #1
 8008a04:	e047      	b.n	8008a96 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008a06:	f107 030c 	add.w	r3, r7, #12
 8008a0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a0e:	4619      	mov	r1, r3
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f7fa f89b 	bl	8002b4c <HAL_OSPI_Transmit>
 8008a16:	4603      	mov	r3, r0
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d001      	beq.n	8008a20 <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	e03a      	b.n	8008a96 <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8008a20:	f241 3188 	movw	r1, #5000	; 0x1388
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f7ff fe74 	bl	8008712 <QSPI_AutoPollingMemReady>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d001      	beq.n	8008a34 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	e030      	b.n	8008a96 <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8008a34:	2315      	movs	r3, #21
 8008a36:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8008a38:	2302      	movs	r3, #2
 8008a3a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008a3c:	f107 0310 	add.w	r3, r7, #16
 8008a40:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a44:	4619      	mov	r1, r3
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f7f9 ffff 	bl	8002a4a <HAL_OSPI_Command>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d001      	beq.n	8008a56 <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	e01f      	b.n	8008a96 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008a56:	f107 030c 	add.w	r3, r7, #12
 8008a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a5e:	4619      	mov	r1, r3
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f7fa f8e6 	bl	8002c32 <HAL_OSPI_Receive>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d001      	beq.n	8008a70 <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	e012      	b.n	8008a96 <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8008a70:	7b7b      	ldrb	r3, [r7, #13]
 8008a72:	f003 0302 	and.w	r3, r3, #2
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d102      	bne.n	8008a80 <QSPI_HighPerfMode+0x180>
 8008a7a:	78fb      	ldrb	r3, [r7, #3]
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d007      	beq.n	8008a90 <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8008a80:	7b7b      	ldrb	r3, [r7, #13]
 8008a82:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d004      	beq.n	8008a94 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8008a8a:	78fb      	ldrb	r3, [r7, #3]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d101      	bne.n	8008a94 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 8008a90:	2301      	movs	r3, #1
 8008a92:	e000      	b.n	8008a96 <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8008a94:	2300      	movs	r3, #0
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3760      	adds	r7, #96	; 0x60
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
	...

08008aa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b082      	sub	sp, #8
 8008aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008aa6:	4b11      	ldr	r3, [pc, #68]	; (8008aec <HAL_MspInit+0x4c>)
 8008aa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008aaa:	4a10      	ldr	r2, [pc, #64]	; (8008aec <HAL_MspInit+0x4c>)
 8008aac:	f043 0301 	orr.w	r3, r3, #1
 8008ab0:	6613      	str	r3, [r2, #96]	; 0x60
 8008ab2:	4b0e      	ldr	r3, [pc, #56]	; (8008aec <HAL_MspInit+0x4c>)
 8008ab4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ab6:	f003 0301 	and.w	r3, r3, #1
 8008aba:	607b      	str	r3, [r7, #4]
 8008abc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008abe:	4b0b      	ldr	r3, [pc, #44]	; (8008aec <HAL_MspInit+0x4c>)
 8008ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ac2:	4a0a      	ldr	r2, [pc, #40]	; (8008aec <HAL_MspInit+0x4c>)
 8008ac4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ac8:	6593      	str	r3, [r2, #88]	; 0x58
 8008aca:	4b08      	ldr	r3, [pc, #32]	; (8008aec <HAL_MspInit+0x4c>)
 8008acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ad2:	603b      	str	r3, [r7, #0]
 8008ad4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	210f      	movs	r1, #15
 8008ada:	f06f 0001 	mvn.w	r0, #1
 8008ade:	f7f8 fbab 	bl	8001238 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008ae2:	bf00      	nop
 8008ae4:	3708      	adds	r7, #8
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	bf00      	nop
 8008aec:	40021000 	.word	0x40021000

08008af0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b08a      	sub	sp, #40	; 0x28
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008af8:	f107 0314 	add.w	r3, r7, #20
 8008afc:	2200      	movs	r2, #0
 8008afe:	601a      	str	r2, [r3, #0]
 8008b00:	605a      	str	r2, [r3, #4]
 8008b02:	609a      	str	r2, [r3, #8]
 8008b04:	60da      	str	r2, [r3, #12]
 8008b06:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	4a19      	ldr	r2, [pc, #100]	; (8008b74 <HAL_DAC_MspInit+0x84>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d12c      	bne.n	8008b6c <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8008b12:	4b19      	ldr	r3, [pc, #100]	; (8008b78 <HAL_DAC_MspInit+0x88>)
 8008b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b16:	4a18      	ldr	r2, [pc, #96]	; (8008b78 <HAL_DAC_MspInit+0x88>)
 8008b18:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008b1c:	6593      	str	r3, [r2, #88]	; 0x58
 8008b1e:	4b16      	ldr	r3, [pc, #88]	; (8008b78 <HAL_DAC_MspInit+0x88>)
 8008b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b22:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008b26:	613b      	str	r3, [r7, #16]
 8008b28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008b2a:	4b13      	ldr	r3, [pc, #76]	; (8008b78 <HAL_DAC_MspInit+0x88>)
 8008b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b2e:	4a12      	ldr	r2, [pc, #72]	; (8008b78 <HAL_DAC_MspInit+0x88>)
 8008b30:	f043 0301 	orr.w	r3, r3, #1
 8008b34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008b36:	4b10      	ldr	r3, [pc, #64]	; (8008b78 <HAL_DAC_MspInit+0x88>)
 8008b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b3a:	f003 0301 	and.w	r3, r3, #1
 8008b3e:	60fb      	str	r3, [r7, #12]
 8008b40:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8008b42:	2310      	movs	r3, #16
 8008b44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008b46:	2303      	movs	r3, #3
 8008b48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008b4e:	f107 0314 	add.w	r3, r7, #20
 8008b52:	4619      	mov	r1, r3
 8008b54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008b58:	f7f8 fde0 	bl	800171c <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	210f      	movs	r1, #15
 8008b60:	2036      	movs	r0, #54	; 0x36
 8008b62:	f7f8 fb69 	bl	8001238 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008b66:	2036      	movs	r0, #54	; 0x36
 8008b68:	f7f8 fb82 	bl	8001270 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8008b6c:	bf00      	nop
 8008b6e:	3728      	adds	r7, #40	; 0x28
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}
 8008b74:	40007400 	.word	0x40007400
 8008b78:	40021000 	.word	0x40021000

08008b7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b0ae      	sub	sp, #184	; 0xb8
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b84:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8008b88:	2200      	movs	r2, #0
 8008b8a:	601a      	str	r2, [r3, #0]
 8008b8c:	605a      	str	r2, [r3, #4]
 8008b8e:	609a      	str	r2, [r3, #8]
 8008b90:	60da      	str	r2, [r3, #12]
 8008b92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008b94:	f107 0310 	add.w	r3, r7, #16
 8008b98:	2294      	movs	r2, #148	; 0x94
 8008b9a:	2100      	movs	r1, #0
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f000 faf1 	bl	8009184 <memset>
  if(hi2c->Instance==I2C2)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a21      	ldr	r2, [pc, #132]	; (8008c2c <HAL_I2C_MspInit+0xb0>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d13b      	bne.n	8008c24 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8008bac:	2380      	movs	r3, #128	; 0x80
 8008bae:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008bb4:	f107 0310 	add.w	r3, r7, #16
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f7fb fadb 	bl	8004174 <HAL_RCCEx_PeriphCLKConfig>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d001      	beq.n	8008bc8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8008bc4:	f7ff f9c0 	bl	8007f48 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008bc8:	4b19      	ldr	r3, [pc, #100]	; (8008c30 <HAL_I2C_MspInit+0xb4>)
 8008bca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bcc:	4a18      	ldr	r2, [pc, #96]	; (8008c30 <HAL_I2C_MspInit+0xb4>)
 8008bce:	f043 0302 	orr.w	r3, r3, #2
 8008bd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008bd4:	4b16      	ldr	r3, [pc, #88]	; (8008c30 <HAL_I2C_MspInit+0xb4>)
 8008bd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bd8:	f003 0302 	and.w	r3, r3, #2
 8008bdc:	60fb      	str	r3, [r7, #12]
 8008bde:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8008be0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008be4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008be8:	2312      	movs	r3, #18
 8008bea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008bf4:	2303      	movs	r3, #3
 8008bf6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8008bfa:	2304      	movs	r3, #4
 8008bfc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008c00:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8008c04:	4619      	mov	r1, r3
 8008c06:	480b      	ldr	r0, [pc, #44]	; (8008c34 <HAL_I2C_MspInit+0xb8>)
 8008c08:	f7f8 fd88 	bl	800171c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8008c0c:	4b08      	ldr	r3, [pc, #32]	; (8008c30 <HAL_I2C_MspInit+0xb4>)
 8008c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c10:	4a07      	ldr	r2, [pc, #28]	; (8008c30 <HAL_I2C_MspInit+0xb4>)
 8008c12:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008c16:	6593      	str	r3, [r2, #88]	; 0x58
 8008c18:	4b05      	ldr	r3, [pc, #20]	; (8008c30 <HAL_I2C_MspInit+0xb4>)
 8008c1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008c20:	60bb      	str	r3, [r7, #8]
 8008c22:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8008c24:	bf00      	nop
 8008c26:	37b8      	adds	r7, #184	; 0xb8
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}
 8008c2c:	40005800 	.word	0x40005800
 8008c30:	40021000 	.word	0x40021000
 8008c34:	48000400 	.word	0x48000400

08008c38 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b082      	sub	sp, #8
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4a0b      	ldr	r2, [pc, #44]	; (8008c74 <HAL_I2C_MspDeInit+0x3c>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d10f      	bne.n	8008c6a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8008c4a:	4b0b      	ldr	r3, [pc, #44]	; (8008c78 <HAL_I2C_MspDeInit+0x40>)
 8008c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c4e:	4a0a      	ldr	r2, [pc, #40]	; (8008c78 <HAL_I2C_MspDeInit+0x40>)
 8008c50:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8008c54:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8008c56:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008c5a:	4808      	ldr	r0, [pc, #32]	; (8008c7c <HAL_I2C_MspDeInit+0x44>)
 8008c5c:	f7f8 fef0 	bl	8001a40 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8008c60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008c64:	4805      	ldr	r0, [pc, #20]	; (8008c7c <HAL_I2C_MspDeInit+0x44>)
 8008c66:	f7f8 feeb 	bl	8001a40 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8008c6a:	bf00      	nop
 8008c6c:	3708      	adds	r7, #8
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}
 8008c72:	bf00      	nop
 8008c74:	40005800 	.word	0x40005800
 8008c78:	40021000 	.word	0x40021000
 8008c7c:	48000400 	.word	0x48000400

08008c80 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b0aa      	sub	sp, #168	; 0xa8
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008c88:	f107 0314 	add.w	r3, r7, #20
 8008c8c:	2294      	movs	r2, #148	; 0x94
 8008c8e:	2100      	movs	r1, #0
 8008c90:	4618      	mov	r0, r3
 8008c92:	f000 fa77 	bl	8009184 <memset>
  if(hospi->Instance==OCTOSPI1)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a17      	ldr	r2, [pc, #92]	; (8008cf8 <HAL_OSPI_MspInit+0x78>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d127      	bne.n	8008cf0 <HAL_OSPI_MspInit+0x70>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8008ca0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008ca4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008cac:	f107 0314 	add.w	r3, r7, #20
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f7fb fa5f 	bl	8004174 <HAL_RCCEx_PeriphCLKConfig>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d001      	beq.n	8008cc0 <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 8008cbc:	f7ff f944 	bl	8007f48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8008cc0:	4b0e      	ldr	r3, [pc, #56]	; (8008cfc <HAL_OSPI_MspInit+0x7c>)
 8008cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cc4:	4a0d      	ldr	r2, [pc, #52]	; (8008cfc <HAL_OSPI_MspInit+0x7c>)
 8008cc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008cca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008ccc:	4b0b      	ldr	r3, [pc, #44]	; (8008cfc <HAL_OSPI_MspInit+0x7c>)
 8008cce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cd0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008cd4:	613b      	str	r3, [r7, #16]
 8008cd6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8008cd8:	4b08      	ldr	r3, [pc, #32]	; (8008cfc <HAL_OSPI_MspInit+0x7c>)
 8008cda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cdc:	4a07      	ldr	r2, [pc, #28]	; (8008cfc <HAL_OSPI_MspInit+0x7c>)
 8008cde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ce2:	6513      	str	r3, [r2, #80]	; 0x50
 8008ce4:	4b05      	ldr	r3, [pc, #20]	; (8008cfc <HAL_OSPI_MspInit+0x7c>)
 8008ce6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cec:	60fb      	str	r3, [r7, #12]
 8008cee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 8008cf0:	bf00      	nop
 8008cf2:	37a8      	adds	r7, #168	; 0xa8
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}
 8008cf8:	a0001000 	.word	0xa0001000
 8008cfc:	40021000 	.word	0x40021000

08008d00 <HAL_OSPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 8008d00:	b480      	push	{r7}
 8008d02:	b083      	sub	sp, #12
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4a0a      	ldr	r2, [pc, #40]	; (8008d38 <HAL_OSPI_MspDeInit+0x38>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d10b      	bne.n	8008d2a <HAL_OSPI_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

  /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 8008d12:	4b0a      	ldr	r3, [pc, #40]	; (8008d3c <HAL_OSPI_MspDeInit+0x3c>)
 8008d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d16:	4a09      	ldr	r2, [pc, #36]	; (8008d3c <HAL_OSPI_MspDeInit+0x3c>)
 8008d18:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008d1c:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 8008d1e:	4b07      	ldr	r3, [pc, #28]	; (8008d3c <HAL_OSPI_MspDeInit+0x3c>)
 8008d20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d22:	4a06      	ldr	r2, [pc, #24]	; (8008d3c <HAL_OSPI_MspDeInit+0x3c>)
 8008d24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d28:	6513      	str	r3, [r2, #80]	; 0x50
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 8008d2a:	bf00      	nop
 8008d2c:	370c      	adds	r7, #12
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d34:	4770      	bx	lr
 8008d36:	bf00      	nop
 8008d38:	a0001000 	.word	0xa0001000
 8008d3c:	40021000 	.word	0x40021000

08008d40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b084      	sub	sp, #16
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d50:	d113      	bne.n	8008d7a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008d52:	4b0c      	ldr	r3, [pc, #48]	; (8008d84 <HAL_TIM_Base_MspInit+0x44>)
 8008d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d56:	4a0b      	ldr	r2, [pc, #44]	; (8008d84 <HAL_TIM_Base_MspInit+0x44>)
 8008d58:	f043 0301 	orr.w	r3, r3, #1
 8008d5c:	6593      	str	r3, [r2, #88]	; 0x58
 8008d5e:	4b09      	ldr	r3, [pc, #36]	; (8008d84 <HAL_TIM_Base_MspInit+0x44>)
 8008d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d62:	f003 0301 	and.w	r3, r3, #1
 8008d66:	60fb      	str	r3, [r7, #12]
 8008d68:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	2105      	movs	r1, #5
 8008d6e:	201c      	movs	r0, #28
 8008d70:	f7f8 fa62 	bl	8001238 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8008d74:	201c      	movs	r0, #28
 8008d76:	f7f8 fa7b 	bl	8001270 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8008d7a:	bf00      	nop
 8008d7c:	3710      	adds	r7, #16
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}
 8008d82:	bf00      	nop
 8008d84:	40021000 	.word	0x40021000

08008d88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b0ae      	sub	sp, #184	; 0xb8
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008d90:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8008d94:	2200      	movs	r2, #0
 8008d96:	601a      	str	r2, [r3, #0]
 8008d98:	605a      	str	r2, [r3, #4]
 8008d9a:	609a      	str	r2, [r3, #8]
 8008d9c:	60da      	str	r2, [r3, #12]
 8008d9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008da0:	f107 0310 	add.w	r3, r7, #16
 8008da4:	2294      	movs	r2, #148	; 0x94
 8008da6:	2100      	movs	r1, #0
 8008da8:	4618      	mov	r0, r3
 8008daa:	f000 f9eb 	bl	8009184 <memset>
  if(huart->Instance==USART1)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4a21      	ldr	r2, [pc, #132]	; (8008e38 <HAL_UART_MspInit+0xb0>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d13a      	bne.n	8008e2e <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8008db8:	2301      	movs	r3, #1
 8008dba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008dc0:	f107 0310 	add.w	r3, r7, #16
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f7fb f9d5 	bl	8004174 <HAL_RCCEx_PeriphCLKConfig>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d001      	beq.n	8008dd4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8008dd0:	f7ff f8ba 	bl	8007f48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008dd4:	4b19      	ldr	r3, [pc, #100]	; (8008e3c <HAL_UART_MspInit+0xb4>)
 8008dd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008dd8:	4a18      	ldr	r2, [pc, #96]	; (8008e3c <HAL_UART_MspInit+0xb4>)
 8008dda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008dde:	6613      	str	r3, [r2, #96]	; 0x60
 8008de0:	4b16      	ldr	r3, [pc, #88]	; (8008e3c <HAL_UART_MspInit+0xb4>)
 8008de2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008de4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008de8:	60fb      	str	r3, [r7, #12]
 8008dea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008dec:	4b13      	ldr	r3, [pc, #76]	; (8008e3c <HAL_UART_MspInit+0xb4>)
 8008dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008df0:	4a12      	ldr	r2, [pc, #72]	; (8008e3c <HAL_UART_MspInit+0xb4>)
 8008df2:	f043 0302 	orr.w	r3, r3, #2
 8008df6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008df8:	4b10      	ldr	r3, [pc, #64]	; (8008e3c <HAL_UART_MspInit+0xb4>)
 8008dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008dfc:	f003 0302 	and.w	r3, r3, #2
 8008e00:	60bb      	str	r3, [r7, #8]
 8008e02:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008e04:	23c0      	movs	r3, #192	; 0xc0
 8008e06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e0a:	2302      	movs	r3, #2
 8008e0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e10:	2300      	movs	r3, #0
 8008e12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008e16:	2303      	movs	r3, #3
 8008e18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008e1c:	2307      	movs	r3, #7
 8008e1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008e22:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8008e26:	4619      	mov	r1, r3
 8008e28:	4805      	ldr	r0, [pc, #20]	; (8008e40 <HAL_UART_MspInit+0xb8>)
 8008e2a:	f7f8 fc77 	bl	800171c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8008e2e:	bf00      	nop
 8008e30:	37b8      	adds	r7, #184	; 0xb8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	40013800 	.word	0x40013800
 8008e3c:	40021000 	.word	0x40021000
 8008e40:	48000400 	.word	0x48000400

08008e44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b08e      	sub	sp, #56	; 0x38
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8008e52:	4b34      	ldr	r3, [pc, #208]	; (8008f24 <HAL_InitTick+0xe0>)
 8008e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e56:	4a33      	ldr	r2, [pc, #204]	; (8008f24 <HAL_InitTick+0xe0>)
 8008e58:	f043 0310 	orr.w	r3, r3, #16
 8008e5c:	6593      	str	r3, [r2, #88]	; 0x58
 8008e5e:	4b31      	ldr	r3, [pc, #196]	; (8008f24 <HAL_InitTick+0xe0>)
 8008e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e62:	f003 0310 	and.w	r3, r3, #16
 8008e66:	60fb      	str	r3, [r7, #12]
 8008e68:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8008e6a:	f107 0210 	add.w	r2, r7, #16
 8008e6e:	f107 0314 	add.w	r3, r7, #20
 8008e72:	4611      	mov	r1, r2
 8008e74:	4618      	mov	r0, r3
 8008e76:	f7fb f88b 	bl	8003f90 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8008e7a:	6a3b      	ldr	r3, [r7, #32]
 8008e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8008e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d103      	bne.n	8008e8c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8008e84:	f7fb f858 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8008e88:	6378      	str	r0, [r7, #52]	; 0x34
 8008e8a:	e004      	b.n	8008e96 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8008e8c:	f7fb f854 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8008e90:	4603      	mov	r3, r0
 8008e92:	005b      	lsls	r3, r3, #1
 8008e94:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8008e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e98:	4a23      	ldr	r2, [pc, #140]	; (8008f28 <HAL_InitTick+0xe4>)
 8008e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8008e9e:	0c9b      	lsrs	r3, r3, #18
 8008ea0:	3b01      	subs	r3, #1
 8008ea2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8008ea4:	4b21      	ldr	r3, [pc, #132]	; (8008f2c <HAL_InitTick+0xe8>)
 8008ea6:	4a22      	ldr	r2, [pc, #136]	; (8008f30 <HAL_InitTick+0xec>)
 8008ea8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8008eaa:	4b20      	ldr	r3, [pc, #128]	; (8008f2c <HAL_InitTick+0xe8>)
 8008eac:	f240 32e7 	movw	r2, #999	; 0x3e7
 8008eb0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8008eb2:	4a1e      	ldr	r2, [pc, #120]	; (8008f2c <HAL_InitTick+0xe8>)
 8008eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eb6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8008eb8:	4b1c      	ldr	r3, [pc, #112]	; (8008f2c <HAL_InitTick+0xe8>)
 8008eba:	2200      	movs	r2, #0
 8008ebc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008ebe:	4b1b      	ldr	r3, [pc, #108]	; (8008f2c <HAL_InitTick+0xe8>)
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008ec4:	4b19      	ldr	r3, [pc, #100]	; (8008f2c <HAL_InitTick+0xe8>)
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8008eca:	4818      	ldr	r0, [pc, #96]	; (8008f2c <HAL_InitTick+0xe8>)
 8008ecc:	f7fb fe6a 	bl	8004ba4 <HAL_TIM_Base_Init>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8008ed6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d11b      	bne.n	8008f16 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8008ede:	4813      	ldr	r0, [pc, #76]	; (8008f2c <HAL_InitTick+0xe8>)
 8008ee0:	f7fb feb8 	bl	8004c54 <HAL_TIM_Base_Start_IT>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8008eea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d111      	bne.n	8008f16 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008ef2:	2036      	movs	r0, #54	; 0x36
 8008ef4:	f7f8 f9bc 	bl	8001270 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2b0f      	cmp	r3, #15
 8008efc:	d808      	bhi.n	8008f10 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8008efe:	2200      	movs	r2, #0
 8008f00:	6879      	ldr	r1, [r7, #4]
 8008f02:	2036      	movs	r0, #54	; 0x36
 8008f04:	f7f8 f998 	bl	8001238 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008f08:	4a0a      	ldr	r2, [pc, #40]	; (8008f34 <HAL_InitTick+0xf0>)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6013      	str	r3, [r2, #0]
 8008f0e:	e002      	b.n	8008f16 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8008f10:	2301      	movs	r3, #1
 8008f12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8008f16:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3738      	adds	r7, #56	; 0x38
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}
 8008f22:	bf00      	nop
 8008f24:	40021000 	.word	0x40021000
 8008f28:	431bde83 	.word	0x431bde83
 8008f2c:	20001430 	.word	0x20001430
 8008f30:	40001000 	.word	0x40001000
 8008f34:	20000034 	.word	0x20000034

08008f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008f3c:	e7fe      	b.n	8008f3c <NMI_Handler+0x4>

08008f3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008f3e:	b480      	push	{r7}
 8008f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008f42:	e7fe      	b.n	8008f42 <HardFault_Handler+0x4>

08008f44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008f44:	b480      	push	{r7}
 8008f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008f48:	e7fe      	b.n	8008f48 <MemManage_Handler+0x4>

08008f4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008f4a:	b480      	push	{r7}
 8008f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008f4e:	e7fe      	b.n	8008f4e <BusFault_Handler+0x4>

08008f50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008f50:	b480      	push	{r7}
 8008f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008f54:	e7fe      	b.n	8008f54 <UsageFault_Handler+0x4>

08008f56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008f56:	b480      	push	{r7}
 8008f58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008f5a:	bf00      	nop
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr

08008f64 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8008f68:	4802      	ldr	r0, [pc, #8]	; (8008f74 <TIM2_IRQHandler+0x10>)
 8008f6a:	f7fb fee3 	bl	8004d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8008f6e:	bf00      	nop
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop
 8008f74:	2000116c 	.word	0x2000116c

08008f78 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8008f7c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8008f80:	f7f8 fe50 	bl	8001c24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008f84:	bf00      	nop
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008f8c:	4803      	ldr	r0, [pc, #12]	; (8008f9c <TIM6_DAC_IRQHandler+0x14>)
 8008f8e:	f7fb fed1 	bl	8004d34 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8008f92:	4803      	ldr	r0, [pc, #12]	; (8008fa0 <TIM6_DAC_IRQHandler+0x18>)
 8008f94:	f7f8 f9ee 	bl	8001374 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8008f98:	bf00      	nop
 8008f9a:	bd80      	pop	{r7, pc}
 8008f9c:	20001430 	.word	0x20001430
 8008fa0:	200010b4 	.word	0x200010b4

08008fa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b086      	sub	sp, #24
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008fac:	4a14      	ldr	r2, [pc, #80]	; (8009000 <_sbrk+0x5c>)
 8008fae:	4b15      	ldr	r3, [pc, #84]	; (8009004 <_sbrk+0x60>)
 8008fb0:	1ad3      	subs	r3, r2, r3
 8008fb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008fb8:	4b13      	ldr	r3, [pc, #76]	; (8009008 <_sbrk+0x64>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d102      	bne.n	8008fc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008fc0:	4b11      	ldr	r3, [pc, #68]	; (8009008 <_sbrk+0x64>)
 8008fc2:	4a12      	ldr	r2, [pc, #72]	; (800900c <_sbrk+0x68>)
 8008fc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008fc6:	4b10      	ldr	r3, [pc, #64]	; (8009008 <_sbrk+0x64>)
 8008fc8:	681a      	ldr	r2, [r3, #0]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4413      	add	r3, r2
 8008fce:	693a      	ldr	r2, [r7, #16]
 8008fd0:	429a      	cmp	r2, r3
 8008fd2:	d207      	bcs.n	8008fe4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008fd4:	f000 f89e 	bl	8009114 <__errno>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	220c      	movs	r2, #12
 8008fdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008fde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008fe2:	e009      	b.n	8008ff8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008fe4:	4b08      	ldr	r3, [pc, #32]	; (8009008 <_sbrk+0x64>)
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008fea:	4b07      	ldr	r3, [pc, #28]	; (8009008 <_sbrk+0x64>)
 8008fec:	681a      	ldr	r2, [r3, #0]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4413      	add	r3, r2
 8008ff2:	4a05      	ldr	r2, [pc, #20]	; (8009008 <_sbrk+0x64>)
 8008ff4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3718      	adds	r7, #24
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}
 8009000:	200a0000 	.word	0x200a0000
 8009004:	00000400 	.word	0x00000400
 8009008:	2000147c 	.word	0x2000147c
 800900c:	20001490 	.word	0x20001490

08009010 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8009010:	b480      	push	{r7}
 8009012:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8009014:	4b06      	ldr	r3, [pc, #24]	; (8009030 <SystemInit+0x20>)
 8009016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800901a:	4a05      	ldr	r2, [pc, #20]	; (8009030 <SystemInit+0x20>)
 800901c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009020:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8009024:	bf00      	nop
 8009026:	46bd      	mov	sp, r7
 8009028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902c:	4770      	bx	lr
 800902e:	bf00      	nop
 8009030:	e000ed00 	.word	0xe000ed00

08009034 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8009034:	f8df d034 	ldr.w	sp, [pc, #52]	; 800906c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8009038:	f7ff ffea 	bl	8009010 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800903c:	480c      	ldr	r0, [pc, #48]	; (8009070 <LoopForever+0x6>)
  ldr r1, =_edata
 800903e:	490d      	ldr	r1, [pc, #52]	; (8009074 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009040:	4a0d      	ldr	r2, [pc, #52]	; (8009078 <LoopForever+0xe>)
  movs r3, #0
 8009042:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009044:	e002      	b.n	800904c <LoopCopyDataInit>

08009046 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009046:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009048:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800904a:	3304      	adds	r3, #4

0800904c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800904c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800904e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009050:	d3f9      	bcc.n	8009046 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009052:	4a0a      	ldr	r2, [pc, #40]	; (800907c <LoopForever+0x12>)
  ldr r4, =_ebss
 8009054:	4c0a      	ldr	r4, [pc, #40]	; (8009080 <LoopForever+0x16>)
  movs r3, #0
 8009056:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009058:	e001      	b.n	800905e <LoopFillZerobss>

0800905a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800905a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800905c:	3204      	adds	r2, #4

0800905e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800905e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009060:	d3fb      	bcc.n	800905a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8009062:	f000 f85d 	bl	8009120 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009066:	f7fe fb53 	bl	8007710 <main>

0800906a <LoopForever>:

LoopForever:
    b LoopForever
 800906a:	e7fe      	b.n	800906a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800906c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8009070:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009074:	20000134 	.word	0x20000134
  ldr r2, =_sidata
 8009078:	0800a3fc 	.word	0x0800a3fc
  ldr r2, =_sbss
 800907c:	20000134 	.word	0x20000134
  ldr r4, =_ebss
 8009080:	20001490 	.word	0x20001490

08009084 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009084:	e7fe      	b.n	8009084 <ADC1_IRQHandler>
	...

08009088 <arm_sin_f32>:
 8009088:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8009108 <arm_sin_f32+0x80>
 800908c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009090:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009098:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800909c:	d504      	bpl.n	80090a8 <arm_sin_f32+0x20>
 800909e:	ee17 3a90 	vmov	r3, s15
 80090a2:	3b01      	subs	r3, #1
 80090a4:	ee07 3a90 	vmov	s15, r3
 80090a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80090ac:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800910c <arm_sin_f32+0x84>
 80090b0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80090b4:	ee20 0a07 	vmul.f32	s0, s0, s14
 80090b8:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80090bc:	ee17 3a90 	vmov	r3, s15
 80090c0:	b29b      	uxth	r3, r3
 80090c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090c6:	d21a      	bcs.n	80090fe <arm_sin_f32+0x76>
 80090c8:	ee07 3a90 	vmov	s15, r3
 80090cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090d0:	1c59      	adds	r1, r3, #1
 80090d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80090d6:	4a0e      	ldr	r2, [pc, #56]	; (8009110 <arm_sin_f32+0x88>)
 80090d8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80090dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80090e0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80090e4:	ed93 7a00 	vldr	s14, [r3]
 80090e8:	edd2 6a00 	vldr	s13, [r2]
 80090ec:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80090f0:	ee20 0a26 	vmul.f32	s0, s0, s13
 80090f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80090f8:	ee37 0a80 	vadd.f32	s0, s15, s0
 80090fc:	4770      	bx	lr
 80090fe:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009102:	2101      	movs	r1, #1
 8009104:	2300      	movs	r3, #0
 8009106:	e7e6      	b.n	80090d6 <arm_sin_f32+0x4e>
 8009108:	3e22f983 	.word	0x3e22f983
 800910c:	44000000 	.word	0x44000000
 8009110:	08009bb4 	.word	0x08009bb4

08009114 <__errno>:
 8009114:	4b01      	ldr	r3, [pc, #4]	; (800911c <__errno+0x8>)
 8009116:	6818      	ldr	r0, [r3, #0]
 8009118:	4770      	bx	lr
 800911a:	bf00      	nop
 800911c:	200000d0 	.word	0x200000d0

08009120 <__libc_init_array>:
 8009120:	b570      	push	{r4, r5, r6, lr}
 8009122:	4d0d      	ldr	r5, [pc, #52]	; (8009158 <__libc_init_array+0x38>)
 8009124:	4c0d      	ldr	r4, [pc, #52]	; (800915c <__libc_init_array+0x3c>)
 8009126:	1b64      	subs	r4, r4, r5
 8009128:	10a4      	asrs	r4, r4, #2
 800912a:	2600      	movs	r6, #0
 800912c:	42a6      	cmp	r6, r4
 800912e:	d109      	bne.n	8009144 <__libc_init_array+0x24>
 8009130:	4d0b      	ldr	r5, [pc, #44]	; (8009160 <__libc_init_array+0x40>)
 8009132:	4c0c      	ldr	r4, [pc, #48]	; (8009164 <__libc_init_array+0x44>)
 8009134:	f000 fc8e 	bl	8009a54 <_init>
 8009138:	1b64      	subs	r4, r4, r5
 800913a:	10a4      	asrs	r4, r4, #2
 800913c:	2600      	movs	r6, #0
 800913e:	42a6      	cmp	r6, r4
 8009140:	d105      	bne.n	800914e <__libc_init_array+0x2e>
 8009142:	bd70      	pop	{r4, r5, r6, pc}
 8009144:	f855 3b04 	ldr.w	r3, [r5], #4
 8009148:	4798      	blx	r3
 800914a:	3601      	adds	r6, #1
 800914c:	e7ee      	b.n	800912c <__libc_init_array+0xc>
 800914e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009152:	4798      	blx	r3
 8009154:	3601      	adds	r6, #1
 8009156:	e7f2      	b.n	800913e <__libc_init_array+0x1e>
 8009158:	0800a3f4 	.word	0x0800a3f4
 800915c:	0800a3f4 	.word	0x0800a3f4
 8009160:	0800a3f4 	.word	0x0800a3f4
 8009164:	0800a3f8 	.word	0x0800a3f8

08009168 <memcpy>:
 8009168:	440a      	add	r2, r1
 800916a:	4291      	cmp	r1, r2
 800916c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009170:	d100      	bne.n	8009174 <memcpy+0xc>
 8009172:	4770      	bx	lr
 8009174:	b510      	push	{r4, lr}
 8009176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800917a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800917e:	4291      	cmp	r1, r2
 8009180:	d1f9      	bne.n	8009176 <memcpy+0xe>
 8009182:	bd10      	pop	{r4, pc}

08009184 <memset>:
 8009184:	4402      	add	r2, r0
 8009186:	4603      	mov	r3, r0
 8009188:	4293      	cmp	r3, r2
 800918a:	d100      	bne.n	800918e <memset+0xa>
 800918c:	4770      	bx	lr
 800918e:	f803 1b01 	strb.w	r1, [r3], #1
 8009192:	e7f9      	b.n	8009188 <memset+0x4>

08009194 <siprintf>:
 8009194:	b40e      	push	{r1, r2, r3}
 8009196:	b500      	push	{lr}
 8009198:	b09c      	sub	sp, #112	; 0x70
 800919a:	ab1d      	add	r3, sp, #116	; 0x74
 800919c:	9002      	str	r0, [sp, #8]
 800919e:	9006      	str	r0, [sp, #24]
 80091a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80091a4:	4809      	ldr	r0, [pc, #36]	; (80091cc <siprintf+0x38>)
 80091a6:	9107      	str	r1, [sp, #28]
 80091a8:	9104      	str	r1, [sp, #16]
 80091aa:	4909      	ldr	r1, [pc, #36]	; (80091d0 <siprintf+0x3c>)
 80091ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80091b0:	9105      	str	r1, [sp, #20]
 80091b2:	6800      	ldr	r0, [r0, #0]
 80091b4:	9301      	str	r3, [sp, #4]
 80091b6:	a902      	add	r1, sp, #8
 80091b8:	f000 f868 	bl	800928c <_svfiprintf_r>
 80091bc:	9b02      	ldr	r3, [sp, #8]
 80091be:	2200      	movs	r2, #0
 80091c0:	701a      	strb	r2, [r3, #0]
 80091c2:	b01c      	add	sp, #112	; 0x70
 80091c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80091c8:	b003      	add	sp, #12
 80091ca:	4770      	bx	lr
 80091cc:	200000d0 	.word	0x200000d0
 80091d0:	ffff0208 	.word	0xffff0208

080091d4 <__ssputs_r>:
 80091d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091d8:	688e      	ldr	r6, [r1, #8]
 80091da:	429e      	cmp	r6, r3
 80091dc:	4682      	mov	sl, r0
 80091de:	460c      	mov	r4, r1
 80091e0:	4690      	mov	r8, r2
 80091e2:	461f      	mov	r7, r3
 80091e4:	d838      	bhi.n	8009258 <__ssputs_r+0x84>
 80091e6:	898a      	ldrh	r2, [r1, #12]
 80091e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80091ec:	d032      	beq.n	8009254 <__ssputs_r+0x80>
 80091ee:	6825      	ldr	r5, [r4, #0]
 80091f0:	6909      	ldr	r1, [r1, #16]
 80091f2:	eba5 0901 	sub.w	r9, r5, r1
 80091f6:	6965      	ldr	r5, [r4, #20]
 80091f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80091fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009200:	3301      	adds	r3, #1
 8009202:	444b      	add	r3, r9
 8009204:	106d      	asrs	r5, r5, #1
 8009206:	429d      	cmp	r5, r3
 8009208:	bf38      	it	cc
 800920a:	461d      	movcc	r5, r3
 800920c:	0553      	lsls	r3, r2, #21
 800920e:	d531      	bpl.n	8009274 <__ssputs_r+0xa0>
 8009210:	4629      	mov	r1, r5
 8009212:	f000 fb55 	bl	80098c0 <_malloc_r>
 8009216:	4606      	mov	r6, r0
 8009218:	b950      	cbnz	r0, 8009230 <__ssputs_r+0x5c>
 800921a:	230c      	movs	r3, #12
 800921c:	f8ca 3000 	str.w	r3, [sl]
 8009220:	89a3      	ldrh	r3, [r4, #12]
 8009222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009226:	81a3      	strh	r3, [r4, #12]
 8009228:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800922c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009230:	6921      	ldr	r1, [r4, #16]
 8009232:	464a      	mov	r2, r9
 8009234:	f7ff ff98 	bl	8009168 <memcpy>
 8009238:	89a3      	ldrh	r3, [r4, #12]
 800923a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800923e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009242:	81a3      	strh	r3, [r4, #12]
 8009244:	6126      	str	r6, [r4, #16]
 8009246:	6165      	str	r5, [r4, #20]
 8009248:	444e      	add	r6, r9
 800924a:	eba5 0509 	sub.w	r5, r5, r9
 800924e:	6026      	str	r6, [r4, #0]
 8009250:	60a5      	str	r5, [r4, #8]
 8009252:	463e      	mov	r6, r7
 8009254:	42be      	cmp	r6, r7
 8009256:	d900      	bls.n	800925a <__ssputs_r+0x86>
 8009258:	463e      	mov	r6, r7
 800925a:	6820      	ldr	r0, [r4, #0]
 800925c:	4632      	mov	r2, r6
 800925e:	4641      	mov	r1, r8
 8009260:	f000 faa8 	bl	80097b4 <memmove>
 8009264:	68a3      	ldr	r3, [r4, #8]
 8009266:	1b9b      	subs	r3, r3, r6
 8009268:	60a3      	str	r3, [r4, #8]
 800926a:	6823      	ldr	r3, [r4, #0]
 800926c:	4433      	add	r3, r6
 800926e:	6023      	str	r3, [r4, #0]
 8009270:	2000      	movs	r0, #0
 8009272:	e7db      	b.n	800922c <__ssputs_r+0x58>
 8009274:	462a      	mov	r2, r5
 8009276:	f000 fb97 	bl	80099a8 <_realloc_r>
 800927a:	4606      	mov	r6, r0
 800927c:	2800      	cmp	r0, #0
 800927e:	d1e1      	bne.n	8009244 <__ssputs_r+0x70>
 8009280:	6921      	ldr	r1, [r4, #16]
 8009282:	4650      	mov	r0, sl
 8009284:	f000 fab0 	bl	80097e8 <_free_r>
 8009288:	e7c7      	b.n	800921a <__ssputs_r+0x46>
	...

0800928c <_svfiprintf_r>:
 800928c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009290:	4698      	mov	r8, r3
 8009292:	898b      	ldrh	r3, [r1, #12]
 8009294:	061b      	lsls	r3, r3, #24
 8009296:	b09d      	sub	sp, #116	; 0x74
 8009298:	4607      	mov	r7, r0
 800929a:	460d      	mov	r5, r1
 800929c:	4614      	mov	r4, r2
 800929e:	d50e      	bpl.n	80092be <_svfiprintf_r+0x32>
 80092a0:	690b      	ldr	r3, [r1, #16]
 80092a2:	b963      	cbnz	r3, 80092be <_svfiprintf_r+0x32>
 80092a4:	2140      	movs	r1, #64	; 0x40
 80092a6:	f000 fb0b 	bl	80098c0 <_malloc_r>
 80092aa:	6028      	str	r0, [r5, #0]
 80092ac:	6128      	str	r0, [r5, #16]
 80092ae:	b920      	cbnz	r0, 80092ba <_svfiprintf_r+0x2e>
 80092b0:	230c      	movs	r3, #12
 80092b2:	603b      	str	r3, [r7, #0]
 80092b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092b8:	e0d1      	b.n	800945e <_svfiprintf_r+0x1d2>
 80092ba:	2340      	movs	r3, #64	; 0x40
 80092bc:	616b      	str	r3, [r5, #20]
 80092be:	2300      	movs	r3, #0
 80092c0:	9309      	str	r3, [sp, #36]	; 0x24
 80092c2:	2320      	movs	r3, #32
 80092c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80092c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80092cc:	2330      	movs	r3, #48	; 0x30
 80092ce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009478 <_svfiprintf_r+0x1ec>
 80092d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80092d6:	f04f 0901 	mov.w	r9, #1
 80092da:	4623      	mov	r3, r4
 80092dc:	469a      	mov	sl, r3
 80092de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092e2:	b10a      	cbz	r2, 80092e8 <_svfiprintf_r+0x5c>
 80092e4:	2a25      	cmp	r2, #37	; 0x25
 80092e6:	d1f9      	bne.n	80092dc <_svfiprintf_r+0x50>
 80092e8:	ebba 0b04 	subs.w	fp, sl, r4
 80092ec:	d00b      	beq.n	8009306 <_svfiprintf_r+0x7a>
 80092ee:	465b      	mov	r3, fp
 80092f0:	4622      	mov	r2, r4
 80092f2:	4629      	mov	r1, r5
 80092f4:	4638      	mov	r0, r7
 80092f6:	f7ff ff6d 	bl	80091d4 <__ssputs_r>
 80092fa:	3001      	adds	r0, #1
 80092fc:	f000 80aa 	beq.w	8009454 <_svfiprintf_r+0x1c8>
 8009300:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009302:	445a      	add	r2, fp
 8009304:	9209      	str	r2, [sp, #36]	; 0x24
 8009306:	f89a 3000 	ldrb.w	r3, [sl]
 800930a:	2b00      	cmp	r3, #0
 800930c:	f000 80a2 	beq.w	8009454 <_svfiprintf_r+0x1c8>
 8009310:	2300      	movs	r3, #0
 8009312:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009316:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800931a:	f10a 0a01 	add.w	sl, sl, #1
 800931e:	9304      	str	r3, [sp, #16]
 8009320:	9307      	str	r3, [sp, #28]
 8009322:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009326:	931a      	str	r3, [sp, #104]	; 0x68
 8009328:	4654      	mov	r4, sl
 800932a:	2205      	movs	r2, #5
 800932c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009330:	4851      	ldr	r0, [pc, #324]	; (8009478 <_svfiprintf_r+0x1ec>)
 8009332:	f7f6 ff65 	bl	8000200 <memchr>
 8009336:	9a04      	ldr	r2, [sp, #16]
 8009338:	b9d8      	cbnz	r0, 8009372 <_svfiprintf_r+0xe6>
 800933a:	06d0      	lsls	r0, r2, #27
 800933c:	bf44      	itt	mi
 800933e:	2320      	movmi	r3, #32
 8009340:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009344:	0711      	lsls	r1, r2, #28
 8009346:	bf44      	itt	mi
 8009348:	232b      	movmi	r3, #43	; 0x2b
 800934a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800934e:	f89a 3000 	ldrb.w	r3, [sl]
 8009352:	2b2a      	cmp	r3, #42	; 0x2a
 8009354:	d015      	beq.n	8009382 <_svfiprintf_r+0xf6>
 8009356:	9a07      	ldr	r2, [sp, #28]
 8009358:	4654      	mov	r4, sl
 800935a:	2000      	movs	r0, #0
 800935c:	f04f 0c0a 	mov.w	ip, #10
 8009360:	4621      	mov	r1, r4
 8009362:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009366:	3b30      	subs	r3, #48	; 0x30
 8009368:	2b09      	cmp	r3, #9
 800936a:	d94e      	bls.n	800940a <_svfiprintf_r+0x17e>
 800936c:	b1b0      	cbz	r0, 800939c <_svfiprintf_r+0x110>
 800936e:	9207      	str	r2, [sp, #28]
 8009370:	e014      	b.n	800939c <_svfiprintf_r+0x110>
 8009372:	eba0 0308 	sub.w	r3, r0, r8
 8009376:	fa09 f303 	lsl.w	r3, r9, r3
 800937a:	4313      	orrs	r3, r2
 800937c:	9304      	str	r3, [sp, #16]
 800937e:	46a2      	mov	sl, r4
 8009380:	e7d2      	b.n	8009328 <_svfiprintf_r+0x9c>
 8009382:	9b03      	ldr	r3, [sp, #12]
 8009384:	1d19      	adds	r1, r3, #4
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	9103      	str	r1, [sp, #12]
 800938a:	2b00      	cmp	r3, #0
 800938c:	bfbb      	ittet	lt
 800938e:	425b      	neglt	r3, r3
 8009390:	f042 0202 	orrlt.w	r2, r2, #2
 8009394:	9307      	strge	r3, [sp, #28]
 8009396:	9307      	strlt	r3, [sp, #28]
 8009398:	bfb8      	it	lt
 800939a:	9204      	strlt	r2, [sp, #16]
 800939c:	7823      	ldrb	r3, [r4, #0]
 800939e:	2b2e      	cmp	r3, #46	; 0x2e
 80093a0:	d10c      	bne.n	80093bc <_svfiprintf_r+0x130>
 80093a2:	7863      	ldrb	r3, [r4, #1]
 80093a4:	2b2a      	cmp	r3, #42	; 0x2a
 80093a6:	d135      	bne.n	8009414 <_svfiprintf_r+0x188>
 80093a8:	9b03      	ldr	r3, [sp, #12]
 80093aa:	1d1a      	adds	r2, r3, #4
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	9203      	str	r2, [sp, #12]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	bfb8      	it	lt
 80093b4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80093b8:	3402      	adds	r4, #2
 80093ba:	9305      	str	r3, [sp, #20]
 80093bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009488 <_svfiprintf_r+0x1fc>
 80093c0:	7821      	ldrb	r1, [r4, #0]
 80093c2:	2203      	movs	r2, #3
 80093c4:	4650      	mov	r0, sl
 80093c6:	f7f6 ff1b 	bl	8000200 <memchr>
 80093ca:	b140      	cbz	r0, 80093de <_svfiprintf_r+0x152>
 80093cc:	2340      	movs	r3, #64	; 0x40
 80093ce:	eba0 000a 	sub.w	r0, r0, sl
 80093d2:	fa03 f000 	lsl.w	r0, r3, r0
 80093d6:	9b04      	ldr	r3, [sp, #16]
 80093d8:	4303      	orrs	r3, r0
 80093da:	3401      	adds	r4, #1
 80093dc:	9304      	str	r3, [sp, #16]
 80093de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093e2:	4826      	ldr	r0, [pc, #152]	; (800947c <_svfiprintf_r+0x1f0>)
 80093e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80093e8:	2206      	movs	r2, #6
 80093ea:	f7f6 ff09 	bl	8000200 <memchr>
 80093ee:	2800      	cmp	r0, #0
 80093f0:	d038      	beq.n	8009464 <_svfiprintf_r+0x1d8>
 80093f2:	4b23      	ldr	r3, [pc, #140]	; (8009480 <_svfiprintf_r+0x1f4>)
 80093f4:	bb1b      	cbnz	r3, 800943e <_svfiprintf_r+0x1b2>
 80093f6:	9b03      	ldr	r3, [sp, #12]
 80093f8:	3307      	adds	r3, #7
 80093fa:	f023 0307 	bic.w	r3, r3, #7
 80093fe:	3308      	adds	r3, #8
 8009400:	9303      	str	r3, [sp, #12]
 8009402:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009404:	4433      	add	r3, r6
 8009406:	9309      	str	r3, [sp, #36]	; 0x24
 8009408:	e767      	b.n	80092da <_svfiprintf_r+0x4e>
 800940a:	fb0c 3202 	mla	r2, ip, r2, r3
 800940e:	460c      	mov	r4, r1
 8009410:	2001      	movs	r0, #1
 8009412:	e7a5      	b.n	8009360 <_svfiprintf_r+0xd4>
 8009414:	2300      	movs	r3, #0
 8009416:	3401      	adds	r4, #1
 8009418:	9305      	str	r3, [sp, #20]
 800941a:	4619      	mov	r1, r3
 800941c:	f04f 0c0a 	mov.w	ip, #10
 8009420:	4620      	mov	r0, r4
 8009422:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009426:	3a30      	subs	r2, #48	; 0x30
 8009428:	2a09      	cmp	r2, #9
 800942a:	d903      	bls.n	8009434 <_svfiprintf_r+0x1a8>
 800942c:	2b00      	cmp	r3, #0
 800942e:	d0c5      	beq.n	80093bc <_svfiprintf_r+0x130>
 8009430:	9105      	str	r1, [sp, #20]
 8009432:	e7c3      	b.n	80093bc <_svfiprintf_r+0x130>
 8009434:	fb0c 2101 	mla	r1, ip, r1, r2
 8009438:	4604      	mov	r4, r0
 800943a:	2301      	movs	r3, #1
 800943c:	e7f0      	b.n	8009420 <_svfiprintf_r+0x194>
 800943e:	ab03      	add	r3, sp, #12
 8009440:	9300      	str	r3, [sp, #0]
 8009442:	462a      	mov	r2, r5
 8009444:	4b0f      	ldr	r3, [pc, #60]	; (8009484 <_svfiprintf_r+0x1f8>)
 8009446:	a904      	add	r1, sp, #16
 8009448:	4638      	mov	r0, r7
 800944a:	f3af 8000 	nop.w
 800944e:	1c42      	adds	r2, r0, #1
 8009450:	4606      	mov	r6, r0
 8009452:	d1d6      	bne.n	8009402 <_svfiprintf_r+0x176>
 8009454:	89ab      	ldrh	r3, [r5, #12]
 8009456:	065b      	lsls	r3, r3, #25
 8009458:	f53f af2c 	bmi.w	80092b4 <_svfiprintf_r+0x28>
 800945c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800945e:	b01d      	add	sp, #116	; 0x74
 8009460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009464:	ab03      	add	r3, sp, #12
 8009466:	9300      	str	r3, [sp, #0]
 8009468:	462a      	mov	r2, r5
 800946a:	4b06      	ldr	r3, [pc, #24]	; (8009484 <_svfiprintf_r+0x1f8>)
 800946c:	a904      	add	r1, sp, #16
 800946e:	4638      	mov	r0, r7
 8009470:	f000 f87a 	bl	8009568 <_printf_i>
 8009474:	e7eb      	b.n	800944e <_svfiprintf_r+0x1c2>
 8009476:	bf00      	nop
 8009478:	0800a3b8 	.word	0x0800a3b8
 800947c:	0800a3c2 	.word	0x0800a3c2
 8009480:	00000000 	.word	0x00000000
 8009484:	080091d5 	.word	0x080091d5
 8009488:	0800a3be 	.word	0x0800a3be

0800948c <_printf_common>:
 800948c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009490:	4616      	mov	r6, r2
 8009492:	4699      	mov	r9, r3
 8009494:	688a      	ldr	r2, [r1, #8]
 8009496:	690b      	ldr	r3, [r1, #16]
 8009498:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800949c:	4293      	cmp	r3, r2
 800949e:	bfb8      	it	lt
 80094a0:	4613      	movlt	r3, r2
 80094a2:	6033      	str	r3, [r6, #0]
 80094a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80094a8:	4607      	mov	r7, r0
 80094aa:	460c      	mov	r4, r1
 80094ac:	b10a      	cbz	r2, 80094b2 <_printf_common+0x26>
 80094ae:	3301      	adds	r3, #1
 80094b0:	6033      	str	r3, [r6, #0]
 80094b2:	6823      	ldr	r3, [r4, #0]
 80094b4:	0699      	lsls	r1, r3, #26
 80094b6:	bf42      	ittt	mi
 80094b8:	6833      	ldrmi	r3, [r6, #0]
 80094ba:	3302      	addmi	r3, #2
 80094bc:	6033      	strmi	r3, [r6, #0]
 80094be:	6825      	ldr	r5, [r4, #0]
 80094c0:	f015 0506 	ands.w	r5, r5, #6
 80094c4:	d106      	bne.n	80094d4 <_printf_common+0x48>
 80094c6:	f104 0a19 	add.w	sl, r4, #25
 80094ca:	68e3      	ldr	r3, [r4, #12]
 80094cc:	6832      	ldr	r2, [r6, #0]
 80094ce:	1a9b      	subs	r3, r3, r2
 80094d0:	42ab      	cmp	r3, r5
 80094d2:	dc26      	bgt.n	8009522 <_printf_common+0x96>
 80094d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80094d8:	1e13      	subs	r3, r2, #0
 80094da:	6822      	ldr	r2, [r4, #0]
 80094dc:	bf18      	it	ne
 80094de:	2301      	movne	r3, #1
 80094e0:	0692      	lsls	r2, r2, #26
 80094e2:	d42b      	bmi.n	800953c <_printf_common+0xb0>
 80094e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80094e8:	4649      	mov	r1, r9
 80094ea:	4638      	mov	r0, r7
 80094ec:	47c0      	blx	r8
 80094ee:	3001      	adds	r0, #1
 80094f0:	d01e      	beq.n	8009530 <_printf_common+0xa4>
 80094f2:	6823      	ldr	r3, [r4, #0]
 80094f4:	68e5      	ldr	r5, [r4, #12]
 80094f6:	6832      	ldr	r2, [r6, #0]
 80094f8:	f003 0306 	and.w	r3, r3, #6
 80094fc:	2b04      	cmp	r3, #4
 80094fe:	bf08      	it	eq
 8009500:	1aad      	subeq	r5, r5, r2
 8009502:	68a3      	ldr	r3, [r4, #8]
 8009504:	6922      	ldr	r2, [r4, #16]
 8009506:	bf0c      	ite	eq
 8009508:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800950c:	2500      	movne	r5, #0
 800950e:	4293      	cmp	r3, r2
 8009510:	bfc4      	itt	gt
 8009512:	1a9b      	subgt	r3, r3, r2
 8009514:	18ed      	addgt	r5, r5, r3
 8009516:	2600      	movs	r6, #0
 8009518:	341a      	adds	r4, #26
 800951a:	42b5      	cmp	r5, r6
 800951c:	d11a      	bne.n	8009554 <_printf_common+0xc8>
 800951e:	2000      	movs	r0, #0
 8009520:	e008      	b.n	8009534 <_printf_common+0xa8>
 8009522:	2301      	movs	r3, #1
 8009524:	4652      	mov	r2, sl
 8009526:	4649      	mov	r1, r9
 8009528:	4638      	mov	r0, r7
 800952a:	47c0      	blx	r8
 800952c:	3001      	adds	r0, #1
 800952e:	d103      	bne.n	8009538 <_printf_common+0xac>
 8009530:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009538:	3501      	adds	r5, #1
 800953a:	e7c6      	b.n	80094ca <_printf_common+0x3e>
 800953c:	18e1      	adds	r1, r4, r3
 800953e:	1c5a      	adds	r2, r3, #1
 8009540:	2030      	movs	r0, #48	; 0x30
 8009542:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009546:	4422      	add	r2, r4
 8009548:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800954c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009550:	3302      	adds	r3, #2
 8009552:	e7c7      	b.n	80094e4 <_printf_common+0x58>
 8009554:	2301      	movs	r3, #1
 8009556:	4622      	mov	r2, r4
 8009558:	4649      	mov	r1, r9
 800955a:	4638      	mov	r0, r7
 800955c:	47c0      	blx	r8
 800955e:	3001      	adds	r0, #1
 8009560:	d0e6      	beq.n	8009530 <_printf_common+0xa4>
 8009562:	3601      	adds	r6, #1
 8009564:	e7d9      	b.n	800951a <_printf_common+0x8e>
	...

08009568 <_printf_i>:
 8009568:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800956c:	7e0f      	ldrb	r7, [r1, #24]
 800956e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009570:	2f78      	cmp	r7, #120	; 0x78
 8009572:	4691      	mov	r9, r2
 8009574:	4680      	mov	r8, r0
 8009576:	460c      	mov	r4, r1
 8009578:	469a      	mov	sl, r3
 800957a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800957e:	d807      	bhi.n	8009590 <_printf_i+0x28>
 8009580:	2f62      	cmp	r7, #98	; 0x62
 8009582:	d80a      	bhi.n	800959a <_printf_i+0x32>
 8009584:	2f00      	cmp	r7, #0
 8009586:	f000 80d8 	beq.w	800973a <_printf_i+0x1d2>
 800958a:	2f58      	cmp	r7, #88	; 0x58
 800958c:	f000 80a3 	beq.w	80096d6 <_printf_i+0x16e>
 8009590:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009594:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009598:	e03a      	b.n	8009610 <_printf_i+0xa8>
 800959a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800959e:	2b15      	cmp	r3, #21
 80095a0:	d8f6      	bhi.n	8009590 <_printf_i+0x28>
 80095a2:	a101      	add	r1, pc, #4	; (adr r1, 80095a8 <_printf_i+0x40>)
 80095a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80095a8:	08009601 	.word	0x08009601
 80095ac:	08009615 	.word	0x08009615
 80095b0:	08009591 	.word	0x08009591
 80095b4:	08009591 	.word	0x08009591
 80095b8:	08009591 	.word	0x08009591
 80095bc:	08009591 	.word	0x08009591
 80095c0:	08009615 	.word	0x08009615
 80095c4:	08009591 	.word	0x08009591
 80095c8:	08009591 	.word	0x08009591
 80095cc:	08009591 	.word	0x08009591
 80095d0:	08009591 	.word	0x08009591
 80095d4:	08009721 	.word	0x08009721
 80095d8:	08009645 	.word	0x08009645
 80095dc:	08009703 	.word	0x08009703
 80095e0:	08009591 	.word	0x08009591
 80095e4:	08009591 	.word	0x08009591
 80095e8:	08009743 	.word	0x08009743
 80095ec:	08009591 	.word	0x08009591
 80095f0:	08009645 	.word	0x08009645
 80095f4:	08009591 	.word	0x08009591
 80095f8:	08009591 	.word	0x08009591
 80095fc:	0800970b 	.word	0x0800970b
 8009600:	682b      	ldr	r3, [r5, #0]
 8009602:	1d1a      	adds	r2, r3, #4
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	602a      	str	r2, [r5, #0]
 8009608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800960c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009610:	2301      	movs	r3, #1
 8009612:	e0a3      	b.n	800975c <_printf_i+0x1f4>
 8009614:	6820      	ldr	r0, [r4, #0]
 8009616:	6829      	ldr	r1, [r5, #0]
 8009618:	0606      	lsls	r6, r0, #24
 800961a:	f101 0304 	add.w	r3, r1, #4
 800961e:	d50a      	bpl.n	8009636 <_printf_i+0xce>
 8009620:	680e      	ldr	r6, [r1, #0]
 8009622:	602b      	str	r3, [r5, #0]
 8009624:	2e00      	cmp	r6, #0
 8009626:	da03      	bge.n	8009630 <_printf_i+0xc8>
 8009628:	232d      	movs	r3, #45	; 0x2d
 800962a:	4276      	negs	r6, r6
 800962c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009630:	485e      	ldr	r0, [pc, #376]	; (80097ac <_printf_i+0x244>)
 8009632:	230a      	movs	r3, #10
 8009634:	e019      	b.n	800966a <_printf_i+0x102>
 8009636:	680e      	ldr	r6, [r1, #0]
 8009638:	602b      	str	r3, [r5, #0]
 800963a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800963e:	bf18      	it	ne
 8009640:	b236      	sxthne	r6, r6
 8009642:	e7ef      	b.n	8009624 <_printf_i+0xbc>
 8009644:	682b      	ldr	r3, [r5, #0]
 8009646:	6820      	ldr	r0, [r4, #0]
 8009648:	1d19      	adds	r1, r3, #4
 800964a:	6029      	str	r1, [r5, #0]
 800964c:	0601      	lsls	r1, r0, #24
 800964e:	d501      	bpl.n	8009654 <_printf_i+0xec>
 8009650:	681e      	ldr	r6, [r3, #0]
 8009652:	e002      	b.n	800965a <_printf_i+0xf2>
 8009654:	0646      	lsls	r6, r0, #25
 8009656:	d5fb      	bpl.n	8009650 <_printf_i+0xe8>
 8009658:	881e      	ldrh	r6, [r3, #0]
 800965a:	4854      	ldr	r0, [pc, #336]	; (80097ac <_printf_i+0x244>)
 800965c:	2f6f      	cmp	r7, #111	; 0x6f
 800965e:	bf0c      	ite	eq
 8009660:	2308      	moveq	r3, #8
 8009662:	230a      	movne	r3, #10
 8009664:	2100      	movs	r1, #0
 8009666:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800966a:	6865      	ldr	r5, [r4, #4]
 800966c:	60a5      	str	r5, [r4, #8]
 800966e:	2d00      	cmp	r5, #0
 8009670:	bfa2      	ittt	ge
 8009672:	6821      	ldrge	r1, [r4, #0]
 8009674:	f021 0104 	bicge.w	r1, r1, #4
 8009678:	6021      	strge	r1, [r4, #0]
 800967a:	b90e      	cbnz	r6, 8009680 <_printf_i+0x118>
 800967c:	2d00      	cmp	r5, #0
 800967e:	d04d      	beq.n	800971c <_printf_i+0x1b4>
 8009680:	4615      	mov	r5, r2
 8009682:	fbb6 f1f3 	udiv	r1, r6, r3
 8009686:	fb03 6711 	mls	r7, r3, r1, r6
 800968a:	5dc7      	ldrb	r7, [r0, r7]
 800968c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009690:	4637      	mov	r7, r6
 8009692:	42bb      	cmp	r3, r7
 8009694:	460e      	mov	r6, r1
 8009696:	d9f4      	bls.n	8009682 <_printf_i+0x11a>
 8009698:	2b08      	cmp	r3, #8
 800969a:	d10b      	bne.n	80096b4 <_printf_i+0x14c>
 800969c:	6823      	ldr	r3, [r4, #0]
 800969e:	07de      	lsls	r6, r3, #31
 80096a0:	d508      	bpl.n	80096b4 <_printf_i+0x14c>
 80096a2:	6923      	ldr	r3, [r4, #16]
 80096a4:	6861      	ldr	r1, [r4, #4]
 80096a6:	4299      	cmp	r1, r3
 80096a8:	bfde      	ittt	le
 80096aa:	2330      	movle	r3, #48	; 0x30
 80096ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 80096b0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80096b4:	1b52      	subs	r2, r2, r5
 80096b6:	6122      	str	r2, [r4, #16]
 80096b8:	f8cd a000 	str.w	sl, [sp]
 80096bc:	464b      	mov	r3, r9
 80096be:	aa03      	add	r2, sp, #12
 80096c0:	4621      	mov	r1, r4
 80096c2:	4640      	mov	r0, r8
 80096c4:	f7ff fee2 	bl	800948c <_printf_common>
 80096c8:	3001      	adds	r0, #1
 80096ca:	d14c      	bne.n	8009766 <_printf_i+0x1fe>
 80096cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80096d0:	b004      	add	sp, #16
 80096d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096d6:	4835      	ldr	r0, [pc, #212]	; (80097ac <_printf_i+0x244>)
 80096d8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80096dc:	6829      	ldr	r1, [r5, #0]
 80096de:	6823      	ldr	r3, [r4, #0]
 80096e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80096e4:	6029      	str	r1, [r5, #0]
 80096e6:	061d      	lsls	r5, r3, #24
 80096e8:	d514      	bpl.n	8009714 <_printf_i+0x1ac>
 80096ea:	07df      	lsls	r7, r3, #31
 80096ec:	bf44      	itt	mi
 80096ee:	f043 0320 	orrmi.w	r3, r3, #32
 80096f2:	6023      	strmi	r3, [r4, #0]
 80096f4:	b91e      	cbnz	r6, 80096fe <_printf_i+0x196>
 80096f6:	6823      	ldr	r3, [r4, #0]
 80096f8:	f023 0320 	bic.w	r3, r3, #32
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	2310      	movs	r3, #16
 8009700:	e7b0      	b.n	8009664 <_printf_i+0xfc>
 8009702:	6823      	ldr	r3, [r4, #0]
 8009704:	f043 0320 	orr.w	r3, r3, #32
 8009708:	6023      	str	r3, [r4, #0]
 800970a:	2378      	movs	r3, #120	; 0x78
 800970c:	4828      	ldr	r0, [pc, #160]	; (80097b0 <_printf_i+0x248>)
 800970e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009712:	e7e3      	b.n	80096dc <_printf_i+0x174>
 8009714:	0659      	lsls	r1, r3, #25
 8009716:	bf48      	it	mi
 8009718:	b2b6      	uxthmi	r6, r6
 800971a:	e7e6      	b.n	80096ea <_printf_i+0x182>
 800971c:	4615      	mov	r5, r2
 800971e:	e7bb      	b.n	8009698 <_printf_i+0x130>
 8009720:	682b      	ldr	r3, [r5, #0]
 8009722:	6826      	ldr	r6, [r4, #0]
 8009724:	6961      	ldr	r1, [r4, #20]
 8009726:	1d18      	adds	r0, r3, #4
 8009728:	6028      	str	r0, [r5, #0]
 800972a:	0635      	lsls	r5, r6, #24
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	d501      	bpl.n	8009734 <_printf_i+0x1cc>
 8009730:	6019      	str	r1, [r3, #0]
 8009732:	e002      	b.n	800973a <_printf_i+0x1d2>
 8009734:	0670      	lsls	r0, r6, #25
 8009736:	d5fb      	bpl.n	8009730 <_printf_i+0x1c8>
 8009738:	8019      	strh	r1, [r3, #0]
 800973a:	2300      	movs	r3, #0
 800973c:	6123      	str	r3, [r4, #16]
 800973e:	4615      	mov	r5, r2
 8009740:	e7ba      	b.n	80096b8 <_printf_i+0x150>
 8009742:	682b      	ldr	r3, [r5, #0]
 8009744:	1d1a      	adds	r2, r3, #4
 8009746:	602a      	str	r2, [r5, #0]
 8009748:	681d      	ldr	r5, [r3, #0]
 800974a:	6862      	ldr	r2, [r4, #4]
 800974c:	2100      	movs	r1, #0
 800974e:	4628      	mov	r0, r5
 8009750:	f7f6 fd56 	bl	8000200 <memchr>
 8009754:	b108      	cbz	r0, 800975a <_printf_i+0x1f2>
 8009756:	1b40      	subs	r0, r0, r5
 8009758:	6060      	str	r0, [r4, #4]
 800975a:	6863      	ldr	r3, [r4, #4]
 800975c:	6123      	str	r3, [r4, #16]
 800975e:	2300      	movs	r3, #0
 8009760:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009764:	e7a8      	b.n	80096b8 <_printf_i+0x150>
 8009766:	6923      	ldr	r3, [r4, #16]
 8009768:	462a      	mov	r2, r5
 800976a:	4649      	mov	r1, r9
 800976c:	4640      	mov	r0, r8
 800976e:	47d0      	blx	sl
 8009770:	3001      	adds	r0, #1
 8009772:	d0ab      	beq.n	80096cc <_printf_i+0x164>
 8009774:	6823      	ldr	r3, [r4, #0]
 8009776:	079b      	lsls	r3, r3, #30
 8009778:	d413      	bmi.n	80097a2 <_printf_i+0x23a>
 800977a:	68e0      	ldr	r0, [r4, #12]
 800977c:	9b03      	ldr	r3, [sp, #12]
 800977e:	4298      	cmp	r0, r3
 8009780:	bfb8      	it	lt
 8009782:	4618      	movlt	r0, r3
 8009784:	e7a4      	b.n	80096d0 <_printf_i+0x168>
 8009786:	2301      	movs	r3, #1
 8009788:	4632      	mov	r2, r6
 800978a:	4649      	mov	r1, r9
 800978c:	4640      	mov	r0, r8
 800978e:	47d0      	blx	sl
 8009790:	3001      	adds	r0, #1
 8009792:	d09b      	beq.n	80096cc <_printf_i+0x164>
 8009794:	3501      	adds	r5, #1
 8009796:	68e3      	ldr	r3, [r4, #12]
 8009798:	9903      	ldr	r1, [sp, #12]
 800979a:	1a5b      	subs	r3, r3, r1
 800979c:	42ab      	cmp	r3, r5
 800979e:	dcf2      	bgt.n	8009786 <_printf_i+0x21e>
 80097a0:	e7eb      	b.n	800977a <_printf_i+0x212>
 80097a2:	2500      	movs	r5, #0
 80097a4:	f104 0619 	add.w	r6, r4, #25
 80097a8:	e7f5      	b.n	8009796 <_printf_i+0x22e>
 80097aa:	bf00      	nop
 80097ac:	0800a3c9 	.word	0x0800a3c9
 80097b0:	0800a3da 	.word	0x0800a3da

080097b4 <memmove>:
 80097b4:	4288      	cmp	r0, r1
 80097b6:	b510      	push	{r4, lr}
 80097b8:	eb01 0402 	add.w	r4, r1, r2
 80097bc:	d902      	bls.n	80097c4 <memmove+0x10>
 80097be:	4284      	cmp	r4, r0
 80097c0:	4623      	mov	r3, r4
 80097c2:	d807      	bhi.n	80097d4 <memmove+0x20>
 80097c4:	1e43      	subs	r3, r0, #1
 80097c6:	42a1      	cmp	r1, r4
 80097c8:	d008      	beq.n	80097dc <memmove+0x28>
 80097ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097d2:	e7f8      	b.n	80097c6 <memmove+0x12>
 80097d4:	4402      	add	r2, r0
 80097d6:	4601      	mov	r1, r0
 80097d8:	428a      	cmp	r2, r1
 80097da:	d100      	bne.n	80097de <memmove+0x2a>
 80097dc:	bd10      	pop	{r4, pc}
 80097de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80097e6:	e7f7      	b.n	80097d8 <memmove+0x24>

080097e8 <_free_r>:
 80097e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80097ea:	2900      	cmp	r1, #0
 80097ec:	d044      	beq.n	8009878 <_free_r+0x90>
 80097ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097f2:	9001      	str	r0, [sp, #4]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	f1a1 0404 	sub.w	r4, r1, #4
 80097fa:	bfb8      	it	lt
 80097fc:	18e4      	addlt	r4, r4, r3
 80097fe:	f000 f913 	bl	8009a28 <__malloc_lock>
 8009802:	4a1e      	ldr	r2, [pc, #120]	; (800987c <_free_r+0x94>)
 8009804:	9801      	ldr	r0, [sp, #4]
 8009806:	6813      	ldr	r3, [r2, #0]
 8009808:	b933      	cbnz	r3, 8009818 <_free_r+0x30>
 800980a:	6063      	str	r3, [r4, #4]
 800980c:	6014      	str	r4, [r2, #0]
 800980e:	b003      	add	sp, #12
 8009810:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009814:	f000 b90e 	b.w	8009a34 <__malloc_unlock>
 8009818:	42a3      	cmp	r3, r4
 800981a:	d908      	bls.n	800982e <_free_r+0x46>
 800981c:	6825      	ldr	r5, [r4, #0]
 800981e:	1961      	adds	r1, r4, r5
 8009820:	428b      	cmp	r3, r1
 8009822:	bf01      	itttt	eq
 8009824:	6819      	ldreq	r1, [r3, #0]
 8009826:	685b      	ldreq	r3, [r3, #4]
 8009828:	1949      	addeq	r1, r1, r5
 800982a:	6021      	streq	r1, [r4, #0]
 800982c:	e7ed      	b.n	800980a <_free_r+0x22>
 800982e:	461a      	mov	r2, r3
 8009830:	685b      	ldr	r3, [r3, #4]
 8009832:	b10b      	cbz	r3, 8009838 <_free_r+0x50>
 8009834:	42a3      	cmp	r3, r4
 8009836:	d9fa      	bls.n	800982e <_free_r+0x46>
 8009838:	6811      	ldr	r1, [r2, #0]
 800983a:	1855      	adds	r5, r2, r1
 800983c:	42a5      	cmp	r5, r4
 800983e:	d10b      	bne.n	8009858 <_free_r+0x70>
 8009840:	6824      	ldr	r4, [r4, #0]
 8009842:	4421      	add	r1, r4
 8009844:	1854      	adds	r4, r2, r1
 8009846:	42a3      	cmp	r3, r4
 8009848:	6011      	str	r1, [r2, #0]
 800984a:	d1e0      	bne.n	800980e <_free_r+0x26>
 800984c:	681c      	ldr	r4, [r3, #0]
 800984e:	685b      	ldr	r3, [r3, #4]
 8009850:	6053      	str	r3, [r2, #4]
 8009852:	4421      	add	r1, r4
 8009854:	6011      	str	r1, [r2, #0]
 8009856:	e7da      	b.n	800980e <_free_r+0x26>
 8009858:	d902      	bls.n	8009860 <_free_r+0x78>
 800985a:	230c      	movs	r3, #12
 800985c:	6003      	str	r3, [r0, #0]
 800985e:	e7d6      	b.n	800980e <_free_r+0x26>
 8009860:	6825      	ldr	r5, [r4, #0]
 8009862:	1961      	adds	r1, r4, r5
 8009864:	428b      	cmp	r3, r1
 8009866:	bf04      	itt	eq
 8009868:	6819      	ldreq	r1, [r3, #0]
 800986a:	685b      	ldreq	r3, [r3, #4]
 800986c:	6063      	str	r3, [r4, #4]
 800986e:	bf04      	itt	eq
 8009870:	1949      	addeq	r1, r1, r5
 8009872:	6021      	streq	r1, [r4, #0]
 8009874:	6054      	str	r4, [r2, #4]
 8009876:	e7ca      	b.n	800980e <_free_r+0x26>
 8009878:	b003      	add	sp, #12
 800987a:	bd30      	pop	{r4, r5, pc}
 800987c:	20001480 	.word	0x20001480

08009880 <sbrk_aligned>:
 8009880:	b570      	push	{r4, r5, r6, lr}
 8009882:	4e0e      	ldr	r6, [pc, #56]	; (80098bc <sbrk_aligned+0x3c>)
 8009884:	460c      	mov	r4, r1
 8009886:	6831      	ldr	r1, [r6, #0]
 8009888:	4605      	mov	r5, r0
 800988a:	b911      	cbnz	r1, 8009892 <sbrk_aligned+0x12>
 800988c:	f000 f8bc 	bl	8009a08 <_sbrk_r>
 8009890:	6030      	str	r0, [r6, #0]
 8009892:	4621      	mov	r1, r4
 8009894:	4628      	mov	r0, r5
 8009896:	f000 f8b7 	bl	8009a08 <_sbrk_r>
 800989a:	1c43      	adds	r3, r0, #1
 800989c:	d00a      	beq.n	80098b4 <sbrk_aligned+0x34>
 800989e:	1cc4      	adds	r4, r0, #3
 80098a0:	f024 0403 	bic.w	r4, r4, #3
 80098a4:	42a0      	cmp	r0, r4
 80098a6:	d007      	beq.n	80098b8 <sbrk_aligned+0x38>
 80098a8:	1a21      	subs	r1, r4, r0
 80098aa:	4628      	mov	r0, r5
 80098ac:	f000 f8ac 	bl	8009a08 <_sbrk_r>
 80098b0:	3001      	adds	r0, #1
 80098b2:	d101      	bne.n	80098b8 <sbrk_aligned+0x38>
 80098b4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80098b8:	4620      	mov	r0, r4
 80098ba:	bd70      	pop	{r4, r5, r6, pc}
 80098bc:	20001484 	.word	0x20001484

080098c0 <_malloc_r>:
 80098c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098c4:	1ccd      	adds	r5, r1, #3
 80098c6:	f025 0503 	bic.w	r5, r5, #3
 80098ca:	3508      	adds	r5, #8
 80098cc:	2d0c      	cmp	r5, #12
 80098ce:	bf38      	it	cc
 80098d0:	250c      	movcc	r5, #12
 80098d2:	2d00      	cmp	r5, #0
 80098d4:	4607      	mov	r7, r0
 80098d6:	db01      	blt.n	80098dc <_malloc_r+0x1c>
 80098d8:	42a9      	cmp	r1, r5
 80098da:	d905      	bls.n	80098e8 <_malloc_r+0x28>
 80098dc:	230c      	movs	r3, #12
 80098de:	603b      	str	r3, [r7, #0]
 80098e0:	2600      	movs	r6, #0
 80098e2:	4630      	mov	r0, r6
 80098e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098e8:	4e2e      	ldr	r6, [pc, #184]	; (80099a4 <_malloc_r+0xe4>)
 80098ea:	f000 f89d 	bl	8009a28 <__malloc_lock>
 80098ee:	6833      	ldr	r3, [r6, #0]
 80098f0:	461c      	mov	r4, r3
 80098f2:	bb34      	cbnz	r4, 8009942 <_malloc_r+0x82>
 80098f4:	4629      	mov	r1, r5
 80098f6:	4638      	mov	r0, r7
 80098f8:	f7ff ffc2 	bl	8009880 <sbrk_aligned>
 80098fc:	1c43      	adds	r3, r0, #1
 80098fe:	4604      	mov	r4, r0
 8009900:	d14d      	bne.n	800999e <_malloc_r+0xde>
 8009902:	6834      	ldr	r4, [r6, #0]
 8009904:	4626      	mov	r6, r4
 8009906:	2e00      	cmp	r6, #0
 8009908:	d140      	bne.n	800998c <_malloc_r+0xcc>
 800990a:	6823      	ldr	r3, [r4, #0]
 800990c:	4631      	mov	r1, r6
 800990e:	4638      	mov	r0, r7
 8009910:	eb04 0803 	add.w	r8, r4, r3
 8009914:	f000 f878 	bl	8009a08 <_sbrk_r>
 8009918:	4580      	cmp	r8, r0
 800991a:	d13a      	bne.n	8009992 <_malloc_r+0xd2>
 800991c:	6821      	ldr	r1, [r4, #0]
 800991e:	3503      	adds	r5, #3
 8009920:	1a6d      	subs	r5, r5, r1
 8009922:	f025 0503 	bic.w	r5, r5, #3
 8009926:	3508      	adds	r5, #8
 8009928:	2d0c      	cmp	r5, #12
 800992a:	bf38      	it	cc
 800992c:	250c      	movcc	r5, #12
 800992e:	4629      	mov	r1, r5
 8009930:	4638      	mov	r0, r7
 8009932:	f7ff ffa5 	bl	8009880 <sbrk_aligned>
 8009936:	3001      	adds	r0, #1
 8009938:	d02b      	beq.n	8009992 <_malloc_r+0xd2>
 800993a:	6823      	ldr	r3, [r4, #0]
 800993c:	442b      	add	r3, r5
 800993e:	6023      	str	r3, [r4, #0]
 8009940:	e00e      	b.n	8009960 <_malloc_r+0xa0>
 8009942:	6822      	ldr	r2, [r4, #0]
 8009944:	1b52      	subs	r2, r2, r5
 8009946:	d41e      	bmi.n	8009986 <_malloc_r+0xc6>
 8009948:	2a0b      	cmp	r2, #11
 800994a:	d916      	bls.n	800997a <_malloc_r+0xba>
 800994c:	1961      	adds	r1, r4, r5
 800994e:	42a3      	cmp	r3, r4
 8009950:	6025      	str	r5, [r4, #0]
 8009952:	bf18      	it	ne
 8009954:	6059      	strne	r1, [r3, #4]
 8009956:	6863      	ldr	r3, [r4, #4]
 8009958:	bf08      	it	eq
 800995a:	6031      	streq	r1, [r6, #0]
 800995c:	5162      	str	r2, [r4, r5]
 800995e:	604b      	str	r3, [r1, #4]
 8009960:	4638      	mov	r0, r7
 8009962:	f104 060b 	add.w	r6, r4, #11
 8009966:	f000 f865 	bl	8009a34 <__malloc_unlock>
 800996a:	f026 0607 	bic.w	r6, r6, #7
 800996e:	1d23      	adds	r3, r4, #4
 8009970:	1af2      	subs	r2, r6, r3
 8009972:	d0b6      	beq.n	80098e2 <_malloc_r+0x22>
 8009974:	1b9b      	subs	r3, r3, r6
 8009976:	50a3      	str	r3, [r4, r2]
 8009978:	e7b3      	b.n	80098e2 <_malloc_r+0x22>
 800997a:	6862      	ldr	r2, [r4, #4]
 800997c:	42a3      	cmp	r3, r4
 800997e:	bf0c      	ite	eq
 8009980:	6032      	streq	r2, [r6, #0]
 8009982:	605a      	strne	r2, [r3, #4]
 8009984:	e7ec      	b.n	8009960 <_malloc_r+0xa0>
 8009986:	4623      	mov	r3, r4
 8009988:	6864      	ldr	r4, [r4, #4]
 800998a:	e7b2      	b.n	80098f2 <_malloc_r+0x32>
 800998c:	4634      	mov	r4, r6
 800998e:	6876      	ldr	r6, [r6, #4]
 8009990:	e7b9      	b.n	8009906 <_malloc_r+0x46>
 8009992:	230c      	movs	r3, #12
 8009994:	603b      	str	r3, [r7, #0]
 8009996:	4638      	mov	r0, r7
 8009998:	f000 f84c 	bl	8009a34 <__malloc_unlock>
 800999c:	e7a1      	b.n	80098e2 <_malloc_r+0x22>
 800999e:	6025      	str	r5, [r4, #0]
 80099a0:	e7de      	b.n	8009960 <_malloc_r+0xa0>
 80099a2:	bf00      	nop
 80099a4:	20001480 	.word	0x20001480

080099a8 <_realloc_r>:
 80099a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099ac:	4680      	mov	r8, r0
 80099ae:	4614      	mov	r4, r2
 80099b0:	460e      	mov	r6, r1
 80099b2:	b921      	cbnz	r1, 80099be <_realloc_r+0x16>
 80099b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099b8:	4611      	mov	r1, r2
 80099ba:	f7ff bf81 	b.w	80098c0 <_malloc_r>
 80099be:	b92a      	cbnz	r2, 80099cc <_realloc_r+0x24>
 80099c0:	f7ff ff12 	bl	80097e8 <_free_r>
 80099c4:	4625      	mov	r5, r4
 80099c6:	4628      	mov	r0, r5
 80099c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099cc:	f000 f838 	bl	8009a40 <_malloc_usable_size_r>
 80099d0:	4284      	cmp	r4, r0
 80099d2:	4607      	mov	r7, r0
 80099d4:	d802      	bhi.n	80099dc <_realloc_r+0x34>
 80099d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80099da:	d812      	bhi.n	8009a02 <_realloc_r+0x5a>
 80099dc:	4621      	mov	r1, r4
 80099de:	4640      	mov	r0, r8
 80099e0:	f7ff ff6e 	bl	80098c0 <_malloc_r>
 80099e4:	4605      	mov	r5, r0
 80099e6:	2800      	cmp	r0, #0
 80099e8:	d0ed      	beq.n	80099c6 <_realloc_r+0x1e>
 80099ea:	42bc      	cmp	r4, r7
 80099ec:	4622      	mov	r2, r4
 80099ee:	4631      	mov	r1, r6
 80099f0:	bf28      	it	cs
 80099f2:	463a      	movcs	r2, r7
 80099f4:	f7ff fbb8 	bl	8009168 <memcpy>
 80099f8:	4631      	mov	r1, r6
 80099fa:	4640      	mov	r0, r8
 80099fc:	f7ff fef4 	bl	80097e8 <_free_r>
 8009a00:	e7e1      	b.n	80099c6 <_realloc_r+0x1e>
 8009a02:	4635      	mov	r5, r6
 8009a04:	e7df      	b.n	80099c6 <_realloc_r+0x1e>
	...

08009a08 <_sbrk_r>:
 8009a08:	b538      	push	{r3, r4, r5, lr}
 8009a0a:	4d06      	ldr	r5, [pc, #24]	; (8009a24 <_sbrk_r+0x1c>)
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	4604      	mov	r4, r0
 8009a10:	4608      	mov	r0, r1
 8009a12:	602b      	str	r3, [r5, #0]
 8009a14:	f7ff fac6 	bl	8008fa4 <_sbrk>
 8009a18:	1c43      	adds	r3, r0, #1
 8009a1a:	d102      	bne.n	8009a22 <_sbrk_r+0x1a>
 8009a1c:	682b      	ldr	r3, [r5, #0]
 8009a1e:	b103      	cbz	r3, 8009a22 <_sbrk_r+0x1a>
 8009a20:	6023      	str	r3, [r4, #0]
 8009a22:	bd38      	pop	{r3, r4, r5, pc}
 8009a24:	20001488 	.word	0x20001488

08009a28 <__malloc_lock>:
 8009a28:	4801      	ldr	r0, [pc, #4]	; (8009a30 <__malloc_lock+0x8>)
 8009a2a:	f000 b811 	b.w	8009a50 <__retarget_lock_acquire_recursive>
 8009a2e:	bf00      	nop
 8009a30:	2000148c 	.word	0x2000148c

08009a34 <__malloc_unlock>:
 8009a34:	4801      	ldr	r0, [pc, #4]	; (8009a3c <__malloc_unlock+0x8>)
 8009a36:	f000 b80c 	b.w	8009a52 <__retarget_lock_release_recursive>
 8009a3a:	bf00      	nop
 8009a3c:	2000148c 	.word	0x2000148c

08009a40 <_malloc_usable_size_r>:
 8009a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a44:	1f18      	subs	r0, r3, #4
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	bfbc      	itt	lt
 8009a4a:	580b      	ldrlt	r3, [r1, r0]
 8009a4c:	18c0      	addlt	r0, r0, r3
 8009a4e:	4770      	bx	lr

08009a50 <__retarget_lock_acquire_recursive>:
 8009a50:	4770      	bx	lr

08009a52 <__retarget_lock_release_recursive>:
 8009a52:	4770      	bx	lr

08009a54 <_init>:
 8009a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a56:	bf00      	nop
 8009a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a5a:	bc08      	pop	{r3}
 8009a5c:	469e      	mov	lr, r3
 8009a5e:	4770      	bx	lr

08009a60 <_fini>:
 8009a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a62:	bf00      	nop
 8009a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a66:	bc08      	pop	{r3}
 8009a68:	469e      	mov	lr, r3
 8009a6a:	4770      	bx	lr
