use ieee.std_logic_1164.all;

entity estendeSinal is 
	
	port (
		entrada  : in std_logic_vector(15 downto 0);
		saida 	: out std_logic_vector(31 downto 0)
	);
end entity;

architecture comportamento of estendeSinal is 
	begin 
		saida <= entrada(15) &
					entrada(15) & 
					entrada(15) & 
					entrada(15) &
					entrada(15) &
					entrada(15) & 
					entrada(15) &
					entrada(15) &
					entrada(15) &
					entrada(15) &
					entrada(15) &
					entrada(15) &
					entrada(15) & 
					entrada(15) &
					entrada(15) &
					entrada(15) & entrada;
end architecture;