
*** Running vivado
    with args -log VGA_Camera_Display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_Camera_Display.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source VGA_Camera_Display.tcl -notrace
Command: synth_design -top VGA_Camera_Display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46088
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:3]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:310]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:92]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:107]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:122]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:138]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:152]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:168]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:194]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_decoder' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:229]
INFO: [Synth 8-6155] done synthesizing module 'uart_decoder' (31#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:229]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (32#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GuideLine' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/GuideLine.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/GuideLine.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'GuideLine' (33#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/GuideLine.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (34#1) [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.961 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1105.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_Camera_Display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_Camera_Display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1233.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1233.707 ; gain = 127.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1233.707 ; gain = 127.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1233.707 ; gain = 127.746
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'detect_state_reg' in module 'game_main_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'pattern_state_reg' in module 'point_in_polygon'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 LOADING |                           000001 | 00000000000000000000000000000000
                    IDLE |                           000010 | 00000000000000000000000000000001
                   READY |                           000100 | 00000000000000000000000000000010
                    MSEL |                           001000 | 00000000000000000000000000000011
                   START |                           010000 | 00000000000000000000000000000110
                  DETECT |                           100000 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'detect_state_reg' using encoding 'one-hot' in module 'game_main_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'main_fsm_led_reg' [C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:366]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 | 00000000000000000000000000000000
             GET_PATTERN |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pattern_state_reg' using encoding 'sequential' in module 'point_in_polygon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                   START |                               01 | 00000000000000000000000000000001
                    DATA |                               10 | 00000000000000000000000000000010
                    STOP |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                   START |                               01 | 00000000000000000000000000000001
                    DATA |                               10 | 00000000000000000000000000000010
                    STOP |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1233.707 ; gain = 127.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   23 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 60    
	   2 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 240   
	   2 Input   10 Bit       Adders := 13    
	   7 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	               30 Bit    Wide XORs := 1     
+---Registers : 
	               38 Bit    Registers := 30    
	               37 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 24    
	               10 Bit    Registers := 374   
	                9 Bit    Registers := 60    
	                8 Bit    Registers := 129   
	                7 Bit    Registers := 362   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 260   
+---RAMs : 
	            1200K Bit	(76800 X 16 bit)          RAMs := 1     
	              10K Bit	(640 X 16 bit)          RAMs := 6     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   23 Bit        Muxes := 2     
	   4 Input   19 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 696   
	   9 Input   10 Bit        Muxes := 30    
	   5 Input   10 Bit        Muxes := 60    
	   3 Input   10 Bit        Muxes := 30    
	   2 Input    9 Bit        Muxes := 120   
	   2 Input    8 Bit        Muxes := 5     
	  11 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 4     
	  10 Input    8 Bit        Muxes := 2     
	  23 Input    8 Bit        Muxes := 1     
	  11 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 83    
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 149   
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	  12 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 5     
	   7 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 178   
	   3 Input    1 Bit        Muxes := 39    
	  11 Input    1 Bit        Muxes := 14    
	  13 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 18    
	   4 Input    1 Bit        Muxes := 34    
	   7 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 9     
	  10 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1250.852 ; gain = 144.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------+--------------------------+---------------+----------------+
|Module Name        | RTL Object               | Depth x Width | Implemented As | 
+-------------------+--------------------------+---------------+----------------+
|point_in_polygon   | p_addr_next              | 32x10         | LUT            | 
|VGA_Camera_Display | p_addr_next              | 32x10         | LUT            | 
|SCCB               | U_OV7670_set/dout_reg    | 256x16        | Block RAM      | 
|VGA_Camera_Display | U_pattern_ROM/p_Data_reg | 1024x37       | Block RAM      | 
+-------------------+--------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VGA_Camera_Display | U_frame_buffer/mem_reg | 75 K x 16(NO_CHANGE)   | W |   | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+-------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------+--------------------------------------------+-----------+----------------------+-------------------------------------------+
|Module Name        | RTL Object                                 | Inference | Size (Depth x Width) | Primitives                                | 
+-------------------+--------------------------------------------+-----------+----------------------+-------------------------------------------+
|VGA_Camera_Display | U_LineBuffer/fmem0_reg                     | Implied   | 1 K x 16             | RAM64X1D x 10	RAM128X1D x 80	RAM64M x 50	 | 
|VGA_Camera_Display | U_LineBuffer/fmem1_reg                     | Implied   | 1 K x 16             | RAM64X1D x 10	RAM128X1D x 80	RAM64M x 50	 | 
|VGA_Camera_Display | U_LineBuffer/fmem2_reg                     | Implied   | 1 K x 16             | RAM64X1D x 10	RAM128X1D x 80	RAM64M x 50	 | 
|VGA_Camera_Display | U_LineBuffer1/fmem0_reg                    | Implied   | 1 K x 16             | RAM64X1D x 10	RAM128X1D x 80	RAM64M x 50	 | 
|VGA_Camera_Display | U_LineBuffer1/fmem1_reg                    | Implied   | 1 K x 16             | RAM64X1D x 10	RAM128X1D x 80	RAM64M x 50	 | 
|VGA_Camera_Display | U_LineBuffer1/fmem2_reg                    | Implied   | 1 K x 16             | RAM64X1D x 10	RAM128X1D x 80	RAM64M x 50	 | 
|VGA_Camera_Display | U_UART/U_UART_CNTL/U_TX_FIFO/U_REG/mem_reg | Implied   | 16 x 8               | RAM32M x 2	                               | 
|VGA_Camera_Display | U_UART/U_UART_CNTL/U_RX_FIFO/U_REG/mem_reg | Implied   | 16 x 8               | RAM32M x 2	                               | 
+-------------------+--------------------------------------------+-----------+----------------------+-------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1250.852 ; gain = 144.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1250.852 ; gain = 144.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VGA_Camera_Display | U_frame_buffer/mem_reg | 75 K x 16(NO_CHANGE)   | W |   | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+-------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-------------------+--------------------------------------------+-----------+----------------------+-------------------------------------------+
|Module Name        | RTL Object                                 | Inference | Size (Depth x Width) | Primitives                                | 
+-------------------+--------------------------------------------+-----------+----------------------+-------------------------------------------+
|VGA_Camera_Display | U_UART/U_UART_CNTL/U_TX_FIFO/U_REG/mem_reg | Implied   | 16 x 8               | RAM32M x 2	                               | 
|VGA_Camera_Display | U_UART/U_UART_CNTL/U_RX_FIFO/U_REG/mem_reg | Implied   | 16 x 8               | RAM32M x 2	                               | 
|VGA_Camera_Display | U_LineBuffer/fmem0_reg                     | Implied   | 1 K x 16             | RAM64X1D x 10	RAM128X1D x 80	RAM64M x 50	 | 
|VGA_Camera_Display | U_LineBuffer/fmem1_reg                     | Implied   | 1 K x 16             | RAM64X1D x 10	RAM128X1D x 80	RAM64M x 50	 | 
|VGA_Camera_Display | U_LineBuffer/fmem2_reg                     | Implied   | 1 K x 16             | RAM64X1D x 10	RAM128X1D x 80	RAM64M x 50	 | 
|VGA_Camera_Display | U_LineBuffer1/fmem0_reg                    | Implied   | 1 K x 16             | RAM64X1D x 10	RAM128X1D x 80	RAM64M x 50	 | 
|VGA_Camera_Display | U_LineBuffer1/fmem1_reg                    | Implied   | 1 K x 16             | RAM64X1D x 10	RAM128X1D x 80	RAM64M x 50	 | 
|VGA_Camera_Display | U_LineBuffer1/fmem2_reg                    | Implied   | 1 K x 16             | RAM64X1D x 10	RAM128X1D x 80	RAM64M x 50	 | 
+-------------------+--------------------------------------------+-----------+----------------------+-------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_pattern_ROM/p_Data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_pattern_ROM/p_Data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_frame_buffer/mem_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_SCCB/U_OV7670_set/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1311.125 ; gain = 205.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1323.938 ; gain = 217.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1323.938 ; gain = 217.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1323.938 ; gain = 217.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1323.938 ; gain = 217.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1327.043 ; gain = 221.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1327.043 ; gain = 221.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|VGA_Camera_Display | U_Point_In_Polygon/ray_cross_units[6].U_ray_cross_unit/x_pixel_s2_reg[1] | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
+-------------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     4|
|2     |CARRY4    |  3104|
|3     |LUT1      |  1113|
|4     |LUT2      |  3936|
|5     |LUT3      |  4419|
|6     |LUT4      |  6329|
|7     |LUT5      |  2184|
|8     |LUT6      |  4644|
|9     |MUXF7     |     5|
|10    |RAM128X1D |   480|
|11    |RAM32M    |     4|
|12    |RAM64M    |   300|
|13    |RAM64X1D  |    60|
|14    |RAMB18E1  |     2|
|16    |RAMB36E1  |    49|
|20    |SRL16E    |    10|
|21    |FDCE      |   378|
|22    |FDPE      |     4|
|23    |FDRE      |  4645|
|24    |IBUF      |    14|
|25    |OBUF      |    33|
|26    |OBUFT     |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1327.043 ; gain = 221.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1327.043 ; gain = 93.336
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1327.043 ; gain = 221.082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.315 . Memory (MB): peak = 1339.082 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4004 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1353.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 844 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 480 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 300 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 60 instances

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1353.609 ; gain = 247.648
INFO: [Common 17-1381] The checkpoint 'C:/ssssssssssssssssssss/0925_bbbaaaccckkkuuuppp/0924_VGA_OV7670_final_backup/0910_VGA_OV7670.runs/synth_1/VGA_Camera_Display.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1353.609 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file VGA_Camera_Display_utilization_synth.rpt -pb VGA_Camera_Display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 10:02:28 2025...
