Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 02:17:40 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file nexys4fpga_v1_timing_summary_postroute_physopted.rpt -pb nexys4fpga_v1_timing_summary_postroute_physopted.pb -rpx nexys4fpga_v1_timing_summary_postroute_physopted.rpx
| Design       : nexys4fpga_v1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1274 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.581        0.000                      0                 2527        0.056        0.000                      0                 2527        2.227        0.000                       0                  1280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_183_clk_wiz_0     {0.000 2.727}        5.455           183.333         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_183_clk_wiz_0_1   {0.000 2.727}        5.455           183.333         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_183_clk_wiz_0           0.581        0.000                      0                 2527        0.121        0.000                      0                 2527        2.227        0.000                       0                  1276  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_183_clk_wiz_0_1         0.581        0.000                      0                 2527        0.121        0.000                      0                 2527        2.227        0.000                       0                  1276  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_183_clk_wiz_0_1  clk_183_clk_wiz_0          0.581        0.000                      0                 2527        0.056        0.000                      0                 2527  
clk_183_clk_wiz_0    clk_183_clk_wiz_0_1        0.581        0.000                      0                 2527        0.056        0.000                      0                 2527  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_183_clk_wiz_0
  To Clock:  clk_183_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][19]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.978ns (22.039%)  route 3.460ns (77.961%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 3.943 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.646    -0.894    u_mean/clk_183
    SLICE_X13Y94         FDRE                                         r  u_mean/sums_reg[0][19]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_mean/sums_reg[0][19]_fret__1/Q
                         net (fo=2, routed)           1.008     0.570    u_mean/sums_reg[0][19]_fret__1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     0.694 r  u_mean/result[12]_i_4/O
                         net (fo=1, routed)           0.574     1.268    u_mean/result[12]_i_4_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.392 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.690     2.082    u_mean/result[12]_i_1_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.502     2.709    u_mean/result[11]_i_1_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.150     2.859 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.685     3.544    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.509     3.943    u_mean/clk_183
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/C
                         clock pessimism              0.480     4.423    
                         clock uncertainty           -0.066     4.358    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)       -0.233     4.125    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.138ns (24.160%)  route 3.572ns (75.840%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.631    -0.909    u_mean/clk_183
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/Q
                         net (fo=2, routed)           0.882     0.490    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.124     0.614 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.318     0.932    u_mean/result_reg[8]
    SLICE_X15Y100        LUT3 (Prop_lut3_I2_O)        0.124     1.056 r  u_mean/result[6]_i_2/O
                         net (fo=2, routed)           1.005     2.061    u_mean/result[6]_i_2_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.185 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.591     2.776    u_mean/result_reg[6]
    SLICE_X12Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.900 r  u_mean/result[2]_bret_bret__7_i_1/O
                         net (fo=2, routed)           0.777     3.677    u_mean/result_reg[2]_bret_bret__7
    SLICE_X15Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.801 r  u_mean/result[4]_i_1/O
                         net (fo=1, routed)           0.000     3.801    u_mean_n_4
    SLICE_X15Y99         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    JA_OBUF[4]
    SLICE_X15Y99         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.480     4.440    
                         clock uncertainty           -0.066     4.374    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.031     4.405    result_reg[4]
  -------------------------------------------------------------------
                         required time                          4.405    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.746ns (36.226%)  route 3.074ns (63.774%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.647    -0.893    JA_OBUF[4]
    SLICE_X13Y99         FDRE                                         r  result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  result_reg[5]/Q
                         net (fo=5, routed)           0.845     0.408    u_mean/result_reg[5]_0[1]
    SLICE_X12Y99         LUT5 (Prop_lut5_I1_O)        0.124     0.532 r  u_mean/result_dly[2]_i_3/O
                         net (fo=1, routed)           0.773     1.305    u_mean/result_dly[2]_i_3_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I3_O)        0.124     1.429 r  u_mean/result_dly[2]_i_1/O
                         net (fo=7, routed)           0.471     1.900    u_mean/D[2]
    SLICE_X13Y100        LUT5 (Prop_lut5_I3_O)        0.124     2.024 r  u_mean/result_dly[0]_i_2/O
                         net (fo=1, routed)           0.660     2.684    u_mean/result_dly[0]_i_2_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.808 r  u_mean/result_dly[0]_i_1/O
                         net (fo=3, routed)           0.325     3.133    u_mean/D[0]
    SLICE_X14Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.257 r  u_mean/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.257    OUTMUX/S[0]
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.770 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000     3.927    OUTMUX/cnvt_ff15_inferred__0/i__carry__0_n_2
    SLICE_X14Y98         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    OUTMUX/JA_OBUF[0]
    SLICE_X14Y98         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/C
                         clock pessimism              0.577     4.537    
                         clock uncertainty           -0.066     4.471    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.094     4.565    OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret
  -------------------------------------------------------------------
                         required time                          4.565    
                         arrival time                          -3.927    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[0]_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.076ns (23.208%)  route 3.560ns (76.792%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.892     3.688    CTL/control_unit_net_11
    SLICE_X9Y96          LUT6 (Prop_lut6_I4_O)        0.124     3.812 r  CTL/control_unit_LUT6_8/O
                         net (fo=1, routed)           0.000     3.812    OUTMUX/BINBCD/inputs_reg[14][0]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]_bret__4/C
                         clock pessimism              0.559     4.518    
                         clock uncertainty           -0.066     4.452    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.032     4.484    OUTMUX/BINBCD/bin_reg_reg[0]_bret__4
  -------------------------------------------------------------------
                         required time                          4.484    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.076ns (23.233%)  route 3.555ns (76.767%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.887     3.683    CTL/control_unit_net_11
    SLICE_X9Y96          LUT6 (Prop_lut6_I4_O)        0.124     3.807 r  CTL/control_unit_LUT6_24/O
                         net (fo=1, routed)           0.000     3.807    OUTMUX/BINBCD/inputs_reg[14][13]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3/C
                         clock pessimism              0.559     4.518    
                         clock uncertainty           -0.066     4.452    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031     4.483    OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.076ns (23.047%)  route 3.593ns (76.953%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.924     3.720    CTL/control_unit_net_11
    SLICE_X8Y97          LUT6 (Prop_lut6_I4_O)        0.124     3.844 r  CTL/control_unit_LUT6_28/O
                         net (fo=1, routed)           0.000     3.844    OUTMUX/BINBCD/inputs_reg[14][14]
    SLICE_X8Y97          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y97          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3/C
                         clock pessimism              0.559     4.519    
                         clock uncertainty           -0.066     4.453    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.077     4.530    OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.530    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.076ns (23.498%)  route 3.503ns (76.502%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 3.961 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.835     3.631    CTL/control_unit_net_11
    SLICE_X11Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.755 r  CTL/control_unit_LUT6_20/O
                         net (fo=1, routed)           0.000     3.755    OUTMUX/BINBCD/inputs_reg[14][12]
    SLICE_X11Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.527     3.961    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3/C
                         clock pessimism              0.559     4.521    
                         clock uncertainty           -0.066     4.455    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.029     4.484    OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.484    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][19]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 1.304ns (27.653%)  route 3.412ns (72.347%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.646    -0.894    u_mean/clk_183
    SLICE_X13Y94         FDRE                                         r  u_mean/sums_reg[0][19]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_mean/sums_reg[0][19]_fret__1/Q
                         net (fo=2, routed)           1.008     0.570    u_mean/sums_reg[0][19]_fret__1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     0.694 r  u_mean/result[12]_i_4/O
                         net (fo=1, routed)           0.574     1.268    u_mean/result[12]_i_4_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.392 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.690     2.082    u_mean/result[12]_i_1_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.502     2.709    u_mean/result[11]_i_1_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.150     2.859 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.637     3.496    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.326     3.822 r  u_mean/result[9]_i_1/O
                         net (fo=1, routed)           0.000     3.822    u_mean/result[9]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    u_mean/clk_183
    SLICE_X12Y97         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.577     4.537    
                         clock uncertainty           -0.066     4.471    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.081     4.552    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          4.552    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][19]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.076ns (23.408%)  route 3.521ns (76.592%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 3.943 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.646    -0.894    u_mean/clk_183
    SLICE_X13Y94         FDRE                                         r  u_mean/sums_reg[0][19]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_mean/sums_reg[0][19]_fret__1/Q
                         net (fo=2, routed)           1.008     0.570    u_mean/sums_reg[0][19]_fret__1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     0.694 r  u_mean/result[12]_i_4/O
                         net (fo=1, routed)           0.574     1.268    u_mean/result[12]_i_4_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.392 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.472     1.864    u_mean/result[12]_i_1_n_0
    SLICE_X13Y94         LUT5 (Prop_lut5_I3_O)        0.124     1.988 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.737     2.726    u_mean/result[10]_i_2_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124     2.850 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.730     3.579    u_mean/result[10]_i_1_n_0
    SLICE_X12Y100        LUT3 (Prop_lut3_I2_O)        0.124     3.703 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1/O
                         net (fo=1, routed)           0.000     3.703    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.509     3.943    u_mean/clk_183
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
                         clock pessimism              0.480     4.423    
                         clock uncertainty           -0.066     4.358    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)        0.079     4.437    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 CTL/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.014ns (23.489%)  route 3.303ns (76.511%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 3.955 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.718    -0.822    CTL/JA_OBUF[0]
    SLICE_X2Y84          FDRE                                         r  CTL/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  CTL/state_reg[12]/Q
                         net (fo=6, routed)           0.706     0.402    CTL/sel[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     0.526 f  CTL/control_unit_LUT4/O
                         net (fo=3, routed)           0.449     0.975    CTL/control_unit_net_3
    SLICE_X5Y82          LUT2 (Prop_lut2_I1_O)        0.124     1.099 f  CTL/control_unit_LUT2/O
                         net (fo=1, routed)           0.291     1.390    CTL/control_unit_net_4
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.514 r  CTL/control_unit_LUT6_4/O
                         net (fo=62, routed)          1.196     2.710    CTL/control_unit_net_7
    SLICE_X9Y89          LUT4 (Prop_lut4_I1_O)        0.124     2.834 r  CTL/control_unit_LUT4_4/O
                         net (fo=16, routed)          0.661     3.495    inputs_reg[0]__0
    SLICE_X15Y88         FDRE                                         r  inputs_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.521     3.955    JA_OBUF[4]
    SLICE_X15Y88         FDRE                                         r  inputs_reg[0][1]/C
                         clock pessimism              0.559     4.515    
                         clock uncertainty           -0.066     4.449    
    SLICE_X15Y88         FDRE (Setup_fdre_C_CE)      -0.205     4.244    inputs_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.244    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                  0.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.595    -0.569    DB/clk_183
    SLICE_X3Y79          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.360    DB/shift_pb2[2]
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/pbtn_db[2]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.866    -0.807    DB/clk_183
    SLICE_X2Y79          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.120    -0.436    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.362    SSB/Digit0_n_0
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.075    -0.493    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/Digit0/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.226ns (44.814%)  route 0.278ns (55.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X5Y99          FDSE                                         r  OUTMUX/dig0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDSE (Prop_fdse_C_Q)         0.128    -0.432 r  OUTMUX/dig0_reg[1]/Q
                         net (fo=7, routed)           0.278    -0.154    SSB/Digit0/dig0[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I0_O)        0.098    -0.056 r  SSB/Digit0/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    SSB/Digit0/seg[6]
    SLICE_X5Y100         FDRE                                         r  SSB/Digit0/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.868    -0.804    SSB/Digit0/JA_OBUF[0]
    SLICE_X5Y100         FDRE                                         r  SSB/Digit0/seg_reg[6]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.107    -0.188    SSB/Digit0/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.599    -0.565    DB/clk_183
    SLICE_X0Y83          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.370    DB/shift_pb3[3]
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.870    -0.803    DB/clk_183
    SLICE_X1Y83          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091    -0.461    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[6]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[7]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.598%)  route 0.111ns (37.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.576    -0.588    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y97          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[6]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/BINBCD/bin_reg_reg[6]_bret__3/Q
                         net (fo=1, routed)           0.111    -0.336    OUTMUX/BINBCD/bin_reg_reg[6]_bret__3_n_0
    SLICE_X10Y97         LUT5 (Prop_lut5_I3_O)        0.045    -0.291 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_28/O
                         net (fo=1, routed)           0.000    -0.291    OUTMUX/BINBCD/bin_reg[7]_bret__3_i_1_n_0
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.847    -0.826    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]_bret__3/C
                         clock pessimism              0.275    -0.551    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.121    -0.430    OUTMUX/BINBCD/bin_reg_reg[7]_bret__3
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 OUTMUX/dig7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/Digit7/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.598    -0.566    OUTMUX/JA_OBUF[0]
    SLICE_X7Y100         FDRE                                         r  OUTMUX/dig7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/dig7_reg[3]/Q
                         net (fo=7, routed)           0.087    -0.338    SSB/Digit7/dig7[3]
    SLICE_X6Y100         LUT5 (Prop_lut5_I2_O)        0.045    -0.293 r  SSB/Digit7/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    SSB/Digit7/seg[3]
    SLICE_X6Y100         FDRE                                         r  SSB/Digit7/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.868    -0.804    SSB/Digit7/JA_OBUF[0]
    SLICE_X6Y100         FDRE                                         r  SSB/Digit7/seg_reg[3]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121    -0.432    SSB/Digit7/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[13]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[14]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.576    -0.588    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/BINBCD/bin_reg_reg[13]_bret__3/Q
                         net (fo=1, routed)           0.087    -0.360    OUTMUX/BINBCD/bin_reg_reg[13]_bret__3_n_0
    SLICE_X10Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_12/O
                         net (fo=1, routed)           0.000    -0.315    OUTMUX/BINBCD/bin_reg[14]_bret__3_i_1_n_0
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.847    -0.826    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret__3/C
                         clock pessimism              0.251    -0.575    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.120    -0.455    OUTMUX/BINBCD/bin_reg_reg[14]_bret__3
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            CTL/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.598    -0.566    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.089    -0.336    CTL/sel[6]
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.045    -0.291 r  CTL/control_unit_LUT5_15/O
                         net (fo=1, routed)           0.000    -0.291    CTL/p_1_in[8]
    SLICE_X2Y82          FDRE                                         r  CTL/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.869    -0.804    CTL/JA_OBUF[0]
    SLICE_X2Y82          FDRE                                         r  CTL/state_reg[8]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121    -0.432    CTL/state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/dig4_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.854%)  route 0.302ns (68.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/Q
                         net (fo=1, routed)           0.302    -0.118    OUTMUX/bcd_converter_out[17]
    SLICE_X8Y101         FDSE                                         r  OUTMUX/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X8Y101         FDSE                                         r  OUTMUX/dig4_reg[1]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X8Y101         FDSE (Hold_fdse_C_D)         0.064    -0.259    OUTMUX/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.598    -0.566    DB/clk_183
    SLICE_X0Y82          FDRE                                         r  DB/shift_swtch14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch14_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.360    DB/shift_swtch14[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/swtch_db[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/swtch_db[14]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/swtch_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.869    -0.804    DB/clk_183
    SLICE_X1Y82          FDRE                                         r  DB/swtch_db_reg[14]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/swtch_db_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_183_clk_wiz_0
Waveform(ns):       { 0.000 2.727 }
Period(ns):         5.455
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.455       3.299      BUFGCTRL_X0Y16   generated_clock/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.455       4.206      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y98      DB/db_count_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y99      DB/db_count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y92      DB/db_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y99      DB/db_count_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y99      DB/db_count_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y92      DB/db_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y92      DB/db_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y93      DB/db_count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.455       207.905    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y81      DB/swtch_db_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y81      DB/swtch_db_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X1Y83      DB/swtch_db_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X0Y84      DB/swtch_db_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X0Y84      DB/swtch_db_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X5Y104     OUTMUX/BINBCD/bcd_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X5Y104     OUTMUX/BINBCD/bcd_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y86      OUTMUX/operands_dly_reg[7][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y86      OUTMUX/operands_dly_reg[7][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y86      OUTMUX/operands_dly_reg[7][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X0Y93      DB/db_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X0Y93      DB/db_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X0Y93      DB/db_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X1Y94      OUTMUX/operands_dly_reg[11][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X1Y94      OUTMUX/operands_dly_reg[11][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X1Y94      OUTMUX/operands_dly_reg[11][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X1Y94      OUTMUX/operands_dly_reg[11][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X1Y94      OUTMUX/operands_dly_reg[11][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X2Y95      OUTMUX/operands_dly_reg[11][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X3Y95      OUTMUX/operands_dly_reg[12][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_183_clk_wiz_0_1
  To Clock:  clk_183_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][19]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.978ns (22.039%)  route 3.460ns (77.961%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 3.943 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.646    -0.894    u_mean/clk_183
    SLICE_X13Y94         FDRE                                         r  u_mean/sums_reg[0][19]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_mean/sums_reg[0][19]_fret__1/Q
                         net (fo=2, routed)           1.008     0.570    u_mean/sums_reg[0][19]_fret__1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     0.694 r  u_mean/result[12]_i_4/O
                         net (fo=1, routed)           0.574     1.268    u_mean/result[12]_i_4_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.392 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.690     2.082    u_mean/result[12]_i_1_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.502     2.709    u_mean/result[11]_i_1_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.150     2.859 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.685     3.544    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.509     3.943    u_mean/clk_183
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/C
                         clock pessimism              0.480     4.423    
                         clock uncertainty           -0.065     4.358    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)       -0.233     4.125    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.138ns (24.160%)  route 3.572ns (75.840%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.631    -0.909    u_mean/clk_183
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/Q
                         net (fo=2, routed)           0.882     0.490    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.124     0.614 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.318     0.932    u_mean/result_reg[8]
    SLICE_X15Y100        LUT3 (Prop_lut3_I2_O)        0.124     1.056 r  u_mean/result[6]_i_2/O
                         net (fo=2, routed)           1.005     2.061    u_mean/result[6]_i_2_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.185 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.591     2.776    u_mean/result_reg[6]
    SLICE_X12Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.900 r  u_mean/result[2]_bret_bret__7_i_1/O
                         net (fo=2, routed)           0.777     3.677    u_mean/result_reg[2]_bret_bret__7
    SLICE_X15Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.801 r  u_mean/result[4]_i_1/O
                         net (fo=1, routed)           0.000     3.801    u_mean_n_4
    SLICE_X15Y99         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    JA_OBUF[4]
    SLICE_X15Y99         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.480     4.440    
                         clock uncertainty           -0.065     4.375    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.031     4.406    result_reg[4]
  -------------------------------------------------------------------
                         required time                          4.406    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.746ns (36.226%)  route 3.074ns (63.774%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.647    -0.893    JA_OBUF[4]
    SLICE_X13Y99         FDRE                                         r  result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  result_reg[5]/Q
                         net (fo=5, routed)           0.845     0.408    u_mean/result_reg[5]_0[1]
    SLICE_X12Y99         LUT5 (Prop_lut5_I1_O)        0.124     0.532 r  u_mean/result_dly[2]_i_3/O
                         net (fo=1, routed)           0.773     1.305    u_mean/result_dly[2]_i_3_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I3_O)        0.124     1.429 r  u_mean/result_dly[2]_i_1/O
                         net (fo=7, routed)           0.471     1.900    u_mean/D[2]
    SLICE_X13Y100        LUT5 (Prop_lut5_I3_O)        0.124     2.024 r  u_mean/result_dly[0]_i_2/O
                         net (fo=1, routed)           0.660     2.684    u_mean/result_dly[0]_i_2_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.808 r  u_mean/result_dly[0]_i_1/O
                         net (fo=3, routed)           0.325     3.133    u_mean/D[0]
    SLICE_X14Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.257 r  u_mean/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.257    OUTMUX/S[0]
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.770 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000     3.927    OUTMUX/cnvt_ff15_inferred__0/i__carry__0_n_2
    SLICE_X14Y98         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    OUTMUX/JA_OBUF[0]
    SLICE_X14Y98         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/C
                         clock pessimism              0.577     4.537    
                         clock uncertainty           -0.065     4.472    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.094     4.566    OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret
  -------------------------------------------------------------------
                         required time                          4.566    
                         arrival time                          -3.927    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[0]_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.076ns (23.208%)  route 3.560ns (76.792%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.892     3.688    CTL/control_unit_net_11
    SLICE_X9Y96          LUT6 (Prop_lut6_I4_O)        0.124     3.812 r  CTL/control_unit_LUT6_8/O
                         net (fo=1, routed)           0.000     3.812    OUTMUX/BINBCD/inputs_reg[14][0]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]_bret__4/C
                         clock pessimism              0.559     4.518    
                         clock uncertainty           -0.065     4.453    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.032     4.485    OUTMUX/BINBCD/bin_reg_reg[0]_bret__4
  -------------------------------------------------------------------
                         required time                          4.485    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.076ns (23.233%)  route 3.555ns (76.767%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.887     3.683    CTL/control_unit_net_11
    SLICE_X9Y96          LUT6 (Prop_lut6_I4_O)        0.124     3.807 r  CTL/control_unit_LUT6_24/O
                         net (fo=1, routed)           0.000     3.807    OUTMUX/BINBCD/inputs_reg[14][13]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3/C
                         clock pessimism              0.559     4.518    
                         clock uncertainty           -0.065     4.453    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031     4.484    OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.484    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.076ns (23.047%)  route 3.593ns (76.953%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.924     3.720    CTL/control_unit_net_11
    SLICE_X8Y97          LUT6 (Prop_lut6_I4_O)        0.124     3.844 r  CTL/control_unit_LUT6_28/O
                         net (fo=1, routed)           0.000     3.844    OUTMUX/BINBCD/inputs_reg[14][14]
    SLICE_X8Y97          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y97          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3/C
                         clock pessimism              0.559     4.519    
                         clock uncertainty           -0.065     4.454    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.077     4.531    OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.531    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.076ns (23.498%)  route 3.503ns (76.502%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 3.961 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.835     3.631    CTL/control_unit_net_11
    SLICE_X11Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.755 r  CTL/control_unit_LUT6_20/O
                         net (fo=1, routed)           0.000     3.755    OUTMUX/BINBCD/inputs_reg[14][12]
    SLICE_X11Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.527     3.961    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3/C
                         clock pessimism              0.559     4.521    
                         clock uncertainty           -0.065     4.456    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.029     4.485    OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.485    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][19]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 1.304ns (27.653%)  route 3.412ns (72.347%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.646    -0.894    u_mean/clk_183
    SLICE_X13Y94         FDRE                                         r  u_mean/sums_reg[0][19]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_mean/sums_reg[0][19]_fret__1/Q
                         net (fo=2, routed)           1.008     0.570    u_mean/sums_reg[0][19]_fret__1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     0.694 r  u_mean/result[12]_i_4/O
                         net (fo=1, routed)           0.574     1.268    u_mean/result[12]_i_4_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.392 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.690     2.082    u_mean/result[12]_i_1_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.502     2.709    u_mean/result[11]_i_1_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.150     2.859 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.637     3.496    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.326     3.822 r  u_mean/result[9]_i_1/O
                         net (fo=1, routed)           0.000     3.822    u_mean/result[9]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    u_mean/clk_183
    SLICE_X12Y97         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.577     4.537    
                         clock uncertainty           -0.065     4.472    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.081     4.553    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          4.553    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][19]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.076ns (23.408%)  route 3.521ns (76.592%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 3.943 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.646    -0.894    u_mean/clk_183
    SLICE_X13Y94         FDRE                                         r  u_mean/sums_reg[0][19]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_mean/sums_reg[0][19]_fret__1/Q
                         net (fo=2, routed)           1.008     0.570    u_mean/sums_reg[0][19]_fret__1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     0.694 r  u_mean/result[12]_i_4/O
                         net (fo=1, routed)           0.574     1.268    u_mean/result[12]_i_4_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.392 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.472     1.864    u_mean/result[12]_i_1_n_0
    SLICE_X13Y94         LUT5 (Prop_lut5_I3_O)        0.124     1.988 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.737     2.726    u_mean/result[10]_i_2_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124     2.850 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.730     3.579    u_mean/result[10]_i_1_n_0
    SLICE_X12Y100        LUT3 (Prop_lut3_I2_O)        0.124     3.703 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1/O
                         net (fo=1, routed)           0.000     3.703    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.509     3.943    u_mean/clk_183
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
                         clock pessimism              0.480     4.423    
                         clock uncertainty           -0.065     4.358    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)        0.079     4.437    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 CTL/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.014ns (23.489%)  route 3.303ns (76.511%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 3.955 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.718    -0.822    CTL/JA_OBUF[0]
    SLICE_X2Y84          FDRE                                         r  CTL/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  CTL/state_reg[12]/Q
                         net (fo=6, routed)           0.706     0.402    CTL/sel[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     0.526 f  CTL/control_unit_LUT4/O
                         net (fo=3, routed)           0.449     0.975    CTL/control_unit_net_3
    SLICE_X5Y82          LUT2 (Prop_lut2_I1_O)        0.124     1.099 f  CTL/control_unit_LUT2/O
                         net (fo=1, routed)           0.291     1.390    CTL/control_unit_net_4
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.514 r  CTL/control_unit_LUT6_4/O
                         net (fo=62, routed)          1.196     2.710    CTL/control_unit_net_7
    SLICE_X9Y89          LUT4 (Prop_lut4_I1_O)        0.124     2.834 r  CTL/control_unit_LUT4_4/O
                         net (fo=16, routed)          0.661     3.495    inputs_reg[0]__0
    SLICE_X15Y88         FDRE                                         r  inputs_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.521     3.955    JA_OBUF[4]
    SLICE_X15Y88         FDRE                                         r  inputs_reg[0][1]/C
                         clock pessimism              0.559     4.515    
                         clock uncertainty           -0.065     4.450    
    SLICE_X15Y88         FDRE (Setup_fdre_C_CE)      -0.205     4.245    inputs_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.245    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                  0.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.595    -0.569    DB/clk_183
    SLICE_X3Y79          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.360    DB/shift_pb2[2]
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/pbtn_db[2]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.866    -0.807    DB/clk_183
    SLICE_X2Y79          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.120    -0.436    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.362    SSB/Digit0_n_0
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.075    -0.493    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/Digit0/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.226ns (44.814%)  route 0.278ns (55.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X5Y99          FDSE                                         r  OUTMUX/dig0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDSE (Prop_fdse_C_Q)         0.128    -0.432 r  OUTMUX/dig0_reg[1]/Q
                         net (fo=7, routed)           0.278    -0.154    SSB/Digit0/dig0[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I0_O)        0.098    -0.056 r  SSB/Digit0/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    SSB/Digit0/seg[6]
    SLICE_X5Y100         FDRE                                         r  SSB/Digit0/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.868    -0.804    SSB/Digit0/JA_OBUF[0]
    SLICE_X5Y100         FDRE                                         r  SSB/Digit0/seg_reg[6]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.107    -0.188    SSB/Digit0/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.599    -0.565    DB/clk_183
    SLICE_X0Y83          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.370    DB/shift_pb3[3]
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.870    -0.803    DB/clk_183
    SLICE_X1Y83          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091    -0.461    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[6]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[7]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.598%)  route 0.111ns (37.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.576    -0.588    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y97          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[6]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/BINBCD/bin_reg_reg[6]_bret__3/Q
                         net (fo=1, routed)           0.111    -0.336    OUTMUX/BINBCD/bin_reg_reg[6]_bret__3_n_0
    SLICE_X10Y97         LUT5 (Prop_lut5_I3_O)        0.045    -0.291 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_28/O
                         net (fo=1, routed)           0.000    -0.291    OUTMUX/BINBCD/bin_reg[7]_bret__3_i_1_n_0
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.847    -0.826    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]_bret__3/C
                         clock pessimism              0.275    -0.551    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.121    -0.430    OUTMUX/BINBCD/bin_reg_reg[7]_bret__3
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 OUTMUX/dig7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/Digit7/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.598    -0.566    OUTMUX/JA_OBUF[0]
    SLICE_X7Y100         FDRE                                         r  OUTMUX/dig7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/dig7_reg[3]/Q
                         net (fo=7, routed)           0.087    -0.338    SSB/Digit7/dig7[3]
    SLICE_X6Y100         LUT5 (Prop_lut5_I2_O)        0.045    -0.293 r  SSB/Digit7/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    SSB/Digit7/seg[3]
    SLICE_X6Y100         FDRE                                         r  SSB/Digit7/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.868    -0.804    SSB/Digit7/JA_OBUF[0]
    SLICE_X6Y100         FDRE                                         r  SSB/Digit7/seg_reg[3]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121    -0.432    SSB/Digit7/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[13]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[14]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.576    -0.588    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/BINBCD/bin_reg_reg[13]_bret__3/Q
                         net (fo=1, routed)           0.087    -0.360    OUTMUX/BINBCD/bin_reg_reg[13]_bret__3_n_0
    SLICE_X10Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_12/O
                         net (fo=1, routed)           0.000    -0.315    OUTMUX/BINBCD/bin_reg[14]_bret__3_i_1_n_0
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.847    -0.826    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret__3/C
                         clock pessimism              0.251    -0.575    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.120    -0.455    OUTMUX/BINBCD/bin_reg_reg[14]_bret__3
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            CTL/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.598    -0.566    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.089    -0.336    CTL/sel[6]
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.045    -0.291 r  CTL/control_unit_LUT5_15/O
                         net (fo=1, routed)           0.000    -0.291    CTL/p_1_in[8]
    SLICE_X2Y82          FDRE                                         r  CTL/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.869    -0.804    CTL/JA_OBUF[0]
    SLICE_X2Y82          FDRE                                         r  CTL/state_reg[8]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121    -0.432    CTL/state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/dig4_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.854%)  route 0.302ns (68.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/Q
                         net (fo=1, routed)           0.302    -0.118    OUTMUX/bcd_converter_out[17]
    SLICE_X8Y101         FDSE                                         r  OUTMUX/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X8Y101         FDSE                                         r  OUTMUX/dig4_reg[1]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X8Y101         FDSE (Hold_fdse_C_D)         0.064    -0.259    OUTMUX/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.598    -0.566    DB/clk_183
    SLICE_X0Y82          FDRE                                         r  DB/shift_swtch14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch14_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.360    DB/shift_swtch14[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/swtch_db[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/swtch_db[14]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/swtch_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.869    -0.804    DB/clk_183
    SLICE_X1Y82          FDRE                                         r  DB/swtch_db_reg[14]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/swtch_db_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_183_clk_wiz_0_1
Waveform(ns):       { 0.000 2.727 }
Period(ns):         5.455
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.455       3.299      BUFGCTRL_X0Y16   generated_clock/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.455       4.206      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y98      DB/db_count_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y99      DB/db_count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y92      DB/db_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y99      DB/db_count_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y99      DB/db_count_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y92      DB/db_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y92      DB/db_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y93      DB/db_count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.455       207.905    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y81      DB/swtch_db_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y81      DB/swtch_db_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X1Y83      DB/swtch_db_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X0Y84      DB/swtch_db_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X0Y84      DB/swtch_db_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X5Y104     OUTMUX/BINBCD/bcd_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X5Y104     OUTMUX/BINBCD/bcd_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y86      OUTMUX/operands_dly_reg[7][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y86      OUTMUX/operands_dly_reg[7][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y86      OUTMUX/operands_dly_reg[7][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X0Y93      DB/db_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X0Y93      DB/db_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X0Y93      DB/db_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X1Y94      OUTMUX/operands_dly_reg[11][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X1Y94      OUTMUX/operands_dly_reg[11][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X1Y94      OUTMUX/operands_dly_reg[11][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X1Y94      OUTMUX/operands_dly_reg[11][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X1Y94      OUTMUX/operands_dly_reg[11][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X2Y95      OUTMUX/operands_dly_reg[11][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X3Y95      OUTMUX/operands_dly_reg[12][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_183_clk_wiz_0_1
  To Clock:  clk_183_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][19]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.978ns (22.039%)  route 3.460ns (77.961%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 3.943 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.646    -0.894    u_mean/clk_183
    SLICE_X13Y94         FDRE                                         r  u_mean/sums_reg[0][19]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_mean/sums_reg[0][19]_fret__1/Q
                         net (fo=2, routed)           1.008     0.570    u_mean/sums_reg[0][19]_fret__1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     0.694 r  u_mean/result[12]_i_4/O
                         net (fo=1, routed)           0.574     1.268    u_mean/result[12]_i_4_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.392 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.690     2.082    u_mean/result[12]_i_1_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.502     2.709    u_mean/result[11]_i_1_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.150     2.859 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.685     3.544    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.509     3.943    u_mean/clk_183
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/C
                         clock pessimism              0.480     4.423    
                         clock uncertainty           -0.066     4.358    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)       -0.233     4.125    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.138ns (24.160%)  route 3.572ns (75.840%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.631    -0.909    u_mean/clk_183
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/Q
                         net (fo=2, routed)           0.882     0.490    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.124     0.614 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.318     0.932    u_mean/result_reg[8]
    SLICE_X15Y100        LUT3 (Prop_lut3_I2_O)        0.124     1.056 r  u_mean/result[6]_i_2/O
                         net (fo=2, routed)           1.005     2.061    u_mean/result[6]_i_2_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.185 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.591     2.776    u_mean/result_reg[6]
    SLICE_X12Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.900 r  u_mean/result[2]_bret_bret__7_i_1/O
                         net (fo=2, routed)           0.777     3.677    u_mean/result_reg[2]_bret_bret__7
    SLICE_X15Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.801 r  u_mean/result[4]_i_1/O
                         net (fo=1, routed)           0.000     3.801    u_mean_n_4
    SLICE_X15Y99         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    JA_OBUF[4]
    SLICE_X15Y99         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.480     4.440    
                         clock uncertainty           -0.066     4.374    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.031     4.405    result_reg[4]
  -------------------------------------------------------------------
                         required time                          4.405    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.746ns (36.226%)  route 3.074ns (63.774%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.647    -0.893    JA_OBUF[4]
    SLICE_X13Y99         FDRE                                         r  result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  result_reg[5]/Q
                         net (fo=5, routed)           0.845     0.408    u_mean/result_reg[5]_0[1]
    SLICE_X12Y99         LUT5 (Prop_lut5_I1_O)        0.124     0.532 r  u_mean/result_dly[2]_i_3/O
                         net (fo=1, routed)           0.773     1.305    u_mean/result_dly[2]_i_3_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I3_O)        0.124     1.429 r  u_mean/result_dly[2]_i_1/O
                         net (fo=7, routed)           0.471     1.900    u_mean/D[2]
    SLICE_X13Y100        LUT5 (Prop_lut5_I3_O)        0.124     2.024 r  u_mean/result_dly[0]_i_2/O
                         net (fo=1, routed)           0.660     2.684    u_mean/result_dly[0]_i_2_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.808 r  u_mean/result_dly[0]_i_1/O
                         net (fo=3, routed)           0.325     3.133    u_mean/D[0]
    SLICE_X14Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.257 r  u_mean/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.257    OUTMUX/S[0]
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.770 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000     3.927    OUTMUX/cnvt_ff15_inferred__0/i__carry__0_n_2
    SLICE_X14Y98         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    OUTMUX/JA_OBUF[0]
    SLICE_X14Y98         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/C
                         clock pessimism              0.577     4.537    
                         clock uncertainty           -0.066     4.471    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.094     4.565    OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret
  -------------------------------------------------------------------
                         required time                          4.565    
                         arrival time                          -3.927    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[0]_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.076ns (23.208%)  route 3.560ns (76.792%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.892     3.688    CTL/control_unit_net_11
    SLICE_X9Y96          LUT6 (Prop_lut6_I4_O)        0.124     3.812 r  CTL/control_unit_LUT6_8/O
                         net (fo=1, routed)           0.000     3.812    OUTMUX/BINBCD/inputs_reg[14][0]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]_bret__4/C
                         clock pessimism              0.559     4.518    
                         clock uncertainty           -0.066     4.452    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.032     4.484    OUTMUX/BINBCD/bin_reg_reg[0]_bret__4
  -------------------------------------------------------------------
                         required time                          4.484    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.076ns (23.233%)  route 3.555ns (76.767%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.887     3.683    CTL/control_unit_net_11
    SLICE_X9Y96          LUT6 (Prop_lut6_I4_O)        0.124     3.807 r  CTL/control_unit_LUT6_24/O
                         net (fo=1, routed)           0.000     3.807    OUTMUX/BINBCD/inputs_reg[14][13]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3/C
                         clock pessimism              0.559     4.518    
                         clock uncertainty           -0.066     4.452    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031     4.483    OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.076ns (23.047%)  route 3.593ns (76.953%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.924     3.720    CTL/control_unit_net_11
    SLICE_X8Y97          LUT6 (Prop_lut6_I4_O)        0.124     3.844 r  CTL/control_unit_LUT6_28/O
                         net (fo=1, routed)           0.000     3.844    OUTMUX/BINBCD/inputs_reg[14][14]
    SLICE_X8Y97          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y97          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3/C
                         clock pessimism              0.559     4.519    
                         clock uncertainty           -0.066     4.453    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.077     4.530    OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.530    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.076ns (23.498%)  route 3.503ns (76.502%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 3.961 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.835     3.631    CTL/control_unit_net_11
    SLICE_X11Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.755 r  CTL/control_unit_LUT6_20/O
                         net (fo=1, routed)           0.000     3.755    OUTMUX/BINBCD/inputs_reg[14][12]
    SLICE_X11Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.527     3.961    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3/C
                         clock pessimism              0.559     4.521    
                         clock uncertainty           -0.066     4.455    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.029     4.484    OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.484    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][19]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 1.304ns (27.653%)  route 3.412ns (72.347%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.646    -0.894    u_mean/clk_183
    SLICE_X13Y94         FDRE                                         r  u_mean/sums_reg[0][19]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_mean/sums_reg[0][19]_fret__1/Q
                         net (fo=2, routed)           1.008     0.570    u_mean/sums_reg[0][19]_fret__1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     0.694 r  u_mean/result[12]_i_4/O
                         net (fo=1, routed)           0.574     1.268    u_mean/result[12]_i_4_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.392 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.690     2.082    u_mean/result[12]_i_1_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.502     2.709    u_mean/result[11]_i_1_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.150     2.859 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.637     3.496    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.326     3.822 r  u_mean/result[9]_i_1/O
                         net (fo=1, routed)           0.000     3.822    u_mean/result[9]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    u_mean/clk_183
    SLICE_X12Y97         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.577     4.537    
                         clock uncertainty           -0.066     4.471    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.081     4.552    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          4.552    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][19]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.076ns (23.408%)  route 3.521ns (76.592%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 3.943 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.646    -0.894    u_mean/clk_183
    SLICE_X13Y94         FDRE                                         r  u_mean/sums_reg[0][19]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_mean/sums_reg[0][19]_fret__1/Q
                         net (fo=2, routed)           1.008     0.570    u_mean/sums_reg[0][19]_fret__1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     0.694 r  u_mean/result[12]_i_4/O
                         net (fo=1, routed)           0.574     1.268    u_mean/result[12]_i_4_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.392 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.472     1.864    u_mean/result[12]_i_1_n_0
    SLICE_X13Y94         LUT5 (Prop_lut5_I3_O)        0.124     1.988 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.737     2.726    u_mean/result[10]_i_2_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124     2.850 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.730     3.579    u_mean/result[10]_i_1_n_0
    SLICE_X12Y100        LUT3 (Prop_lut3_I2_O)        0.124     3.703 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1/O
                         net (fo=1, routed)           0.000     3.703    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.509     3.943    u_mean/clk_183
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
                         clock pessimism              0.480     4.423    
                         clock uncertainty           -0.066     4.358    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)        0.079     4.437    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 CTL/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.014ns (23.489%)  route 3.303ns (76.511%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 3.955 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.718    -0.822    CTL/JA_OBUF[0]
    SLICE_X2Y84          FDRE                                         r  CTL/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  CTL/state_reg[12]/Q
                         net (fo=6, routed)           0.706     0.402    CTL/sel[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     0.526 f  CTL/control_unit_LUT4/O
                         net (fo=3, routed)           0.449     0.975    CTL/control_unit_net_3
    SLICE_X5Y82          LUT2 (Prop_lut2_I1_O)        0.124     1.099 f  CTL/control_unit_LUT2/O
                         net (fo=1, routed)           0.291     1.390    CTL/control_unit_net_4
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.514 r  CTL/control_unit_LUT6_4/O
                         net (fo=62, routed)          1.196     2.710    CTL/control_unit_net_7
    SLICE_X9Y89          LUT4 (Prop_lut4_I1_O)        0.124     2.834 r  CTL/control_unit_LUT4_4/O
                         net (fo=16, routed)          0.661     3.495    inputs_reg[0]__0
    SLICE_X15Y88         FDRE                                         r  inputs_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.521     3.955    JA_OBUF[4]
    SLICE_X15Y88         FDRE                                         r  inputs_reg[0][1]/C
                         clock pessimism              0.559     4.515    
                         clock uncertainty           -0.066     4.449    
    SLICE_X15Y88         FDRE (Setup_fdre_C_CE)      -0.205     4.244    inputs_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.244    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                  0.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.595    -0.569    DB/clk_183
    SLICE_X3Y79          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.360    DB/shift_pb2[2]
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/pbtn_db[2]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.866    -0.807    DB/clk_183
    SLICE_X2Y79          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.066    -0.491    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.120    -0.371    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.362    SSB/Digit0_n_0
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.066    -0.503    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.075    -0.428    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/Digit0/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.226ns (44.814%)  route 0.278ns (55.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X5Y99          FDSE                                         r  OUTMUX/dig0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDSE (Prop_fdse_C_Q)         0.128    -0.432 r  OUTMUX/dig0_reg[1]/Q
                         net (fo=7, routed)           0.278    -0.154    SSB/Digit0/dig0[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I0_O)        0.098    -0.056 r  SSB/Digit0/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    SSB/Digit0/seg[6]
    SLICE_X5Y100         FDRE                                         r  SSB/Digit0/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.868    -0.804    SSB/Digit0/JA_OBUF[0]
    SLICE_X5Y100         FDRE                                         r  SSB/Digit0/seg_reg[6]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.066    -0.230    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.107    -0.123    SSB/Digit0/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.599    -0.565    DB/clk_183
    SLICE_X0Y83          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.370    DB/shift_pb3[3]
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.870    -0.803    DB/clk_183
    SLICE_X1Y83          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.066    -0.487    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091    -0.396    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[6]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[7]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.598%)  route 0.111ns (37.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.576    -0.588    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y97          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[6]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/BINBCD/bin_reg_reg[6]_bret__3/Q
                         net (fo=1, routed)           0.111    -0.336    OUTMUX/BINBCD/bin_reg_reg[6]_bret__3_n_0
    SLICE_X10Y97         LUT5 (Prop_lut5_I3_O)        0.045    -0.291 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_28/O
                         net (fo=1, routed)           0.000    -0.291    OUTMUX/BINBCD/bin_reg[7]_bret__3_i_1_n_0
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.847    -0.826    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]_bret__3/C
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.066    -0.486    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.121    -0.365    OUTMUX/BINBCD/bin_reg_reg[7]_bret__3
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 OUTMUX/dig7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/Digit7/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.598    -0.566    OUTMUX/JA_OBUF[0]
    SLICE_X7Y100         FDRE                                         r  OUTMUX/dig7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/dig7_reg[3]/Q
                         net (fo=7, routed)           0.087    -0.338    SSB/Digit7/dig7[3]
    SLICE_X6Y100         LUT5 (Prop_lut5_I2_O)        0.045    -0.293 r  SSB/Digit7/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    SSB/Digit7/seg[3]
    SLICE_X6Y100         FDRE                                         r  SSB/Digit7/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.868    -0.804    SSB/Digit7/JA_OBUF[0]
    SLICE_X6Y100         FDRE                                         r  SSB/Digit7/seg_reg[3]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.066    -0.488    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121    -0.367    SSB/Digit7/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[13]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[14]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.576    -0.588    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/BINBCD/bin_reg_reg[13]_bret__3/Q
                         net (fo=1, routed)           0.087    -0.360    OUTMUX/BINBCD/bin_reg_reg[13]_bret__3_n_0
    SLICE_X10Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_12/O
                         net (fo=1, routed)           0.000    -0.315    OUTMUX/BINBCD/bin_reg[14]_bret__3_i_1_n_0
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.847    -0.826    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret__3/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.066    -0.510    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.120    -0.390    OUTMUX/BINBCD/bin_reg_reg[14]_bret__3
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            CTL/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.598    -0.566    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.089    -0.336    CTL/sel[6]
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.045    -0.291 r  CTL/control_unit_LUT5_15/O
                         net (fo=1, routed)           0.000    -0.291    CTL/p_1_in[8]
    SLICE_X2Y82          FDRE                                         r  CTL/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.869    -0.804    CTL/JA_OBUF[0]
    SLICE_X2Y82          FDRE                                         r  CTL/state_reg[8]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.066    -0.488    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121    -0.367    CTL/state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/dig4_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.854%)  route 0.302ns (68.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/Q
                         net (fo=1, routed)           0.302    -0.118    OUTMUX/bcd_converter_out[17]
    SLICE_X8Y101         FDSE                                         r  OUTMUX/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X8Y101         FDSE                                         r  OUTMUX/dig4_reg[1]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.066    -0.258    
    SLICE_X8Y101         FDSE (Hold_fdse_C_D)         0.064    -0.194    OUTMUX/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DB/shift_swtch14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.598    -0.566    DB/clk_183
    SLICE_X0Y82          FDRE                                         r  DB/shift_swtch14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch14_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.360    DB/shift_swtch14[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/swtch_db[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/swtch_db[14]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/swtch_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.869    -0.804    DB/clk_183
    SLICE_X1Y82          FDRE                                         r  DB/swtch_db_reg[14]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.066    -0.488    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.397    DB/swtch_db_reg[14]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_183_clk_wiz_0
  To Clock:  clk_183_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][19]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.978ns (22.039%)  route 3.460ns (77.961%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 3.943 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.646    -0.894    u_mean/clk_183
    SLICE_X13Y94         FDRE                                         r  u_mean/sums_reg[0][19]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_mean/sums_reg[0][19]_fret__1/Q
                         net (fo=2, routed)           1.008     0.570    u_mean/sums_reg[0][19]_fret__1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     0.694 r  u_mean/result[12]_i_4/O
                         net (fo=1, routed)           0.574     1.268    u_mean/result[12]_i_4_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.392 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.690     2.082    u_mean/result[12]_i_1_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.502     2.709    u_mean/result[11]_i_1_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.150     2.859 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.685     3.544    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.509     3.943    u_mean/clk_183
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/C
                         clock pessimism              0.480     4.423    
                         clock uncertainty           -0.066     4.358    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)       -0.233     4.125    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.138ns (24.160%)  route 3.572ns (75.840%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.631    -0.909    u_mean/clk_183
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/Q
                         net (fo=2, routed)           0.882     0.490    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.124     0.614 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.318     0.932    u_mean/result_reg[8]
    SLICE_X15Y100        LUT3 (Prop_lut3_I2_O)        0.124     1.056 r  u_mean/result[6]_i_2/O
                         net (fo=2, routed)           1.005     2.061    u_mean/result[6]_i_2_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.185 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.591     2.776    u_mean/result_reg[6]
    SLICE_X12Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.900 r  u_mean/result[2]_bret_bret__7_i_1/O
                         net (fo=2, routed)           0.777     3.677    u_mean/result_reg[2]_bret_bret__7
    SLICE_X15Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.801 r  u_mean/result[4]_i_1/O
                         net (fo=1, routed)           0.000     3.801    u_mean_n_4
    SLICE_X15Y99         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    JA_OBUF[4]
    SLICE_X15Y99         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.480     4.440    
                         clock uncertainty           -0.066     4.374    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.031     4.405    result_reg[4]
  -------------------------------------------------------------------
                         required time                          4.405    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.746ns (36.226%)  route 3.074ns (63.774%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.647    -0.893    JA_OBUF[4]
    SLICE_X13Y99         FDRE                                         r  result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  result_reg[5]/Q
                         net (fo=5, routed)           0.845     0.408    u_mean/result_reg[5]_0[1]
    SLICE_X12Y99         LUT5 (Prop_lut5_I1_O)        0.124     0.532 r  u_mean/result_dly[2]_i_3/O
                         net (fo=1, routed)           0.773     1.305    u_mean/result_dly[2]_i_3_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I3_O)        0.124     1.429 r  u_mean/result_dly[2]_i_1/O
                         net (fo=7, routed)           0.471     1.900    u_mean/D[2]
    SLICE_X13Y100        LUT5 (Prop_lut5_I3_O)        0.124     2.024 r  u_mean/result_dly[0]_i_2/O
                         net (fo=1, routed)           0.660     2.684    u_mean/result_dly[0]_i_2_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.808 r  u_mean/result_dly[0]_i_1/O
                         net (fo=3, routed)           0.325     3.133    u_mean/D[0]
    SLICE_X14Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.257 r  u_mean/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.257    OUTMUX/S[0]
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.770 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.770    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000     3.927    OUTMUX/cnvt_ff15_inferred__0/i__carry__0_n_2
    SLICE_X14Y98         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    OUTMUX/JA_OBUF[0]
    SLICE_X14Y98         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/C
                         clock pessimism              0.577     4.537    
                         clock uncertainty           -0.066     4.471    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.094     4.565    OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret
  -------------------------------------------------------------------
                         required time                          4.565    
                         arrival time                          -3.927    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[0]_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.076ns (23.208%)  route 3.560ns (76.792%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.892     3.688    CTL/control_unit_net_11
    SLICE_X9Y96          LUT6 (Prop_lut6_I4_O)        0.124     3.812 r  CTL/control_unit_LUT6_8/O
                         net (fo=1, routed)           0.000     3.812    OUTMUX/BINBCD/inputs_reg[14][0]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]_bret__4/C
                         clock pessimism              0.559     4.518    
                         clock uncertainty           -0.066     4.452    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.032     4.484    OUTMUX/BINBCD/bin_reg_reg[0]_bret__4
  -------------------------------------------------------------------
                         required time                          4.484    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.076ns (23.233%)  route 3.555ns (76.767%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.887     3.683    CTL/control_unit_net_11
    SLICE_X9Y96          LUT6 (Prop_lut6_I4_O)        0.124     3.807 r  CTL/control_unit_LUT6_24/O
                         net (fo=1, routed)           0.000     3.807    OUTMUX/BINBCD/inputs_reg[14][13]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y96          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3/C
                         clock pessimism              0.559     4.518    
                         clock uncertainty           -0.066     4.452    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031     4.483    OUTMUX/BINBCD/bin_reg_reg[13]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.076ns (23.047%)  route 3.593ns (76.953%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.924     3.720    CTL/control_unit_net_11
    SLICE_X8Y97          LUT6 (Prop_lut6_I4_O)        0.124     3.844 r  CTL/control_unit_LUT6_28/O
                         net (fo=1, routed)           0.000     3.844    OUTMUX/BINBCD/inputs_reg[14][14]
    SLICE_X8Y97          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y97          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3/C
                         clock pessimism              0.559     4.519    
                         clock uncertainty           -0.066     4.453    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.077     4.530    OUTMUX/BINBCD/bin_reg_reg[14]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.530    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.076ns (23.498%)  route 3.503ns (76.502%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 3.961 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.715    -0.825    CTL/JA_OBUF[0]
    SLICE_X4Y82          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  CTL/state_reg[3]/Q
                         net (fo=5, routed)           0.868     0.500    CTL/sel[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     0.624 f  CTL/control_unit_LUT6/O
                         net (fo=1, routed)           0.437     1.061    CTL/control_unit_net
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.185 r  CTL/control_unit_LUT6_1/O
                         net (fo=1, routed)           0.264     1.449    CTL/control_unit_net_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.573 r  CTL/control_unit_LUT6_2/O
                         net (fo=62, routed)          1.099     2.672    CTL/D[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.124     2.796 r  CTL/control_unit_LUT3/O
                         net (fo=16, routed)          0.835     3.631    CTL/control_unit_net_11
    SLICE_X11Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.755 r  CTL/control_unit_LUT6_20/O
                         net (fo=1, routed)           0.000     3.755    OUTMUX/BINBCD/inputs_reg[14][12]
    SLICE_X11Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.527     3.961    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3/C
                         clock pessimism              0.559     4.521    
                         clock uncertainty           -0.066     4.455    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.029     4.484    OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.484    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][19]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 1.304ns (27.653%)  route 3.412ns (72.347%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.646    -0.894    u_mean/clk_183
    SLICE_X13Y94         FDRE                                         r  u_mean/sums_reg[0][19]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_mean/sums_reg[0][19]_fret__1/Q
                         net (fo=2, routed)           1.008     0.570    u_mean/sums_reg[0][19]_fret__1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     0.694 r  u_mean/result[12]_i_4/O
                         net (fo=1, routed)           0.574     1.268    u_mean/result[12]_i_4_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.392 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.690     2.082    u_mean/result[12]_i_1_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.502     2.709    u_mean/result[11]_i_1_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.150     2.859 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.637     3.496    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.326     3.822 r  u_mean/result[9]_i_1/O
                         net (fo=1, routed)           0.000     3.822    u_mean/result[9]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.525     3.959    u_mean/clk_183
    SLICE_X12Y97         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.577     4.537    
                         clock uncertainty           -0.066     4.471    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.081     4.552    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          4.552    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][19]_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.076ns (23.408%)  route 3.521ns (76.592%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 3.943 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.646    -0.894    u_mean/clk_183
    SLICE_X13Y94         FDRE                                         r  u_mean/sums_reg[0][19]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_mean/sums_reg[0][19]_fret__1/Q
                         net (fo=2, routed)           1.008     0.570    u_mean/sums_reg[0][19]_fret__1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     0.694 r  u_mean/result[12]_i_4/O
                         net (fo=1, routed)           0.574     1.268    u_mean/result[12]_i_4_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.392 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.472     1.864    u_mean/result[12]_i_1_n_0
    SLICE_X13Y94         LUT5 (Prop_lut5_I3_O)        0.124     1.988 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.737     2.726    u_mean/result[10]_i_2_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124     2.850 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.730     3.579    u_mean/result[10]_i_1_n_0
    SLICE_X12Y100        LUT3 (Prop_lut3_I2_O)        0.124     3.703 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1/O
                         net (fo=1, routed)           0.000     3.703    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.509     3.943    u_mean/clk_183
    SLICE_X12Y100        FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
                         clock pessimism              0.480     4.423    
                         clock uncertainty           -0.066     4.358    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)        0.079     4.437    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 CTL/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.014ns (23.489%)  route 3.303ns (76.511%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 3.955 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.718    -0.822    CTL/JA_OBUF[0]
    SLICE_X2Y84          FDRE                                         r  CTL/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  CTL/state_reg[12]/Q
                         net (fo=6, routed)           0.706     0.402    CTL/sel[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     0.526 f  CTL/control_unit_LUT4/O
                         net (fo=3, routed)           0.449     0.975    CTL/control_unit_net_3
    SLICE_X5Y82          LUT2 (Prop_lut2_I1_O)        0.124     1.099 f  CTL/control_unit_LUT2/O
                         net (fo=1, routed)           0.291     1.390    CTL/control_unit_net_4
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.514 r  CTL/control_unit_LUT6_4/O
                         net (fo=62, routed)          1.196     2.710    CTL/control_unit_net_7
    SLICE_X9Y89          LUT4 (Prop_lut4_I1_O)        0.124     2.834 r  CTL/control_unit_LUT4_4/O
                         net (fo=16, routed)          0.661     3.495    inputs_reg[0]__0
    SLICE_X15Y88         FDRE                                         r  inputs_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        1.521     3.955    JA_OBUF[4]
    SLICE_X15Y88         FDRE                                         r  inputs_reg[0][1]/C
                         clock pessimism              0.559     4.515    
                         clock uncertainty           -0.066     4.449    
    SLICE_X15Y88         FDRE (Setup_fdre_C_CE)      -0.205     4.244    inputs_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.244    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                  0.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.595    -0.569    DB/clk_183
    SLICE_X3Y79          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.360    DB/shift_pb2[2]
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/pbtn_db[2]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.866    -0.807    DB/clk_183
    SLICE_X2Y79          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.066    -0.491    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.120    -0.371    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.362    SSB/Digit0_n_0
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X0Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.066    -0.503    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.075    -0.428    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/Digit0/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.226ns (44.814%)  route 0.278ns (55.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X5Y99          FDSE                                         r  OUTMUX/dig0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDSE (Prop_fdse_C_Q)         0.128    -0.432 r  OUTMUX/dig0_reg[1]/Q
                         net (fo=7, routed)           0.278    -0.154    SSB/Digit0/dig0[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I0_O)        0.098    -0.056 r  SSB/Digit0/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    SSB/Digit0/seg[6]
    SLICE_X5Y100         FDRE                                         r  SSB/Digit0/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.868    -0.804    SSB/Digit0/JA_OBUF[0]
    SLICE_X5Y100         FDRE                                         r  SSB/Digit0/seg_reg[6]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.066    -0.230    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.107    -0.123    SSB/Digit0/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.599    -0.565    DB/clk_183
    SLICE_X0Y83          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.370    DB/shift_pb3[3]
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.870    -0.803    DB/clk_183
    SLICE_X1Y83          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.066    -0.487    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091    -0.396    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[6]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[7]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.598%)  route 0.111ns (37.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.576    -0.588    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y97          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[6]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/BINBCD/bin_reg_reg[6]_bret__3/Q
                         net (fo=1, routed)           0.111    -0.336    OUTMUX/BINBCD/bin_reg_reg[6]_bret__3_n_0
    SLICE_X10Y97         LUT5 (Prop_lut5_I3_O)        0.045    -0.291 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_28/O
                         net (fo=1, routed)           0.000    -0.291    OUTMUX/BINBCD/bin_reg[7]_bret__3_i_1_n_0
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.847    -0.826    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]_bret__3/C
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.066    -0.486    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.121    -0.365    OUTMUX/BINBCD/bin_reg_reg[7]_bret__3
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 OUTMUX/dig7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/Digit7/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.598    -0.566    OUTMUX/JA_OBUF[0]
    SLICE_X7Y100         FDRE                                         r  OUTMUX/dig7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/dig7_reg[3]/Q
                         net (fo=7, routed)           0.087    -0.338    SSB/Digit7/dig7[3]
    SLICE_X6Y100         LUT5 (Prop_lut5_I2_O)        0.045    -0.293 r  SSB/Digit7/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    SSB/Digit7/seg[3]
    SLICE_X6Y100         FDRE                                         r  SSB/Digit7/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.868    -0.804    SSB/Digit7/JA_OBUF[0]
    SLICE_X6Y100         FDRE                                         r  SSB/Digit7/seg_reg[3]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.066    -0.488    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121    -0.367    SSB/Digit7/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[13]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[14]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.576    -0.588    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/BINBCD/bin_reg_reg[13]_bret__3/Q
                         net (fo=1, routed)           0.087    -0.360    OUTMUX/BINBCD/bin_reg_reg[13]_bret__3_n_0
    SLICE_X10Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_12/O
                         net (fo=1, routed)           0.000    -0.315    OUTMUX/BINBCD/bin_reg[14]_bret__3_i_1_n_0
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.847    -0.826    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X10Y97         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[14]_bret__3/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.066    -0.510    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.120    -0.390    OUTMUX/BINBCD/bin_reg_reg[14]_bret__3
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            CTL/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.598    -0.566    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.089    -0.336    CTL/sel[6]
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.045    -0.291 r  CTL/control_unit_LUT5_15/O
                         net (fo=1, routed)           0.000    -0.291    CTL/p_1_in[8]
    SLICE_X2Y82          FDRE                                         r  CTL/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.869    -0.804    CTL/JA_OBUF[0]
    SLICE_X2Y82          FDRE                                         r  CTL/state_reg[8]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.066    -0.488    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121    -0.367    CTL/state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/dig4_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.854%)  route 0.302ns (68.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/Q
                         net (fo=1, routed)           0.302    -0.118    OUTMUX/bcd_converter_out[17]
    SLICE_X8Y101         FDSE                                         r  OUTMUX/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X8Y101         FDSE                                         r  OUTMUX/dig4_reg[1]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.066    -0.258    
    SLICE_X8Y101         FDSE (Hold_fdse_C_D)         0.064    -0.194    OUTMUX/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DB/shift_swtch14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.598    -0.566    DB/clk_183
    SLICE_X0Y82          FDRE                                         r  DB/shift_swtch14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch14_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.360    DB/shift_swtch14[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/swtch_db[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/swtch_db[14]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/swtch_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1275, routed)        0.869    -0.804    DB/clk_183
    SLICE_X1Y82          FDRE                                         r  DB/swtch_db_reg[14]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.066    -0.488    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.397    DB/swtch_db_reg[14]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.081    





