Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:63]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
