m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Engineering/Third_Year/CMP_2023/First_Term/Arch/Assignment1
vcarrySelectAdder
Z0 !s110 1667651024
!i10b 1
!s100 1KXB5>A>BS8[DSKW9Zgk81
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IIU@[k1XKk1J_kP3TK5QMd3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/CarrySelectAdder
w1667650989
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder.v
!i122 61
L0 6 43
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1667651023.000000
!s107 overflow.v|Mux2x1.v|FullAdder.v|RCA16.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
ncarry@select@adder
vcarrySelectAdder_TB
R0
!i10b 1
!s100 zoYmen]ccUo]9_[:5d6G`3
R1
I3ffOd=lWmR=S25zU_Bc:@1
R2
R3
w1667051001
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder_TB.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder_TB.v
!i122 62
L0 1 93
R4
r1
!s85 0
31
Z7 !s108 1667651024.000000
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder_TB.v|
!i113 1
R5
R6
ncarry@select@adder_@t@b
vFullAdder
Z8 !s110 1667651025
!i10b 1
!s100 9U;eH==gV`d9az?6=g@L>0
R1
IYa?F6f49B=>[?3`nCVHm43
R2
R3
w1666978751
8FullAdder.v
FFullAdder.v
!i122 65
Z9 L0 1 7
R4
r1
!s85 0
31
R7
Z10 !s107 FullAdder.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA16.v|
Z11 !s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA16.v|
!i113 1
R5
R6
n@full@adder
vMux2x1
R0
!i10b 1
!s100 gN_B]GJzeQ29SF=KN3Qg;1
R1
IhG:O0X6336H=LRLOo?S3[1
R2
R3
w1666993946
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/Mux2x1.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/Mux2x1.v
!i122 64
R9
R4
r1
!s85 0
31
R7
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/Mux2x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/Mux2x1.v|
!i113 1
R5
R6
n@mux2x1
voverflow
R8
!i10b 1
!s100 K9ZG;fhRVRmT6J9cliJkH1
R1
IE4Bn924N^KcKTE09QLe>E2
R2
R3
w1667047933
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/overflow.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/overflow.v
!i122 66
L0 1 8
R4
r1
!s85 0
31
Z12 !s108 1667651025.000000
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/overflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/overflow.v|
!i113 1
R5
R6
voverflow_TB
R8
!i10b 1
!s100 JVI;VilhlOIdMk8`=64Ii2
R1
IB:Q<94oenlaJkFI1SFNIz2
R2
R3
w1667048232
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/overflow_TB.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/overflow_TB.v
!i122 67
L0 1 61
R4
r1
!s85 0
31
R12
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/overflow_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/overflow_TB.v|
!i113 1
R5
R6
noverflow_@t@b
vRCA16
R8
!i10b 1
!s100 bB]]fjCBXT1NG1lh;0Zdb1
R1
IYh?3CcS;EZDI_?V35fa[O3
R2
R3
w1667649325
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA16.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA16.v
!i122 65
L0 2 19
R4
r1
!s85 0
31
R7
R10
R11
!i113 1
R5
R6
n@r@c@a16
vRCA4
!s110 1666994594
!i10b 1
!s100 ?6]zj5z<=W:Zk8O:P41WC0
R1
IcDGk?0JWL566<V:z@cRSH2
R2
dD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder
w1666994590
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA4.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA4.v
!i122 2
L0 1 13
R4
r1
!s85 0
31
!s108 1666994594.000000
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA4.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA4.v|
!i113 1
R5
R6
n@r@c@a4
