# TODO

- Test design on FPGA

- look at libre lane warnings and correct them if needed
- Maybe add 1 bit (at least one bit of space)