Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Tue Feb 16 21:34:09 2016
| Host              : sang_linc running 64-bit Red Hat Enterprise Linux Client release 6.5 (Santiago)
| Command           : report_clock_utilization -file tdc_front_top_clock_utilization_routed.rpt
| Design            : tdc_front_top
| Device            : 7vx485t-ffg1761
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. List of Nets using CMT BACKBONE routing
8. Clock Regions : Key Resource Utilization
9. Net wise resources used in clock region X0Y0
10. Net wise resources used in clock region X1Y0
11. Net wise resources used in clock region X0Y1
12. Net wise resources used in clock region X1Y1
13. Net wise resources used in clock region X0Y2
14. Net wise resources used in clock region X1Y2
15. Net wise resources used in clock region X0Y3
16. Net wise resources used in clock region X1Y3
17. Net wise resources used in clock region X0Y4
18. Net wise resources used in clock region X1Y4
19. Net wise resources used in clock region X0Y5
20. Net wise resources used in clock region X1Y5
21. Net wise resources used in clock region X0Y6
22. Net wise resources used in clock region X1Y6

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |   20 |        32 |         2 |
| BUFH  |    1 |       168 |         0 |
| BUFIO |    0 |        56 |         0 |
| MMCM  |   14 |        14 |         1 |
| PLL   |    1 |        14 |         1 |
| BUFR  |    0 |        56 |         0 |
| BUFMR |    0 |        28 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+
|       |                                                                                                                                                                                  |                                                                                                                                                                                   |   Num Loads   |       |
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+
| Index | BUFG Cell                                                                                                                                                                        | Net Name                                                                                                                                                                          |  BELs | Sites | Fixed |
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+
|     1 | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout_bufg |     1 |     1 |    no |
|     2 | clk_mmcme_main_0/clkfbout_bufg                                                                                                                                                   | clk_mmcme_main_0/clkfbin                                                                                                                                                          |     1 |     1 |    no |
|     3 | clk_mmcme_main_1/clkfbout_bufg                                                                                                                                                   | clk_mmcme_main_1/clkfbin                                                                                                                                                          |     1 |     1 |    no |
|     4 | clk_mmcme_main_10/clkfbout_bufg                                                                                                                                                  | clk_mmcme_main_10/clkfbin                                                                                                                                                         |     1 |     1 |    no |
|     5 | clk_mmcme_main_11/clkfbout_bufg                                                                                                                                                  | clk_mmcme_main_11/clkfbin                                                                                                                                                         |     1 |     1 |    no |
|     6 | clk_mmcme_main_2/clkfbout_bufg                                                                                                                                                   | clk_mmcme_main_2/clkfbin                                                                                                                                                          |     1 |     1 |    no |
|     7 | clk_mmcme_main_3/clkfbout_bufg                                                                                                                                                   | clk_mmcme_main_3/clkfbin                                                                                                                                                          |     1 |     1 |    no |
|     8 | clk_mmcme_main_4/clkfbout_bufg                                                                                                                                                   | clk_mmcme_main_4/clkfbin                                                                                                                                                          |     1 |     1 |    no |
|     9 | clk_mmcme_main_5/clkfbout_bufg                                                                                                                                                   | clk_mmcme_main_5/clkfbin                                                                                                                                                          |     1 |     1 |    no |
|    10 | clk_mmcme_main_6/clkfbout_bufg                                                                                                                                                   | clk_mmcme_main_6/clkfbin                                                                                                                                                          |     1 |     1 |    no |
|    11 | clk_mmcme_main_7/clkfbout_bufg                                                                                                                                                   | clk_mmcme_main_7/clkfbin                                                                                                                                                          |     1 |     1 |    no |
|    12 | clk_mmcme_main_8/clkfbout_bufg                                                                                                                                                   | clk_mmcme_main_8/clkfbin                                                                                                                                                          |     1 |     1 |    no |
|    13 | clk_mmcme_main_9/clkfbout_bufg                                                                                                                                                   | clk_mmcme_main_9/clkfbin                                                                                                                                                          |     1 |     1 |    no |
|    14 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk                                                    | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                                     |    22 |    16 |    no |
|    15 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref                                                            | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                                                    |    62 |    25 |    no |
|    16 | clk_mmcme_main_0/clk_bufg                                                                                                                                                        | clk_mmcme_main_0/CLK_OUT1                                                                                                                                                         |   285 |   197 |   yes |
|    17 | clk_mmcme_main_1/clk_bufg                                                                                                                                                        | clk_mmcme_main_1/CLK_OUT1                                                                                                                                                         |   285 |   195 |   yes |
|    18 | clk_mmcme_main_2/clk_bufg                                                                                                                                                        | clk_mmcme_main_2/CLK_OUT1                                                                                                                                                         |   285 |   198 |    no |
|    19 | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst    | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK           |  1086 |   324 |    no |
|    20 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0                                                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                                   | 31089 | 10006 |    no |
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+


+-------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                   |                                                                                                            |   Num Loads  |       |
+-------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | BUFH Cell                                                                                                         | Net Name                                                                                                   | BELs | Sites | Fixed |
+-------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3 |    1 |     1 |    no |
+-------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+-------+-------+


+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                                                                                   |                                                                                                                                                                              |   Num Loads  |       |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                                                                                                                                                         | Net Name                                                                                                                                                                     | BELs | Sites | Fixed |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/mmcm_adv_inst | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out  |    1 |     1 |    no |
|     2 | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/mmcm_adv_inst | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout |    1 |     1 |    no |
|     3 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i                                                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                  |    1 |     1 |   yes |
|     4 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i                                                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                        |    1 |     1 |   yes |
|     5 | clk_mmcme_main_0/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_0/clkfbout                                                                                                                                                    |    1 |     1 |    no |
|     6 | clk_mmcme_main_0/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_0/clkout0                                                                                                                                                     |    1 |     1 |    no |
|     7 | clk_mmcme_main_1/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_1/clkfbout                                                                                                                                                    |    1 |     1 |    no |
|     8 | clk_mmcme_main_1/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_1/clkout0                                                                                                                                                     |    1 |     1 |    no |
|     9 | clk_mmcme_main_10/mmcm_adv_inst                                                                                                                                                   | clk_mmcme_main_10/clkfbout                                                                                                                                                   |    1 |     1 |    no |
|    10 | clk_mmcme_main_11/mmcm_adv_inst                                                                                                                                                   | clk_mmcme_main_11/clkfbout                                                                                                                                                   |    1 |     1 |    no |
|    11 | clk_mmcme_main_2/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_2/clkfbout                                                                                                                                                    |    1 |     1 |    no |
|    12 | clk_mmcme_main_2/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_2/clkout0                                                                                                                                                     |    1 |     1 |    no |
|    13 | clk_mmcme_main_3/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_3/clkfbout                                                                                                                                                    |    1 |     1 |    no |
|    14 | clk_mmcme_main_4/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_4/clkfbout                                                                                                                                                    |    1 |     1 |    no |
|    15 | clk_mmcme_main_5/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_5/clkfbout                                                                                                                                                    |    1 |     1 |    no |
|    16 | clk_mmcme_main_6/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_6/clkfbout                                                                                                                                                    |    1 |     1 |    no |
|    17 | clk_mmcme_main_7/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_7/clkfbout                                                                                                                                                    |    1 |     1 |    no |
|    18 | clk_mmcme_main_8/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_8/clkfbout                                                                                                                                                    |    1 |     1 |    no |
|    19 | clk_mmcme_main_9/mmcm_adv_inst                                                                                                                                                    | clk_mmcme_main_9/clkfbout                                                                                                                                                    |    1 |     1 |    no |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+


+-------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                           |                                                                                                                |   Num Loads  |       |
+-------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | PLL Cell                                                                                                  | Net Name                                                                                                       | BELs | Sites | Fixed |
+-------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out |    1 |     1 |   yes |
|     2 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout |    1 |     1 |   yes |
|     3 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk  |   22 |    22 |   yes |
|     4 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk   |   22 |    22 |   yes |
|     5 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse   |   22 |    22 |   yes |
+-------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+
|       |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |   Num Loads   |       |
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+
| Index | Local Clk Src                                                                                                                                                                                                                                     | Net Name                                                                                                                                                                                                                                                                 |  BELs | Sites | Fixed |
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+
|     1 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed                            |     2 |     2 |   yes |
|     2 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed                            |     2 |     2 |   yes |
|     3 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed                            |     2 |     2 |   yes |
|     4 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed                            |     2 |     2 |   yes |
|     5 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed                            |     2 |     2 |   yes |
|     6 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed                            |     2 |     2 |   yes |
|     7 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed                            |     2 |     2 |   yes |
|     8 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed                            |     2 |     2 |   yes |
|     9 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |     3 |     3 |   yes |
|    10 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |     8 |    16 |   yes |
|    11 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |     8 |    16 |   yes |
|    12 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |     8 |    16 |   yes |
|    13 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |     8 |    16 |   yes |
|    14 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |     8 |    16 |   yes |
|    15 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |     8 |    16 |   yes |
|    16 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |     8 |    16 |   yes |
|    17 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |     8 |    16 |   yes |
|    18 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |    11 |    11 |   yes |
|    19 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |    12 |    12 |   yes |
|    20 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |    18 |    18 |   yes |
|    21 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |    18 |    18 |   yes |
|    22 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |    18 |    18 |   yes |
|    23 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |    18 |    18 |   yes |
|    24 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |    18 |    18 |   yes |
|    25 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |    18 |    18 |   yes |
|    26 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |    18 |    18 |   yes |
|    27 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |    18 |    18 |   yes |
|    28 | i_8                                                                                                                                                                                                                                               | sys_clk10_s                                                                                                                                                                                                                                                              |   285 |   196 |    no |
|    29 | i_6                                                                                                                                                                                                                                               | sys_clk3_s                                                                                                                                                                                                                                                               |   285 |   206 |    no |
|    30 | i_5                                                                                                                                                                                                                                               | sys_clk4_s                                                                                                                                                                                                                                                               |   285 |   194 |    no |
|    31 | i_4                                                                                                                                                                                                                                               | sys_clk5_s                                                                                                                                                                                                                                                               |   285 |   199 |    no |
|    32 | i_3                                                                                                                                                                                                                                               | sys_clk6_s                                                                                                                                                                                                                                                               |   285 |   194 |    no |
|    33 | i_2                                                                                                                                                                                                                                               | sys_clk7_s                                                                                                                                                                                                                                                               |   285 |   190 |    no |
|    34 | i_1                                                                                                                                                                                                                                               | sys_clk8_s                                                                                                                                                                                                                                                               |   285 |   197 |    no |
|    35 | i_0                                                                                                                                                                                                                                               | sys_clk9_s                                                                                                                                                                                                                                                               |   285 |   192 |    no |
|    36 | i_7                                                                                                                                                                                                                                               | sys_clk11_s                                                                                                                                                                                                                                                              | 17081 |  4582 |    no |
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+


7. List of Nets using CMT BACKBONE routing
------------------------------------------

+-------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+-----------------+------------------------------------------+---------------------+-----------------------------+-------------------+-------------------+----------------+--------------------+
| Index | Net Name                                                                                                      | Sample Node Name                              | CMT Column | Source LIB_CELL | Destination LIB_CELL(s)                  | Source Clock Region | Destination Clock Region(s) | Clock Region Used | Clock Region Req. | CDR Constraint | CMT Backbone Route |
+-------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+-----------------+------------------------------------------+---------------------+-----------------------------+-------------------+-------------------+----------------+--------------------+
|     1 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk | CMT_TOP_R_UPPER_T_X88Y304/PLL_CLK_FREQ_BB0_NS |    Left    | PLLE2_ADV       | PHASER_REF PHASER_IN_PHY PHASER_OUT_PHY  | X0Y5                | X0Y6 X0Y5 X0Y4              | X0Y5 X0Y6 X0Y4    |  X0Y4 X0Y5 X0Y6   |                | All Backbone       |
|     2 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk  | CMT_TOP_R_UPPER_T_X88Y304/PLL_CLK_FREQ_BB1_NS |    Left    | PLLE2_ADV       | PHY_CONTROL PHASER_IN_PHY PHASER_OUT_PHY | X0Y5                | X0Y6 X0Y5 X0Y4              | X0Y5 X0Y6 X0Y4    |  X0Y4 X0Y5 X0Y6   |                | All Backbone       |
|     3 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse  | CMT_TOP_R_UPPER_T_X88Y304/PLL_CLK_FREQ_BB2_NS |    Left    | PLLE2_ADV       | PHY_CONTROL PHASER_IN_PHY PHASER_OUT_PHY | X0Y5                | X0Y6 X0Y5 X0Y4              | X0Y5 X0Y6 X0Y4    |  X0Y4 X0Y5 X0Y6   |                | All Backbone       |
+-------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+-----------------+------------------------------------------+---------------------+-----------------------------+-------------------+-------------------+----------------+--------------------+


8. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |       FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |  Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 44000 |    0 |  8800 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 44800 |    0 | 10000 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    90 | 39200 |    0 |  8800 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y1              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |   270 | 44800 |    0 | 10000 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |   818 | 38000 |    0 |  8600 |    0 |   130 |    0 |    65 |    0 |   180 |
| X1Y2              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |   382 | 43600 |    0 |  9800 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y3              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    9 |    50 |   10 |    50 |  7843 | 44000 |  197 |  8800 |    0 |   140 |    5 |    70 |    0 |   180 |
| X1Y3              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  3655 | 44800 |    0 | 10000 |    0 |   160 |   18 |    80 |    0 |   220 |
| X0Y4              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |   36 |    50 |   44 |    50 | 10977 | 44000 | 2314 |  8800 |    0 |   140 |   11 |    70 |    0 |   180 |
| X1Y4              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 10015 | 44800 |    0 | 10000 |    0 |   160 |   69 |    80 |    0 |   220 |
| X0Y5              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    1 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |   26 |    50 |  6111 | 42800 | 1138 |  8600 |    1 |   130 |   47 |    65 |    0 |   180 |
| X1Y5              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |  5857 | 43600 |    0 |  9800 |    0 |   150 |   58 |    75 |    0 |   220 |
| X0Y6              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |   36 |    50 |   44 |    50 |  1471 | 44000 |  741 |  8800 |    0 |   140 |   52 |    70 |    0 |   180 |
| X1Y6              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     1 | 44800 |    0 | 10000 |    0 |   160 |   16 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


9. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                          Clock Net Name                                                         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y1 |   no  |         2 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0 |
| BUFG        | BUFHCE_X0Y0 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_mmcme_main_2/clkfbin                                                                                                        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


10. Net wise resources used in clock region X1Y0
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                          Clock Net Name                                                         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y1 |   no  |         2 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0 |
| BUFG        | BUFHCE_X1Y0 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_mmcme_main_9/clkfbin                                                                                                        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


11. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                          Clock Net Name                                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y13 |   no  |         2 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0 |
| BUFG        | BUFHCE_X0Y12 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_mmcme_main_4/clkfbin                                                                                                        |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


12. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                          Clock Net Name                                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y13 |   no  |         2 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0 |
| BUFG        | BUFHCE_X1Y12 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_mmcme_main_3/clkfbin                                                                                                        |
| BUFG        | BUFHCE_X1Y22 |  yes  |         0 |        0 |       0 |         0 |       0 |       0 |  30 |     0 |        0 | clk_mmcme_main_0/CLK_OUT1                                                                                                       |
| BUFG        | BUFHCE_X1Y21 |  yes  |         0 |        0 |       0 |         0 |       0 |       0 |  30 |     0 |        0 | clk_mmcme_main_1/CLK_OUT1                                                                                                       |
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  30 |     0 |        0 | clk_mmcme_main_2/CLK_OUT1                                                                                                       |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


13. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                          Clock Net Name                                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y24 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_mmcme_main_6/clkfbin                                                                                                        |
| BUFG        | BUFHCE_X0Y32 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  44 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                  |
| BUFG        | BUFHCE_X0Y25 |   no  |         2 |        0 |       0 |         0 |       0 |       0 | 648 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


14. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                          Clock Net Name                                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y24 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_mmcme_main_5/clkfbin                                                                                                        |
| BUFG        | BUFHCE_X1Y25 |   no  |         2 |        0 |       0 |         0 |       0 |       0 |   4 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0 |
| BUFG        | BUFHCE_X1Y34 |  yes  |         0 |        0 |       0 |         0 |       0 |       0 |  42 |     0 |        0 | clk_mmcme_main_0/CLK_OUT1                                                                                                       |
| BUFG        | BUFHCE_X1Y33 |  yes  |         0 |        0 |       0 |         0 |       0 |       0 |  42 |     0 |        0 | clk_mmcme_main_1/CLK_OUT1                                                                                                       |
| BUFG        | BUFHCE_X1Y32 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  42 |     0 |        0 | clk_mmcme_main_2/CLK_OUT1                                                                                                       |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


15. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                                                              Clock Net Name                                                                             |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y36 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | clk_mmcme_main_8/clkfbin                                                                                                                                                |
| BUFG        | BUFHCE_X0Y46 |  yes  |         0 |        0 |       0 |         0 |       0 |       0 |   67 |     0 |        0 | clk_mmcme_main_1/CLK_OUT1                                                                                                                                               |
| BUFG        | BUFHCE_X0Y44 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   70 |     0 |        0 | clk_mmcme_main_2/CLK_OUT1                                                                                                                                               |
| BUFG        | BUFHCE_X0Y45 |  yes  |         0 |        0 |       0 |         0 |       0 |       0 |   73 |     0 |        0 | clk_mmcme_main_0/CLK_OUT1                                                                                                                                               |
| BUFG        | BUFHCE_X0Y47 |   no  |         0 |        0 |       0 |         3 |       9 |      10 |  908 |     2 |        0 | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |
| BUFG        | BUFHCE_X0Y37 |   no  |         2 |        0 |       0 |         7 |       0 |       0 | 6083 |   195 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


16. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                          Clock Net Name                                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y36 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_mmcme_main_7/clkfbin                                                                                                        |
| BUFG        | BUFHCE_X1Y44 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  99 |     0 |        0 | clk_mmcme_main_2/CLK_OUT1                                                                                                       |
| BUFG        | BUFHCE_X1Y46 |  yes  |         0 |        0 |       0 |         0 |       0 |       0 | 100 |     0 |        0 | clk_mmcme_main_0/CLK_OUT1                                                                                                       |
| BUFG        | BUFHCE_X1Y45 |  yes  |         0 |        0 |       0 |         0 |       0 |       0 | 106 |     0 |        0 | clk_mmcme_main_1/CLK_OUT1                                                                                                       |
| BUFG        | BUFHCE_X1Y37 |   no  |         2 |        0 |       0 |        18 |       0 |       0 | 667 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


17. Net wise resources used in clock region X0Y4
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |   FFs | LUTMs | DSP48E1s |                                                                              Clock Net Name                                                                             |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y59 |   no  |         0 |        0 |       0 |         0 |       4 |       0 |     0 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                           |
| BUFG        | BUFHCE_X0Y48 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |     0 |     0 |        0 | clk_mmcme_main_0/clkfbin                                                                                                                                                |
| BUFG        | BUFHCE_X0Y56 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |     3 |     0 |        0 | clk_mmcme_main_2/CLK_OUT1                                                                                                                                               |
| BUFG        | BUFHCE_X0Y58 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    15 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                                          |
| BUFG        | BUFHCE_X0Y57 |   no  |         0 |        0 |       0 |         1 |       0 |       0 |   144 |     0 |        0 | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |
| BUFG        | BUFHCE_X0Y49 |   no  |         2 |        0 |       0 |        14 |       0 |       0 | 10397 |  2314 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


18. Net wise resources used in clock region X1Y4
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                                                   Clock Net Name                                                                                  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y48 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout_bufg |
| BUFG        | BUFHCE_X1Y58 |  yes  |         0 |        0 |       0 |         0 |       0 |       0 |  38 |     0 |        0 | clk_mmcme_main_0/CLK_OUT1                                                                                                                                                         |
| BUFG        | BUFHCE_X1Y57 |  yes  |         0 |        0 |       0 |         0 |       0 |       0 |  38 |     0 |        0 | clk_mmcme_main_1/CLK_OUT1                                                                                                                                                         |
| BUFG        | BUFHCE_X1Y56 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  39 |     0 |        0 | clk_mmcme_main_2/CLK_OUT1                                                                                                                                                         |
| BUFG        | BUFHCE_X1Y59 |   no  |         0 |        0 |       0 |        69 |       0 |       0 | 680 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                                   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


19. Net wise resources used in clock region X0Y5
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                                          Clock Net Name                                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFH        |      ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3                      |
| BUFG        | BUFHCE_X0Y68 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   14 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                   |
| BUFG        | BUFHCE_X0Y61 |   no  |         2 |        0 |       0 |        89 |       0 |       0 | 5652 |  1138 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


20. Net wise resources used in clock region X1Y5
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                          Clock Net Name                                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y60 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_mmcme_main_1/clkfbin                                                                                                        |
| BUFG        | BUFHCE_X1Y68 |  yes  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | clk_mmcme_main_0/CLK_OUT1                                                                                                       |
| BUFG        | BUFHCE_X1Y69 |  yes  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | clk_mmcme_main_1/CLK_OUT1                                                                                                       |
| BUFG        | BUFHCE_X1Y70 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | clk_mmcme_main_2/CLK_OUT1                                                                                                       |
| BUFG        | BUFHCE_X1Y61 |   no  |         2 |        0 |       0 |        65 |       0 |       0 | 698 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


21. Net wise resources used in clock region X0Y6
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                                          Clock Net Name                                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y83 |   no  |         0 |        0 |       0 |         0 |       4 |       0 |    0 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                   |
| BUFG        | BUFHCE_X0Y72 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | clk_mmcme_main_11/clkfbin                                                                                                       |
| BUFG        | BUFHCE_X0Y73 |   no  |         2 |        0 |       0 |       104 |       0 |       0 | 1471 |   741 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


22. Net wise resources used in clock region X1Y6
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                          Clock Net Name                                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y72 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_mmcme_main_10/clkfbin                                                                                                       |
| BUFG        | BUFHCE_X1Y73 |   no  |         2 |        0 |       0 |        31 |       0 |       0 |   1 |     0 |        0 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst]
set_property LOC BUFGCTRL_X0Y22 [get_cells axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst]
set_property LOC BUFGCTRL_X0Y21 [get_cells axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk]
set_property LOC BUFGCTRL_X0Y16 [get_cells axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y20 [get_cells axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref]
set_property LOC BUFGCTRL_X0Y18 [get_cells clk_mmcme_main_0/clk_bufg]
set_property LOC BUFGCTRL_X0Y23 [get_cells clk_mmcme_main_0/clkfbout_bufg]
set_property LOC BUFGCTRL_X0Y19 [get_cells clk_mmcme_main_1/clk_bufg]
set_property LOC BUFGCTRL_X0Y24 [get_cells clk_mmcme_main_1/clkfbout_bufg]
set_property LOC BUFGCTRL_X0Y25 [get_cells clk_mmcme_main_10/clkfbout_bufg]
set_property LOC BUFGCTRL_X0Y26 [get_cells clk_mmcme_main_11/clkfbout_bufg]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_mmcme_main_2/clk_bufg]
set_property LOC BUFGCTRL_X0Y1 [get_cells clk_mmcme_main_2/clkfbout_bufg]
set_property LOC BUFGCTRL_X0Y2 [get_cells clk_mmcme_main_3/clkfbout_bufg]
set_property LOC BUFGCTRL_X0Y3 [get_cells clk_mmcme_main_4/clkfbout_bufg]
set_property LOC BUFGCTRL_X0Y4 [get_cells clk_mmcme_main_5/clkfbout_bufg]
set_property LOC BUFGCTRL_X0Y5 [get_cells clk_mmcme_main_6/clkfbout_bufg]
set_property LOC BUFGCTRL_X0Y6 [get_cells clk_mmcme_main_7/clkfbout_bufg]
set_property LOC BUFGCTRL_X0Y7 [get_cells clk_mmcme_main_8/clkfbout_bufg]
set_property LOC BUFGCTRL_X0Y8 [get_cells clk_mmcme_main_9/clkfbout_bufg]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y4 [get_cells axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X0Y5 [get_cells axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i]
set_property LOC MMCME2_ADV_X0Y4 [get_cells clk_mmcme_main_0/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y5 [get_cells clk_mmcme_main_1/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y6 [get_cells clk_mmcme_main_10/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X0Y6 [get_cells clk_mmcme_main_11/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X0Y0 [get_cells clk_mmcme_main_2/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y1 [get_cells clk_mmcme_main_3/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X0Y1 [get_cells clk_mmcme_main_4/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y2 [get_cells clk_mmcme_main_5/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X0Y2 [get_cells clk_mmcme_main_6/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y3 [get_cells clk_mmcme_main_7/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X0Y3 [get_cells clk_mmcme_main_8/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y0 [get_cells clk_mmcme_main_9/mmcm_adv_inst]

# Location of BUFH Clock Primitives
set_property LOC BUFHCE_X0Y60 [get_cells axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X0Y5 [get_cells axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y184 [get_ports axi_chip2chip_0_axi_c2c_selio_rx_clk_in_pin]
set_property LOC IOB_X0Y273 [get_ports sys_clk_n]
set_property LOC IOB_X0Y274 [get_ports sys_clk_p]

# Clock net "axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK" driven by instance "axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X0Y5"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X0Y5"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk" located at site "BUFGCTRL_X0Y21"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=clk_mmcme_main_4/mmcm_adv_inst && NAME!=clk_mmcme_main_11/mmcm_adv_inst && NAME!=clk_mmcme_main_8/mmcm_adv_inst && NAME!=clk_mmcme_main_0/mmcm_adv_inst && NAME!=clk_mmcme_main_7/mmcm_adv_inst && NAME!=clk_mmcme_main_5/mmcm_adv_inst && NAME!=clk_mmcme_main_3/mmcm_adv_inst && NAME!=clk_mmcme_main_9/mmcm_adv_inst && NAME!=clk_mmcme_main_1/mmcm_adv_inst && NAME!=clk_mmcme_main_6/mmcm_adv_inst && NAME!=clk_mmcme_main_2/mmcm_adv_inst && NAME!=clk_mmcme_main_10/mmcm_adv_inst && NAME!=axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X0Y5"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref" located at site "BUFGCTRL_X0Y20"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X0Y24"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X0Y24"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X0Y24"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X0Y25"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X0Y25"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X0Y25"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X0Y26"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X0Y26"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X0Y26"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X0Y27"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X0Y27"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X0Y27"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X0Y21"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] -add {CLOCKREGION_X0Y5:CLOCKREGION_X0Y5}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X0Y22"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] -add {CLOCKREGION_X0Y5:CLOCKREGION_X0Y5}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X0Y23"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] -add {CLOCKREGION_X0Y5:CLOCKREGION_X0Y5}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X0Y16"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X0Y16"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X0Y16"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X0Y17"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X0Y17"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X0Y17"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X0Y18"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X0Y18"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X0Y18"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X0Y19"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X0Y19"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed" driven by instance "axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X0Y19"
#startgroup
create_pblock {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "clk_mmcme_main_0/CLK_OUT1" driven by instance "clk_mmcme_main_0/clk_bufg" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock {CLKAG_clk_mmcme_main_0/CLK_OUT1}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_mmcme_main_0/CLK_OUT1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_mmcme_main_0/CLK_OUT1"}]]]
resize_pblock [get_pblocks {CLKAG_clk_mmcme_main_0/CLK_OUT1}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "clk_mmcme_main_1/CLK_OUT1" driven by instance "clk_mmcme_main_1/clk_bufg" located at site "BUFGCTRL_X0Y19"
#startgroup
create_pblock {CLKAG_clk_mmcme_main_1/CLK_OUT1}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_mmcme_main_1/CLK_OUT1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_mmcme_main_1/CLK_OUT1"}]]]
resize_pblock [get_pblocks {CLKAG_clk_mmcme_main_1/CLK_OUT1}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "clk_mmcme_main_2/CLK_OUT1" driven by instance "clk_mmcme_main_2/clk_bufg" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_mmcme_main_2/CLK_OUT1}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_mmcme_main_2/CLK_OUT1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_mmcme_main_2/CLK_OUT1"}]]]
resize_pblock [get_pblocks {CLKAG_clk_mmcme_main_2/CLK_OUT1}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "sys_clk10_s" driven by instance "i_8" located at site "SLICE_X102Y132"
#startgroup
create_pblock {CLKAG_sys_clk10_s}
add_cells_to_pblock [get_pblocks  {CLKAG_sys_clk10_s}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sys_clk10_s"}]]]
resize_pblock [get_pblocks {CLKAG_sys_clk10_s}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "sys_clk11_s" driven by instance "i_7" located at site "SLICE_X128Y155"
#startgroup
create_pblock {CLKAG_sys_clk11_s}
add_cells_to_pblock [get_pblocks  {CLKAG_sys_clk11_s}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sys_clk11_s"}]]]
resize_pblock [get_pblocks {CLKAG_sys_clk11_s}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "sys_clk3_s" driven by instance "i_6" located at site "SLICE_X116Y160"
#startgroup
create_pblock {CLKAG_sys_clk3_s}
add_cells_to_pblock [get_pblocks  {CLKAG_sys_clk3_s}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sys_clk3_s"}]]]
resize_pblock [get_pblocks {CLKAG_sys_clk3_s}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "sys_clk4_s" driven by instance "i_5" located at site "SLICE_X110Y152"
#startgroup
create_pblock {CLKAG_sys_clk4_s}
add_cells_to_pblock [get_pblocks  {CLKAG_sys_clk4_s}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sys_clk4_s"}]]]
resize_pblock [get_pblocks {CLKAG_sys_clk4_s}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "sys_clk5_s" driven by instance "i_4" located at site "SLICE_X108Y144"
#startgroup
create_pblock {CLKAG_sys_clk5_s}
add_cells_to_pblock [get_pblocks  {CLKAG_sys_clk5_s}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sys_clk5_s"}]]]
resize_pblock [get_pblocks {CLKAG_sys_clk5_s}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "sys_clk6_s" driven by instance "i_3" located at site "SLICE_X108Y144"
#startgroup
create_pblock {CLKAG_sys_clk6_s}
add_cells_to_pblock [get_pblocks  {CLKAG_sys_clk6_s}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sys_clk6_s"}]]]
resize_pblock [get_pblocks {CLKAG_sys_clk6_s}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "sys_clk7_s" driven by instance "i_2" located at site "SLICE_X108Y136"
#startgroup
create_pblock {CLKAG_sys_clk7_s}
add_cells_to_pblock [get_pblocks  {CLKAG_sys_clk7_s}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sys_clk7_s"}]]]
resize_pblock [get_pblocks {CLKAG_sys_clk7_s}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "sys_clk8_s" driven by instance "i_1" located at site "SLICE_X108Y148"
#startgroup
create_pblock {CLKAG_sys_clk8_s}
add_cells_to_pblock [get_pblocks  {CLKAG_sys_clk8_s}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sys_clk8_s"}]]]
resize_pblock [get_pblocks {CLKAG_sys_clk8_s}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "sys_clk9_s" driven by instance "i_0" located at site "SLICE_X108Y136"
#startgroup
create_pblock {CLKAG_sys_clk9_s}
add_cells_to_pblock [get_pblocks  {CLKAG_sys_clk9_s}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sys_clk9_s"}]]]
resize_pblock [get_pblocks {CLKAG_sys_clk9_s}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
