[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BlockingAssignRewrite/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 945
LIB: work
FILE: ${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv
n<> u<944> t<Top_level_rule> c<1> l<1:1> el<80:1>
  n<> u<1> t<Null_rule> p<944> s<943> l<1:1>
  n<> u<943> t<Source_text> p<944> c<942> l<1:1> el<79:10>
    n<> u<942> t<Description> p<943> c<941> l<1:1> el<79:10>
      n<> u<941> t<Module_declaration> p<942> c<78> l<1:1> el<79:10>
        n<> u<78> t<Module_nonansi_header> p<941> c<2> s<95> l<1:1> el<1:105>
          n<module> u<2> t<Module_keyword> p<78> s<3> l<1:1> el<1:7>
          n<asym_ram_tdp_write_first_dc> u<3> t<STRING_CONST> p<78> s<4> l<1:8> el<1:35>
          n<> u<4> t<Package_import_declaration_list> p<78> s<77> l<1:36> el<1:36>
          n<> u<77> t<Port_list> p<78> c<10> l<1:36> el<1:104>
            n<> u<10> t<Port> p<77> c<9> s<16> l<1:37> el<1:41>
              n<> u<9> t<Port_expression> p<10> c<8> l<1:37> el<1:41>
                n<> u<8> t<Port_reference> p<9> c<5> l<1:37> el<1:41>
                  n<clkA> u<5> t<STRING_CONST> p<8> s<7> l<1:37> el<1:41>
                  n<> u<7> t<Constant_select> p<8> c<6> l<1:41> el<1:41>
                    n<> u<6> t<Constant_bit_select> p<7> l<1:41> el<1:41>
            n<> u<16> t<Port> p<77> c<15> s<22> l<1:43> el<1:47>
              n<> u<15> t<Port_expression> p<16> c<14> l<1:43> el<1:47>
                n<> u<14> t<Port_reference> p<15> c<11> l<1:43> el<1:47>
                  n<clkB> u<11> t<STRING_CONST> p<14> s<13> l<1:43> el<1:47>
                  n<> u<13> t<Constant_select> p<14> c<12> l<1:47> el<1:47>
                    n<> u<12> t<Constant_bit_select> p<13> l<1:47> el<1:47>
            n<> u<22> t<Port> p<77> c<21> s<28> l<1:49> el<1:53>
              n<> u<21> t<Port_expression> p<22> c<20> l<1:49> el<1:53>
                n<> u<20> t<Port_reference> p<21> c<17> l<1:49> el<1:53>
                  n<enaA> u<17> t<STRING_CONST> p<20> s<19> l<1:49> el<1:53>
                  n<> u<19> t<Constant_select> p<20> c<18> l<1:53> el<1:53>
                    n<> u<18> t<Constant_bit_select> p<19> l<1:53> el<1:53>
            n<> u<28> t<Port> p<77> c<27> s<34> l<1:55> el<1:58>
              n<> u<27> t<Port_expression> p<28> c<26> l<1:55> el<1:58>
                n<> u<26> t<Port_reference> p<27> c<23> l<1:55> el<1:58>
                  n<weA> u<23> t<STRING_CONST> p<26> s<25> l<1:55> el<1:58>
                  n<> u<25> t<Constant_select> p<26> c<24> l<1:58> el<1:58>
                    n<> u<24> t<Constant_bit_select> p<25> l<1:58> el<1:58>
            n<> u<34> t<Port> p<77> c<33> s<40> l<1:60> el<1:64>
              n<> u<33> t<Port_expression> p<34> c<32> l<1:60> el<1:64>
                n<> u<32> t<Port_reference> p<33> c<29> l<1:60> el<1:64>
                  n<enaB> u<29> t<STRING_CONST> p<32> s<31> l<1:60> el<1:64>
                  n<> u<31> t<Constant_select> p<32> c<30> l<1:64> el<1:64>
                    n<> u<30> t<Constant_bit_select> p<31> l<1:64> el<1:64>
            n<> u<40> t<Port> p<77> c<39> s<46> l<1:66> el<1:69>
              n<> u<39> t<Port_expression> p<40> c<38> l<1:66> el<1:69>
                n<> u<38> t<Port_reference> p<39> c<35> l<1:66> el<1:69>
                  n<weB> u<35> t<STRING_CONST> p<38> s<37> l<1:66> el<1:69>
                  n<> u<37> t<Constant_select> p<38> c<36> l<1:69> el<1:69>
                    n<> u<36> t<Constant_bit_select> p<37> l<1:69> el<1:69>
            n<> u<46> t<Port> p<77> c<45> s<52> l<1:71> el<1:76>
              n<> u<45> t<Port_expression> p<46> c<44> l<1:71> el<1:76>
                n<> u<44> t<Port_reference> p<45> c<41> l<1:71> el<1:76>
                  n<addrA> u<41> t<STRING_CONST> p<44> s<43> l<1:71> el<1:76>
                  n<> u<43> t<Constant_select> p<44> c<42> l<1:76> el<1:76>
                    n<> u<42> t<Constant_bit_select> p<43> l<1:76> el<1:76>
            n<> u<52> t<Port> p<77> c<51> s<58> l<1:78> el<1:83>
              n<> u<51> t<Port_expression> p<52> c<50> l<1:78> el<1:83>
                n<> u<50> t<Port_reference> p<51> c<47> l<1:78> el<1:83>
                  n<addrB> u<47> t<STRING_CONST> p<50> s<49> l<1:78> el<1:83>
                  n<> u<49> t<Constant_select> p<50> c<48> l<1:83> el<1:83>
                    n<> u<48> t<Constant_bit_select> p<49> l<1:83> el<1:83>
            n<> u<58> t<Port> p<77> c<57> s<64> l<1:85> el<1:88>
              n<> u<57> t<Port_expression> p<58> c<56> l<1:85> el<1:88>
                n<> u<56> t<Port_reference> p<57> c<53> l<1:85> el<1:88>
                  n<diA> u<53> t<STRING_CONST> p<56> s<55> l<1:85> el<1:88>
                  n<> u<55> t<Constant_select> p<56> c<54> l<1:88> el<1:88>
                    n<> u<54> t<Constant_bit_select> p<55> l<1:88> el<1:88>
            n<> u<64> t<Port> p<77> c<63> s<70> l<1:90> el<1:93>
              n<> u<63> t<Port_expression> p<64> c<62> l<1:90> el<1:93>
                n<> u<62> t<Port_reference> p<63> c<59> l<1:90> el<1:93>
                  n<doA> u<59> t<STRING_CONST> p<62> s<61> l<1:90> el<1:93>
                  n<> u<61> t<Constant_select> p<62> c<60> l<1:93> el<1:93>
                    n<> u<60> t<Constant_bit_select> p<61> l<1:93> el<1:93>
            n<> u<70> t<Port> p<77> c<69> s<76> l<1:95> el<1:98>
              n<> u<69> t<Port_expression> p<70> c<68> l<1:95> el<1:98>
                n<> u<68> t<Port_reference> p<69> c<65> l<1:95> el<1:98>
                  n<diB> u<65> t<STRING_CONST> p<68> s<67> l<1:95> el<1:98>
                  n<> u<67> t<Constant_select> p<68> c<66> l<1:98> el<1:98>
                    n<> u<66> t<Constant_bit_select> p<67> l<1:98> el<1:98>
            n<> u<76> t<Port> p<77> c<75> l<1:100> el<1:103>
              n<> u<75> t<Port_expression> p<76> c<74> l<1:100> el<1:103>
                n<> u<74> t<Port_reference> p<75> c<71> l<1:100> el<1:103>
                  n<doB> u<71> t<STRING_CONST> p<74> s<73> l<1:100> el<1:103>
                  n<> u<73> t<Constant_select> p<74> c<72> l<1:103> el<1:103>
                    n<> u<72> t<Constant_bit_select> p<73> l<1:103> el<1:103>
        n<> u<95> t<Module_item> p<941> c<94> s<112> l<3:1> el<3:22>
          n<> u<94> t<Non_port_module_item> p<95> c<93> l<3:1> el<3:22>
            n<> u<93> t<Module_or_generate_item> p<94> c<92> l<3:1> el<3:22>
              n<> u<92> t<Module_common_item> p<93> c<91> l<3:1> el<3:22>
                n<> u<91> t<Module_or_generate_item_declaration> p<92> c<90> l<3:1> el<3:22>
                  n<> u<90> t<Package_or_generate_item_declaration> p<91> c<89> l<3:1> el<3:22>
                    n<> u<89> t<Parameter_declaration> p<90> c<79> l<3:1> el<3:21>
                      n<> u<79> t<Data_type_or_implicit> p<89> s<88> l<3:11> el<3:11>
                      n<> u<88> t<Param_assignment_list> p<89> c<87> l<3:11> el<3:21>
                        n<> u<87> t<Param_assignment> p<88> c<80> l<3:11> el<3:21>
                          n<WIDTHB> u<80> t<STRING_CONST> p<87> s<86> l<3:11> el<3:17>
                          n<> u<86> t<Constant_param_expression> p<87> c<85> l<3:20> el<3:21>
                            n<> u<85> t<Constant_mintypmax_expression> p<86> c<84> l<3:20> el<3:21>
                              n<> u<84> t<Constant_expression> p<85> c<83> l<3:20> el<3:21>
                                n<> u<83> t<Constant_primary> p<84> c<82> l<3:20> el<3:21>
                                  n<> u<82> t<Primary_literal> p<83> c<81> l<3:20> el<3:21>
                                    n<4> u<81> t<INT_CONST> p<82> l<3:20> el<3:21>
        n<> u<112> t<Module_item> p<941> c<111> s<129> l<4:1> el<4:24>
          n<> u<111> t<Non_port_module_item> p<112> c<110> l<4:1> el<4:24>
            n<> u<110> t<Module_or_generate_item> p<111> c<109> l<4:1> el<4:24>
              n<> u<109> t<Module_common_item> p<110> c<108> l<4:1> el<4:24>
                n<> u<108> t<Module_or_generate_item_declaration> p<109> c<107> l<4:1> el<4:24>
                  n<> u<107> t<Package_or_generate_item_declaration> p<108> c<106> l<4:1> el<4:24>
                    n<> u<106> t<Parameter_declaration> p<107> c<96> l<4:1> el<4:23>
                      n<> u<96> t<Data_type_or_implicit> p<106> s<105> l<4:11> el<4:11>
                      n<> u<105> t<Param_assignment_list> p<106> c<104> l<4:11> el<4:23>
                        n<> u<104> t<Param_assignment> p<105> c<97> l<4:11> el<4:23>
                          n<SIZEB> u<97> t<STRING_CONST> p<104> s<103> l<4:11> el<4:16>
                          n<> u<103> t<Constant_param_expression> p<104> c<102> l<4:19> el<4:23>
                            n<> u<102> t<Constant_mintypmax_expression> p<103> c<101> l<4:19> el<4:23>
                              n<> u<101> t<Constant_expression> p<102> c<100> l<4:19> el<4:23>
                                n<> u<100> t<Constant_primary> p<101> c<99> l<4:19> el<4:23>
                                  n<> u<99> t<Primary_literal> p<100> c<98> l<4:19> el<4:23>
                                    n<1024> u<98> t<INT_CONST> p<99> l<4:19> el<4:23>
        n<> u<129> t<Module_item> p<941> c<128> s<146> l<5:1> el<5:27>
          n<> u<128> t<Non_port_module_item> p<129> c<127> l<5:1> el<5:27>
            n<> u<127> t<Module_or_generate_item> p<128> c<126> l<5:1> el<5:27>
              n<> u<126> t<Module_common_item> p<127> c<125> l<5:1> el<5:27>
                n<> u<125> t<Module_or_generate_item_declaration> p<126> c<124> l<5:1> el<5:27>
                  n<> u<124> t<Package_or_generate_item_declaration> p<125> c<123> l<5:1> el<5:27>
                    n<> u<123> t<Parameter_declaration> p<124> c<113> l<5:1> el<5:26>
                      n<> u<113> t<Data_type_or_implicit> p<123> s<122> l<5:11> el<5:11>
                      n<> u<122> t<Param_assignment_list> p<123> c<121> l<5:11> el<5:26>
                        n<> u<121> t<Param_assignment> p<122> c<114> l<5:11> el<5:26>
                          n<ADDRWIDTHB> u<114> t<STRING_CONST> p<121> s<120> l<5:11> el<5:21>
                          n<> u<120> t<Constant_param_expression> p<121> c<119> l<5:24> el<5:26>
                            n<> u<119> t<Constant_mintypmax_expression> p<120> c<118> l<5:24> el<5:26>
                              n<> u<118> t<Constant_expression> p<119> c<117> l<5:24> el<5:26>
                                n<> u<117> t<Constant_primary> p<118> c<116> l<5:24> el<5:26>
                                  n<> u<116> t<Primary_literal> p<117> c<115> l<5:24> el<5:26>
                                    n<10> u<115> t<INT_CONST> p<116> l<5:24> el<5:26>
        n<> u<146> t<Module_item> p<941> c<145> s<163> l<6:1> el<6:23>
          n<> u<145> t<Non_port_module_item> p<146> c<144> l<6:1> el<6:23>
            n<> u<144> t<Module_or_generate_item> p<145> c<143> l<6:1> el<6:23>
              n<> u<143> t<Module_common_item> p<144> c<142> l<6:1> el<6:23>
                n<> u<142> t<Module_or_generate_item_declaration> p<143> c<141> l<6:1> el<6:23>
                  n<> u<141> t<Package_or_generate_item_declaration> p<142> c<140> l<6:1> el<6:23>
                    n<> u<140> t<Parameter_declaration> p<141> c<130> l<6:1> el<6:22>
                      n<> u<130> t<Data_type_or_implicit> p<140> s<139> l<6:11> el<6:11>
                      n<> u<139> t<Param_assignment_list> p<140> c<138> l<6:11> el<6:22>
                        n<> u<138> t<Param_assignment> p<139> c<131> l<6:11> el<6:22>
                          n<WIDTHA> u<131> t<STRING_CONST> p<138> s<137> l<6:11> el<6:17>
                          n<> u<137> t<Constant_param_expression> p<138> c<136> l<6:20> el<6:22>
                            n<> u<136> t<Constant_mintypmax_expression> p<137> c<135> l<6:20> el<6:22>
                              n<> u<135> t<Constant_expression> p<136> c<134> l<6:20> el<6:22>
                                n<> u<134> t<Constant_primary> p<135> c<133> l<6:20> el<6:22>
                                  n<> u<133> t<Primary_literal> p<134> c<132> l<6:20> el<6:22>
                                    n<16> u<132> t<INT_CONST> p<133> l<6:20> el<6:22>
        n<> u<163> t<Module_item> p<941> c<162> s<180> l<7:1> el<7:23>
          n<> u<162> t<Non_port_module_item> p<163> c<161> l<7:1> el<7:23>
            n<> u<161> t<Module_or_generate_item> p<162> c<160> l<7:1> el<7:23>
              n<> u<160> t<Module_common_item> p<161> c<159> l<7:1> el<7:23>
                n<> u<159> t<Module_or_generate_item_declaration> p<160> c<158> l<7:1> el<7:23>
                  n<> u<158> t<Package_or_generate_item_declaration> p<159> c<157> l<7:1> el<7:23>
                    n<> u<157> t<Parameter_declaration> p<158> c<147> l<7:1> el<7:22>
                      n<> u<147> t<Data_type_or_implicit> p<157> s<156> l<7:11> el<7:11>
                      n<> u<156> t<Param_assignment_list> p<157> c<155> l<7:11> el<7:22>
                        n<> u<155> t<Param_assignment> p<156> c<148> l<7:11> el<7:22>
                          n<SIZEA> u<148> t<STRING_CONST> p<155> s<154> l<7:11> el<7:16>
                          n<> u<154> t<Constant_param_expression> p<155> c<153> l<7:19> el<7:22>
                            n<> u<153> t<Constant_mintypmax_expression> p<154> c<152> l<7:19> el<7:22>
                              n<> u<152> t<Constant_expression> p<153> c<151> l<7:19> el<7:22>
                                n<> u<151> t<Constant_primary> p<152> c<150> l<7:19> el<7:22>
                                  n<> u<150> t<Primary_literal> p<151> c<149> l<7:19> el<7:22>
                                    n<256> u<149> t<INT_CONST> p<150> l<7:19> el<7:22>
        n<> u<180> t<Module_item> p<941> c<179> s<187> l<8:1> el<8:26>
          n<> u<179> t<Non_port_module_item> p<180> c<178> l<8:1> el<8:26>
            n<> u<178> t<Module_or_generate_item> p<179> c<177> l<8:1> el<8:26>
              n<> u<177> t<Module_common_item> p<178> c<176> l<8:1> el<8:26>
                n<> u<176> t<Module_or_generate_item_declaration> p<177> c<175> l<8:1> el<8:26>
                  n<> u<175> t<Package_or_generate_item_declaration> p<176> c<174> l<8:1> el<8:26>
                    n<> u<174> t<Parameter_declaration> p<175> c<164> l<8:1> el<8:25>
                      n<> u<164> t<Data_type_or_implicit> p<174> s<173> l<8:11> el<8:11>
                      n<> u<173> t<Param_assignment_list> p<174> c<172> l<8:11> el<8:25>
                        n<> u<172> t<Param_assignment> p<173> c<165> l<8:11> el<8:25>
                          n<ADDRWIDTHA> u<165> t<STRING_CONST> p<172> s<171> l<8:11> el<8:21>
                          n<> u<171> t<Constant_param_expression> p<172> c<170> l<8:24> el<8:25>
                            n<> u<170> t<Constant_mintypmax_expression> p<171> c<169> l<8:24> el<8:25>
                              n<> u<169> t<Constant_expression> p<170> c<168> l<8:24> el<8:25>
                                n<> u<168> t<Constant_primary> p<169> c<167> l<8:24> el<8:25>
                                  n<> u<167> t<Primary_literal> p<168> c<166> l<8:24> el<8:25>
                                    n<8> u<166> t<INT_CONST> p<167> l<8:24> el<8:25>
        n<> u<187> t<Module_item> p<941> c<186> s<194> l<10:1> el<10:12>
          n<> u<186> t<Port_declaration> p<187> c<185> l<10:1> el<10:11>
            n<> u<185> t<Input_declaration> p<186> c<182> l<10:1> el<10:11>
              n<> u<182> t<Net_port_type> p<185> c<181> s<184> l<10:7> el<10:7>
                n<> u<181> t<Data_type_or_implicit> p<182> l<10:7> el<10:7>
              n<> u<184> t<Port_identifier_list> p<185> c<183> l<10:7> el<10:11>
                n<clkA> u<183> t<STRING_CONST> p<184> l<10:7> el<10:11>
        n<> u<194> t<Module_item> p<941> c<193> s<202> l<11:1> el<11:12>
          n<> u<193> t<Port_declaration> p<194> c<192> l<11:1> el<11:11>
            n<> u<192> t<Input_declaration> p<193> c<189> l<11:1> el<11:11>
              n<> u<189> t<Net_port_type> p<192> c<188> s<191> l<11:7> el<11:7>
                n<> u<188> t<Data_type_or_implicit> p<189> l<11:7> el<11:7>
              n<> u<191> t<Port_identifier_list> p<192> c<190> l<11:7> el<11:11>
                n<clkB> u<190> t<STRING_CONST> p<191> l<11:7> el<11:11>
        n<> u<202> t<Module_item> p<941> c<201> s<210> l<12:1> el<12:16>
          n<> u<201> t<Port_declaration> p<202> c<200> l<12:1> el<12:15>
            n<> u<200> t<Input_declaration> p<201> c<196> l<12:1> el<12:15>
              n<> u<196> t<Net_port_type> p<200> c<195> s<199> l<12:7> el<12:7>
                n<> u<195> t<Data_type_or_implicit> p<196> l<12:7> el<12:7>
              n<> u<199> t<Port_identifier_list> p<200> c<197> l<12:7> el<12:15>
                n<weA> u<197> t<STRING_CONST> p<199> s<198> l<12:7> el<12:10>
                n<weB> u<198> t<STRING_CONST> p<199> l<12:12> el<12:15>
        n<> u<210> t<Module_item> p<941> c<209> s<233> l<13:1> el<13:18>
          n<> u<209> t<Port_declaration> p<210> c<208> l<13:1> el<13:17>
            n<> u<208> t<Input_declaration> p<209> c<204> l<13:1> el<13:17>
              n<> u<204> t<Net_port_type> p<208> c<203> s<207> l<13:7> el<13:7>
                n<> u<203> t<Data_type_or_implicit> p<204> l<13:7> el<13:7>
              n<> u<207> t<Port_identifier_list> p<208> c<205> l<13:7> el<13:17>
                n<enaA> u<205> t<STRING_CONST> p<207> s<206> l<13:7> el<13:11>
                n<enaB> u<206> t<STRING_CONST> p<207> l<13:13> el<13:17>
        n<> u<233> t<Module_item> p<941> c<232> s<256> l<14:1> el<14:30>
          n<> u<232> t<Port_declaration> p<233> c<231> l<14:1> el<14:29>
            n<> u<231> t<Input_declaration> p<232> c<228> l<14:1> el<14:29>
              n<> u<228> t<Net_port_type> p<231> c<227> s<230> l<14:7> el<14:23>
                n<> u<227> t<Data_type_or_implicit> p<228> c<226> l<14:7> el<14:23>
                  n<> u<226> t<Packed_dimension> p<227> c<225> l<14:7> el<14:23>
                    n<> u<225> t<Constant_range> p<226> c<220> l<14:8> el<14:22>
                      n<> u<220> t<Constant_expression> p<225> c<214> s<224> l<14:8> el<14:20>
                        n<> u<214> t<Constant_expression> p<220> c<213> s<219> l<14:8> el<14:18>
                          n<> u<213> t<Constant_primary> p<214> c<212> l<14:8> el<14:18>
                            n<> u<212> t<Primary_literal> p<213> c<211> l<14:8> el<14:18>
                              n<ADDRWIDTHA> u<211> t<STRING_CONST> p<212> l<14:8> el<14:18>
                        n<> u<219> t<BinOp_Minus> p<220> s<218> l<14:18> el<14:19>
                        n<> u<218> t<Constant_expression> p<220> c<217> l<14:19> el<14:20>
                          n<> u<217> t<Constant_primary> p<218> c<216> l<14:19> el<14:20>
                            n<> u<216> t<Primary_literal> p<217> c<215> l<14:19> el<14:20>
                              n<1> u<215> t<INT_CONST> p<216> l<14:19> el<14:20>
                      n<> u<224> t<Constant_expression> p<225> c<223> l<14:21> el<14:22>
                        n<> u<223> t<Constant_primary> p<224> c<222> l<14:21> el<14:22>
                          n<> u<222> t<Primary_literal> p<223> c<221> l<14:21> el<14:22>
                            n<0> u<221> t<INT_CONST> p<222> l<14:21> el<14:22>
              n<> u<230> t<Port_identifier_list> p<231> c<229> l<14:24> el<14:29>
                n<addrA> u<229> t<STRING_CONST> p<230> l<14:24> el<14:29>
        n<> u<256> t<Module_item> p<941> c<255> s<279> l<15:1> el<15:30>
          n<> u<255> t<Port_declaration> p<256> c<254> l<15:1> el<15:29>
            n<> u<254> t<Input_declaration> p<255> c<251> l<15:1> el<15:29>
              n<> u<251> t<Net_port_type> p<254> c<250> s<253> l<15:7> el<15:23>
                n<> u<250> t<Data_type_or_implicit> p<251> c<249> l<15:7> el<15:23>
                  n<> u<249> t<Packed_dimension> p<250> c<248> l<15:7> el<15:23>
                    n<> u<248> t<Constant_range> p<249> c<243> l<15:8> el<15:22>
                      n<> u<243> t<Constant_expression> p<248> c<237> s<247> l<15:8> el<15:20>
                        n<> u<237> t<Constant_expression> p<243> c<236> s<242> l<15:8> el<15:18>
                          n<> u<236> t<Constant_primary> p<237> c<235> l<15:8> el<15:18>
                            n<> u<235> t<Primary_literal> p<236> c<234> l<15:8> el<15:18>
                              n<ADDRWIDTHB> u<234> t<STRING_CONST> p<235> l<15:8> el<15:18>
                        n<> u<242> t<BinOp_Minus> p<243> s<241> l<15:18> el<15:19>
                        n<> u<241> t<Constant_expression> p<243> c<240> l<15:19> el<15:20>
                          n<> u<240> t<Constant_primary> p<241> c<239> l<15:19> el<15:20>
                            n<> u<239> t<Primary_literal> p<240> c<238> l<15:19> el<15:20>
                              n<1> u<238> t<INT_CONST> p<239> l<15:19> el<15:20>
                      n<> u<247> t<Constant_expression> p<248> c<246> l<15:21> el<15:22>
                        n<> u<246> t<Constant_primary> p<247> c<245> l<15:21> el<15:22>
                          n<> u<245> t<Primary_literal> p<246> c<244> l<15:21> el<15:22>
                            n<0> u<244> t<INT_CONST> p<245> l<15:21> el<15:22>
              n<> u<253> t<Port_identifier_list> p<254> c<252> l<15:24> el<15:29>
                n<addrB> u<252> t<STRING_CONST> p<253> l<15:24> el<15:29>
        n<> u<279> t<Module_item> p<941> c<278> s<302> l<16:1> el<16:24>
          n<> u<278> t<Port_declaration> p<279> c<277> l<16:1> el<16:23>
            n<> u<277> t<Input_declaration> p<278> c<274> l<16:1> el<16:23>
              n<> u<274> t<Net_port_type> p<277> c<273> s<276> l<16:7> el<16:19>
                n<> u<273> t<Data_type_or_implicit> p<274> c<272> l<16:7> el<16:19>
                  n<> u<272> t<Packed_dimension> p<273> c<271> l<16:7> el<16:19>
                    n<> u<271> t<Constant_range> p<272> c<266> l<16:8> el<16:18>
                      n<> u<266> t<Constant_expression> p<271> c<260> s<270> l<16:8> el<16:16>
                        n<> u<260> t<Constant_expression> p<266> c<259> s<265> l<16:8> el<16:14>
                          n<> u<259> t<Constant_primary> p<260> c<258> l<16:8> el<16:14>
                            n<> u<258> t<Primary_literal> p<259> c<257> l<16:8> el<16:14>
                              n<WIDTHA> u<257> t<STRING_CONST> p<258> l<16:8> el<16:14>
                        n<> u<265> t<BinOp_Minus> p<266> s<264> l<16:14> el<16:15>
                        n<> u<264> t<Constant_expression> p<266> c<263> l<16:15> el<16:16>
                          n<> u<263> t<Constant_primary> p<264> c<262> l<16:15> el<16:16>
                            n<> u<262> t<Primary_literal> p<263> c<261> l<16:15> el<16:16>
                              n<1> u<261> t<INT_CONST> p<262> l<16:15> el<16:16>
                      n<> u<270> t<Constant_expression> p<271> c<269> l<16:17> el<16:18>
                        n<> u<269> t<Constant_primary> p<270> c<268> l<16:17> el<16:18>
                          n<> u<268> t<Primary_literal> p<269> c<267> l<16:17> el<16:18>
                            n<0> u<267> t<INT_CONST> p<268> l<16:17> el<16:18>
              n<> u<276> t<Port_identifier_list> p<277> c<275> l<16:20> el<16:23>
                n<diA> u<275> t<STRING_CONST> p<276> l<16:20> el<16:23>
        n<> u<302> t<Module_item> p<941> c<301> s<325> l<17:1> el<17:24>
          n<> u<301> t<Port_declaration> p<302> c<300> l<17:1> el<17:23>
            n<> u<300> t<Input_declaration> p<301> c<297> l<17:1> el<17:23>
              n<> u<297> t<Net_port_type> p<300> c<296> s<299> l<17:7> el<17:19>
                n<> u<296> t<Data_type_or_implicit> p<297> c<295> l<17:7> el<17:19>
                  n<> u<295> t<Packed_dimension> p<296> c<294> l<17:7> el<17:19>
                    n<> u<294> t<Constant_range> p<295> c<289> l<17:8> el<17:18>
                      n<> u<289> t<Constant_expression> p<294> c<283> s<293> l<17:8> el<17:16>
                        n<> u<283> t<Constant_expression> p<289> c<282> s<288> l<17:8> el<17:14>
                          n<> u<282> t<Constant_primary> p<283> c<281> l<17:8> el<17:14>
                            n<> u<281> t<Primary_literal> p<282> c<280> l<17:8> el<17:14>
                              n<WIDTHB> u<280> t<STRING_CONST> p<281> l<17:8> el<17:14>
                        n<> u<288> t<BinOp_Minus> p<289> s<287> l<17:14> el<17:15>
                        n<> u<287> t<Constant_expression> p<289> c<286> l<17:15> el<17:16>
                          n<> u<286> t<Constant_primary> p<287> c<285> l<17:15> el<17:16>
                            n<> u<285> t<Primary_literal> p<286> c<284> l<17:15> el<17:16>
                              n<1> u<284> t<INT_CONST> p<285> l<17:15> el<17:16>
                      n<> u<293> t<Constant_expression> p<294> c<292> l<17:17> el<17:18>
                        n<> u<292> t<Constant_primary> p<293> c<291> l<17:17> el<17:18>
                          n<> u<291> t<Primary_literal> p<292> c<290> l<17:17> el<17:18>
                            n<0> u<290> t<INT_CONST> p<291> l<17:17> el<17:18>
              n<> u<299> t<Port_identifier_list> p<300> c<298> l<17:20> el<17:23>
                n<diB> u<298> t<STRING_CONST> p<299> l<17:20> el<17:23>
        n<> u<325> t<Module_item> p<941> c<324> s<348> l<18:1> el<18:25>
          n<> u<324> t<Port_declaration> p<325> c<323> l<18:1> el<18:24>
            n<> u<323> t<Output_declaration> p<324> c<320> l<18:1> el<18:24>
              n<> u<320> t<Net_port_type> p<323> c<319> s<322> l<18:8> el<18:20>
                n<> u<319> t<Data_type_or_implicit> p<320> c<318> l<18:8> el<18:20>
                  n<> u<318> t<Packed_dimension> p<319> c<317> l<18:8> el<18:20>
                    n<> u<317> t<Constant_range> p<318> c<312> l<18:9> el<18:19>
                      n<> u<312> t<Constant_expression> p<317> c<306> s<316> l<18:9> el<18:17>
                        n<> u<306> t<Constant_expression> p<312> c<305> s<311> l<18:9> el<18:15>
                          n<> u<305> t<Constant_primary> p<306> c<304> l<18:9> el<18:15>
                            n<> u<304> t<Primary_literal> p<305> c<303> l<18:9> el<18:15>
                              n<WIDTHA> u<303> t<STRING_CONST> p<304> l<18:9> el<18:15>
                        n<> u<311> t<BinOp_Minus> p<312> s<310> l<18:15> el<18:16>
                        n<> u<310> t<Constant_expression> p<312> c<309> l<18:16> el<18:17>
                          n<> u<309> t<Constant_primary> p<310> c<308> l<18:16> el<18:17>
                            n<> u<308> t<Primary_literal> p<309> c<307> l<18:16> el<18:17>
                              n<1> u<307> t<INT_CONST> p<308> l<18:16> el<18:17>
                      n<> u<316> t<Constant_expression> p<317> c<315> l<18:18> el<18:19>
                        n<> u<315> t<Constant_primary> p<316> c<314> l<18:18> el<18:19>
                          n<> u<314> t<Primary_literal> p<315> c<313> l<18:18> el<18:19>
                            n<0> u<313> t<INT_CONST> p<314> l<18:18> el<18:19>
              n<> u<322> t<Port_identifier_list> p<323> c<321> l<18:21> el<18:24>
                n<doA> u<321> t<STRING_CONST> p<322> l<18:21> el<18:24>
        n<> u<348> t<Module_item> p<941> c<347> s<542> l<19:1> el<19:25>
          n<> u<347> t<Port_declaration> p<348> c<346> l<19:1> el<19:24>
            n<> u<346> t<Output_declaration> p<347> c<343> l<19:1> el<19:24>
              n<> u<343> t<Net_port_type> p<346> c<342> s<345> l<19:8> el<19:20>
                n<> u<342> t<Data_type_or_implicit> p<343> c<341> l<19:8> el<19:20>
                  n<> u<341> t<Packed_dimension> p<342> c<340> l<19:8> el<19:20>
                    n<> u<340> t<Constant_range> p<341> c<335> l<19:9> el<19:19>
                      n<> u<335> t<Constant_expression> p<340> c<329> s<339> l<19:9> el<19:17>
                        n<> u<329> t<Constant_expression> p<335> c<328> s<334> l<19:9> el<19:15>
                          n<> u<328> t<Constant_primary> p<329> c<327> l<19:9> el<19:15>
                            n<> u<327> t<Primary_literal> p<328> c<326> l<19:9> el<19:15>
                              n<WIDTHB> u<326> t<STRING_CONST> p<327> l<19:9> el<19:15>
                        n<> u<334> t<BinOp_Minus> p<335> s<333> l<19:15> el<19:16>
                        n<> u<333> t<Constant_expression> p<335> c<332> l<19:16> el<19:17>
                          n<> u<332> t<Constant_primary> p<333> c<331> l<19:16> el<19:17>
                            n<> u<331> t<Primary_literal> p<332> c<330> l<19:16> el<19:17>
                              n<1> u<330> t<INT_CONST> p<331> l<19:16> el<19:17>
                      n<> u<339> t<Constant_expression> p<340> c<338> l<19:18> el<19:19>
                        n<> u<338> t<Constant_primary> p<339> c<337> l<19:18> el<19:19>
                          n<> u<337> t<Primary_literal> p<338> c<336> l<19:18> el<19:19>
                            n<0> u<336> t<INT_CONST> p<337> l<19:18> el<19:19>
              n<> u<345> t<Port_identifier_list> p<346> c<344> l<19:21> el<19:24>
                n<doB> u<344> t<STRING_CONST> p<345> l<19:21> el<19:24>
        n<> u<542> t<Module_item> p<941> c<541> s<585> l<24:1> el<39:12>
          n<> u<541> t<Non_port_module_item> p<542> c<540> l<24:1> el<39:12>
            n<> u<540> t<Module_or_generate_item> p<541> c<539> l<24:1> el<39:12>
              n<> u<539> t<Module_common_item> p<540> c<538> l<24:1> el<39:12>
                n<> u<538> t<Module_or_generate_item_declaration> p<539> c<537> l<24:1> el<39:12>
                  n<> u<537> t<Package_or_generate_item_declaration> p<538> c<536> l<24:1> el<39:12>
                    n<> u<536> t<Function_declaration> p<537> c<535> l<24:1> el<39:12>
                      n<> u<535> t<Function_body_declaration> p<536> c<352> l<24:10> el<39:12>
                        n<> u<352> t<Function_data_type_or_implicit> p<535> c<351> s<353> l<24:10> el<24:17>
                          n<> u<351> t<Function_data_type> p<352> c<350> l<24:10> el<24:17>
                            n<> u<350> t<Data_type> p<351> c<349> l<24:10> el<24:17>
                              n<> u<349> t<IntegerAtomType_Integer> p<350> l<24:10> el<24:17>
                        n<log2> u<353> t<STRING_CONST> p<535> s<361> l<24:18> el<24:22>
                        n<> u<361> t<Tf_item_declaration> p<535> c<360> s<380> l<25:1> el<25:21>
                          n<> u<360> t<Tf_port_declaration> p<361> c<354> l<25:1> el<25:21>
                            n<> u<354> t<TfPortDir_Inp> p<360> s<357> l<25:1> el<25:6>
                            n<> u<357> t<Data_type_or_implicit> p<360> c<356> s<359> l<25:7> el<25:14>
                              n<> u<356> t<Data_type> p<357> c<355> l<25:7> el<25:14>
                                n<> u<355> t<IntegerAtomType_Integer> p<356> l<25:7> el<25:14>
                            n<> u<359> t<Tf_variable_identifier_list> p<360> c<358> l<25:15> el<25:20>
                              n<value> u<358> t<STRING_CONST> p<359> l<25:15> el<25:20>
                        n<> u<380> t<Tf_item_declaration> p<535> c<379> s<389> l<26:1> el<26:20>
                          n<> u<379> t<Block_item_declaration> p<380> c<378> l<26:1> el<26:20>
                            n<> u<378> t<Data_declaration> p<379> c<377> l<26:1> el<26:20>
                              n<> u<377> t<Variable_declaration> p<378> c<373> l<26:1> el<26:20>
                                n<> u<373> t<Data_type> p<377> c<362> s<376> l<26:1> el<26:11>
                                  n<> u<362> t<IntVec_TypeReg> p<373> s<372> l<26:1> el<26:4>
                                  n<> u<372> t<Packed_dimension> p<373> c<371> l<26:5> el<26:11>
                                    n<> u<371> t<Constant_range> p<372> c<366> l<26:6> el<26:10>
                                      n<> u<366> t<Constant_expression> p<371> c<365> s<370> l<26:6> el<26:8>
                                        n<> u<365> t<Constant_primary> p<366> c<364> l<26:6> el<26:8>
                                          n<> u<364> t<Primary_literal> p<365> c<363> l<26:6> el<26:8>
                                            n<31> u<363> t<INT_CONST> p<364> l<26:6> el<26:8>
                                      n<> u<370> t<Constant_expression> p<371> c<369> l<26:9> el<26:10>
                                        n<> u<369> t<Constant_primary> p<370> c<368> l<26:9> el<26:10>
                                          n<> u<368> t<Primary_literal> p<369> c<367> l<26:9> el<26:10>
                                            n<0> u<367> t<INT_CONST> p<368> l<26:9> el<26:10>
                                n<> u<376> t<Variable_decl_assignment_list> p<377> c<375> l<26:12> el<26:19>
                                  n<> u<375> t<Variable_decl_assignment> p<376> c<374> l<26:12> el<26:19>
                                    n<shifted> u<374> t<STRING_CONST> p<375> l<26:12> el<26:19>
                        n<> u<389> t<Tf_item_declaration> p<535> c<388> s<533> l<27:1> el<27:13>
                          n<> u<388> t<Block_item_declaration> p<389> c<387> l<27:1> el<27:13>
                            n<> u<387> t<Data_declaration> p<388> c<386> l<27:1> el<27:13>
                              n<> u<386> t<Variable_declaration> p<387> c<382> l<27:1> el<27:13>
                                n<> u<382> t<Data_type> p<386> c<381> s<385> l<27:1> el<27:8>
                                  n<> u<381> t<IntegerAtomType_Integer> p<382> l<27:1> el<27:8>
                                n<> u<385> t<Variable_decl_assignment_list> p<386> c<384> l<27:9> el<27:12>
                                  n<> u<384> t<Variable_decl_assignment> p<385> c<383> l<27:9> el<27:12>
                                    n<res> u<383> t<STRING_CONST> p<384> l<27:9> el<27:12>
                        n<> u<533> t<Function_statement_or_null> p<535> c<532> s<534> l<28:1> el<38:4>
                          n<> u<532> t<Statement> p<533> c<531> l<28:1> el<38:4>
                            n<> u<531> t<Statement_item> p<532> c<530> l<28:1> el<38:4>
                              n<> u<530> t<Seq_block> p<531> c<528> l<28:1> el<38:4>
                                n<> u<528> t<Statement_or_null> p<530> c<527> s<529> l<29:5> el<37:8>
                                  n<> u<527> t<Statement> p<528> c<526> l<29:5> el<37:8>
                                    n<> u<526> t<Statement_item> p<527> c<525> l<29:5> el<37:8>
                                      n<> u<525> t<Conditional_statement> p<526> c<401> l<29:5> el<37:8>
                                        n<> u<401> t<Cond_predicate> p<525> c<400> s<416> l<29:9> el<29:18>
                                          n<> u<400> t<Expression_or_cond_pattern> p<401> c<399> l<29:9> el<29:18>
                                            n<> u<399> t<Expression> p<400> c<393> l<29:9> el<29:18>
                                              n<> u<393> t<Expression> p<399> c<392> s<398> l<29:9> el<29:14>
                                                n<> u<392> t<Primary> p<393> c<391> l<29:9> el<29:14>
                                                  n<> u<391> t<Primary_literal> p<392> c<390> l<29:9> el<29:14>
                                                    n<value> u<390> t<STRING_CONST> p<391> l<29:9> el<29:14>
                                              n<> u<398> t<BinOp_Less> p<399> s<397> l<29:15> el<29:16>
                                              n<> u<397> t<Expression> p<399> c<396> l<29:17> el<29:18>
                                                n<> u<396> t<Primary> p<397> c<395> l<29:17> el<29:18>
                                                  n<> u<395> t<Primary_literal> p<396> c<394> l<29:17> el<29:18>
                                                    n<2> u<394> t<INT_CONST> p<395> l<29:17> el<29:18>
                                        n<> u<416> t<Statement_or_null> p<525> c<415> s<524> l<30:9> el<30:22>
                                          n<> u<415> t<Statement> p<416> c<414> l<30:9> el<30:22>
                                            n<> u<414> t<Statement_item> p<415> c<413> l<30:9> el<30:22>
                                              n<> u<413> t<Blocking_assignment> p<414> c<412> l<30:9> el<30:21>
                                                n<> u<412> t<Operator_assignment> p<413> c<406> l<30:9> el<30:21>
                                                  n<> u<406> t<Variable_lvalue> p<412> c<403> s<407> l<30:9> el<30:13>
                                                    n<> u<403> t<Ps_or_hierarchical_identifier> p<406> c<402> s<405> l<30:9> el<30:13>
                                                      n<log2> u<402> t<STRING_CONST> p<403> l<30:9> el<30:13>
                                                    n<> u<405> t<Select> p<406> c<404> l<30:14> el<30:14>
                                                      n<> u<404> t<Bit_select> p<405> l<30:14> el<30:14>
                                                  n<> u<407> t<AssignOp_Assign> p<412> s<411> l<30:14> el<30:15>
                                                  n<> u<411> t<Expression> p<412> c<410> l<30:16> el<30:21>
                                                    n<> u<410> t<Primary> p<411> c<409> l<30:16> el<30:21>
                                                      n<> u<409> t<Primary_literal> p<410> c<408> l<30:16> el<30:21>
                                                        n<value> u<408> t<STRING_CONST> p<409> l<30:16> el<30:21>
                                        n<> u<524> t<Statement_or_null> p<525> c<523> l<32:5> el<37:8>
                                          n<> u<523> t<Statement> p<524> c<522> l<32:5> el<37:8>
                                            n<> u<522> t<Statement_item> p<523> c<521> l<32:5> el<37:8>
                                              n<> u<521> t<Seq_block> p<522> c<437> l<32:5> el<37:8>
                                                n<> u<437> t<Statement_or_null> p<521> c<436> s<504> l<33:9> el<33:27>
                                                  n<> u<436> t<Statement> p<437> c<435> l<33:9> el<33:27>
                                                    n<> u<435> t<Statement_item> p<436> c<434> l<33:9> el<33:27>
                                                      n<> u<434> t<Blocking_assignment> p<435> c<433> l<33:9> el<33:26>
                                                        n<> u<433> t<Operator_assignment> p<434> c<421> l<33:9> el<33:26>
                                                          n<> u<421> t<Variable_lvalue> p<433> c<418> s<422> l<33:9> el<33:16>
                                                            n<> u<418> t<Ps_or_hierarchical_identifier> p<421> c<417> s<420> l<33:9> el<33:16>
                                                              n<shifted> u<417> t<STRING_CONST> p<418> l<33:9> el<33:16>
                                                            n<> u<420> t<Select> p<421> c<419> l<33:17> el<33:17>
                                                              n<> u<419> t<Bit_select> p<420> l<33:17> el<33:17>
                                                          n<> u<422> t<AssignOp_Assign> p<433> s<432> l<33:17> el<33:18>
                                                          n<> u<432> t<Expression> p<433> c<426> l<33:19> el<33:26>
                                                            n<> u<426> t<Expression> p<432> c<425> s<431> l<33:19> el<33:24>
                                                              n<> u<425> t<Primary> p<426> c<424> l<33:19> el<33:24>
                                                                n<> u<424> t<Primary_literal> p<425> c<423> l<33:19> el<33:24>
                                                                  n<value> u<423> t<STRING_CONST> p<424> l<33:19> el<33:24>
                                                            n<> u<431> t<BinOp_Minus> p<432> s<430> l<33:24> el<33:25>
                                                            n<> u<430> t<Expression> p<432> c<429> l<33:25> el<33:26>
                                                              n<> u<429> t<Primary> p<430> c<428> l<33:25> el<33:26>
                                                                n<> u<428> t<Primary_literal> p<429> c<427> l<33:25> el<33:26>
                                                                  n<1> u<427> t<INT_CONST> p<428> l<33:25> el<33:26>
                                                n<> u<504> t<Statement_or_null> p<521> c<503> s<519> l<34:13> el<35:38>
                                                  n<> u<503> t<Statement> p<504> c<502> l<34:13> el<35:38>
                                                    n<> u<502> t<Statement_item> p<503> c<501> l<34:13> el<35:38>
                                                      n<> u<501> t<Loop_statement> p<502> c<500> l<34:13> el<35:38>
                                                        n<> u<500> t<FOR> p<501> s<449> l<34:13> el<34:16>
                                                        n<> u<449> t<For_initialization> p<501> c<448> s<459> l<34:18> el<34:23>
                                                          n<> u<448> t<Variable_assignment_list> p<449> c<447> l<34:18> el<34:23>
                                                            n<> u<447> t<Variable_assignment> p<448> c<442> l<34:18> el<34:23>
                                                              n<> u<442> t<Variable_lvalue> p<447> c<439> s<446> l<34:18> el<34:21>
                                                                n<> u<439> t<Ps_or_hierarchical_identifier> p<442> c<438> s<441> l<34:18> el<34:21>
                                                                  n<res> u<438> t<STRING_CONST> p<439> l<34:18> el<34:21>
                                                                n<> u<441> t<Select> p<442> c<440> l<34:21> el<34:21>
                                                                  n<> u<440> t<Bit_select> p<441> l<34:21> el<34:21>
                                                              n<> u<446> t<Expression> p<447> c<445> l<34:22> el<34:23>
                                                                n<> u<445> t<Primary> p<446> c<444> l<34:22> el<34:23>
                                                                  n<> u<444> t<Primary_literal> p<445> c<443> l<34:22> el<34:23>
                                                                    n<0> u<443> t<INT_CONST> p<444> l<34:22> el<34:23>
                                                        n<> u<459> t<Expression> p<501> c<453> s<478> l<34:25> el<34:34>
                                                          n<> u<453> t<Expression> p<459> c<452> s<458> l<34:25> el<34:32>
                                                            n<> u<452> t<Primary> p<453> c<451> l<34:25> el<34:32>
                                                              n<> u<451> t<Primary_literal> p<452> c<450> l<34:25> el<34:32>
                                                                n<shifted> u<450> t<STRING_CONST> p<451> l<34:25> el<34:32>
                                                          n<> u<458> t<BinOp_Great> p<459> s<457> l<34:32> el<34:33>
                                                          n<> u<457> t<Expression> p<459> c<456> l<34:33> el<34:34>
                                                            n<> u<456> t<Primary> p<457> c<455> l<34:33> el<34:34>
                                                              n<> u<455> t<Primary_literal> p<456> c<454> l<34:33> el<34:34>
                                                                n<0> u<454> t<INT_CONST> p<455> l<34:33> el<34:34>
                                                        n<> u<478> t<For_step> p<501> c<477> s<499> l<34:36> el<34:45>
                                                          n<> u<477> t<For_step_assignment> p<478> c<476> l<34:36> el<34:45>
                                                            n<> u<476> t<Operator_assignment> p<477> c<464> l<34:36> el<34:45>
                                                              n<> u<464> t<Variable_lvalue> p<476> c<461> s<465> l<34:36> el<34:39>
                                                                n<> u<461> t<Ps_or_hierarchical_identifier> p<464> c<460> s<463> l<34:36> el<34:39>
                                                                  n<res> u<460> t<STRING_CONST> p<461> l<34:36> el<34:39>
                                                                n<> u<463> t<Select> p<464> c<462> l<34:39> el<34:39>
                                                                  n<> u<462> t<Bit_select> p<463> l<34:39> el<34:39>
                                                              n<> u<465> t<AssignOp_Assign> p<476> s<475> l<34:39> el<34:40>
                                                              n<> u<475> t<Expression> p<476> c<469> l<34:40> el<34:45>
                                                                n<> u<469> t<Expression> p<475> c<468> s<474> l<34:40> el<34:43>
                                                                  n<> u<468> t<Primary> p<469> c<467> l<34:40> el<34:43>
                                                                    n<> u<467> t<Primary_literal> p<468> c<466> l<34:40> el<34:43>
                                                                      n<res> u<466> t<STRING_CONST> p<467> l<34:40> el<34:43>
                                                                n<> u<474> t<BinOp_Plus> p<475> s<473> l<34:43> el<34:44>
                                                                n<> u<473> t<Expression> p<475> c<472> l<34:44> el<34:45>
                                                                  n<> u<472> t<Primary> p<473> c<471> l<34:44> el<34:45>
                                                                    n<> u<471> t<Primary_literal> p<472> c<470> l<34:44> el<34:45>
                                                                      n<1> u<470> t<INT_CONST> p<471> l<34:44> el<34:45>
                                                        n<> u<499> t<Statement_or_null> p<501> c<498> l<35:17> el<35:38>
                                                          n<> u<498> t<Statement> p<499> c<497> l<35:17> el<35:38>
                                                            n<> u<497> t<Statement_item> p<498> c<496> l<35:17> el<35:38>
                                                              n<> u<496> t<Blocking_assignment> p<497> c<495> l<35:17> el<35:37>
                                                                n<> u<495> t<Operator_assignment> p<496> c<483> l<35:17> el<35:37>
                                                                  n<> u<483> t<Variable_lvalue> p<495> c<480> s<484> l<35:17> el<35:24>
                                                                    n<> u<480> t<Ps_or_hierarchical_identifier> p<483> c<479> s<482> l<35:17> el<35:24>
                                                                      n<shifted> u<479> t<STRING_CONST> p<480> l<35:17> el<35:24>
                                                                    n<> u<482> t<Select> p<483> c<481> l<35:25> el<35:25>
                                                                      n<> u<481> t<Bit_select> p<482> l<35:25> el<35:25>
                                                                  n<> u<484> t<AssignOp_Assign> p<495> s<494> l<35:25> el<35:26>
                                                                  n<> u<494> t<Expression> p<495> c<488> l<35:27> el<35:37>
                                                                    n<> u<488> t<Expression> p<494> c<487> s<493> l<35:27> el<35:34>
                                                                      n<> u<487> t<Primary> p<488> c<486> l<35:27> el<35:34>
                                                                        n<> u<486> t<Primary_literal> p<487> c<485> l<35:27> el<35:34>
                                                                          n<shifted> u<485> t<STRING_CONST> p<486> l<35:27> el<35:34>
                                                                    n<> u<493> t<BinOp_ShiftRight> p<494> s<492> l<35:34> el<35:36>
                                                                    n<> u<492> t<Expression> p<494> c<491> l<35:36> el<35:37>
                                                                      n<> u<491> t<Primary> p<492> c<490> l<35:36> el<35:37>
                                                                        n<> u<490> t<Primary_literal> p<491> c<489> l<35:36> el<35:37>
                                                                          n<1> u<489> t<INT_CONST> p<490> l<35:36> el<35:37>
                                                n<> u<519> t<Statement_or_null> p<521> c<518> s<520> l<36:17> el<36:28>
                                                  n<> u<518> t<Statement> p<519> c<517> l<36:17> el<36:28>
                                                    n<> u<517> t<Statement_item> p<518> c<516> l<36:17> el<36:28>
                                                      n<> u<516> t<Blocking_assignment> p<517> c<515> l<36:17> el<36:27>
                                                        n<> u<515> t<Operator_assignment> p<516> c<509> l<36:17> el<36:27>
                                                          n<> u<509> t<Variable_lvalue> p<515> c<506> s<510> l<36:17> el<36:21>
                                                            n<> u<506> t<Ps_or_hierarchical_identifier> p<509> c<505> s<508> l<36:17> el<36:21>
                                                              n<log2> u<505> t<STRING_CONST> p<506> l<36:17> el<36:21>
                                                            n<> u<508> t<Select> p<509> c<507> l<36:22> el<36:22>
                                                              n<> u<507> t<Bit_select> p<508> l<36:22> el<36:22>
                                                          n<> u<510> t<AssignOp_Assign> p<515> s<514> l<36:22> el<36:23>
                                                          n<> u<514> t<Expression> p<515> c<513> l<36:24> el<36:27>
                                                            n<> u<513> t<Primary> p<514> c<512> l<36:24> el<36:27>
                                                              n<> u<512> t<Primary_literal> p<513> c<511> l<36:24> el<36:27>
                                                                n<res> u<511> t<STRING_CONST> p<512> l<36:24> el<36:27>
                                                n<> u<520> t<END> p<521> l<37:5> el<37:8>
                                n<> u<529> t<END> p<530> l<38:1> el<38:4>
                        n<> u<534> t<ENDFUNCTION> p<535> l<39:1> el<39:12>
        n<> u<585> t<Module_item> p<941> c<584> s<628> l<41:1> el<41:41>
          n<> u<584> t<Non_port_module_item> p<585> c<583> l<41:1> el<41:41>
            n<> u<583> t<Module_or_generate_item> p<584> c<582> l<41:1> el<41:41>
              n<> u<582> t<Module_common_item> p<583> c<581> l<41:1> el<41:41>
                n<> u<581> t<Module_or_generate_item_declaration> p<582> c<580> l<41:1> el<41:41>
                  n<> u<580> t<Package_or_generate_item_declaration> p<581> c<579> l<41:1> el<41:41>
                    n<> u<579> t<Local_parameter_declaration> p<580> c<543> l<41:1> el<41:40>
                      n<> u<543> t<Data_type_or_implicit> p<579> s<578> l<41:12> el<41:12>
                      n<> u<578> t<Param_assignment_list> p<579> c<577> l<41:12> el<41:40>
                        n<> u<577> t<Param_assignment> p<578> c<544> l<41:12> el<41:40>
                          n<maxSIZE> u<544> t<STRING_CONST> p<577> s<576> l<41:12> el<41:19>
                          n<> u<576> t<Constant_param_expression> p<577> c<575> l<21:18> el<21:57>
                            n<> u<575> t<Constant_mintypmax_expression> p<576> c<574> l<21:18> el<21:57>
                              n<> u<574> t<Constant_expression> p<575> c<573> l<21:18> el<21:57>
                                n<> u<573> t<Constant_primary> p<574> c<572> l<21:18> el<21:57>
                                  n<> u<572> t<Constant_concatenation> p<573> c<571> l<21:18> el<21:57>
                                    n<> u<571> t<Constant_expression> p<572> c<558> l<21:19> el<21:56>
                                      n<> u<558> t<Constant_expression> p<571> c<550> s<559> l<21:19> el<21:36>
                                        n<> u<550> t<Constant_expression> p<558> c<549> s<557> l<21:19> el<21:26>
                                          n<> u<549> t<Constant_primary> p<550> c<548> l<21:19> el<21:26>
                                            n<> u<548> t<Constant_expression> p<549> c<547> l<21:20> el<21:25>
                                              n<> u<547> t<Constant_primary> p<548> c<546> l<21:20> el<21:25>
                                                n<> u<546> t<Primary_literal> p<547> c<545> l<21:20> el<21:25>
                                                  n<SIZEA> u<545> t<STRING_CONST> p<546> l<21:20> el<21:25>
                                        n<> u<557> t<BinOp_Great> p<558> s<556> l<21:27> el<21:28>
                                        n<> u<556> t<Constant_expression> p<558> c<555> l<21:29> el<21:36>
                                          n<> u<555> t<Constant_primary> p<556> c<554> l<21:29> el<21:36>
                                            n<> u<554> t<Constant_expression> p<555> c<553> l<21:30> el<21:35>
                                              n<> u<553> t<Constant_primary> p<554> c<552> l<21:30> el<21:35>
                                                n<> u<552> t<Primary_literal> p<553> c<551> l<21:30> el<21:35>
                                                  n<SIZEB> u<551> t<STRING_CONST> p<552> l<21:30> el<21:35>
                                      n<> u<559> t<Conditional_operator> p<571> s<564> l<21:37> el<21:38>
                                      n<> u<564> t<Expression> p<571> c<563> s<570> l<21:39> el<21:46>
                                        n<> u<563> t<Expression> p<564> c<562> l<21:40> el<21:45>
                                          n<> u<562> t<Primary> p<563> c<561> l<21:40> el<21:45>
                                            n<> u<561> t<Primary_literal> p<562> c<560> l<21:40> el<21:45>
                                              n<SIZEA> u<560> t<STRING_CONST> p<561> l<21:40> el<21:45>
                                      n<> u<570> t<Constant_expression> p<571> c<569> l<21:49> el<21:56>
                                        n<> u<569> t<Constant_primary> p<570> c<568> l<21:49> el<21:56>
                                          n<> u<568> t<Constant_expression> p<569> c<567> l<21:50> el<21:55>
                                            n<> u<567> t<Constant_primary> p<568> c<566> l<21:50> el<21:55>
                                              n<> u<566> t<Primary_literal> p<567> c<565> l<21:50> el<21:55>
                                                n<SIZEB> u<565> t<STRING_CONST> p<566> l<21:50> el<21:55>
        n<> u<628> t<Module_item> p<941> c<627> s<671> l<42:1> el<42:44>
          n<> u<627> t<Non_port_module_item> p<628> c<626> l<42:1> el<42:44>
            n<> u<626> t<Module_or_generate_item> p<627> c<625> l<42:1> el<42:44>
              n<> u<625> t<Module_common_item> p<626> c<624> l<42:1> el<42:44>
                n<> u<624> t<Module_or_generate_item_declaration> p<625> c<623> l<42:1> el<42:44>
                  n<> u<623> t<Package_or_generate_item_declaration> p<624> c<622> l<42:1> el<42:44>
                    n<> u<622> t<Local_parameter_declaration> p<623> c<586> l<42:1> el<42:43>
                      n<> u<586> t<Data_type_or_implicit> p<622> s<621> l<42:12> el<42:12>
                      n<> u<621> t<Param_assignment_list> p<622> c<620> l<42:12> el<42:43>
                        n<> u<620> t<Param_assignment> p<621> c<587> l<42:12> el<42:43>
                          n<maxWIDTH> u<587> t<STRING_CONST> p<620> s<619> l<42:12> el<42:20>
                          n<> u<619> t<Constant_param_expression> p<620> c<618> l<21:18> el<21:61>
                            n<> u<618> t<Constant_mintypmax_expression> p<619> c<617> l<21:18> el<21:61>
                              n<> u<617> t<Constant_expression> p<618> c<616> l<21:18> el<21:61>
                                n<> u<616> t<Constant_primary> p<617> c<615> l<21:18> el<21:61>
                                  n<> u<615> t<Constant_concatenation> p<616> c<614> l<21:18> el<21:61>
                                    n<> u<614> t<Constant_expression> p<615> c<601> l<21:19> el<21:60>
                                      n<> u<601> t<Constant_expression> p<614> c<593> s<602> l<21:19> el<21:38>
                                        n<> u<593> t<Constant_expression> p<601> c<592> s<600> l<21:19> el<21:27>
                                          n<> u<592> t<Constant_primary> p<593> c<591> l<21:19> el<21:27>
                                            n<> u<591> t<Constant_expression> p<592> c<590> l<21:20> el<21:26>
                                              n<> u<590> t<Constant_primary> p<591> c<589> l<21:20> el<21:26>
                                                n<> u<589> t<Primary_literal> p<590> c<588> l<21:20> el<21:26>
                                                  n<WIDTHA> u<588> t<STRING_CONST> p<589> l<21:20> el<21:26>
                                        n<> u<600> t<BinOp_Great> p<601> s<599> l<21:28> el<21:29>
                                        n<> u<599> t<Constant_expression> p<601> c<598> l<21:30> el<21:38>
                                          n<> u<598> t<Constant_primary> p<599> c<597> l<21:30> el<21:38>
                                            n<> u<597> t<Constant_expression> p<598> c<596> l<21:31> el<21:37>
                                              n<> u<596> t<Constant_primary> p<597> c<595> l<21:31> el<21:37>
                                                n<> u<595> t<Primary_literal> p<596> c<594> l<21:31> el<21:37>
                                                  n<WIDTHB> u<594> t<STRING_CONST> p<595> l<21:31> el<21:37>
                                      n<> u<602> t<Conditional_operator> p<614> s<607> l<21:39> el<21:40>
                                      n<> u<607> t<Expression> p<614> c<606> s<613> l<21:41> el<21:49>
                                        n<> u<606> t<Expression> p<607> c<605> l<21:42> el<21:48>
                                          n<> u<605> t<Primary> p<606> c<604> l<21:42> el<21:48>
                                            n<> u<604> t<Primary_literal> p<605> c<603> l<21:42> el<21:48>
                                              n<WIDTHA> u<603> t<STRING_CONST> p<604> l<21:42> el<21:48>
                                      n<> u<613> t<Constant_expression> p<614> c<612> l<21:52> el<21:60>
                                        n<> u<612> t<Constant_primary> p<613> c<611> l<21:52> el<21:60>
                                          n<> u<611> t<Constant_expression> p<612> c<610> l<21:53> el<21:59>
                                            n<> u<610> t<Constant_primary> p<611> c<609> l<21:53> el<21:59>
                                              n<> u<609> t<Primary_literal> p<610> c<608> l<21:53> el<21:59>
                                                n<WIDTHB> u<608> t<STRING_CONST> p<609> l<21:53> el<21:59>
        n<> u<671> t<Module_item> p<941> c<670> s<694> l<43:1> el<43:44>
          n<> u<670> t<Non_port_module_item> p<671> c<669> l<43:1> el<43:44>
            n<> u<669> t<Module_or_generate_item> p<670> c<668> l<43:1> el<43:44>
              n<> u<668> t<Module_common_item> p<669> c<667> l<43:1> el<43:44>
                n<> u<667> t<Module_or_generate_item_declaration> p<668> c<666> l<43:1> el<43:44>
                  n<> u<666> t<Package_or_generate_item_declaration> p<667> c<665> l<43:1> el<43:44>
                    n<> u<665> t<Local_parameter_declaration> p<666> c<629> l<43:1> el<43:43>
                      n<> u<629> t<Data_type_or_implicit> p<665> s<664> l<43:12> el<43:12>
                      n<> u<664> t<Param_assignment_list> p<665> c<663> l<43:12> el<43:43>
                        n<> u<663> t<Param_assignment> p<664> c<630> l<43:12> el<43:43>
                          n<minWIDTH> u<630> t<STRING_CONST> p<663> s<662> l<43:12> el<43:20>
                          n<> u<662> t<Constant_param_expression> p<663> c<661> l<22:18> el<22:61>
                            n<> u<661> t<Constant_mintypmax_expression> p<662> c<660> l<22:18> el<22:61>
                              n<> u<660> t<Constant_expression> p<661> c<659> l<22:18> el<22:61>
                                n<> u<659> t<Constant_primary> p<660> c<658> l<22:18> el<22:61>
                                  n<> u<658> t<Constant_concatenation> p<659> c<657> l<22:18> el<22:61>
                                    n<> u<657> t<Constant_expression> p<658> c<644> l<22:19> el<22:60>
                                      n<> u<644> t<Constant_expression> p<657> c<636> s<645> l<22:19> el<22:38>
                                        n<> u<636> t<Constant_expression> p<644> c<635> s<643> l<22:19> el<22:27>
                                          n<> u<635> t<Constant_primary> p<636> c<634> l<22:19> el<22:27>
                                            n<> u<634> t<Constant_expression> p<635> c<633> l<22:20> el<22:26>
                                              n<> u<633> t<Constant_primary> p<634> c<632> l<22:20> el<22:26>
                                                n<> u<632> t<Primary_literal> p<633> c<631> l<22:20> el<22:26>
                                                  n<WIDTHA> u<631> t<STRING_CONST> p<632> l<22:20> el<22:26>
                                        n<> u<643> t<BinOp_Less> p<644> s<642> l<22:28> el<22:29>
                                        n<> u<642> t<Constant_expression> p<644> c<641> l<22:30> el<22:38>
                                          n<> u<641> t<Constant_primary> p<642> c<640> l<22:30> el<22:38>
                                            n<> u<640> t<Constant_expression> p<641> c<639> l<22:31> el<22:37>
                                              n<> u<639> t<Constant_primary> p<640> c<638> l<22:31> el<22:37>
                                                n<> u<638> t<Primary_literal> p<639> c<637> l<22:31> el<22:37>
                                                  n<WIDTHB> u<637> t<STRING_CONST> p<638> l<22:31> el<22:37>
                                      n<> u<645> t<Conditional_operator> p<657> s<650> l<22:39> el<22:40>
                                      n<> u<650> t<Expression> p<657> c<649> s<656> l<22:41> el<22:49>
                                        n<> u<649> t<Expression> p<650> c<648> l<22:42> el<22:48>
                                          n<> u<648> t<Primary> p<649> c<647> l<22:42> el<22:48>
                                            n<> u<647> t<Primary_literal> p<648> c<646> l<22:42> el<22:48>
                                              n<WIDTHA> u<646> t<STRING_CONST> p<647> l<22:42> el<22:48>
                                      n<> u<656> t<Constant_expression> p<657> c<655> l<22:52> el<22:60>
                                        n<> u<655> t<Constant_primary> p<656> c<654> l<22:52> el<22:60>
                                          n<> u<654> t<Constant_expression> p<655> c<653> l<22:53> el<22:59>
                                            n<> u<653> t<Constant_primary> p<654> c<652> l<22:53> el<22:59>
                                              n<> u<652> t<Primary_literal> p<653> c<651> l<22:53> el<22:59>
                                                n<WIDTHB> u<651> t<STRING_CONST> p<652> l<22:53> el<22:59>
        n<> u<694> t<Module_item> p<941> c<693> s<716> l<44:1> el<44:40>
          n<> u<693> t<Non_port_module_item> p<694> c<692> l<44:1> el<44:40>
            n<> u<692> t<Module_or_generate_item> p<693> c<691> l<44:1> el<44:40>
              n<> u<691> t<Module_common_item> p<692> c<690> l<44:1> el<44:40>
                n<> u<690> t<Module_or_generate_item_declaration> p<691> c<689> l<44:1> el<44:40>
                  n<> u<689> t<Package_or_generate_item_declaration> p<690> c<688> l<44:1> el<44:40>
                    n<> u<688> t<Local_parameter_declaration> p<689> c<672> l<44:1> el<44:39>
                      n<> u<672> t<Data_type_or_implicit> p<688> s<687> l<44:12> el<44:12>
                      n<> u<687> t<Param_assignment_list> p<688> c<686> l<44:12> el<44:39>
                        n<> u<686> t<Param_assignment> p<687> c<673> l<44:12> el<44:39>
                          n<RATIO> u<673> t<STRING_CONST> p<686> s<685> l<44:12> el<44:17>
                          n<> u<685> t<Constant_param_expression> p<686> c<684> l<44:20> el<44:39>
                            n<> u<684> t<Constant_mintypmax_expression> p<685> c<683> l<44:20> el<44:39>
                              n<> u<683> t<Constant_expression> p<684> c<677> l<44:20> el<44:39>
                                n<> u<677> t<Constant_expression> p<683> c<676> s<682> l<44:20> el<44:28>
                                  n<> u<676> t<Constant_primary> p<677> c<675> l<44:20> el<44:28>
                                    n<> u<675> t<Primary_literal> p<676> c<674> l<44:20> el<44:28>
                                      n<maxWIDTH> u<674> t<STRING_CONST> p<675> l<44:20> el<44:28>
                                n<> u<682> t<BinOp_Div> p<683> s<681> l<44:29> el<44:30>
                                n<> u<681> t<Constant_expression> p<683> c<680> l<44:31> el<44:39>
                                  n<> u<680> t<Constant_primary> p<681> c<679> l<44:31> el<44:39>
                                    n<> u<679> t<Primary_literal> p<680> c<678> l<44:31> el<44:39>
                                      n<minWIDTH> u<678> t<STRING_CONST> p<679> l<44:31> el<44:39>
        n<> u<716> t<Module_item> p<941> c<715> s<762> l<45:1> el<45:36>
          n<> u<715> t<Non_port_module_item> p<716> c<714> l<45:1> el<45:36>
            n<> u<714> t<Module_or_generate_item> p<715> c<713> l<45:1> el<45:36>
              n<> u<713> t<Module_common_item> p<714> c<712> l<45:1> el<45:36>
                n<> u<712> t<Module_or_generate_item_declaration> p<713> c<711> l<45:1> el<45:36>
                  n<> u<711> t<Package_or_generate_item_declaration> p<712> c<710> l<45:1> el<45:36>
                    n<> u<710> t<Local_parameter_declaration> p<711> c<695> l<45:1> el<45:35>
                      n<> u<695> t<Data_type_or_implicit> p<710> s<709> l<45:12> el<45:12>
                      n<> u<709> t<Param_assignment_list> p<710> c<708> l<45:12> el<45:35>
                        n<> u<708> t<Param_assignment> p<709> c<696> l<45:12> el<45:35>
                          n<log2RATIO> u<696> t<STRING_CONST> p<708> s<707> l<45:12> el<45:21>
                          n<> u<707> t<Constant_param_expression> p<708> c<706> l<45:24> el<45:35>
                            n<> u<706> t<Constant_mintypmax_expression> p<707> c<705> l<45:24> el<45:35>
                              n<> u<705> t<Constant_expression> p<706> c<704> l<45:24> el<45:35>
                                n<> u<704> t<Constant_primary> p<705> c<703> l<45:24> el<45:35>
                                  n<> u<703> t<Subroutine_call> p<704> c<697> l<45:24> el<45:35>
                                    n<log2> u<697> t<STRING_CONST> p<703> s<702> l<45:24> el<45:28>
                                    n<> u<702> t<Argument_list> p<703> c<701> l<45:29> el<45:34>
                                      n<> u<701> t<Expression> p<702> c<700> l<45:29> el<45:34>
                                        n<> u<700> t<Primary> p<701> c<699> l<45:29> el<45:34>
                                          n<> u<699> t<Primary_literal> p<700> c<698> l<45:29> el<45:34>
                                            n<RATIO> u<698> t<STRING_CONST> p<699> l<45:29> el<45:34>
        n<> u<762> t<Module_item> p<941> c<761> s<791> l<47:1> el<47:38>
          n<> u<761> t<Non_port_module_item> p<762> c<760> l<47:1> el<47:38>
            n<> u<760> t<Module_or_generate_item> p<761> c<759> l<47:1> el<47:38>
              n<> u<759> t<Module_common_item> p<760> c<758> l<47:1> el<47:38>
                n<> u<758> t<Module_or_generate_item_declaration> p<759> c<757> l<47:1> el<47:38>
                  n<> u<757> t<Package_or_generate_item_declaration> p<758> c<756> l<47:1> el<47:38>
                    n<> u<756> t<Data_declaration> p<757> c<755> l<47:1> el<47:38>
                      n<> u<755> t<Variable_declaration> p<756> c<734> l<47:1> el<47:38>
                        n<> u<734> t<Data_type> p<755> c<717> s<754> l<47:1> el<47:19>
                          n<> u<717> t<IntVec_TypeReg> p<734> s<733> l<47:1> el<47:4>
                          n<> u<733> t<Packed_dimension> p<734> c<732> l<47:5> el<47:19>
                            n<> u<732> t<Constant_range> p<733> c<727> l<47:6> el<47:18>
                              n<> u<727> t<Constant_expression> p<732> c<721> s<731> l<47:6> el<47:16>
                                n<> u<721> t<Constant_expression> p<727> c<720> s<726> l<47:6> el<47:14>
                                  n<> u<720> t<Constant_primary> p<721> c<719> l<47:6> el<47:14>
                                    n<> u<719> t<Primary_literal> p<720> c<718> l<47:6> el<47:14>
                                      n<minWIDTH> u<718> t<STRING_CONST> p<719> l<47:6> el<47:14>
                                n<> u<726> t<BinOp_Minus> p<727> s<725> l<47:14> el<47:15>
                                n<> u<725> t<Constant_expression> p<727> c<724> l<47:15> el<47:16>
                                  n<> u<724> t<Constant_primary> p<725> c<723> l<47:15> el<47:16>
                                    n<> u<723> t<Primary_literal> p<724> c<722> l<47:15> el<47:16>
                                      n<1> u<722> t<INT_CONST> p<723> l<47:15> el<47:16>
                              n<> u<731> t<Constant_expression> p<732> c<730> l<47:17> el<47:18>
                                n<> u<730> t<Constant_primary> p<731> c<729> l<47:17> el<47:18>
                                  n<> u<729> t<Primary_literal> p<730> c<728> l<47:17> el<47:18>
                                    n<0> u<728> t<INT_CONST> p<729> l<47:17> el<47:18>
                        n<> u<754> t<Variable_decl_assignment_list> p<755> c<753> l<47:20> el<47:37>
                          n<> u<753> t<Variable_decl_assignment> p<754> c<735> l<47:20> el<47:37>
                            n<RAM> u<735> t<STRING_CONST> p<753> s<752> l<47:20> el<47:23>
                            n<> u<752> t<Variable_dimension> p<753> c<751> l<47:24> el<47:37>
                              n<> u<751> t<Unpacked_dimension> p<752> c<750> l<47:24> el<47:37>
                                n<> u<750> t<Constant_range> p<751> c<739> l<47:25> el<47:36>
                                  n<> u<739> t<Constant_expression> p<750> c<738> s<749> l<47:25> el<47:26>
                                    n<> u<738> t<Constant_primary> p<739> c<737> l<47:25> el<47:26>
                                      n<> u<737> t<Primary_literal> p<738> c<736> l<47:25> el<47:26>
                                        n<0> u<736> t<INT_CONST> p<737> l<47:25> el<47:26>
                                  n<> u<749> t<Constant_expression> p<750> c<743> l<47:27> el<47:36>
                                    n<> u<743> t<Constant_expression> p<749> c<742> s<748> l<47:27> el<47:34>
                                      n<> u<742> t<Constant_primary> p<743> c<741> l<47:27> el<47:34>
                                        n<> u<741> t<Primary_literal> p<742> c<740> l<47:27> el<47:34>
                                          n<maxSIZE> u<740> t<STRING_CONST> p<741> l<47:27> el<47:34>
                                    n<> u<748> t<BinOp_Minus> p<749> s<747> l<47:34> el<47:35>
                                    n<> u<747> t<Constant_expression> p<749> c<746> l<47:35> el<47:36>
                                      n<> u<746> t<Constant_primary> p<747> c<745> l<47:35> el<47:36>
                                        n<> u<745> t<Primary_literal> p<746> c<744> l<47:35> el<47:36>
                                          n<1> u<744> t<INT_CONST> p<745> l<47:35> el<47:36>
        n<> u<791> t<Module_item> p<941> c<790> s<820> l<48:1> el<48:24>
          n<> u<790> t<Non_port_module_item> p<791> c<789> l<48:1> el<48:24>
            n<> u<789> t<Module_or_generate_item> p<790> c<788> l<48:1> el<48:24>
              n<> u<788> t<Module_common_item> p<789> c<787> l<48:1> el<48:24>
                n<> u<787> t<Module_or_generate_item_declaration> p<788> c<786> l<48:1> el<48:24>
                  n<> u<786> t<Package_or_generate_item_declaration> p<787> c<785> l<48:1> el<48:24>
                    n<> u<785> t<Data_declaration> p<786> c<784> l<48:1> el<48:24>
                      n<> u<784> t<Variable_declaration> p<785> c<780> l<48:1> el<48:24>
                        n<> u<780> t<Data_type> p<784> c<763> s<783> l<48:1> el<48:17>
                          n<> u<763> t<IntVec_TypeReg> p<780> s<779> l<48:1> el<48:4>
                          n<> u<779> t<Packed_dimension> p<780> c<778> l<48:5> el<48:17>
                            n<> u<778> t<Constant_range> p<779> c<773> l<48:6> el<48:16>
                              n<> u<773> t<Constant_expression> p<778> c<767> s<777> l<48:6> el<48:14>
                                n<> u<767> t<Constant_expression> p<773> c<766> s<772> l<48:6> el<48:12>
                                  n<> u<766> t<Constant_primary> p<767> c<765> l<48:6> el<48:12>
                                    n<> u<765> t<Primary_literal> p<766> c<764> l<48:6> el<48:12>
                                      n<WIDTHA> u<764> t<STRING_CONST> p<765> l<48:6> el<48:12>
                                n<> u<772> t<BinOp_Minus> p<773> s<771> l<48:12> el<48:13>
                                n<> u<771> t<Constant_expression> p<773> c<770> l<48:13> el<48:14>
                                  n<> u<770> t<Constant_primary> p<771> c<769> l<48:13> el<48:14>
                                    n<> u<769> t<Primary_literal> p<770> c<768> l<48:13> el<48:14>
                                      n<1> u<768> t<INT_CONST> p<769> l<48:13> el<48:14>
                              n<> u<777> t<Constant_expression> p<778> c<776> l<48:15> el<48:16>
                                n<> u<776> t<Constant_primary> p<777> c<775> l<48:15> el<48:16>
                                  n<> u<775> t<Primary_literal> p<776> c<774> l<48:15> el<48:16>
                                    n<0> u<774> t<INT_CONST> p<775> l<48:15> el<48:16>
                        n<> u<783> t<Variable_decl_assignment_list> p<784> c<782> l<48:18> el<48:23>
                          n<> u<782> t<Variable_decl_assignment> p<783> c<781> l<48:18> el<48:23>
                            n<readA> u<781> t<STRING_CONST> p<782> l<48:18> el<48:23>
        n<> u<820> t<Module_item> p<941> c<819> s<907> l<49:1> el<49:24>
          n<> u<819> t<Non_port_module_item> p<820> c<818> l<49:1> el<49:24>
            n<> u<818> t<Module_or_generate_item> p<819> c<817> l<49:1> el<49:24>
              n<> u<817> t<Module_common_item> p<818> c<816> l<49:1> el<49:24>
                n<> u<816> t<Module_or_generate_item_declaration> p<817> c<815> l<49:1> el<49:24>
                  n<> u<815> t<Package_or_generate_item_declaration> p<816> c<814> l<49:1> el<49:24>
                    n<> u<814> t<Data_declaration> p<815> c<813> l<49:1> el<49:24>
                      n<> u<813> t<Variable_declaration> p<814> c<809> l<49:1> el<49:24>
                        n<> u<809> t<Data_type> p<813> c<792> s<812> l<49:1> el<49:17>
                          n<> u<792> t<IntVec_TypeReg> p<809> s<808> l<49:1> el<49:4>
                          n<> u<808> t<Packed_dimension> p<809> c<807> l<49:5> el<49:17>
                            n<> u<807> t<Constant_range> p<808> c<802> l<49:6> el<49:16>
                              n<> u<802> t<Constant_expression> p<807> c<796> s<806> l<49:6> el<49:14>
                                n<> u<796> t<Constant_expression> p<802> c<795> s<801> l<49:6> el<49:12>
                                  n<> u<795> t<Constant_primary> p<796> c<794> l<49:6> el<49:12>
                                    n<> u<794> t<Primary_literal> p<795> c<793> l<49:6> el<49:12>
                                      n<WIDTHB> u<793> t<STRING_CONST> p<794> l<49:6> el<49:12>
                                n<> u<801> t<BinOp_Minus> p<802> s<800> l<49:12> el<49:13>
                                n<> u<800> t<Constant_expression> p<802> c<799> l<49:13> el<49:14>
                                  n<> u<799> t<Constant_primary> p<800> c<798> l<49:13> el<49:14>
                                    n<> u<798> t<Primary_literal> p<799> c<797> l<49:13> el<49:14>
                                      n<1> u<797> t<INT_CONST> p<798> l<49:13> el<49:14>
                              n<> u<806> t<Constant_expression> p<807> c<805> l<49:15> el<49:16>
                                n<> u<805> t<Constant_primary> p<806> c<804> l<49:15> el<49:16>
                                  n<> u<804> t<Primary_literal> p<805> c<803> l<49:15> el<49:16>
                                    n<0> u<803> t<INT_CONST> p<804> l<49:15> el<49:16>
                        n<> u<812> t<Variable_decl_assignment_list> p<813> c<811> l<49:18> el<49:23>
                          n<> u<811> t<Variable_decl_assignment> p<812> c<810> l<49:18> el<49:23>
                            n<readB> u<810> t<STRING_CONST> p<811> l<49:18> el<49:23>
        n<> u<907> t<Module_item> p<941> c<906> s<923> l<50:1> el<58:4>
          n<> u<906> t<Non_port_module_item> p<907> c<905> l<50:1> el<58:4>
            n<> u<905> t<Module_or_generate_item> p<906> c<904> l<50:1> el<58:4>
              n<> u<904> t<Module_common_item> p<905> c<903> l<50:1> el<58:4>
                n<> u<903> t<Always_construct> p<904> c<821> l<50:1> el<58:4>
                  n<> u<821> t<ALWAYS> p<903> s<902> l<50:1> el<50:7>
                  n<> u<902> t<Statement> p<903> c<901> l<50:8> el<58:4>
                    n<> u<901> t<Statement_item> p<902> c<900> l<50:8> el<58:4>
                      n<> u<900> t<Procedural_timing_control_statement> p<901> c<829> l<50:8> el<58:4>
                        n<> u<829> t<Procedural_timing_control> p<900> c<828> s<899> l<50:8> el<50:23>
                          n<> u<828> t<Event_control> p<829> c<827> l<50:8> el<50:23>
                            n<> u<827> t<Event_expression> p<828> c<822> l<50:10> el<50:22>
                              n<> u<822> t<Edge_Posedge> p<827> s<826> l<50:10> el<50:17>
                              n<> u<826> t<Expression> p<827> c<825> l<50:18> el<50:22>
                                n<> u<825> t<Primary> p<826> c<824> l<50:18> el<50:22>
                                  n<> u<824> t<Primary_literal> p<825> c<823> l<50:18> el<50:22>
                                    n<clkB> u<823> t<STRING_CONST> p<824> l<50:18> el<50:22>
                        n<> u<899> t<Statement_or_null> p<900> c<898> l<51:1> el<58:4>
                          n<> u<898> t<Statement> p<899> c<897> l<51:1> el<58:4>
                            n<> u<897> t<Statement_item> p<898> c<896> l<51:1> el<58:4>
                              n<> u<896> t<Seq_block> p<897> c<894> l<51:1> el<58:4>
                                n<> u<894> t<Statement_or_null> p<896> c<893> s<895> l<52:5> el<57:8>
                                  n<> u<893> t<Statement> p<894> c<892> l<52:5> el<57:8>
                                    n<> u<892> t<Statement_item> p<893> c<891> l<52:5> el<57:8>
                                      n<> u<891> t<Conditional_statement> p<892> c<835> l<52:5> el<57:8>
                                        n<> u<835> t<Cond_predicate> p<891> c<834> s<890> l<52:9> el<52:13>
                                          n<> u<834> t<Expression_or_cond_pattern> p<835> c<833> l<52:9> el<52:13>
                                            n<> u<833> t<Expression> p<834> c<832> l<52:9> el<52:13>
                                              n<> u<832> t<Primary> p<833> c<831> l<52:9> el<52:13>
                                                n<> u<831> t<Primary_literal> p<832> c<830> l<52:9> el<52:13>
                                                  n<enaB> u<830> t<STRING_CONST> p<831> l<52:9> el<52:13>
                                        n<> u<890> t<Statement_or_null> p<891> c<889> l<53:5> el<57:8>
                                          n<> u<889> t<Statement> p<890> c<888> l<53:5> el<57:8>
                                            n<> u<888> t<Statement_item> p<889> c<887> l<53:5> el<57:8>
                                              n<> u<887> t<Seq_block> p<888> c<864> l<53:5> el<57:8>
                                                n<> u<864> t<Statement_or_null> p<887> c<863> s<885> l<54:9> el<55:30>
                                                  n<> u<863> t<Statement> p<864> c<862> l<54:9> el<55:30>
                                                    n<> u<862> t<Statement_item> p<863> c<861> l<54:9> el<55:30>
                                                      n<> u<861> t<Conditional_statement> p<862> c<841> l<54:9> el<55:30>
                                                        n<> u<841> t<Cond_predicate> p<861> c<840> s<860> l<54:13> el<54:16>
                                                          n<> u<840> t<Expression_or_cond_pattern> p<841> c<839> l<54:13> el<54:16>
                                                            n<> u<839> t<Expression> p<840> c<838> l<54:13> el<54:16>
                                                              n<> u<838> t<Primary> p<839> c<837> l<54:13> el<54:16>
                                                                n<> u<837> t<Primary_literal> p<838> c<836> l<54:13> el<54:16>
                                                                  n<weB> u<836> t<STRING_CONST> p<837> l<54:13> el<54:16>
                                                        n<> u<860> t<Statement_or_null> p<861> c<859> l<55:13> el<55:30>
                                                          n<> u<859> t<Statement> p<860> c<858> l<55:13> el<55:30>
                                                            n<> u<858> t<Statement_item> p<859> c<857> l<55:13> el<55:30>
                                                              n<> u<857> t<Blocking_assignment> p<858> c<856> l<55:13> el<55:29>
                                                                n<> u<856> t<Operator_assignment> p<857> c<850> l<55:13> el<55:29>
                                                                  n<> u<850> t<Variable_lvalue> p<856> c<843> s<851> l<55:13> el<55:23>
                                                                    n<> u<843> t<Ps_or_hierarchical_identifier> p<850> c<842> s<849> l<55:13> el<55:16>
                                                                      n<RAM> u<842> t<STRING_CONST> p<843> l<55:13> el<55:16>
                                                                    n<> u<849> t<Select> p<850> c<848> l<55:16> el<55:23>
                                                                      n<> u<848> t<Bit_select> p<849> c<847> l<55:16> el<55:23>
                                                                        n<> u<847> t<Expression> p<848> c<846> l<55:17> el<55:22>
                                                                          n<> u<846> t<Primary> p<847> c<845> l<55:17> el<55:22>
                                                                            n<> u<845> t<Primary_literal> p<846> c<844> l<55:17> el<55:22>
                                                                              n<addrB> u<844> t<STRING_CONST> p<845> l<55:17> el<55:22>
                                                                  n<> u<851> t<AssignOp_Assign> p<856> s<855> l<55:24> el<55:25>
                                                                  n<> u<855> t<Expression> p<856> c<854> l<55:26> el<55:29>
                                                                    n<> u<854> t<Primary> p<855> c<853> l<55:26> el<55:29>
                                                                      n<> u<853> t<Primary_literal> p<854> c<852> l<55:26> el<55:29>
                                                                        n<diB> u<852> t<STRING_CONST> p<853> l<55:26> el<55:29>
                                                n<> u<885> t<Statement_or_null> p<887> c<884> s<886> l<56:9> el<56:29>
                                                  n<> u<884> t<Statement> p<885> c<883> l<56:9> el<56:29>
                                                    n<> u<883> t<Statement_item> p<884> c<882> l<56:9> el<56:29>
                                                      n<> u<882> t<Blocking_assignment> p<883> c<881> l<56:9> el<56:27>
                                                        n<> u<881> t<Operator_assignment> p<882> c<869> l<56:9> el<56:27>
                                                          n<> u<869> t<Variable_lvalue> p<881> c<866> s<870> l<56:9> el<56:14>
                                                            n<> u<866> t<Ps_or_hierarchical_identifier> p<869> c<865> s<868> l<56:9> el<56:14>
                                                              n<readB> u<865> t<STRING_CONST> p<866> l<56:9> el<56:14>
                                                            n<> u<868> t<Select> p<869> c<867> l<56:15> el<56:15>
                                                              n<> u<867> t<Bit_select> p<868> l<56:15> el<56:15>
                                                          n<> u<870> t<AssignOp_Assign> p<881> s<880> l<56:15> el<56:16>
                                                          n<> u<880> t<Expression> p<881> c<879> l<56:17> el<56:27>
                                                            n<> u<879> t<Primary> p<880> c<878> l<56:17> el<56:27>
                                                              n<> u<878> t<Complex_func_call> p<879> c<871> l<56:17> el<56:27>
                                                                n<RAM> u<871> t<STRING_CONST> p<878> s<877> l<56:17> el<56:20>
                                                                n<> u<877> t<Select> p<878> c<876> l<56:20> el<56:27>
                                                                  n<> u<876> t<Bit_select> p<877> c<875> l<56:20> el<56:27>
                                                                    n<> u<875> t<Expression> p<876> c<874> l<56:21> el<56:26>
                                                                      n<> u<874> t<Primary> p<875> c<873> l<56:21> el<56:26>
                                                                        n<> u<873> t<Primary_literal> p<874> c<872> l<56:21> el<56:26>
                                                                          n<addrB> u<872> t<STRING_CONST> p<873> l<56:21> el<56:26>
                                                n<> u<886> t<END> p<887> l<57:5> el<57:8>
                                n<> u<895> t<END> p<896> l<58:1> el<58:4>
        n<> u<923> t<Module_item> p<941> c<922> s<939> l<76:1> el<76:20>
          n<> u<922> t<Non_port_module_item> p<923> c<921> l<76:1> el<76:20>
            n<> u<921> t<Module_or_generate_item> p<922> c<920> l<76:1> el<76:20>
              n<> u<920> t<Module_common_item> p<921> c<919> l<76:1> el<76:20>
                n<> u<919> t<Continuous_assign> p<920> c<918> l<76:1> el<76:20>
                  n<> u<918> t<Net_assignment_list> p<919> c<917> l<76:8> el<76:19>
                    n<> u<917> t<Net_assignment> p<918> c<912> l<76:8> el<76:19>
                      n<> u<912> t<Net_lvalue> p<917> c<909> s<916> l<76:8> el<76:11>
                        n<> u<909> t<Ps_or_hierarchical_identifier> p<912> c<908> s<911> l<76:8> el<76:11>
                          n<doA> u<908> t<STRING_CONST> p<909> l<76:8> el<76:11>
                        n<> u<911> t<Constant_select> p<912> c<910> l<76:12> el<76:12>
                          n<> u<910> t<Constant_bit_select> p<911> l<76:12> el<76:12>
                      n<> u<916> t<Expression> p<917> c<915> l<76:14> el<76:19>
                        n<> u<915> t<Primary> p<916> c<914> l<76:14> el<76:19>
                          n<> u<914> t<Primary_literal> p<915> c<913> l<76:14> el<76:19>
                            n<readA> u<913> t<STRING_CONST> p<914> l<76:14> el<76:19>
        n<> u<939> t<Module_item> p<941> c<938> s<940> l<77:1> el<77:20>
          n<> u<938> t<Non_port_module_item> p<939> c<937> l<77:1> el<77:20>
            n<> u<937> t<Module_or_generate_item> p<938> c<936> l<77:1> el<77:20>
              n<> u<936> t<Module_common_item> p<937> c<935> l<77:1> el<77:20>
                n<> u<935> t<Continuous_assign> p<936> c<934> l<77:1> el<77:20>
                  n<> u<934> t<Net_assignment_list> p<935> c<933> l<77:8> el<77:19>
                    n<> u<933> t<Net_assignment> p<934> c<928> l<77:8> el<77:19>
                      n<> u<928> t<Net_lvalue> p<933> c<925> s<932> l<77:8> el<77:11>
                        n<> u<925> t<Ps_or_hierarchical_identifier> p<928> c<924> s<927> l<77:8> el<77:11>
                          n<doB> u<924> t<STRING_CONST> p<925> l<77:8> el<77:11>
                        n<> u<927> t<Constant_select> p<928> c<926> l<77:12> el<77:12>
                          n<> u<926> t<Constant_bit_select> p<927> l<77:12> el<77:12>
                      n<> u<932> t<Expression> p<933> c<931> l<77:14> el<77:19>
                        n<> u<931> t<Primary> p<932> c<930> l<77:14> el<77:19>
                          n<> u<930> t<Primary_literal> p<931> c<929> l<77:14> el<77:19>
                            n<readB> u<929> t<STRING_CONST> p<930> l<77:14> el<77:19>
        n<> u<940> t<ENDMODULE> p<941> l<79:1> el<79:10>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv:1:1: Compile module "work@asym_ram_tdp_write_first_dc".
[NTE:CP0309] ${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv:1:90: Implicit port type (wire) for "doA",
there are 1 more instances of this message.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
ArrayNet                                               1
ArrayTypespec                                          1
Assignment                                             8
Begin                                                  4
BitSelect                                              2
Constant                                              48
ContAssign                                             2
Design                                                 1
EventControl                                           1
ForStmt                                                1
FuncCall                                               1
Function                                               1
IODecl                                                 1
Identifier                                             3
IfElse                                                 1
IfStmt                                                 2
IntegerNet                                             1
IntegerTypespec                                        4
LogicNet                                              15
LogicTypespec                                         17
Module                                                 1
Operation                                             32
ParamAssign                                           11
Parameter                                             11
Port                                                  12
PreprocMacroDefinition                                 2
PreprocMacroInstance                                   3
Range                                                 18
RefObj                                                54
RefTypespec                                           20
RefVar                                                 1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BlockingAssignRewrite/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (max), line:21:1, endln:21:41
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv
    |vpiName:max
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:18
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (min), line:22:1, endln:22:41
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv
    |vpiName:min
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:18
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (max), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:41:22, endln:41:40
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv
    |vpiName:max
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (max), line:21:1, endln:21:41
    |vpiSectionStartLine:21
    |vpiSectionStartColumn:18
    |vpiSectionEndLine:21
    |vpiSectionEndColumn:57
    |vpiSourceStartLine:41
    |vpiSourceStartColumn:22
    |vpiSourceEndLine:41
    |vpiSourceEndColumn:61
    |vpiObject:
    \_Operation: , line:21:18, endln:21:57
      |vpiParent:
      \_ParamAssign: , line:41:12, endln:41:40
      |vpiOpType:33
      |vpiOperand:
      \_Operation: , line:21:19, endln:21:56
        |vpiParent:
        \_Operation: , line:21:18, endln:21:57
        |vpiOpType:32
        |vpiOperand:
        \_Operation: , line:21:19, endln:21:36
          |vpiParent:
          \_Operation: , line:21:19, endln:21:56
          |vpiOpType:18
          |vpiOperand:
          \_RefObj: (work@asym_ram_tdp_write_first_dc.SIZEA), line:21:20, endln:21:25
            |vpiParent:
            \_Operation: , line:21:19, endln:21:36
            |vpiName:SIZEA
            |vpiFullName:work@asym_ram_tdp_write_first_dc.SIZEA
            |vpiActual:
            \_Parameter: (work@asym_ram_tdp_write_first_dc.SIZEA), line:7:11, endln:7:22
          |vpiOperand:
          \_RefObj: (work@asym_ram_tdp_write_first_dc.SIZEB), line:21:30, endln:21:35
            |vpiParent:
            \_Operation: , line:21:19, endln:21:36
            |vpiName:SIZEB
            |vpiFullName:work@asym_ram_tdp_write_first_dc.SIZEB
            |vpiActual:
            \_Parameter: (work@asym_ram_tdp_write_first_dc.SIZEB), line:4:11, endln:4:23
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.SIZEA), line:21:40, endln:21:45
          |vpiParent:
          \_Operation: , line:21:19, endln:21:56
          |vpiName:SIZEA
          |vpiFullName:work@asym_ram_tdp_write_first_dc.SIZEA
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.SIZEA), line:7:11, endln:7:22
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.SIZEB), line:21:50, endln:21:55
          |vpiParent:
          \_Operation: , line:21:19, endln:21:56
          |vpiName:SIZEB
          |vpiFullName:work@asym_ram_tdp_write_first_dc.SIZEB
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.SIZEB), line:4:11, endln:4:23
    |vpiObject:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.SIZEA), line:21:20, endln:21:25
    |vpiObject:
    \_Operation: , line:21:19, endln:21:36
    |vpiObject:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.SIZEB), line:21:30, endln:21:35
    |vpiObject:
    \_Operation: , line:21:19, endln:21:56
    |vpiObject:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.SIZEA), line:21:40, endln:21:45
    |vpiObject:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.SIZEB), line:21:50, endln:21:55
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (max), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:42:23, endln:42:43
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv
    |vpiName:max
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (max), line:21:1, endln:21:41
    |vpiSectionStartLine:21
    |vpiSectionStartColumn:18
    |vpiSectionEndLine:21
    |vpiSectionEndColumn:61
    |vpiSourceStartLine:42
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:42
    |vpiSourceEndColumn:66
    |vpiObject:
    \_Operation: , line:21:18, endln:21:61
      |vpiParent:
      \_ParamAssign: , line:42:12, endln:42:43
      |vpiOpType:33
      |vpiOperand:
      \_Operation: , line:21:19, endln:21:60
        |vpiParent:
        \_Operation: , line:21:18, endln:21:61
        |vpiOpType:32
        |vpiOperand:
        \_Operation: , line:21:19, endln:21:38
          |vpiParent:
          \_Operation: , line:21:19, endln:21:60
          |vpiOpType:18
          |vpiOperand:
          \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:21:20, endln:21:26
            |vpiParent:
            \_Operation: , line:21:19, endln:21:38
            |vpiName:WIDTHA
            |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHA
            |vpiActual:
            \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:6:11, endln:6:22
          |vpiOperand:
          \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:21:31, endln:21:37
            |vpiParent:
            \_Operation: , line:21:19, endln:21:38
            |vpiName:WIDTHB
            |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHB
            |vpiActual:
            \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:3:11, endln:3:21
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:21:42, endln:21:48
          |vpiParent:
          \_Operation: , line:21:19, endln:21:60
          |vpiName:WIDTHA
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHA
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:6:11, endln:6:22
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:21:53, endln:21:59
          |vpiParent:
          \_Operation: , line:21:19, endln:21:60
          |vpiName:WIDTHB
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHB
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:3:11, endln:3:21
    |vpiObject:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:21:20, endln:21:26
    |vpiObject:
    \_Operation: , line:21:19, endln:21:38
    |vpiObject:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:21:31, endln:21:37
    |vpiObject:
    \_Operation: , line:21:19, endln:21:60
    |vpiObject:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:21:42, endln:21:48
    |vpiObject:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:21:53, endln:21:59
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (min), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:43:23, endln:43:43
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv
    |vpiName:min
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (min), line:22:1, endln:22:41
    |vpiSectionStartLine:22
    |vpiSectionStartColumn:18
    |vpiSectionEndLine:22
    |vpiSectionEndColumn:61
    |vpiSourceStartLine:43
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:43
    |vpiSourceEndColumn:66
    |vpiObject:
    \_Operation: , line:22:18, endln:22:61
      |vpiParent:
      \_ParamAssign: , line:43:12, endln:43:43
      |vpiOpType:33
      |vpiOperand:
      \_Operation: , line:22:19, endln:22:60
        |vpiParent:
        \_Operation: , line:22:18, endln:22:61
        |vpiOpType:32
        |vpiOperand:
        \_Operation: , line:22:19, endln:22:38
          |vpiParent:
          \_Operation: , line:22:19, endln:22:60
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:22:20, endln:22:26
            |vpiParent:
            \_Operation: , line:22:19, endln:22:38
            |vpiName:WIDTHA
            |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHA
            |vpiActual:
            \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:6:11, endln:6:22
          |vpiOperand:
          \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:22:31, endln:22:37
            |vpiParent:
            \_Operation: , line:22:19, endln:22:38
            |vpiName:WIDTHB
            |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHB
            |vpiActual:
            \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:3:11, endln:3:21
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:22:42, endln:22:48
          |vpiParent:
          \_Operation: , line:22:19, endln:22:60
          |vpiName:WIDTHA
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHA
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:6:11, endln:6:22
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:22:53, endln:22:59
          |vpiParent:
          \_Operation: , line:22:19, endln:22:60
          |vpiName:WIDTHB
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHB
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:3:11, endln:3:21
    |vpiObject:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:22:20, endln:22:26
    |vpiObject:
    \_Operation: , line:22:19, endln:22:38
    |vpiObject:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:22:31, endln:22:37
    |vpiObject:
    \_Operation: , line:22:19, endln:22:60
    |vpiObject:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:22:42, endln:22:48
    |vpiObject:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:22:53, endln:22:59
|vpiAllModules:
\_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@asym_ram_tdp_write_first_dc)
    |vpiName:work@asym_ram_tdp_write_first_dc
  |vpiParameter:
  \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:3:11, endln:3:21
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |UINT:4
    |vpiName:WIDTHB
    |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHB
  |vpiParameter:
  \_Parameter: (work@asym_ram_tdp_write_first_dc.SIZEB), line:4:11, endln:4:23
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |UINT:1024
    |vpiName:SIZEB
    |vpiFullName:work@asym_ram_tdp_write_first_dc.SIZEB
  |vpiParameter:
  \_Parameter: (work@asym_ram_tdp_write_first_dc.ADDRWIDTHB), line:5:11, endln:5:26
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |UINT:10
    |vpiName:ADDRWIDTHB
    |vpiFullName:work@asym_ram_tdp_write_first_dc.ADDRWIDTHB
  |vpiParameter:
  \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:6:11, endln:6:22
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |UINT:16
    |vpiName:WIDTHA
    |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHA
  |vpiParameter:
  \_Parameter: (work@asym_ram_tdp_write_first_dc.SIZEA), line:7:11, endln:7:22
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |UINT:256
    |vpiName:SIZEA
    |vpiFullName:work@asym_ram_tdp_write_first_dc.SIZEA
  |vpiParameter:
  \_Parameter: (work@asym_ram_tdp_write_first_dc.ADDRWIDTHA), line:8:11, endln:8:25
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |UINT:8
    |vpiName:ADDRWIDTHA
    |vpiFullName:work@asym_ram_tdp_write_first_dc.ADDRWIDTHA
  |vpiParameter:
  \_Parameter: (work@asym_ram_tdp_write_first_dc.maxSIZE), line:41:12, endln:41:40
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiLocalParam:1
    |vpiName:maxSIZE
    |vpiFullName:work@asym_ram_tdp_write_first_dc.maxSIZE
  |vpiParameter:
  \_Parameter: (work@asym_ram_tdp_write_first_dc.maxWIDTH), line:42:12, endln:42:43
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiLocalParam:1
    |vpiName:maxWIDTH
    |vpiFullName:work@asym_ram_tdp_write_first_dc.maxWIDTH
  |vpiParameter:
  \_Parameter: (work@asym_ram_tdp_write_first_dc.minWIDTH), line:43:12, endln:43:43
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiLocalParam:1
    |vpiName:minWIDTH
    |vpiFullName:work@asym_ram_tdp_write_first_dc.minWIDTH
  |vpiParameter:
  \_Parameter: (work@asym_ram_tdp_write_first_dc.RATIO), line:44:12, endln:44:39
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiLocalParam:1
    |vpiName:RATIO
    |vpiFullName:work@asym_ram_tdp_write_first_dc.RATIO
  |vpiParameter:
  \_Parameter: (work@asym_ram_tdp_write_first_dc.log2RATIO), line:45:12, endln:45:35
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiLocalParam:1
    |vpiName:log2RATIO
    |vpiFullName:work@asym_ram_tdp_write_first_dc.log2RATIO
  |vpiParamAssign:
  \_ParamAssign: , line:3:11, endln:3:21
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_Constant: , line:3:20, endln:3:21
      |vpiParent:
      \_ParamAssign: , line:3:11, endln:3:21
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:3:11, endln:3:21
  |vpiParamAssign:
  \_ParamAssign: , line:4:11, endln:4:23
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_Constant: , line:4:19, endln:4:23
      |vpiParent:
      \_ParamAssign: , line:4:11, endln:4:23
      |vpiDecompile:1024
      |vpiSize:64
      |UINT:1024
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@asym_ram_tdp_write_first_dc.SIZEB), line:4:11, endln:4:23
  |vpiParamAssign:
  \_ParamAssign: , line:5:11, endln:5:26
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_Constant: , line:5:24, endln:5:26
      |vpiParent:
      \_ParamAssign: , line:5:11, endln:5:26
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@asym_ram_tdp_write_first_dc.ADDRWIDTHB), line:5:11, endln:5:26
  |vpiParamAssign:
  \_ParamAssign: , line:6:11, endln:6:22
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_Constant: , line:6:20, endln:6:22
      |vpiParent:
      \_ParamAssign: , line:6:11, endln:6:22
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:6:11, endln:6:22
  |vpiParamAssign:
  \_ParamAssign: , line:7:11, endln:7:22
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_Constant: , line:7:19, endln:7:22
      |vpiParent:
      \_ParamAssign: , line:7:11, endln:7:22
      |vpiDecompile:256
      |vpiSize:64
      |UINT:256
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@asym_ram_tdp_write_first_dc.SIZEA), line:7:11, endln:7:22
  |vpiParamAssign:
  \_ParamAssign: , line:8:11, endln:8:25
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_Constant: , line:8:24, endln:8:25
      |vpiParent:
      \_ParamAssign: , line:8:11, endln:8:25
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@asym_ram_tdp_write_first_dc.ADDRWIDTHA), line:8:11, endln:8:25
  |vpiParamAssign:
  \_ParamAssign: , line:41:12, endln:41:40
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_Operation: , line:21:18, endln:21:57
    |vpiLhs:
    \_Parameter: (work@asym_ram_tdp_write_first_dc.maxSIZE), line:41:12, endln:41:40
  |vpiParamAssign:
  \_ParamAssign: , line:42:12, endln:42:43
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_Operation: , line:21:18, endln:21:61
    |vpiLhs:
    \_Parameter: (work@asym_ram_tdp_write_first_dc.maxWIDTH), line:42:12, endln:42:43
  |vpiParamAssign:
  \_ParamAssign: , line:43:12, endln:43:43
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_Operation: , line:22:18, endln:22:61
    |vpiLhs:
    \_Parameter: (work@asym_ram_tdp_write_first_dc.minWIDTH), line:43:12, endln:43:43
  |vpiParamAssign:
  \_ParamAssign: , line:44:12, endln:44:39
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_Operation: , line:44:20, endln:44:39
      |vpiParent:
      \_ParamAssign: , line:44:12, endln:44:39
      |vpiOpType:12
      |vpiOperand:
      \_RefObj: (work@asym_ram_tdp_write_first_dc.maxWIDTH), line:44:20, endln:44:28
        |vpiParent:
        \_Operation: , line:44:20, endln:44:39
        |vpiName:maxWIDTH
        |vpiFullName:work@asym_ram_tdp_write_first_dc.maxWIDTH
        |vpiActual:
        \_Parameter: (work@asym_ram_tdp_write_first_dc.maxWIDTH), line:42:12, endln:42:43
      |vpiOperand:
      \_RefObj: (work@asym_ram_tdp_write_first_dc.minWIDTH), line:44:31, endln:44:39
        |vpiParent:
        \_Operation: , line:44:20, endln:44:39
        |vpiName:minWIDTH
        |vpiFullName:work@asym_ram_tdp_write_first_dc.minWIDTH
        |vpiActual:
        \_Parameter: (work@asym_ram_tdp_write_first_dc.minWIDTH), line:43:12, endln:43:43
    |vpiLhs:
    \_Parameter: (work@asym_ram_tdp_write_first_dc.RATIO), line:44:12, endln:44:39
  |vpiParamAssign:
  \_ParamAssign: , line:45:12, endln:45:35
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_FuncCall: (log2), line:45:24, endln:45:34
      |vpiParent:
      \_ParamAssign: , line:45:12, endln:45:35
      |vpiArgument:
      \_RefObj: (work@asym_ram_tdp_write_first_dc.RATIO), line:45:29, endln:45:34
        |vpiParent:
        \_FuncCall: (log2), line:45:24, endln:45:34
        |vpiName:RATIO
        |vpiFullName:work@asym_ram_tdp_write_first_dc.RATIO
        |vpiActual:
        \_Parameter: (work@asym_ram_tdp_write_first_dc.RATIO), line:44:12, endln:44:39
      |vpiName:
      \_Identifier: (log2)
        |vpiName:log2
      |vpiFunction:
      \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
    |vpiLhs:
    \_Parameter: (work@asym_ram_tdp_write_first_dc.log2RATIO), line:45:12, endln:45:35
  |vpiInternalScope:
  \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:
    \_Identifier: (log2)
      |vpiName:log2
    |vpiFullName:work@asym_ram_tdp_write_first_dc.log2
    |vpiInternalScope:
    \_Begin: (work@asym_ram_tdp_write_first_dc.log2), line:28:1, endln:38:4
      |vpiParent:
      \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
      |vpiFullName:work@asym_ram_tdp_write_first_dc.log2
      |vpiStmt:
      \_IfElse: , line:29:5, endln:37:8
        |vpiParent:
        \_Begin: (work@asym_ram_tdp_write_first_dc.log2), line:28:1, endln:38:4
        |vpiCondition:
        \_Operation: , line:29:9, endln:29:18
          |vpiParent:
          \_IfElse: , line:29:5, endln:37:8
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@asym_ram_tdp_write_first_dc.log2.value), line:29:9, endln:29:14
            |vpiParent:
            \_Operation: , line:29:9, endln:29:18
            |vpiName:value
            |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.value
            |vpiActual:
            \_IODecl: (value), line:25:15, endln:25:20
          |vpiOperand:
          \_Constant: , line:29:17, endln:29:18
            |vpiParent:
            \_Operation: , line:29:9, endln:29:18
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiStmt:
        \_Assignment: , line:30:9, endln:30:21
          |vpiParent:
          \_IfElse: , line:29:5, endln:37:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_RefObj: (work@asym_ram_tdp_write_first_dc.log2.value), line:30:16, endln:30:21
            |vpiParent:
            \_Assignment: , line:30:9, endln:30:21
            |vpiName:value
            |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.value
            |vpiActual:
            \_IODecl: (value), line:25:15, endln:25:20
          |vpiLhs:
          \_RefObj: (work@asym_ram_tdp_write_first_dc.log2.log2), line:30:9, endln:30:13
            |vpiParent:
            \_Assignment: , line:30:9, endln:30:21
            |vpiName:log2
            |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.log2
            |vpiActual:
            \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
        |vpiElseStmt:
        \_Begin: (work@asym_ram_tdp_write_first_dc.log2), line:32:5, endln:37:8
          |vpiParent:
          \_IfElse: , line:29:5, endln:37:8
          |vpiFullName:work@asym_ram_tdp_write_first_dc.log2
          |vpiVariables:
          \_RefVar: (work@asym_ram_tdp_write_first_dc.log2), line:34:18, endln:34:21
            |vpiParent:
            \_Begin: (work@asym_ram_tdp_write_first_dc.log2), line:32:5, endln:37:8
            |vpiFullName:work@asym_ram_tdp_write_first_dc.log2
          |vpiInternalScope:
          \_ForStmt: (work@asym_ram_tdp_write_first_dc.log2), line:34:13, endln:35:38
            |vpiParent:
            \_Begin: (work@asym_ram_tdp_write_first_dc.log2), line:32:5, endln:37:8
            |vpiFullName:work@asym_ram_tdp_write_first_dc.log2
            |vpiForInitStmt:
            \_Assignment: , line:34:18, endln:34:23
              |vpiParent:
              \_ForStmt: (work@asym_ram_tdp_write_first_dc.log2), line:34:13, endln:35:38
              |vpiRhs:
              \_Constant: , line:34:22, endln:34:23
                |vpiParent:
                \_Assignment: , line:34:18, endln:34:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefVar: (work@asym_ram_tdp_write_first_dc.log2), line:34:18, endln:34:21
            |vpiForIncStmt:
            \_Assignment: , line:34:36, endln:34:45
              |vpiParent:
              \_ForStmt: (work@asym_ram_tdp_write_first_dc.log2), line:34:13, endln:35:38
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:34:40, endln:34:45
                |vpiParent:
                \_Assignment: , line:34:36, endln:34:45
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@asym_ram_tdp_write_first_dc.log2.res), line:34:40, endln:34:43
                  |vpiParent:
                  \_Operation: , line:34:40, endln:34:45
                  |vpiName:res
                  |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.res
                  |vpiActual:
                  \_IntegerNet: (work@asym_ram_tdp_write_first_dc.log2.res), line:27:9, endln:27:12
                |vpiOperand:
                \_Constant: , line:34:44, endln:34:45
                  |vpiParent:
                  \_Operation: , line:34:40, endln:34:45
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@asym_ram_tdp_write_first_dc.log2.res), line:34:36, endln:34:39
                |vpiParent:
                \_Assignment: , line:34:36, endln:34:45
                |vpiName:res
                |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.res
                |vpiActual:
                \_IntegerNet: (work@asym_ram_tdp_write_first_dc.log2.res), line:27:9, endln:27:12
            |vpiCondition:
            \_Operation: , line:34:25, endln:34:34
              |vpiParent:
              \_ForStmt: (work@asym_ram_tdp_write_first_dc.log2), line:34:13, endln:35:38
              |vpiOpType:18
              |vpiOperand:
              \_RefObj: (work@asym_ram_tdp_write_first_dc.log2.shifted), line:34:25, endln:34:32
                |vpiParent:
                \_Operation: , line:34:25, endln:34:34
                |vpiName:shifted
                |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.shifted
                |vpiActual:
                \_LogicNet: (work@asym_ram_tdp_write_first_dc.log2.shifted), line:26:12, endln:26:19
              |vpiOperand:
              \_Constant: , line:34:33, endln:34:34
                |vpiParent:
                \_Operation: , line:34:25, endln:34:34
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:35:17, endln:35:37
              |vpiParent:
              \_ForStmt: (work@asym_ram_tdp_write_first_dc.log2), line:34:13, endln:35:38
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:35:27, endln:35:37
                |vpiParent:
                \_Assignment: , line:35:17, endln:35:37
                |vpiOpType:23
                |vpiOperand:
                \_RefObj: (work@asym_ram_tdp_write_first_dc.log2.shifted), line:35:27, endln:35:34
                  |vpiParent:
                  \_Operation: , line:35:27, endln:35:37
                  |vpiName:shifted
                  |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.shifted
                  |vpiActual:
                  \_LogicNet: (work@asym_ram_tdp_write_first_dc.log2.shifted), line:26:12, endln:26:19
                |vpiOperand:
                \_Constant: , line:35:36, endln:35:37
                  |vpiParent:
                  \_Operation: , line:35:27, endln:35:37
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@asym_ram_tdp_write_first_dc.log2.shifted), line:35:17, endln:35:24
                |vpiParent:
                \_Assignment: , line:35:17, endln:35:37
                |vpiName:shifted
                |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.shifted
                |vpiActual:
                \_LogicNet: (work@asym_ram_tdp_write_first_dc.log2.shifted), line:26:12, endln:26:19
          |vpiImportTypespec:
          \_RefVar: (work@asym_ram_tdp_write_first_dc.log2), line:34:18, endln:34:21
          |vpiStmt:
          \_Assignment: , line:33:9, endln:33:26
            |vpiParent:
            \_Begin: (work@asym_ram_tdp_write_first_dc.log2), line:32:5, endln:37:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Operation: , line:33:19, endln:33:26
              |vpiParent:
              \_Assignment: , line:33:9, endln:33:26
              |vpiOpType:11
              |vpiOperand:
              \_RefObj: (work@asym_ram_tdp_write_first_dc.log2.value), line:33:19, endln:33:24
                |vpiParent:
                \_Operation: , line:33:19, endln:33:26
                |vpiName:value
                |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.value
                |vpiActual:
                \_IODecl: (value), line:25:15, endln:25:20
              |vpiOperand:
              \_Constant: , line:33:25, endln:33:26
                |vpiParent:
                \_Operation: , line:33:19, endln:33:26
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@asym_ram_tdp_write_first_dc.log2.shifted), line:33:9, endln:33:16
              |vpiParent:
              \_Assignment: , line:33:9, endln:33:26
              |vpiName:shifted
              |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.shifted
              |vpiActual:
              \_LogicNet: (work@asym_ram_tdp_write_first_dc.log2.shifted), line:26:12, endln:26:19
          |vpiStmt:
          \_ForStmt: (work@asym_ram_tdp_write_first_dc.log2), line:34:13, endln:35:38
          |vpiStmt:
          \_Assignment: , line:36:17, endln:36:27
            |vpiParent:
            \_Begin: (work@asym_ram_tdp_write_first_dc.log2), line:32:5, endln:37:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_RefObj: (work@asym_ram_tdp_write_first_dc.log2.res), line:36:24, endln:36:27
              |vpiParent:
              \_Assignment: , line:36:17, endln:36:27
              |vpiName:res
              |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.res
              |vpiActual:
              \_IntegerNet: (work@asym_ram_tdp_write_first_dc.log2.res), line:27:9, endln:27:12
            |vpiLhs:
            \_RefObj: (work@asym_ram_tdp_write_first_dc.log2.log2), line:36:17, endln:36:21
              |vpiParent:
              \_Assignment: , line:36:17, endln:36:27
              |vpiName:log2
              |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.log2
              |vpiActual:
              \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
    |vpiTypedef:
    \_IntegerTypespec: 
      |vpiParent:
      \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
      |vpiSigned:1
    |vpiTypedef:
    \_IntegerTypespec: 
      |vpiParent:
      \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
      |vpiSigned:1
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
      |vpiRange:
      \_Range: , line:26:5, endln:26:11
        |vpiParent:
        \_LogicTypespec: 
        |vpiLeftRange:
        \_Constant: , line:26:6, endln:26:8
          |vpiParent:
          \_Range: , line:26:5, endln:26:11
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:26:9, endln:26:10
          |vpiParent:
          \_Range: , line:26:5, endln:26:11
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
      |vpiRange:
      \_Range: , line:26:5, endln:26:11
        |vpiParent:
        \_LogicTypespec: 
        |vpiLeftRange:
        \_Constant: , line:26:6, endln:26:8
          |vpiParent:
          \_Range: , line:26:5, endln:26:11
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:26:9, endln:26:10
          |vpiParent:
          \_Range: , line:26:5, endln:26:11
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypedef:
    \_IntegerTypespec: 
      |vpiParent:
      \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
      |vpiSigned:1
    |vpiTypedef:
    \_IntegerTypespec: 
      |vpiParent:
      \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
      |vpiSigned:1
    |vpiImportTypespec:
    \_IntegerTypespec: 
    |vpiImportTypespec:
    \_IntegerTypespec: 
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_LogicNet: (work@asym_ram_tdp_write_first_dc.log2.shifted), line:26:12, endln:26:19
      |vpiParent:
      \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
      |vpiTypespec:
      \_RefTypespec: (work@asym_ram_tdp_write_first_dc.log2.shifted), line:26:1, endln:26:11
        |vpiParent:
        \_LogicNet: (work@asym_ram_tdp_write_first_dc.log2.shifted), line:26:12, endln:26:19
        |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.shifted
        |vpiActual:
        \_LogicTypespec: 
      |vpiName:shifted
      |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.shifted
      |vpiSigned:1
    |vpiImportTypespec:
    \_IntegerTypespec: 
    |vpiImportTypespec:
    \_IntegerTypespec: 
    |vpiImportTypespec:
    \_IntegerNet: (work@asym_ram_tdp_write_first_dc.log2.res), line:27:9, endln:27:12
      |vpiParent:
      \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
      |vpiTypespec:
      \_RefTypespec: (work@asym_ram_tdp_write_first_dc.log2.res), line:27:1, endln:27:8
        |vpiParent:
        \_IntegerNet: (work@asym_ram_tdp_write_first_dc.log2.res), line:27:9, endln:27:12
        |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.res
        |vpiActual:
        \_IntegerTypespec: 
      |vpiName:res
      |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.res
      |vpiSigned:1
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.log2), line:24:10, endln:24:17
      |vpiParent:
      \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
      |vpiFullName:work@asym_ram_tdp_write_first_dc.log2
      |vpiActual:
      \_IntegerTypespec: 
    |vpiIODecl:
    \_IODecl: (value), line:25:15, endln:25:20
      |vpiParent:
      \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
      |vpiDirection:1
      |vpiName:value
      |vpiTypedef:
      \_RefTypespec: (work@asym_ram_tdp_write_first_dc.log2.value), line:25:7, endln:25:14
        |vpiParent:
        \_IODecl: (value), line:25:15, endln:25:20
        |vpiFullName:work@asym_ram_tdp_write_first_dc.log2.value
        |vpiActual:
        \_IntegerTypespec: 
    |vpiStmt:
    \_Begin: (work@asym_ram_tdp_write_first_dc.log2), line:28:1, endln:38:4
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:14:7, endln:14:23
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:14:8, endln:14:20
        |vpiParent:
        \_Range: , line:14:7, endln:14:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.ADDRWIDTHA), line:14:8, endln:14:18
          |vpiParent:
          \_Operation: , line:14:8, endln:14:20
          |vpiName:ADDRWIDTHA
          |vpiFullName:work@asym_ram_tdp_write_first_dc.ADDRWIDTHA
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.ADDRWIDTHA), line:8:11, endln:8:25
        |vpiOperand:
        \_Constant: , line:14:19, endln:14:20
          |vpiParent:
          \_Operation: , line:14:8, endln:14:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:21, endln:14:22
        |vpiParent:
        \_Range: , line:14:7, endln:14:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:15:7, endln:15:23
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:15:8, endln:15:20
        |vpiParent:
        \_Range: , line:15:7, endln:15:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.ADDRWIDTHB), line:15:8, endln:15:18
          |vpiParent:
          \_Operation: , line:15:8, endln:15:20
          |vpiName:ADDRWIDTHB
          |vpiFullName:work@asym_ram_tdp_write_first_dc.ADDRWIDTHB
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.ADDRWIDTHB), line:5:11, endln:5:26
        |vpiOperand:
        \_Constant: , line:15:19, endln:15:20
          |vpiParent:
          \_Operation: , line:15:8, endln:15:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:21, endln:15:22
        |vpiParent:
        \_Range: , line:15:7, endln:15:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:16:7, endln:16:19
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:16:8, endln:16:16
        |vpiParent:
        \_Range: , line:16:7, endln:16:19
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:16:8, endln:16:14
          |vpiParent:
          \_Operation: , line:16:8, endln:16:16
          |vpiName:WIDTHA
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHA
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:6:11, endln:6:22
        |vpiOperand:
        \_Constant: , line:16:15, endln:16:16
          |vpiParent:
          \_Operation: , line:16:8, endln:16:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:17, endln:16:18
        |vpiParent:
        \_Range: , line:16:7, endln:16:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:17:7, endln:17:19
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:17:8, endln:17:16
        |vpiParent:
        \_Range: , line:17:7, endln:17:19
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:17:8, endln:17:14
          |vpiParent:
          \_Operation: , line:17:8, endln:17:16
          |vpiName:WIDTHB
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHB
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:3:11, endln:3:21
        |vpiOperand:
        \_Constant: , line:17:15, endln:17:16
          |vpiParent:
          \_Operation: , line:17:8, endln:17:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:17:17, endln:17:18
        |vpiParent:
        \_Range: , line:17:7, endln:17:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:18:8, endln:18:20
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:18:9, endln:18:17
        |vpiParent:
        \_Range: , line:18:8, endln:18:20
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:18:9, endln:18:15
          |vpiParent:
          \_Operation: , line:18:9, endln:18:17
          |vpiName:WIDTHA
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHA
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:6:11, endln:6:22
        |vpiOperand:
        \_Constant: , line:18:16, endln:18:17
          |vpiParent:
          \_Operation: , line:18:9, endln:18:17
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:18:18, endln:18:19
        |vpiParent:
        \_Range: , line:18:8, endln:18:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:19:8, endln:19:20
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:19:9, endln:19:17
        |vpiParent:
        \_Range: , line:19:8, endln:19:20
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:19:9, endln:19:15
          |vpiParent:
          \_Operation: , line:19:9, endln:19:17
          |vpiName:WIDTHB
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHB
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:3:11, endln:3:21
        |vpiOperand:
        \_Constant: , line:19:16, endln:19:17
          |vpiParent:
          \_Operation: , line:19:9, endln:19:17
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:19:18, endln:19:19
        |vpiParent:
        \_Range: , line:19:8, endln:19:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:47:5, endln:47:19
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:47:6, endln:47:16
        |vpiParent:
        \_Range: , line:47:5, endln:47:19
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.minWIDTH), line:47:6, endln:47:14
          |vpiParent:
          \_Operation: , line:47:6, endln:47:16
          |vpiName:minWIDTH
          |vpiFullName:work@asym_ram_tdp_write_first_dc.minWIDTH
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.minWIDTH), line:43:12, endln:43:43
        |vpiOperand:
        \_Constant: , line:47:15, endln:47:16
          |vpiParent:
          \_Operation: , line:47:6, endln:47:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:47:17, endln:47:18
        |vpiParent:
        \_Range: , line:47:5, endln:47:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:47:24, endln:47:37
      |vpiParent:
      \_ArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:47:25, endln:47:26
        |vpiParent:
        \_Range: , line:47:24, endln:47:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Operation: , line:47:27, endln:47:36
        |vpiParent:
        \_Range: , line:47:24, endln:47:37
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.maxSIZE), line:47:27, endln:47:34
          |vpiParent:
          \_Operation: , line:47:27, endln:47:36
          |vpiName:maxSIZE
          |vpiFullName:work@asym_ram_tdp_write_first_dc.maxSIZE
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.maxSIZE), line:41:12, endln:41:40
        |vpiOperand:
        \_Constant: , line:47:35, endln:47:36
          |vpiParent:
          \_Operation: , line:47:27, endln:47:36
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc), line:47:1, endln:47:19
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@asym_ram_tdp_write_first_dc
      |vpiActual:
      \_LogicTypespec: 
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:48:5, endln:48:17
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:48:6, endln:48:14
        |vpiParent:
        \_Range: , line:48:5, endln:48:17
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:48:6, endln:48:12
          |vpiParent:
          \_Operation: , line:48:6, endln:48:14
          |vpiName:WIDTHA
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHA
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:6:11, endln:6:22
        |vpiOperand:
        \_Constant: , line:48:13, endln:48:14
          |vpiParent:
          \_Operation: , line:48:6, endln:48:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:48:15, endln:48:16
        |vpiParent:
        \_Range: , line:48:5, endln:48:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:49:5, endln:49:17
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:49:6, endln:49:14
        |vpiParent:
        \_Range: , line:49:5, endln:49:17
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:49:6, endln:49:12
          |vpiParent:
          \_Operation: , line:49:6, endln:49:14
          |vpiName:WIDTHB
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHB
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:3:11, endln:3:21
        |vpiOperand:
        \_Constant: , line:49:13, endln:49:14
          |vpiParent:
          \_Operation: , line:49:6, endln:49:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:49:15, endln:49:16
        |vpiParent:
        \_Range: , line:49:5, endln:49:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:14:7, endln:14:23
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:14:8, endln:14:20
        |vpiParent:
        \_Range: , line:14:7, endln:14:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.ADDRWIDTHA), line:14:8, endln:14:18
          |vpiParent:
          \_Operation: , line:14:8, endln:14:20
          |vpiName:ADDRWIDTHA
          |vpiFullName:work@asym_ram_tdp_write_first_dc.ADDRWIDTHA
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.ADDRWIDTHA), line:8:11, endln:8:25
        |vpiOperand:
        \_Constant: , line:14:19, endln:14:20
          |vpiParent:
          \_Operation: , line:14:8, endln:14:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:21, endln:14:22
        |vpiParent:
        \_Range: , line:14:7, endln:14:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:15:7, endln:15:23
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:15:8, endln:15:20
        |vpiParent:
        \_Range: , line:15:7, endln:15:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.ADDRWIDTHB), line:15:8, endln:15:18
          |vpiParent:
          \_Operation: , line:15:8, endln:15:20
          |vpiName:ADDRWIDTHB
          |vpiFullName:work@asym_ram_tdp_write_first_dc.ADDRWIDTHB
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.ADDRWIDTHB), line:5:11, endln:5:26
        |vpiOperand:
        \_Constant: , line:15:19, endln:15:20
          |vpiParent:
          \_Operation: , line:15:8, endln:15:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:21, endln:15:22
        |vpiParent:
        \_Range: , line:15:7, endln:15:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:16:7, endln:16:19
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:16:8, endln:16:16
        |vpiParent:
        \_Range: , line:16:7, endln:16:19
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:16:8, endln:16:14
          |vpiParent:
          \_Operation: , line:16:8, endln:16:16
          |vpiName:WIDTHA
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHA
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:6:11, endln:6:22
        |vpiOperand:
        \_Constant: , line:16:15, endln:16:16
          |vpiParent:
          \_Operation: , line:16:8, endln:16:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:17, endln:16:18
        |vpiParent:
        \_Range: , line:16:7, endln:16:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:18:8, endln:18:20
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:18:9, endln:18:17
        |vpiParent:
        \_Range: , line:18:8, endln:18:20
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:18:9, endln:18:15
          |vpiParent:
          \_Operation: , line:18:9, endln:18:17
          |vpiName:WIDTHA
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHA
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHA), line:6:11, endln:6:22
        |vpiOperand:
        \_Constant: , line:18:16, endln:18:17
          |vpiParent:
          \_Operation: , line:18:9, endln:18:17
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:18:18, endln:18:19
        |vpiParent:
        \_Range: , line:18:8, endln:18:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:17:7, endln:17:19
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:17:8, endln:17:16
        |vpiParent:
        \_Range: , line:17:7, endln:17:19
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:17:8, endln:17:14
          |vpiParent:
          \_Operation: , line:17:8, endln:17:16
          |vpiName:WIDTHB
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHB
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:3:11, endln:3:21
        |vpiOperand:
        \_Constant: , line:17:15, endln:17:16
          |vpiParent:
          \_Operation: , line:17:8, endln:17:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:17:17, endln:17:18
        |vpiParent:
        \_Range: , line:17:7, endln:17:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRange:
    \_Range: , line:19:8, endln:19:20
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:19:9, endln:19:17
        |vpiParent:
        \_Range: , line:19:8, endln:19:20
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:19:9, endln:19:15
          |vpiParent:
          \_Operation: , line:19:9, endln:19:17
          |vpiName:WIDTHB
          |vpiFullName:work@asym_ram_tdp_write_first_dc.WIDTHB
          |vpiActual:
          \_Parameter: (work@asym_ram_tdp_write_first_dc.WIDTHB), line:3:11, endln:3:21
        |vpiOperand:
        \_Constant: , line:19:16, endln:19:17
          |vpiParent:
          \_Operation: , line:19:9, endln:19:17
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:19:18, endln:19:19
        |vpiParent:
        \_Range: , line:19:8, endln:19:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.clkA), line:1:37, endln:1:41
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:clkA
    |vpiFullName:work@asym_ram_tdp_write_first_dc.clkA
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.clkB), line:1:43, endln:1:47
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:clkB
    |vpiFullName:work@asym_ram_tdp_write_first_dc.clkB
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.weA), line:1:55, endln:1:58
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:weA
    |vpiFullName:work@asym_ram_tdp_write_first_dc.weA
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.weB), line:1:66, endln:1:69
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:weB
    |vpiFullName:work@asym_ram_tdp_write_first_dc.weB
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.enaA), line:1:49, endln:1:53
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:enaA
    |vpiFullName:work@asym_ram_tdp_write_first_dc.enaA
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.enaB), line:1:60, endln:1:64
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:enaB
    |vpiFullName:work@asym_ram_tdp_write_first_dc.enaB
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.addrA), line:1:71, endln:1:76
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.addrA), line:14:7, endln:14:23
      |vpiParent:
      \_LogicNet: (work@asym_ram_tdp_write_first_dc.addrA), line:1:71, endln:1:76
      |vpiFullName:work@asym_ram_tdp_write_first_dc.addrA
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:addrA
    |vpiFullName:work@asym_ram_tdp_write_first_dc.addrA
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.addrB), line:1:78, endln:1:83
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.addrB), line:15:7, endln:15:23
      |vpiParent:
      \_LogicNet: (work@asym_ram_tdp_write_first_dc.addrB), line:1:78, endln:1:83
      |vpiFullName:work@asym_ram_tdp_write_first_dc.addrB
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:addrB
    |vpiFullName:work@asym_ram_tdp_write_first_dc.addrB
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.diA), line:1:85, endln:1:88
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.diA), line:16:7, endln:16:19
      |vpiParent:
      \_LogicNet: (work@asym_ram_tdp_write_first_dc.diA), line:1:85, endln:1:88
      |vpiFullName:work@asym_ram_tdp_write_first_dc.diA
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:diA
    |vpiFullName:work@asym_ram_tdp_write_first_dc.diA
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.diB), line:1:95, endln:1:98
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.diB), line:17:7, endln:17:19
      |vpiParent:
      \_LogicNet: (work@asym_ram_tdp_write_first_dc.diB), line:1:95, endln:1:98
      |vpiFullName:work@asym_ram_tdp_write_first_dc.diB
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:diB
    |vpiFullName:work@asym_ram_tdp_write_first_dc.diB
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.doA), line:1:90, endln:1:93
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.doA), line:18:8, endln:18:20
      |vpiParent:
      \_LogicNet: (work@asym_ram_tdp_write_first_dc.doA), line:1:90, endln:1:93
      |vpiFullName:work@asym_ram_tdp_write_first_dc.doA
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:doA
    |vpiFullName:work@asym_ram_tdp_write_first_dc.doA
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.doB), line:1:100, endln:1:103
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.doB), line:19:8, endln:19:20
      |vpiParent:
      \_LogicNet: (work@asym_ram_tdp_write_first_dc.doB), line:1:100, endln:1:103
      |vpiFullName:work@asym_ram_tdp_write_first_dc.doB
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:doB
    |vpiFullName:work@asym_ram_tdp_write_first_dc.doB
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@asym_ram_tdp_write_first_dc.RAM), line:47:20, endln:47:23
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.RAM), line:47:1, endln:47:19
      |vpiParent:
      \_ArrayNet: (work@asym_ram_tdp_write_first_dc.RAM), line:47:20, endln:47:23
      |vpiFullName:work@asym_ram_tdp_write_first_dc.RAM
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:RAM
    |vpiFullName:work@asym_ram_tdp_write_first_dc.RAM
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.readA), line:48:18, endln:48:23
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.readA), line:48:1, endln:48:17
      |vpiParent:
      \_LogicNet: (work@asym_ram_tdp_write_first_dc.readA), line:48:18, endln:48:23
      |vpiFullName:work@asym_ram_tdp_write_first_dc.readA
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:readA
    |vpiFullName:work@asym_ram_tdp_write_first_dc.readA
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.readB), line:49:18, endln:49:23
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.readB), line:49:1, endln:49:17
      |vpiParent:
      \_LogicNet: (work@asym_ram_tdp_write_first_dc.readB), line:49:18, endln:49:23
      |vpiFullName:work@asym_ram_tdp_write_first_dc.readB
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:readB
    |vpiFullName:work@asym_ram_tdp_write_first_dc.readB
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@asym_ram_tdp_write_first_dc
  |vpiTaskFunc:
  \_Function: (work@asym_ram_tdp_write_first_dc.log2), line:24:1, endln:39:12
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.clkA), line:1:37, endln:1:41
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.clkB), line:1:43, endln:1:47
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.weA), line:1:55, endln:1:58
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.weB), line:1:66, endln:1:69
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.enaA), line:1:49, endln:1:53
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.enaB), line:1:60, endln:1:64
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.addrA), line:1:71, endln:1:76
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.addrB), line:1:78, endln:1:83
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.diA), line:1:85, endln:1:88
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.diB), line:1:95, endln:1:98
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.doA), line:1:90, endln:1:93
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.doB), line:1:100, endln:1:103
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.readA), line:48:18, endln:48:23
  |vpiNet:
  \_LogicNet: (work@asym_ram_tdp_write_first_dc.readB), line:49:18, endln:49:23
  |vpiArrayNet:
  \_ArrayNet: (work@asym_ram_tdp_write_first_dc.RAM), line:47:20, endln:47:23
  |vpiPort:
  \_Port: (clkA), line:1:37, endln:1:41
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:clkA
    |vpiDirection:1
  |vpiPort:
  \_Port: (clkB), line:1:43, endln:1:47
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:clkB
    |vpiDirection:1
  |vpiPort:
  \_Port: (enaA), line:1:49, endln:1:53
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:enaA
    |vpiDirection:1
  |vpiPort:
  \_Port: (weA), line:1:55, endln:1:58
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:weA
    |vpiDirection:1
  |vpiPort:
  \_Port: (enaB), line:1:60, endln:1:64
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:enaB
    |vpiDirection:1
  |vpiPort:
  \_Port: (weB), line:1:66, endln:1:69
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:weB
    |vpiDirection:1
  |vpiPort:
  \_Port: (addrA), line:1:71, endln:1:76
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:addrA
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.addrA), line:14:7, endln:14:23
      |vpiParent:
      \_Port: (addrA), line:1:71, endln:1:76
      |vpiFullName:work@asym_ram_tdp_write_first_dc.addrA
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (addrB), line:1:78, endln:1:83
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:addrB
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.addrB), line:15:7, endln:15:23
      |vpiParent:
      \_Port: (addrB), line:1:78, endln:1:83
      |vpiFullName:work@asym_ram_tdp_write_first_dc.addrB
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (diA), line:1:85, endln:1:88
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:diA
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.diA), line:16:7, endln:16:19
      |vpiParent:
      \_Port: (diA), line:1:85, endln:1:88
      |vpiFullName:work@asym_ram_tdp_write_first_dc.diA
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (doA), line:1:90, endln:1:93
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:doA
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.doA), line:18:8, endln:18:20
      |vpiParent:
      \_Port: (doA), line:1:90, endln:1:93
      |vpiFullName:work@asym_ram_tdp_write_first_dc.doA
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (diB), line:1:95, endln:1:98
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:diB
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.diB), line:17:7, endln:17:19
      |vpiParent:
      \_Port: (diB), line:1:95, endln:1:98
      |vpiFullName:work@asym_ram_tdp_write_first_dc.diB
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (doB), line:1:100, endln:1:103
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiName:doB
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@asym_ram_tdp_write_first_dc.doB), line:19:8, endln:19:20
      |vpiParent:
      \_Port: (doB), line:1:100, endln:1:103
      |vpiFullName:work@asym_ram_tdp_write_first_dc.doB
      |vpiActual:
      \_LogicTypespec: 
  |vpiProcess:
  \_Always: , line:50:1, endln:58:4
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiStmt:
    \_EventControl: , line:50:8, endln:50:23
      |vpiParent:
      \_Always: , line:50:1, endln:58:4
      |vpiCondition:
      \_Operation: , line:50:10, endln:50:22
        |vpiParent:
        \_EventControl: , line:50:8, endln:50:23
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@asym_ram_tdp_write_first_dc.clkB), line:50:18, endln:50:22
          |vpiParent:
          \_Operation: , line:50:10, endln:50:22
          |vpiName:clkB
          |vpiFullName:work@asym_ram_tdp_write_first_dc.clkB
          |vpiActual:
          \_LogicNet: (work@asym_ram_tdp_write_first_dc.clkB), line:1:43, endln:1:47
      |vpiStmt:
      \_Begin: (work@asym_ram_tdp_write_first_dc), line:51:1, endln:58:4
        |vpiParent:
        \_EventControl: , line:50:8, endln:50:23
        |vpiFullName:work@asym_ram_tdp_write_first_dc
        |vpiStmt:
        \_IfStmt: , line:52:5, endln:57:8
          |vpiParent:
          \_Begin: (work@asym_ram_tdp_write_first_dc), line:51:1, endln:58:4
          |vpiCondition:
          \_RefObj: (work@asym_ram_tdp_write_first_dc.enaB), line:52:9, endln:52:13
            |vpiParent:
            \_IfStmt: , line:52:5, endln:57:8
            |vpiName:enaB
            |vpiFullName:work@asym_ram_tdp_write_first_dc.enaB
            |vpiActual:
            \_LogicNet: (work@asym_ram_tdp_write_first_dc.enaB), line:1:60, endln:1:64
          |vpiStmt:
          \_Begin: (work@asym_ram_tdp_write_first_dc), line:53:5, endln:57:8
            |vpiParent:
            \_IfStmt: , line:52:5, endln:57:8
            |vpiFullName:work@asym_ram_tdp_write_first_dc
            |vpiStmt:
            \_IfStmt: , line:54:9, endln:55:30
              |vpiParent:
              \_Begin: (work@asym_ram_tdp_write_first_dc), line:53:5, endln:57:8
              |vpiCondition:
              \_RefObj: (work@asym_ram_tdp_write_first_dc.weB), line:54:13, endln:54:16
                |vpiParent:
                \_IfStmt: , line:54:9, endln:55:30
                |vpiName:weB
                |vpiFullName:work@asym_ram_tdp_write_first_dc.weB
                |vpiActual:
                \_LogicNet: (work@asym_ram_tdp_write_first_dc.weB), line:1:66, endln:1:69
              |vpiStmt:
              \_Assignment: , line:55:13, endln:55:29
                |vpiParent:
                \_IfStmt: , line:54:9, endln:55:30
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@asym_ram_tdp_write_first_dc.diB), line:55:26, endln:55:29
                  |vpiParent:
                  \_Assignment: , line:55:13, endln:55:29
                  |vpiName:diB
                  |vpiFullName:work@asym_ram_tdp_write_first_dc.diB
                  |vpiActual:
                  \_LogicNet: (work@asym_ram_tdp_write_first_dc.diB), line:1:95, endln:1:98
                |vpiLhs:
                \_BitSelect: (work@asym_ram_tdp_write_first_dc.RAM), line:55:16, endln:55:23
                  |vpiParent:
                  \_Assignment: , line:55:13, endln:55:29
                  |vpiName:RAM
                  |vpiFullName:work@asym_ram_tdp_write_first_dc.RAM
                  |vpiActual:
                  \_ArrayNet: (work@asym_ram_tdp_write_first_dc.RAM), line:47:20, endln:47:23
                  |vpiIndex:
                  \_RefObj: (work@asym_ram_tdp_write_first_dc.addrB), line:55:17, endln:55:22
                    |vpiParent:
                    \_BitSelect: (work@asym_ram_tdp_write_first_dc.RAM), line:55:16, endln:55:23
                    |vpiName:addrB
                    |vpiFullName:work@asym_ram_tdp_write_first_dc.addrB
                    |vpiActual:
                    \_LogicNet: (work@asym_ram_tdp_write_first_dc.addrB), line:1:78, endln:1:83
            |vpiStmt:
            \_Assignment: , line:56:9, endln:56:27
              |vpiParent:
              \_Begin: (work@asym_ram_tdp_write_first_dc), line:53:5, endln:57:8
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_BitSelect: (work@asym_ram_tdp_write_first_dc.RAM), line:56:20, endln:56:27
                |vpiParent:
                \_Assignment: , line:56:9, endln:56:27
                |vpiName:RAM
                |vpiFullName:work@asym_ram_tdp_write_first_dc.RAM
                |vpiActual:
                \_ArrayNet: (work@asym_ram_tdp_write_first_dc.RAM), line:47:20, endln:47:23
                |vpiIndex:
                \_RefObj: (work@asym_ram_tdp_write_first_dc.addrB), line:56:21, endln:56:26
                  |vpiParent:
                  \_BitSelect: (work@asym_ram_tdp_write_first_dc.RAM), line:56:20, endln:56:27
                  |vpiName:addrB
                  |vpiFullName:work@asym_ram_tdp_write_first_dc.addrB
                  |vpiActual:
                  \_LogicNet: (work@asym_ram_tdp_write_first_dc.addrB), line:1:78, endln:1:83
              |vpiLhs:
              \_RefObj: (work@asym_ram_tdp_write_first_dc.readB), line:56:9, endln:56:14
                |vpiParent:
                \_Assignment: , line:56:9, endln:56:27
                |vpiName:readB
                |vpiFullName:work@asym_ram_tdp_write_first_dc.readB
                |vpiActual:
                \_LogicNet: (work@asym_ram_tdp_write_first_dc.readB), line:49:18, endln:49:23
    |vpiAlwaysType:1
  |vpiContAssign:
  \_ContAssign: , line:76:8, endln:76:19
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.readA), line:76:14, endln:76:19
      |vpiParent:
      \_ContAssign: , line:76:8, endln:76:19
      |vpiName:readA
      |vpiFullName:work@asym_ram_tdp_write_first_dc.readA
      |vpiActual:
      \_LogicNet: (work@asym_ram_tdp_write_first_dc.readA), line:48:18, endln:48:23
    |vpiLhs:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.doA), line:76:8, endln:76:11
      |vpiParent:
      \_ContAssign: , line:76:8, endln:76:19
      |vpiName:doA
      |vpiFullName:work@asym_ram_tdp_write_first_dc.doA
      |vpiActual:
      \_LogicNet: (work@asym_ram_tdp_write_first_dc.doA), line:1:90, endln:1:93
  |vpiContAssign:
  \_ContAssign: , line:77:8, endln:77:19
    |vpiParent:
    \_Module: work@asym_ram_tdp_write_first_dc (work@asym_ram_tdp_write_first_dc), file:${SURELOG_DIR}/tests/BlockingAssignRewrite/dut.sv, line:1:1, endln:79:10
    |vpiRhs:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.readB), line:77:14, endln:77:19
      |vpiParent:
      \_ContAssign: , line:77:8, endln:77:19
      |vpiName:readB
      |vpiFullName:work@asym_ram_tdp_write_first_dc.readB
      |vpiActual:
      \_LogicNet: (work@asym_ram_tdp_write_first_dc.readB), line:49:18, endln:49:23
    |vpiLhs:
    \_RefObj: (work@asym_ram_tdp_write_first_dc.doB), line:77:8, endln:77:11
      |vpiParent:
      \_ContAssign: , line:77:8, endln:77:19
      |vpiName:doB
      |vpiFullName:work@asym_ram_tdp_write_first_dc.doB
      |vpiActual:
      \_LogicNet: (work@asym_ram_tdp_write_first_dc.doB), line:1:100, endln:1:103
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 1
