{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525401276959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525401276962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 21:34:36 2018 " "Processing started: Thu May 03 21:34:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525401276962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401276962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fk_test -c fk_comb " "Command: quartus_map --read_settings_files=on --write_settings_files=off fk_test -c fk_comb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401276962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525401277391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525401277391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs 392/ik_repo/vhdl/ik/matrix_multiply/mat_3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs 392/ik_repo/vhdl/ik/matrix_multiply/mat_3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mat_3x1-behavioral " "Found design unit 1: mat_3x1-behavioral" {  } { { "../../IK/matrix_multiply/mat_3x1.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/IK/matrix_multiply/mat_3x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284777 ""} { "Info" "ISGN_ENTITY_NAME" "1 mat_3x1 " "Found entity 1: mat_3x1" {  } { { "../../IK/matrix_multiply/mat_3x1.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/IK/matrix_multiply/mat_3x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401284777 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing ../../extras/pipelining.vhdl(314) " "Unrecognized synthesis attribute \"register_balancing\" at ../../extras/pipelining.vhdl(314)" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401284779 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing ../../extras/pipelining.vhdl(356) " "Unrecognized synthesis attribute \"register_balancing\" at ../../extras/pipelining.vhdl(356)" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 356 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401284780 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing ../../extras/pipelining.vhdl(400) " "Unrecognized synthesis attribute \"register_balancing\" at ../../extras/pipelining.vhdl(400)" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 400 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401284780 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing ../../extras/pipelining.vhdl(445) " "Unrecognized synthesis attribute \"register_balancing\" at ../../extras/pipelining.vhdl(445)" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 445 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401284780 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing ../../extras/pipelining.vhdl(490) " "Unrecognized synthesis attribute \"register_balancing\" at ../../extras/pipelining.vhdl(490)" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 490 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401284780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs 392/ik_repo/vhdl/extras/pipelining.vhdl 25 12 " "Found 25 design units, including 12 entities, in source file /users/graehme/documents/college/eecs 392/ik_repo/vhdl/extras/pipelining.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipelining " "Found design unit 1: pipelining" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pipeline_ul-rtl " "Found design unit 2: pipeline_ul-rtl" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pipeline_sulv-rtl " "Found design unit 3: pipeline_sulv-rtl" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pipeline_slv-rtl " "Found design unit 4: pipeline_slv-rtl" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 397 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pipeline_u-rtl " "Found design unit 5: pipeline_u-rtl" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 442 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 pipeline_s-rtl " "Found design unit 6: pipeline_s-rtl" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 487 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fixed_delay_line-rtl " "Found design unit 7: fixed_delay_line-rtl" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 537 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 fixed_delay_line_sulv-rtl " "Found design unit 8: fixed_delay_line_sulv-rtl" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 fixed_delay_line_signed-rtl " "Found design unit 9: fixed_delay_line_signed-rtl" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 631 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 fixed_delay_line_unsigned-rtl " "Found design unit 10: fixed_delay_line_unsigned-rtl" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 680 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dynamic_delay_line_sulv-rtl " "Found design unit 11: dynamic_delay_line_sulv-rtl" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 728 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dynamic_delay_line_signed-rtl " "Found design unit 12: dynamic_delay_line_signed-rtl" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 770 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 dynamic_delay_line_unsigned-rtl " "Found design unit 13: dynamic_delay_line_unsigned-rtl" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 812 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_ul " "Found entity 1: pipeline_ul" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeline_sulv " "Found entity 2: pipeline_sulv" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipeline_slv " "Found entity 3: pipeline_slv" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipeline_u " "Found entity 4: pipeline_u" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipeline_s " "Found entity 5: pipeline_s" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_ENTITY_NAME" "6 fixed_delay_line " "Found entity 6: fixed_delay_line" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_ENTITY_NAME" "7 fixed_delay_line_sulv " "Found entity 7: fixed_delay_line_sulv" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 564 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_ENTITY_NAME" "8 fixed_delay_line_signed " "Found entity 8: fixed_delay_line_signed" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_ENTITY_NAME" "9 fixed_delay_line_unsigned " "Found entity 9: fixed_delay_line_unsigned" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_ENTITY_NAME" "10 dynamic_delay_line_sulv " "Found entity 10: dynamic_delay_line_sulv" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_ENTITY_NAME" "11 dynamic_delay_line_signed " "Found entity 11: dynamic_delay_line_signed" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""} { "Info" "ISGN_ENTITY_NAME" "12 dynamic_delay_line_unsigned " "Found entity 12: dynamic_delay_line_unsigned" {  } { { "../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/pipelining.vhdl" 796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401284781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs 392/ik_repo/vhdl/extras/cordic.vhdl 12 5 " "Found 12 design units, including 5 entities, in source file /users/graehme/documents/college/eecs 392/ik_repo/vhdl/extras/cordic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic " "Found design unit 1: cordic" {  } { { "../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284784 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cordic-body " "Found design unit 2: cordic-body" {  } { { "../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284784 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cordic_pipelined-rtl " "Found design unit 3: cordic_pipelined-rtl" {  } { { "../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 483 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284784 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cordic_flex_pipelined-rtl " "Found design unit 4: cordic_flex_pipelined-rtl" {  } { { "../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 572 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284784 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cordic_sequential-rtl " "Found design unit 5: cordic_sequential-rtl" {  } { { "../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284784 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sincos_sequential-rtl " "Found design unit 6: sincos_sequential-rtl" {  } { { "../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 773 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284784 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 sincos_pipelined-rtl " "Found design unit 7: sincos_pipelined-rtl" {  } { { "../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 863 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284784 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_pipelined " "Found entity 1: cordic_pipelined" {  } { { "../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284784 ""} { "Info" "ISGN_ENTITY_NAME" "2 cordic_flex_pipelined " "Found entity 2: cordic_flex_pipelined" {  } { { "../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284784 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic_sequential " "Found entity 3: cordic_sequential" {  } { { "../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284784 ""} { "Info" "ISGN_ENTITY_NAME" "4 sincos_sequential " "Found entity 4: sincos_sequential" {  } { { "../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284784 ""} { "Info" "ISGN_ENTITY_NAME" "5 sincos_pipelined " "Found entity 5: sincos_pipelined" {  } { { "../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 841 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401284784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs 392/ik_repo/vhdl/ik/ik_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/graehme/documents/college/eecs 392/ik_repo/vhdl/ik/ik_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ik_pack " "Found design unit 1: ik_pack" {  } { { "../../IK/ik_pack.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/IK/ik_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284787 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ik_pack-body " "Found design unit 2: ik_pack-body" {  } { { "../../IK/ik_pack.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/IK/ik_pack.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401284787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs 392/ik_repo/vhdl/fk/fk_comb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs 392/ik_repo/vhdl/fk/fk_comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fk_comb-behavioral " "Found design unit 1: fk_comb-behavioral" {  } { { "../../FK/fk_comb.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/FK/fk_comb.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284790 ""} { "Info" "ISGN_ENTITY_NAME" "1 fk_comb " "Found entity 1: fk_comb" {  } { { "../../FK/fk_comb.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/FK/fk_comb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401284790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401284790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fk_comb " "Elaborating entity \"fk_comb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525401284834 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat_r0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat_r0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1525401284882 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat_t0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat_t0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1525401284882 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat_r1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat_r1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1525401284882 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat_t1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat_t1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1525401284882 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat_r2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat_r2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1525401284882 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat_t2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat_t2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1525401284882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincos_pipelined sincos_pipelined:sincos_a0 " "Elaborating entity \"sincos_pipelined\" for hierarchy \"sincos_pipelined:sincos_a0\"" {  } { { "../../FK/fk_comb.vhd" "sincos_a0" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/FK/fk_comb.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525401284905 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525401284906 "|fk_comb|sincos_pipelined:sincos_a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_pipelined sincos_pipelined:sincos_a0\|cordic_pipelined:c " "Elaborating entity \"cordic_pipelined\" for hierarchy \"sincos_pipelined:sincos_a0\|cordic_pipelined:c\"" {  } { { "../../extras/cordic.vhdl" "c" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/extras/cordic.vhdl" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525401284943 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3402) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3402): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3402 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525401284944 "|fk_comb|sincos_pipelined:sincos_a0|cordic_pipelined:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mat_3x1 mat_3x1:mat_3x1_t2xo " "Elaborating entity \"mat_3x1\" for hierarchy \"mat_3x1:mat_3x1_t2xo\"" {  } { { "../../FK/fk_comb.vhd" "mat_3x1_t2xo" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/FK/fk_comb.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525401285045 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat_3_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat_3_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1525401285055 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../../IK/ik_pack.vhd" "Div0" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/IK/ik_pack.vhd" 223 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525401287037 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "../../IK/ik_pack.vhd" "Div1" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/IK/ik_pack.vhd" 223 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525401287037 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "../../IK/ik_pack.vhd" "Div2" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/IK/ik_pack.vhd" 223 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525401287037 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525401287037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../../IK/ik_pack.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/IK/ik_pack.vhd" 223 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525401288353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 48 " "Parameter \"LPM_WIDTHN\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525401288353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525401288353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525401288353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525401288353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525401288353 ""}  } { { "../../IK/ik_pack.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/IK/ik_pack.vhd" 223 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525401288353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2ro.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2ro.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2ro " "Found entity 1: lpm_divide_2ro" {  } { { "db/lpm_divide_2ro.tdf" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/Quartus/FK Test/db/lpm_divide_2ro.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401288402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401288402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_bdg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_bdg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_bdg " "Found entity 1: abs_divider_bdg" {  } { { "db/abs_divider_bdg.tdf" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/Quartus/FK Test/db/abs_divider_bdg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401288428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401288428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_63f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_63f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_63f " "Found entity 1: alt_u_div_63f" {  } { { "db/alt_u_div_63f.tdf" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/Quartus/FK Test/db/alt_u_div_63f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401288548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401288548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/Quartus/FK Test/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401288770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401288770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_bp9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_bp9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_bp9 " "Found entity 1: lpm_abs_bp9" {  } { { "db/lpm_abs_bp9.tdf" "" { Text "C:/Users/Graehme/Documents/College/EECS 392/IK_Repo/vhdl/Quartus/FK Test/db/lpm_abs_bp9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525401288793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401288793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525401296183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525401300060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525401300060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12872 " "Implemented 12872 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525401300969 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525401300969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12557 " "Implemented 12557 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525401300969 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "153 " "Implemented 153 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1525401300969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525401300969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525401301015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 21:35:01 2018 " "Processing ended: Thu May 03 21:35:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525401301015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525401301015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525401301015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525401301015 ""}
