/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Apr 28 03:11:18 2014
 *                 Full Compile MD5 Checksum bfcf7125bf05811fa35815b8286b23a0
 *                   (minus title and desc)  
 *                 MD5 Checksum              6043e9abcf818590a0d0d2cb13ebaf4c
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_SYSTEMPORT_INTRL2_1_H__
#define BCHP_SYSTEMPORT_INTRL2_1_H__

/***************************************************************************
 *SYSTEMPORT_INTRL2_1
 ***************************************************************************/
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS      0x004a0240 /* CPU interrupt Status Register */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET         0x004a0244 /* CPU interrupt Set Register */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR       0x004a0248 /* CPU interrupt Clear Register */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS 0x004a024c /* CPU interrupt Mask Status Register */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET    0x004a0250 /* CPU interrupt Mask Set Register */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR  0x004a0254 /* CPU interrupt Mask Clear Register */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS      0x004a0258 /* PCI interrupt Status Register */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET         0x004a025c /* PCI interrupt Set Register */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR       0x004a0260 /* PCI interrupt Clear Register */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS 0x004a0264 /* PCI interrupt Mask Status Register */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET    0x004a0268 /* PCI interrupt Mask Set Register */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR  0x004a026c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr31 [31:31] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr31_MASK 0x80000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr31_SHIFT 31
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr31_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr30 [30:30] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr30_MASK 0x40000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr30_SHIFT 30
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr30_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr29 [29:29] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr29_MASK 0x20000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr29_SHIFT 29
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr29_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr28 [28:28] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr28_MASK 0x10000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr28_SHIFT 28
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr28_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr27 [27:27] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr27_MASK 0x08000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr27_SHIFT 27
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr27_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr26 [26:26] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr26_MASK 0x04000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr26_SHIFT 26
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr26_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr25 [25:25] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr25_MASK 0x02000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr25_SHIFT 25
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr25_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr24 [24:24] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr24_MASK 0x01000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr24_SHIFT 24
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr24_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr23 [23:23] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr23_MASK 0x00800000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr23_SHIFT 23
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr23_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr22 [22:22] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr22_MASK 0x00400000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr22_SHIFT 22
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr22_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr21 [21:21] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr21_MASK 0x00200000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr21_SHIFT 21
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr21_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr20 [20:20] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr20_MASK 0x00100000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr20_SHIFT 20
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr20_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr19 [19:19] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr19_MASK 0x00080000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr19_SHIFT 19
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr19_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr18 [18:18] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr18_MASK 0x00040000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr18_SHIFT 18
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr18_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr17 [17:17] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr17_MASK 0x00020000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr17_SHIFT 17
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr17_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr16 [16:16] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr16_MASK 0x00010000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr16_SHIFT 16
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr16_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr15 [15:15] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr15_MASK 0x00008000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr15_SHIFT 15
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr15_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr14 [14:14] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr14_MASK 0x00004000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr14_SHIFT 14
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr14_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr13 [13:13] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr13_MASK 0x00002000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr13_SHIFT 13
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr13_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr12 [12:12] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr12_MASK 0x00001000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr12_SHIFT 12
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr12_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr11 [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr11_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr11_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr11_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr10 [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr10_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr10_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr10_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr9 [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr9_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr9_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr9_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr8 [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr8_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr8_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr8_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr7 [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr7_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr7_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr7_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr6 [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr6_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr6_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr6_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr5 [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr5_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr5_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr5_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr4 [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr4_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr4_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr4_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr3 [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr3_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr3_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr3_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr2 [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr2_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr2_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr2_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr1 [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr1_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr1_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr1_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_STATUS :: tdma_multi_buffer_done_intr0 [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr0_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr0_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_STATUS_tdma_multi_buffer_done_intr0_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr31 [31:31] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr31_MASK 0x80000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr31_SHIFT 31
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr31_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr30 [30:30] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr30_MASK 0x40000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr30_SHIFT 30
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr30_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr29 [29:29] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr29_MASK 0x20000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr29_SHIFT 29
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr29_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr28 [28:28] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr28_MASK 0x10000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr28_SHIFT 28
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr28_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr27 [27:27] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr27_MASK 0x08000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr27_SHIFT 27
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr27_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr26 [26:26] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr26_MASK 0x04000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr26_SHIFT 26
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr26_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr25 [25:25] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr25_MASK 0x02000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr25_SHIFT 25
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr25_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr24 [24:24] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr24_MASK 0x01000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr24_SHIFT 24
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr24_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr23 [23:23] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr23_MASK 0x00800000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr23_SHIFT 23
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr23_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr22 [22:22] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr22_MASK 0x00400000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr22_SHIFT 22
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr22_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr21 [21:21] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr21_MASK 0x00200000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr21_SHIFT 21
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr21_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr20 [20:20] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr20_MASK 0x00100000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr20_SHIFT 20
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr20_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr19 [19:19] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr19_MASK 0x00080000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr19_SHIFT 19
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr19_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr18 [18:18] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr18_MASK 0x00040000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr18_SHIFT 18
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr18_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr17 [17:17] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr17_MASK 0x00020000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr17_SHIFT 17
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr17_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr16 [16:16] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr16_MASK 0x00010000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr16_SHIFT 16
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr16_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr15 [15:15] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr15_MASK 0x00008000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr15_SHIFT 15
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr15_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr14 [14:14] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr14_MASK 0x00004000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr14_SHIFT 14
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr14_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr13 [13:13] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr13_MASK 0x00002000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr13_SHIFT 13
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr13_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr12 [12:12] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr12_MASK 0x00001000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr12_SHIFT 12
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr12_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr11 [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr11_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr11_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr11_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr10 [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr10_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr10_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr10_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr9 [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr9_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr9_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr9_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr8 [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr8_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr8_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr8_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr7 [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr7_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr7_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr7_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr6 [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr6_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr6_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr6_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr5 [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr5_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr5_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr5_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr4 [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr4_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr4_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr4_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr3 [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr3_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr3_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr3_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr2 [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr2_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr2_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr2_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr1 [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr1_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr1_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr1_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_SET :: tdma_multi_buffer_done_intr0 [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr0_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr0_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_SET_tdma_multi_buffer_done_intr0_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr31 [31:31] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr31_MASK 0x80000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr31_SHIFT 31
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr31_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr30 [30:30] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr30_MASK 0x40000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr30_SHIFT 30
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr30_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr29 [29:29] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr29_MASK 0x20000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr29_SHIFT 29
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr29_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr28 [28:28] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr28_MASK 0x10000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr28_SHIFT 28
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr28_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr27 [27:27] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr27_MASK 0x08000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr27_SHIFT 27
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr27_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr26 [26:26] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr26_MASK 0x04000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr26_SHIFT 26
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr26_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr25 [25:25] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr25_MASK 0x02000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr25_SHIFT 25
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr25_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr24 [24:24] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr24_MASK 0x01000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr24_SHIFT 24
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr24_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr23 [23:23] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr23_MASK 0x00800000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr23_SHIFT 23
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr23_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr22 [22:22] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr22_MASK 0x00400000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr22_SHIFT 22
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr22_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr21 [21:21] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr21_MASK 0x00200000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr21_SHIFT 21
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr21_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr20 [20:20] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr20_MASK 0x00100000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr20_SHIFT 20
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr20_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr19 [19:19] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr19_MASK 0x00080000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr19_SHIFT 19
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr19_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr18 [18:18] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr18_MASK 0x00040000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr18_SHIFT 18
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr18_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr17 [17:17] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr17_MASK 0x00020000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr17_SHIFT 17
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr17_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr16 [16:16] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr16_MASK 0x00010000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr16_SHIFT 16
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr16_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr15 [15:15] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr15_MASK 0x00008000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr15_SHIFT 15
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr15_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr14 [14:14] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr14_MASK 0x00004000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr14_SHIFT 14
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr14_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr13 [13:13] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr13_MASK 0x00002000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr13_SHIFT 13
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr13_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr12 [12:12] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr12_MASK 0x00001000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr12_SHIFT 12
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr12_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr11 [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr11_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr11_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr11_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr10 [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr10_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr10_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr10_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr9 [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr9_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr9_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr9_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr8 [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr8_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr8_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr8_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr7 [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr7_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr7_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr7_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr6 [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr6_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr6_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr6_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr5 [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr5_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr5_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr5_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr4 [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr4_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr4_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr4_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr3 [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr3_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr3_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr3_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr2 [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr2_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr2_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr2_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr1 [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr1_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr1_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr1_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: CPU_CLEAR :: tdma_multi_buffer_done_intr0 [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr0_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr0_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_CLEAR_tdma_multi_buffer_done_intr0_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr31_mask [31:31] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr31_mask_MASK 0x80000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr31_mask_SHIFT 31
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr31_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr30_mask [30:30] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr30_mask_MASK 0x40000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr30_mask_SHIFT 30
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr30_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr29_mask [29:29] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr29_mask_MASK 0x20000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr29_mask_SHIFT 29
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr29_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr28_mask [28:28] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr28_mask_MASK 0x10000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr28_mask_SHIFT 28
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr28_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr27_mask [27:27] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr27_mask_MASK 0x08000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr27_mask_SHIFT 27
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr27_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr26_mask [26:26] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr26_mask_MASK 0x04000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr26_mask_SHIFT 26
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr26_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr25_mask [25:25] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr25_mask_MASK 0x02000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr25_mask_SHIFT 25
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr25_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr24_mask [24:24] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr24_mask_MASK 0x01000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr24_mask_SHIFT 24
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr24_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr23_mask [23:23] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr23_mask_MASK 0x00800000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr23_mask_SHIFT 23
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr23_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr22_mask [22:22] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr22_mask_MASK 0x00400000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr22_mask_SHIFT 22
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr22_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr21_mask [21:21] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr21_mask_MASK 0x00200000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr21_mask_SHIFT 21
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr21_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr20_mask [20:20] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr20_mask_MASK 0x00100000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr20_mask_SHIFT 20
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr20_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr19_mask [19:19] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr19_mask_MASK 0x00080000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr19_mask_SHIFT 19
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr19_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr18_mask [18:18] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr18_mask_MASK 0x00040000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr18_mask_SHIFT 18
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr18_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr17_mask [17:17] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr17_mask_MASK 0x00020000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr17_mask_SHIFT 17
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr17_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr16_mask [16:16] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr16_mask_MASK 0x00010000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr16_mask_SHIFT 16
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr16_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr15_mask [15:15] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr15_mask_MASK 0x00008000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr15_mask_SHIFT 15
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr15_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr14_mask [14:14] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr14_mask_MASK 0x00004000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr14_mask_SHIFT 14
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr14_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr13_mask [13:13] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr13_mask_MASK 0x00002000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr13_mask_SHIFT 13
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr13_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr12_mask [12:12] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr12_mask_MASK 0x00001000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr12_mask_SHIFT 12
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr12_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr11_mask [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr11_mask_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr11_mask_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr11_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr10_mask [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr10_mask_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr10_mask_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr10_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr9_mask [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr9_mask_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr9_mask_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr9_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr8_mask [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr8_mask_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr8_mask_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr8_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr7_mask [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr7_mask_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr7_mask_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr7_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr6_mask [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr6_mask_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr6_mask_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr6_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr5_mask [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr5_mask_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr5_mask_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr5_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr4_mask [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr4_mask_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr4_mask_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr4_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr3_mask [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr3_mask_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr3_mask_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr3_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr2_mask [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr2_mask_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr2_mask_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr2_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr1_mask [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr1_mask_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr1_mask_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr1_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr0_mask [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr0_mask_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr0_mask_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_STATUS_tdma_multi_buffer_done_intr0_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr31_mask [31:31] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr31_mask_MASK 0x80000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr31_mask_SHIFT 31
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr31_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr30_mask [30:30] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr30_mask_MASK 0x40000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr30_mask_SHIFT 30
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr30_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr29_mask [29:29] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr29_mask_MASK 0x20000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr29_mask_SHIFT 29
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr29_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr28_mask [28:28] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr28_mask_MASK 0x10000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr28_mask_SHIFT 28
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr28_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr27_mask [27:27] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr27_mask_MASK 0x08000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr27_mask_SHIFT 27
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr27_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr26_mask [26:26] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr26_mask_MASK 0x04000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr26_mask_SHIFT 26
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr26_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr25_mask [25:25] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr25_mask_MASK 0x02000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr25_mask_SHIFT 25
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr25_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr24_mask [24:24] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr24_mask_MASK 0x01000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr24_mask_SHIFT 24
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr24_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr23_mask [23:23] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr23_mask_MASK 0x00800000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr23_mask_SHIFT 23
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr23_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr22_mask [22:22] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr22_mask_MASK 0x00400000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr22_mask_SHIFT 22
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr22_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr21_mask [21:21] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr21_mask_MASK 0x00200000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr21_mask_SHIFT 21
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr21_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr20_mask [20:20] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr20_mask_MASK 0x00100000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr20_mask_SHIFT 20
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr20_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr19_mask [19:19] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr19_mask_MASK 0x00080000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr19_mask_SHIFT 19
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr19_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr18_mask [18:18] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr18_mask_MASK 0x00040000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr18_mask_SHIFT 18
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr18_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr17_mask [17:17] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr17_mask_MASK 0x00020000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr17_mask_SHIFT 17
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr17_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr16_mask [16:16] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr16_mask_MASK 0x00010000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr16_mask_SHIFT 16
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr16_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr15_mask [15:15] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr15_mask_MASK 0x00008000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr15_mask_SHIFT 15
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr15_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr14_mask [14:14] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr14_mask_MASK 0x00004000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr14_mask_SHIFT 14
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr14_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr13_mask [13:13] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr13_mask_MASK 0x00002000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr13_mask_SHIFT 13
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr13_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr12_mask [12:12] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr12_mask_MASK 0x00001000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr12_mask_SHIFT 12
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr12_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr11_mask [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr11_mask_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr11_mask_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr11_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr10_mask [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr10_mask_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr10_mask_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr10_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr9_mask [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr9_mask_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr9_mask_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr9_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr8_mask [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr8_mask_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr8_mask_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr8_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr7_mask [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr7_mask_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr7_mask_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr7_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr6_mask [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr6_mask_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr6_mask_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr6_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr5_mask [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr5_mask_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr5_mask_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr5_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr4_mask [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr4_mask_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr4_mask_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr4_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr3_mask [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr3_mask_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr3_mask_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr3_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr2_mask [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr2_mask_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr2_mask_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr2_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr1_mask [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr1_mask_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr1_mask_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr1_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr0_mask [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr0_mask_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr0_mask_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_SET_tdma_multi_buffer_done_intr0_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr31_mask [31:31] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr31_mask_MASK 0x80000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr31_mask_SHIFT 31
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr31_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr30_mask [30:30] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr30_mask_MASK 0x40000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr30_mask_SHIFT 30
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr30_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr29_mask [29:29] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr29_mask_MASK 0x20000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr29_mask_SHIFT 29
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr29_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr28_mask [28:28] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr28_mask_MASK 0x10000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr28_mask_SHIFT 28
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr28_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr27_mask [27:27] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr27_mask_MASK 0x08000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr27_mask_SHIFT 27
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr27_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr26_mask [26:26] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr26_mask_MASK 0x04000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr26_mask_SHIFT 26
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr26_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr25_mask [25:25] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr25_mask_MASK 0x02000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr25_mask_SHIFT 25
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr25_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr24_mask [24:24] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr24_mask_MASK 0x01000000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr24_mask_SHIFT 24
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr24_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr23_mask [23:23] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr23_mask_MASK 0x00800000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr23_mask_SHIFT 23
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr23_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr22_mask [22:22] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr22_mask_MASK 0x00400000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr22_mask_SHIFT 22
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr22_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr21_mask [21:21] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr21_mask_MASK 0x00200000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr21_mask_SHIFT 21
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr21_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr20_mask [20:20] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr20_mask_MASK 0x00100000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr20_mask_SHIFT 20
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr20_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr19_mask [19:19] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr19_mask_MASK 0x00080000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr19_mask_SHIFT 19
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr19_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr18_mask [18:18] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr18_mask_MASK 0x00040000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr18_mask_SHIFT 18
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr18_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr17_mask [17:17] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr17_mask_MASK 0x00020000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr17_mask_SHIFT 17
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr17_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr16_mask [16:16] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr16_mask_MASK 0x00010000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr16_mask_SHIFT 16
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr16_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr15_mask [15:15] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr15_mask_MASK 0x00008000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr15_mask_SHIFT 15
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr15_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr14_mask [14:14] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr14_mask_MASK 0x00004000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr14_mask_SHIFT 14
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr14_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr13_mask [13:13] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr13_mask_MASK 0x00002000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr13_mask_SHIFT 13
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr13_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr12_mask [12:12] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr12_mask_MASK 0x00001000
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr12_mask_SHIFT 12
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr12_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr11_mask [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr11_mask_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr11_mask_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr11_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr10_mask [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr10_mask_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr10_mask_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr10_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr9_mask [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr9_mask_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr9_mask_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr9_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr8_mask [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr8_mask_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr8_mask_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr8_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr7_mask [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr7_mask_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr7_mask_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr7_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr6_mask [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr6_mask_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr6_mask_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr6_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr5_mask [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr5_mask_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr5_mask_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr5_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr4_mask [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr4_mask_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr4_mask_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr4_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr3_mask [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr3_mask_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr3_mask_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr3_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr2_mask [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr2_mask_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr2_mask_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr2_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr1_mask [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr1_mask_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr1_mask_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr1_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr0_mask [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr0_mask_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr0_mask_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_1_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr0_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr31 [31:31] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr31_MASK 0x80000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr31_SHIFT 31
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr31_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr30 [30:30] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr30_MASK 0x40000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr30_SHIFT 30
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr30_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr29 [29:29] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr29_MASK 0x20000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr29_SHIFT 29
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr29_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr28 [28:28] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr28_MASK 0x10000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr28_SHIFT 28
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr28_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr27 [27:27] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr27_MASK 0x08000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr27_SHIFT 27
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr27_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr26 [26:26] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr26_MASK 0x04000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr26_SHIFT 26
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr26_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr25 [25:25] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr25_MASK 0x02000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr25_SHIFT 25
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr25_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr24 [24:24] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr24_MASK 0x01000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr24_SHIFT 24
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr24_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr23 [23:23] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr23_MASK 0x00800000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr23_SHIFT 23
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr23_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr22 [22:22] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr22_MASK 0x00400000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr22_SHIFT 22
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr22_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr21 [21:21] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr21_MASK 0x00200000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr21_SHIFT 21
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr21_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr20 [20:20] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr20_MASK 0x00100000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr20_SHIFT 20
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr20_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr19 [19:19] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr19_MASK 0x00080000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr19_SHIFT 19
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr19_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr18 [18:18] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr18_MASK 0x00040000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr18_SHIFT 18
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr18_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr17 [17:17] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr17_MASK 0x00020000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr17_SHIFT 17
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr17_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr16 [16:16] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr16_MASK 0x00010000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr16_SHIFT 16
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr16_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr15 [15:15] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr15_MASK 0x00008000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr15_SHIFT 15
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr15_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr14 [14:14] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr14_MASK 0x00004000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr14_SHIFT 14
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr14_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr13 [13:13] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr13_MASK 0x00002000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr13_SHIFT 13
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr13_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr12 [12:12] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr12_MASK 0x00001000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr12_SHIFT 12
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr12_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr11 [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr11_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr11_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr11_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr10 [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr10_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr10_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr10_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr9 [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr9_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr9_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr9_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr8 [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr8_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr8_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr8_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr7 [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr7_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr7_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr7_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr6 [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr6_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr6_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr6_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr5 [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr5_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr5_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr5_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr4 [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr4_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr4_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr4_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr3 [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr3_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr3_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr3_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr2 [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr2_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr2_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr2_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr1 [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr1_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr1_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr1_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_STATUS :: tdma_multi_buffer_done_intr0 [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr0_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr0_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_STATUS_tdma_multi_buffer_done_intr0_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr31 [31:31] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr31_MASK 0x80000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr31_SHIFT 31
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr31_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr30 [30:30] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr30_MASK 0x40000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr30_SHIFT 30
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr30_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr29 [29:29] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr29_MASK 0x20000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr29_SHIFT 29
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr29_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr28 [28:28] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr28_MASK 0x10000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr28_SHIFT 28
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr28_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr27 [27:27] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr27_MASK 0x08000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr27_SHIFT 27
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr27_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr26 [26:26] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr26_MASK 0x04000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr26_SHIFT 26
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr26_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr25 [25:25] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr25_MASK 0x02000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr25_SHIFT 25
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr25_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr24 [24:24] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr24_MASK 0x01000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr24_SHIFT 24
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr24_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr23 [23:23] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr23_MASK 0x00800000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr23_SHIFT 23
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr23_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr22 [22:22] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr22_MASK 0x00400000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr22_SHIFT 22
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr22_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr21 [21:21] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr21_MASK 0x00200000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr21_SHIFT 21
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr21_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr20 [20:20] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr20_MASK 0x00100000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr20_SHIFT 20
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr20_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr19 [19:19] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr19_MASK 0x00080000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr19_SHIFT 19
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr19_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr18 [18:18] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr18_MASK 0x00040000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr18_SHIFT 18
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr18_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr17 [17:17] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr17_MASK 0x00020000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr17_SHIFT 17
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr17_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr16 [16:16] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr16_MASK 0x00010000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr16_SHIFT 16
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr16_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr15 [15:15] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr15_MASK 0x00008000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr15_SHIFT 15
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr15_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr14 [14:14] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr14_MASK 0x00004000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr14_SHIFT 14
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr14_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr13 [13:13] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr13_MASK 0x00002000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr13_SHIFT 13
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr13_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr12 [12:12] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr12_MASK 0x00001000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr12_SHIFT 12
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr12_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr11 [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr11_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr11_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr11_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr10 [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr10_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr10_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr10_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr9 [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr9_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr9_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr9_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr8 [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr8_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr8_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr8_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr7 [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr7_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr7_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr7_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr6 [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr6_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr6_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr6_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr5 [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr5_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr5_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr5_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr4 [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr4_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr4_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr4_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr3 [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr3_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr3_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr3_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr2 [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr2_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr2_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr2_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr1 [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr1_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr1_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr1_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_SET :: tdma_multi_buffer_done_intr0 [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr0_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr0_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_SET_tdma_multi_buffer_done_intr0_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr31 [31:31] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr31_MASK 0x80000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr31_SHIFT 31
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr31_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr30 [30:30] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr30_MASK 0x40000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr30_SHIFT 30
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr30_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr29 [29:29] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr29_MASK 0x20000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr29_SHIFT 29
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr29_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr28 [28:28] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr28_MASK 0x10000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr28_SHIFT 28
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr28_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr27 [27:27] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr27_MASK 0x08000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr27_SHIFT 27
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr27_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr26 [26:26] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr26_MASK 0x04000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr26_SHIFT 26
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr26_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr25 [25:25] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr25_MASK 0x02000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr25_SHIFT 25
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr25_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr24 [24:24] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr24_MASK 0x01000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr24_SHIFT 24
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr24_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr23 [23:23] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr23_MASK 0x00800000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr23_SHIFT 23
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr23_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr22 [22:22] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr22_MASK 0x00400000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr22_SHIFT 22
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr22_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr21 [21:21] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr21_MASK 0x00200000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr21_SHIFT 21
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr21_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr20 [20:20] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr20_MASK 0x00100000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr20_SHIFT 20
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr20_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr19 [19:19] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr19_MASK 0x00080000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr19_SHIFT 19
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr19_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr18 [18:18] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr18_MASK 0x00040000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr18_SHIFT 18
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr18_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr17 [17:17] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr17_MASK 0x00020000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr17_SHIFT 17
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr17_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr16 [16:16] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr16_MASK 0x00010000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr16_SHIFT 16
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr16_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr15 [15:15] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr15_MASK 0x00008000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr15_SHIFT 15
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr15_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr14 [14:14] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr14_MASK 0x00004000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr14_SHIFT 14
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr14_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr13 [13:13] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr13_MASK 0x00002000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr13_SHIFT 13
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr13_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr12 [12:12] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr12_MASK 0x00001000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr12_SHIFT 12
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr12_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr11 [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr11_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr11_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr11_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr10 [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr10_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr10_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr10_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr9 [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr9_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr9_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr9_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr8 [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr8_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr8_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr8_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr7 [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr7_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr7_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr7_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr6 [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr6_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr6_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr6_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr5 [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr5_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr5_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr5_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr4 [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr4_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr4_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr4_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr3 [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr3_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr3_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr3_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr2 [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr2_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr2_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr2_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr1 [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr1_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr1_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr1_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_1 :: PCI_CLEAR :: tdma_multi_buffer_done_intr0 [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr0_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr0_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_CLEAR_tdma_multi_buffer_done_intr0_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr31_mask [31:31] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr31_mask_MASK 0x80000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr31_mask_SHIFT 31
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr31_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr30_mask [30:30] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr30_mask_MASK 0x40000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr30_mask_SHIFT 30
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr30_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr29_mask [29:29] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr29_mask_MASK 0x20000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr29_mask_SHIFT 29
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr29_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr28_mask [28:28] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr28_mask_MASK 0x10000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr28_mask_SHIFT 28
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr28_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr27_mask [27:27] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr27_mask_MASK 0x08000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr27_mask_SHIFT 27
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr27_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr26_mask [26:26] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr26_mask_MASK 0x04000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr26_mask_SHIFT 26
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr26_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr25_mask [25:25] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr25_mask_MASK 0x02000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr25_mask_SHIFT 25
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr25_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr24_mask [24:24] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr24_mask_MASK 0x01000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr24_mask_SHIFT 24
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr24_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr23_mask [23:23] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr23_mask_MASK 0x00800000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr23_mask_SHIFT 23
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr23_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr22_mask [22:22] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr22_mask_MASK 0x00400000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr22_mask_SHIFT 22
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr22_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr21_mask [21:21] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr21_mask_MASK 0x00200000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr21_mask_SHIFT 21
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr21_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr20_mask [20:20] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr20_mask_MASK 0x00100000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr20_mask_SHIFT 20
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr20_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr19_mask [19:19] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr19_mask_MASK 0x00080000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr19_mask_SHIFT 19
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr19_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr18_mask [18:18] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr18_mask_MASK 0x00040000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr18_mask_SHIFT 18
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr18_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr17_mask [17:17] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr17_mask_MASK 0x00020000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr17_mask_SHIFT 17
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr17_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr16_mask [16:16] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr16_mask_MASK 0x00010000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr16_mask_SHIFT 16
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr16_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr15_mask [15:15] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr15_mask_MASK 0x00008000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr15_mask_SHIFT 15
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr15_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr14_mask [14:14] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr14_mask_MASK 0x00004000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr14_mask_SHIFT 14
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr14_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr13_mask [13:13] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr13_mask_MASK 0x00002000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr13_mask_SHIFT 13
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr13_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr12_mask [12:12] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr12_mask_MASK 0x00001000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr12_mask_SHIFT 12
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr12_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr11_mask [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr11_mask_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr11_mask_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr11_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr10_mask [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr10_mask_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr10_mask_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr10_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr9_mask [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr9_mask_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr9_mask_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr9_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr8_mask [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr8_mask_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr8_mask_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr8_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr7_mask [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr7_mask_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr7_mask_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr7_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr6_mask [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr6_mask_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr6_mask_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr6_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr5_mask [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr5_mask_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr5_mask_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr5_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr4_mask [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr4_mask_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr4_mask_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr4_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr3_mask [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr3_mask_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr3_mask_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr3_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr2_mask [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr2_mask_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr2_mask_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr2_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr1_mask [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr1_mask_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr1_mask_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr1_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr0_mask [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr0_mask_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr0_mask_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_STATUS_tdma_multi_buffer_done_intr0_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr31_mask [31:31] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr31_mask_MASK 0x80000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr31_mask_SHIFT 31
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr31_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr30_mask [30:30] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr30_mask_MASK 0x40000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr30_mask_SHIFT 30
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr30_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr29_mask [29:29] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr29_mask_MASK 0x20000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr29_mask_SHIFT 29
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr29_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr28_mask [28:28] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr28_mask_MASK 0x10000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr28_mask_SHIFT 28
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr28_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr27_mask [27:27] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr27_mask_MASK 0x08000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr27_mask_SHIFT 27
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr27_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr26_mask [26:26] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr26_mask_MASK 0x04000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr26_mask_SHIFT 26
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr26_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr25_mask [25:25] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr25_mask_MASK 0x02000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr25_mask_SHIFT 25
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr25_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr24_mask [24:24] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr24_mask_MASK 0x01000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr24_mask_SHIFT 24
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr24_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr23_mask [23:23] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr23_mask_MASK 0x00800000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr23_mask_SHIFT 23
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr23_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr22_mask [22:22] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr22_mask_MASK 0x00400000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr22_mask_SHIFT 22
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr22_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr21_mask [21:21] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr21_mask_MASK 0x00200000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr21_mask_SHIFT 21
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr21_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr20_mask [20:20] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr20_mask_MASK 0x00100000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr20_mask_SHIFT 20
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr20_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr19_mask [19:19] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr19_mask_MASK 0x00080000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr19_mask_SHIFT 19
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr19_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr18_mask [18:18] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr18_mask_MASK 0x00040000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr18_mask_SHIFT 18
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr18_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr17_mask [17:17] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr17_mask_MASK 0x00020000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr17_mask_SHIFT 17
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr17_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr16_mask [16:16] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr16_mask_MASK 0x00010000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr16_mask_SHIFT 16
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr16_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr15_mask [15:15] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr15_mask_MASK 0x00008000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr15_mask_SHIFT 15
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr15_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr14_mask [14:14] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr14_mask_MASK 0x00004000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr14_mask_SHIFT 14
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr14_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr13_mask [13:13] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr13_mask_MASK 0x00002000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr13_mask_SHIFT 13
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr13_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr12_mask [12:12] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr12_mask_MASK 0x00001000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr12_mask_SHIFT 12
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr12_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr11_mask [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr11_mask_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr11_mask_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr11_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr10_mask [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr10_mask_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr10_mask_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr10_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr9_mask [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr9_mask_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr9_mask_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr9_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr8_mask [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr8_mask_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr8_mask_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr8_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr7_mask [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr7_mask_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr7_mask_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr7_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr6_mask [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr6_mask_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr6_mask_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr6_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr5_mask [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr5_mask_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr5_mask_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr5_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr4_mask [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr4_mask_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr4_mask_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr4_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr3_mask [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr3_mask_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr3_mask_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr3_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr2_mask [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr2_mask_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr2_mask_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr2_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr1_mask [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr1_mask_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr1_mask_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr1_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr0_mask [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr0_mask_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr0_mask_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_SET_tdma_multi_buffer_done_intr0_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr31_mask [31:31] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr31_mask_MASK 0x80000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr31_mask_SHIFT 31
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr31_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr30_mask [30:30] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr30_mask_MASK 0x40000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr30_mask_SHIFT 30
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr30_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr29_mask [29:29] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr29_mask_MASK 0x20000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr29_mask_SHIFT 29
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr29_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr28_mask [28:28] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr28_mask_MASK 0x10000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr28_mask_SHIFT 28
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr28_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr27_mask [27:27] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr27_mask_MASK 0x08000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr27_mask_SHIFT 27
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr27_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr26_mask [26:26] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr26_mask_MASK 0x04000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr26_mask_SHIFT 26
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr26_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr25_mask [25:25] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr25_mask_MASK 0x02000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr25_mask_SHIFT 25
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr25_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr24_mask [24:24] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr24_mask_MASK 0x01000000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr24_mask_SHIFT 24
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr24_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr23_mask [23:23] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr23_mask_MASK 0x00800000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr23_mask_SHIFT 23
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr23_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr22_mask [22:22] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr22_mask_MASK 0x00400000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr22_mask_SHIFT 22
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr22_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr21_mask [21:21] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr21_mask_MASK 0x00200000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr21_mask_SHIFT 21
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr21_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr20_mask [20:20] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr20_mask_MASK 0x00100000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr20_mask_SHIFT 20
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr20_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr19_mask [19:19] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr19_mask_MASK 0x00080000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr19_mask_SHIFT 19
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr19_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr18_mask [18:18] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr18_mask_MASK 0x00040000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr18_mask_SHIFT 18
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr18_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr17_mask [17:17] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr17_mask_MASK 0x00020000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr17_mask_SHIFT 17
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr17_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr16_mask [16:16] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr16_mask_MASK 0x00010000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr16_mask_SHIFT 16
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr16_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr15_mask [15:15] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr15_mask_MASK 0x00008000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr15_mask_SHIFT 15
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr15_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr14_mask [14:14] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr14_mask_MASK 0x00004000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr14_mask_SHIFT 14
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr14_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr13_mask [13:13] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr13_mask_MASK 0x00002000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr13_mask_SHIFT 13
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr13_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr12_mask [12:12] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr12_mask_MASK 0x00001000
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr12_mask_SHIFT 12
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr12_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr11_mask [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr11_mask_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr11_mask_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr11_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr10_mask [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr10_mask_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr10_mask_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr10_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr9_mask [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr9_mask_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr9_mask_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr9_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr8_mask [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr8_mask_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr8_mask_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr8_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr7_mask [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr7_mask_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr7_mask_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr7_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr6_mask [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr6_mask_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr6_mask_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr6_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr5_mask [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr5_mask_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr5_mask_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr5_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr4_mask [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr4_mask_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr4_mask_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr4_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr3_mask [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr3_mask_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr3_mask_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr3_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr2_mask [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr2_mask_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr2_mask_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr2_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr1_mask [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr1_mask_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr1_mask_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr1_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr0_mask [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr0_mask_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr0_mask_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_1_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr0_mask_DEFAULT 0x00000001

#endif /* #ifndef BCHP_SYSTEMPORT_INTRL2_1_H__ */

/* End of File */
