#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jan 29 00:12:32 2018
# Process ID: 14266
# Current directory: /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1
# Command line: vivado -log Pico_Toplevel.vdi -applog -messageDb vivado.pb -mode batch -source Pico_Toplevel.tcl -notrace
# Log file: /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1/Pico_Toplevel.vdi
# Journal file: /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Pico_Toplevel.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/pcie3_ultrascale_0_synth_1/pcie3_ultrascale_0.dcp' for cell 'PicoFramework/core/pcie3_ultrascale_0_i'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/gtwizard_ultrascale_0_synth_1/gtwizard_ultrascale_0.dcp' for cell 'hmc_top/hmc_phy/hmc_pmd/DUT'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/gtwizard_ultrascale_l3_0_synth_1/gtwizard_ultrascale_l3_0.dcp' for cell 'hmc_top_1/hmc_phy/hmc_pmd/DUT'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f'
INFO: [Netlist 29-17] Analyzing 406 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'hmc_top/hmc_phy/hmc_pmd/DUT/inst'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'hmc_top/hmc_phy/hmc_pmd/DUT/inst'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/gtwizard_ultrascale_l3_0/synth/gtwizard_ultrascale_l3_0.xdc] for cell 'hmc_top_1/hmc_phy/hmc_pmd/DUT/inst'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/gtwizard_ultrascale_l3_0/synth/gtwizard_ultrascale_l3_0.xdc] for cell 'hmc_top_1/hmc_phy/hmc_pmd/DUT/inst'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc]
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y36'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc:118]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc:119]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y38'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc:120]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc]
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2996.555 ; gain = 765.336 ; free physical = 26002 ; free virtual = 36060
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
INFO: [Timing 38-2] Deriving generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Vivado 12-627] No clocks matched 'hmc_rx_clk'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_clock_groups constraint with option '-group [get_clocks hmc_rx_clk]'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_tx_inst/*gtwiz_userclk_tx_active_out_reg}'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:32]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_tx_inst/*gtwiz_userclk_tx_active_out_reg}]'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:32]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_out_reg}'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:33]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_out_reg}]'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:33]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc]
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/hmc_l3.xdc]
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/hmc_l3.xdc]
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510ku060_hmc.xdc]
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510ku060_hmc.xdc]
Sourcing Tcl File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/imports/new/clocks.xdc]
Finished Sourcing Tcl File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/imports/new/clocks.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/pcie3_ultrascale_0_synth_1/pcie3_ultrascale_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/gtwizard_ultrascale_0_synth_1/gtwizard_ultrascale_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/gtwizard_ultrascale_l3_0_synth_1/gtwizard_ultrascale_l3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f/U0'
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 403 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUF => IBUF_ANALOG: 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 320 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 68 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:30 . Memory (MB): peak = 3495.828 ; gain = 2580.340 ; free physical = 25615 ; free virtual = 35570
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -700 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3567.863 ; gain = 64.031 ; free physical = 25609 ; free virtual = 35564
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
INFO: [Mig 66-107] No memory instances. Ignoring
Implement Debug Cores | Checksum: ccf5cb3e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 53 inverter(s) to 4236 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 101327ac3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3567.863 ; gain = 0.000 ; free physical = 25593 ; free virtual = 35548

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 292 cells.
Phase 2 Constant Propagation | Checksum: 1d5aa6922

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3567.863 ; gain = 0.000 ; free physical = 25577 ; free virtual = 35532

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 37199 unconnected nets.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 6501 unconnected cells.
Phase 3 Sweep | Checksum: 12e4f21cf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 3567.863 ; gain = 0.000 ; free physical = 25576 ; free virtual = 35532

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3567.863 ; gain = 0.000 ; free physical = 25576 ; free virtual = 35532
Ending Logic Optimization Task | Checksum: 12e4f21cf

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 3567.863 ; gain = 0.000 ; free physical = 25576 ; free virtual = 35532

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 148 BRAM(s) out of a total of 251 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 21 WE to EN ports
Number of BRAM Ports augmented: 38 newly gated: 356 Total Ports: 502
Ending PowerOpt Patch Enables Task | Checksum: 1870d4105

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4418.656 ; gain = 0.000 ; free physical = 24839 ; free virtual = 34795
Ending Power Optimization Task | Checksum: 1870d4105

Time (s): cpu = 00:01:50 ; elapsed = 00:00:37 . Memory (MB): peak = 4418.656 ; gain = 850.793 ; free physical = 24839 ; free virtual = 34795
INFO: [Common 17-83] Releasing license: Implementation
166 Infos, 38 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:08 ; elapsed = 00:02:28 . Memory (MB): peak = 4418.656 ; gain = 922.828 ; free physical = 24839 ; free virtual = 34795
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4418.656 ; gain = 0.000 ; free physical = 24828 ; free virtual = 34793
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 4418.656 ; gain = 0.000 ; free physical = 24798 ; free virtual = 34790
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1/Pico_Toplevel_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 4418.656 ; gain = 0.000 ; free physical = 24796 ; free virtual = 34788
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -700 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_0/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_0/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_1/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_1/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_3/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_3/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_4/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_4/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_5/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_5/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_6/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_6/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_7/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_7/startFunction_reg/Q
INFO: [DRC 23-20] Rule violation (PORTPROP-10) Incorrect IOStandard on MCAP reset - The PCI Express reset pin sys_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 7 Warnings, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4418.656 ; gain = 0.000 ; free physical = 24795 ; free virtual = 34787
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4418.656 ; gain = 0.000 ; free physical = 24786 ; free virtual = 34778

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: a644e928

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4418.656 ; gain = 0.000 ; free physical = 24786 ; free virtual = 34778
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: a644e928

Time (s): cpu = 00:01:58 ; elapsed = 00:01:00 . Memory (MB): peak = 4418.656 ; gain = 0.000 ; free physical = 25065 ; free virtual = 35058

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: a644e928

Time (s): cpu = 00:01:59 ; elapsed = 00:01:01 . Memory (MB): peak = 4418.656 ; gain = 0.000 ; free physical = 25065 ; free virtual = 35058

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 650e4471

Time (s): cpu = 00:01:59 ; elapsed = 00:01:01 . Memory (MB): peak = 4418.656 ; gain = 0.000 ; free physical = 25065 ; free virtual = 35058
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12835f6a8

Time (s): cpu = 00:01:59 ; elapsed = 00:01:01 . Memory (MB): peak = 4418.656 ; gain = 0.000 ; free physical = 25065 ; free virtual = 35058

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1cb8a2d51

Time (s): cpu = 00:02:07 ; elapsed = 00:01:09 . Memory (MB): peak = 4466.336 ; gain = 47.680 ; free physical = 24629 ; free virtual = 34621
Phase 1.2.1 Place Init Design | Checksum: 1d12b4cf4

Time (s): cpu = 00:03:20 ; elapsed = 00:01:38 . Memory (MB): peak = 4902.039 ; gain = 483.383 ; free physical = 24190 ; free virtual = 34183
Phase 1.2 Build Placer Netlist Model | Checksum: 1d12b4cf4

Time (s): cpu = 00:03:20 ; elapsed = 00:01:38 . Memory (MB): peak = 4902.039 ; gain = 483.383 ; free physical = 24190 ; free virtual = 34183

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1d12b4cf4

Time (s): cpu = 00:03:22 ; elapsed = 00:01:40 . Memory (MB): peak = 4902.039 ; gain = 483.383 ; free physical = 24190 ; free virtual = 34183
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d12b4cf4

Time (s): cpu = 00:03:22 ; elapsed = 00:01:40 . Memory (MB): peak = 4902.039 ; gain = 483.383 ; free physical = 24190 ; free virtual = 34183
Phase 1 Placer Initialization | Checksum: 1d12b4cf4

Time (s): cpu = 00:03:22 ; elapsed = 00:01:40 . Memory (MB): peak = 4902.039 ; gain = 483.383 ; free physical = 24190 ; free virtual = 34183

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19468146c

Time (s): cpu = 00:07:52 ; elapsed = 00:04:04 . Memory (MB): peak = 4990.082 ; gain = 571.426 ; free physical = 24258 ; free virtual = 34251

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19468146c

Time (s): cpu = 00:07:54 ; elapsed = 00:04:04 . Memory (MB): peak = 4990.082 ; gain = 571.426 ; free physical = 24258 ; free virtual = 34251

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2060309a3

Time (s): cpu = 00:08:47 ; elapsed = 00:04:24 . Memory (MB): peak = 4990.082 ; gain = 571.426 ; free physical = 24258 ; free virtual = 34251

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e71ad21b

Time (s): cpu = 00:08:52 ; elapsed = 00:04:26 . Memory (MB): peak = 4990.082 ; gain = 571.426 ; free physical = 24257 ; free virtual = 34250

Phase 3.4 updateClock Trees: DP

Phase 3.4.1 Update Clock Trees
Phase 3.4.1 Update Clock Trees | Checksum: 1e71ad21b

Time (s): cpu = 00:08:54 ; elapsed = 00:04:27 . Memory (MB): peak = 4990.082 ; gain = 571.426 ; free physical = 24231 ; free virtual = 34224
Phase 3.4 updateClock Trees: DP | Checksum: 1e71ad21b

Time (s): cpu = 00:08:55 ; elapsed = 00:04:27 . Memory (MB): peak = 4990.082 ; gain = 571.426 ; free physical = 24231 ; free virtual = 34224

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 14bc0a768

Time (s): cpu = 00:09:14 ; elapsed = 00:04:33 . Memory (MB): peak = 4990.082 ; gain = 571.426 ; free physical = 24230 ; free virtual = 34223

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 14bc0a768

Time (s): cpu = 00:09:17 ; elapsed = 00:04:33 . Memory (MB): peak = 4990.082 ; gain = 571.426 ; free physical = 24230 ; free virtual = 34223

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 16ecb2261

Time (s): cpu = 00:09:22 ; elapsed = 00:04:34 . Memory (MB): peak = 4990.082 ; gain = 571.426 ; free physical = 24230 ; free virtual = 34223

Phase 3.8 Small Shape Detail Placement

Phase 3.8.1 Commit Small Macros and Core Logic

Phase 3.8.1.1 Small Shape HALF_LEGAL_FULL_SLICE iteration

Phase 3.8.1.1.1 Commit Slice Clusters
Phase 3.8.1.1.1 Commit Slice Clusters | Checksum: 1bafd3b3c

Time (s): cpu = 00:12:09 ; elapsed = 00:05:33 . Memory (MB): peak = 5241.777 ; gain = 823.121 ; free physical = 23810 ; free virtual = 33803
Phase 3.8.1.1 Small Shape HALF_LEGAL_FULL_SLICE iteration | Checksum: 1bafd3b3c

Time (s): cpu = 00:12:10 ; elapsed = 00:05:35 . Memory (MB): peak = 5241.777 ; gain = 823.121 ; free physical = 23809 ; free virtual = 33803
Phase 3.8.1 Commit Small Macros and Core Logic | Checksum: 1bafd3b3c

Time (s): cpu = 00:12:12 ; elapsed = 00:05:36 . Memory (MB): peak = 5241.777 ; gain = 823.121 ; free physical = 23809 ; free virtual = 33802

Phase 3.8.2 Clock Restriction Legalization for Leaf Columns
Phase 3.8.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1bafd3b3c

Time (s): cpu = 00:12:15 ; elapsed = 00:05:38 . Memory (MB): peak = 5255.762 ; gain = 837.105 ; free physical = 23806 ; free virtual = 33799
Phase 3.8 Small Shape Detail Placement | Checksum: 1bafd3b3c

Time (s): cpu = 00:12:16 ; elapsed = 00:05:40 . Memory (MB): peak = 5255.762 ; gain = 837.105 ; free physical = 23806 ; free virtual = 33800

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 15ecc452c

Time (s): cpu = 00:12:23 ; elapsed = 00:05:47 . Memory (MB): peak = 5255.762 ; gain = 837.105 ; free physical = 23807 ; free virtual = 33800
Phase 3 Detail Placement | Checksum: 15ecc452c

Time (s): cpu = 00:12:25 ; elapsed = 00:05:48 . Memory (MB): peak = 5255.762 ; gain = 837.105 ; free physical = 23807 ; free virtual = 33800

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 19e8a7b3d

Time (s): cpu = 00:14:44 ; elapsed = 00:06:32 . Memory (MB): peak = 5273.758 ; gain = 855.102 ; free physical = 23775 ; free virtual = 33768

Phase 4.1.2 updateClock Trees: PCOPT

Phase 4.1.2.1 Update Clock Trees
Phase 4.1.2.1 Update Clock Trees | Checksum: 19e8a7b3d

Time (s): cpu = 00:14:46 ; elapsed = 00:06:34 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23765 ; free virtual = 33758
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 19e8a7b3d

Time (s): cpu = 00:14:47 ; elapsed = 00:06:35 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23758 ; free virtual = 33751

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 19e8a7b3d

Time (s): cpu = 00:14:48 ; elapsed = 00:06:36 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23758 ; free virtual = 33752

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1f273a847

Time (s): cpu = 00:14:50 ; elapsed = 00:06:38 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23756 ; free virtual = 33749
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1f273a847

Time (s): cpu = 00:14:52 ; elapsed = 00:06:39 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23756 ; free virtual = 33749
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1f273a847

Time (s): cpu = 00:14:53 ; elapsed = 00:06:41 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23756 ; free virtual = 33750

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1fd181331

Time (s): cpu = 00:15:15 ; elapsed = 00:06:53 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23754 ; free virtual = 33747
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.194. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1fd181331

Time (s): cpu = 00:15:16 ; elapsed = 00:06:54 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23752 ; free virtual = 33745
Phase 4.1.3 Post Placement Optimization | Checksum: 1fd181331

Time (s): cpu = 00:15:17 ; elapsed = 00:06:56 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23753 ; free virtual = 33746
Phase 4.1 Post Commit Optimization | Checksum: 1fd181331

Time (s): cpu = 00:15:19 ; elapsed = 00:06:57 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23753 ; free virtual = 33746

Phase 4.2 Sweep Clock Roots: Post-Placement

Phase 4.2.1 Move Clock Roots
Phase 4.2.1 Move Clock Roots | Checksum: 1fd181331

Time (s): cpu = 00:15:20 ; elapsed = 00:06:59 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23753 ; free virtual = 33746
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1fd181331

Time (s): cpu = 00:15:22 ; elapsed = 00:07:00 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23752 ; free virtual = 33746

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1fd181331

Time (s): cpu = 00:15:23 ; elapsed = 00:07:01 . Memory (MB): peak = 5299.906 ; gain = 881.250 ; free physical = 23753 ; free virtual = 33746

Phase 4.4 Deposit Clock Routing
Phase 4.4 Deposit Clock Routing | Checksum: 1fd181331

Time (s): cpu = 00:15:30 ; elapsed = 00:07:08 . Memory (MB): peak = 5326.055 ; gain = 907.398 ; free physical = 23723 ; free virtual = 33716

Phase 4.5 Placer Reporting

Phase 4.5.1 Restore STA
Phase 4.5.1 Restore STA | Checksum: 1fd181331

Time (s): cpu = 00:15:31 ; elapsed = 00:07:09 . Memory (MB): peak = 5326.055 ; gain = 907.398 ; free physical = 23723 ; free virtual = 33716
Phase 4.5 Placer Reporting | Checksum: 1fd181331

Time (s): cpu = 00:15:33 ; elapsed = 00:07:11 . Memory (MB): peak = 5326.055 ; gain = 907.398 ; free physical = 23723 ; free virtual = 33716

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1a7535ed1

Time (s): cpu = 00:15:34 ; elapsed = 00:07:12 . Memory (MB): peak = 5326.055 ; gain = 907.398 ; free physical = 23723 ; free virtual = 33716
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a7535ed1

Time (s): cpu = 00:15:35 ; elapsed = 00:07:13 . Memory (MB): peak = 5326.055 ; gain = 907.398 ; free physical = 23723 ; free virtual = 33716
Ending Placer Task | Checksum: 103e0bc1c

Time (s): cpu = 00:15:35 ; elapsed = 00:07:14 . Memory (MB): peak = 5326.055 ; gain = 907.398 ; free physical = 23723 ; free virtual = 33716
INFO: [Common 17-83] Releasing license: Implementation
204 Infos, 45 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:15:55 ; elapsed = 00:08:17 . Memory (MB): peak = 5326.055 ; gain = 907.398 ; free physical = 23723 ; free virtual = 33716
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 5358.070 ; gain = 0.000 ; free physical = 23438 ; free virtual = 33709
write_checkpoint: Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 5358.074 ; gain = 32.020 ; free physical = 23652 ; free virtual = 33709
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.30 . Memory (MB): peak = 5358.074 ; gain = 0.000 ; free physical = 23651 ; free virtual = 33708
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5358.074 ; gain = 0.000 ; free physical = 23651 ; free virtual = 33708
report_control_sets: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.68 . Memory (MB): peak = 5358.074 ; gain = 0.000 ; free physical = 23646 ; free virtual = 33704
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -700 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC 23-20] Rule violation (PORTPROP-10) Incorrect IOStandard on MCAP reset - The PCI Express reset pin sys_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5b5966b8 ConstDB: 0 ShapeSum: a8875564 RouteDB: 6d041778

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ceae1cb9

Time (s): cpu = 00:03:01 ; elapsed = 00:00:30 . Memory (MB): peak = 5390.086 ; gain = 0.000 ; free physical = 23629 ; free virtual = 33688

Phase 2 Router Initialization

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 1da7a1ecb

Time (s): cpu = 00:03:05 ; elapsed = 00:00:34 . Memory (MB): peak = 5390.086 ; gain = 0.000 ; free physical = 23622 ; free virtual = 33681

Phase 2.2 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.2 Global Clock Net Routing | Checksum: 97997621

Time (s): cpu = 00:03:14 ; elapsed = 00:00:42 . Memory (MB): peak = 5390.086 ; gain = 0.000 ; free physical = 23617 ; free virtual = 33675

Phase 2.3 Update Timing
#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jan 29 00:55:58 2018
# Process ID: 21861
# Current directory: /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1
# Command line: vivado -log Pico_Toplevel.vdi -applog -messageDb vivado.pb -mode batch -source Pico_Toplevel.tcl -notrace
# Log file: /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1/Pico_Toplevel.vdi
# Journal file: /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Pico_Toplevel.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/pcie3_ultrascale_0_synth_1/pcie3_ultrascale_0.dcp' for cell 'PicoFramework/core/pcie3_ultrascale_0_i'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/gtwizard_ultrascale_0_synth_1/gtwizard_ultrascale_0.dcp' for cell 'hmc_top/hmc_phy/hmc_pmd/DUT'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/gtwizard_ultrascale_l3_0_synth_1/gtwizard_ultrascale_l3_0.dcp' for cell 'hmc_top_1/hmc_phy/hmc_pmd/DUT'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f'
INFO: [Netlist 29-17] Analyzing 406 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'hmc_top/hmc_phy/hmc_pmd/DUT/inst'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'hmc_top/hmc_phy/hmc_pmd/DUT/inst'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/gtwizard_ultrascale_l3_0/synth/gtwizard_ultrascale_l3_0.xdc] for cell 'hmc_top_1/hmc_phy/hmc_pmd/DUT/inst'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/gtwizard_ultrascale_l3_0/synth/gtwizard_ultrascale_l3_0.xdc] for cell 'hmc_top_1/hmc_phy/hmc_pmd/DUT/inst'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc]
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y36'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc:118]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc:119]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y38'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc:120]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc]
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2995.551 ; gain = 764.336 ; free physical = 25785 ; free virtual = 35967
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
INFO: [Timing 38-2] Deriving generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Vivado 12-627] No clocks matched 'hmc_rx_clk'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_clock_groups constraint with option '-group [get_clocks hmc_rx_clk]'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_tx_inst/*gtwiz_userclk_tx_active_out_reg}'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:32]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_tx_inst/*gtwiz_userclk_tx_active_out_reg}]'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:32]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_out_reg}'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:33]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_out_reg}]'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:33]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc]
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/hmc_l3.xdc]
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/hmc_l3.xdc]
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510ku060_hmc.xdc]
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510ku060_hmc.xdc]
Sourcing Tcl File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/imports/new/clocks.xdc]
Finished Sourcing Tcl File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/imports/new/clocks.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/pcie3_ultrascale_0_synth_1/pcie3_ultrascale_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/gtwizard_ultrascale_0_synth_1/gtwizard_ultrascale_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/gtwizard_ultrascale_l3_0_synth_1/gtwizard_ultrascale_l3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f/U0'
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 403 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUF => IBUF_ANALOG: 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 320 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 68 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:29 . Memory (MB): peak = 3495.824 ; gain = 2580.340 ; free physical = 25393 ; free virtual = 35473
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -700 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3567.859 ; gain = 64.031 ; free physical = 25393 ; free virtual = 35473
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
INFO: [Mig 66-107] No memory instances. Ignoring
Implement Debug Cores | Checksum: 1873e3f92

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 53 inverter(s) to 4236 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 131664316

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3567.859 ; gain = 0.000 ; free physical = 25380 ; free virtual = 35459

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 284 cells.
Phase 2 Constant Propagation | Checksum: 1cfd6f09e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 3567.859 ; gain = 0.000 ; free physical = 25379 ; free virtual = 35459

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 37201 unconnected nets.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 6497 unconnected cells.
Phase 3 Sweep | Checksum: 1b8132e76

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 3567.859 ; gain = 0.000 ; free physical = 25378 ; free virtual = 35458

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3567.859 ; gain = 0.000 ; free physical = 25378 ; free virtual = 35458
Ending Logic Optimization Task | Checksum: 1b8132e76

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 3567.859 ; gain = 0.000 ; free physical = 25378 ; free virtual = 35458

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 148 BRAM(s) out of a total of 251 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 21 WE to EN ports
Number of BRAM Ports augmented: 38 newly gated: 356 Total Ports: 502
Ending PowerOpt Patch Enables Task | Checksum: 13d5bd641

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4418.699 ; gain = 0.000 ; free physical = 24644 ; free virtual = 34724
Ending Power Optimization Task | Checksum: 13d5bd641

Time (s): cpu = 00:01:50 ; elapsed = 00:00:37 . Memory (MB): peak = 4418.699 ; gain = 850.840 ; free physical = 24644 ; free virtual = 34724
INFO: [Common 17-83] Releasing license: Implementation
166 Infos, 38 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:09 ; elapsed = 00:02:28 . Memory (MB): peak = 4418.699 ; gain = 922.875 ; free physical = 24644 ; free virtual = 34724
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4418.699 ; gain = 0.000 ; free physical = 24635 ; free virtual = 34724
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 4418.699 ; gain = 0.000 ; free physical = 24641 ; free virtual = 34721
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1/Pico_Toplevel_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 4418.699 ; gain = 0.000 ; free physical = 24638 ; free virtual = 34719
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -700 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_0/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_0/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_1/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_1/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_3/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_3/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_4/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_4/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_5/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_5/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_6/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_6/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_7/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_7/startFunction_reg/Q
INFO: [DRC 23-20] Rule violation (PORTPROP-10) Incorrect IOStandard on MCAP reset - The PCI Express reset pin sys_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 7 Warnings, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4418.699 ; gain = 0.000 ; free physical = 24638 ; free virtual = 34719
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4418.699 ; gain = 0.000 ; free physical = 24635 ; free virtual = 34716

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: a644e928

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 4418.699 ; gain = 0.000 ; free physical = 24635 ; free virtual = 34716
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: a644e928

Time (s): cpu = 00:01:58 ; elapsed = 00:01:02 . Memory (MB): peak = 4418.699 ; gain = 0.000 ; free physical = 24597 ; free virtual = 34678

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: a644e928

Time (s): cpu = 00:01:59 ; elapsed = 00:01:03 . Memory (MB): peak = 4418.699 ; gain = 0.000 ; free physical = 24597 ; free virtual = 34678

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 650e4471

Time (s): cpu = 00:01:59 ; elapsed = 00:01:03 . Memory (MB): peak = 4418.699 ; gain = 0.000 ; free physical = 24597 ; free virtual = 34678
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: db76da2f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:03 . Memory (MB): peak = 4418.699 ; gain = 0.000 ; free physical = 24597 ; free virtual = 34678

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 16b6aa706

Time (s): cpu = 00:02:07 ; elapsed = 00:01:10 . Memory (MB): peak = 4467.379 ; gain = 48.680 ; free physical = 24456 ; free virtual = 34536
Phase 1.2.1 Place Init Design | Checksum: 184ac6c6a

Time (s): cpu = 00:03:21 ; elapsed = 00:01:40 . Memory (MB): peak = 4904.051 ; gain = 485.352 ; free physical = 24019 ; free virtual = 34099
Phase 1.2 Build Placer Netlist Model | Checksum: 184ac6c6a

Time (s): cpu = 00:03:21 ; elapsed = 00:01:40 . Memory (MB): peak = 4904.051 ; gain = 485.352 ; free physical = 24019 ; free virtual = 34099

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 184ac6c6a

Time (s): cpu = 00:03:23 ; elapsed = 00:01:42 . Memory (MB): peak = 4904.051 ; gain = 485.352 ; free physical = 24019 ; free virtual = 34099
Phase 1.3 Constrain Clocks/Macros | Checksum: 184ac6c6a

Time (s): cpu = 00:03:23 ; elapsed = 00:01:42 . Memory (MB): peak = 4904.051 ; gain = 485.352 ; free physical = 24019 ; free virtual = 34099
Phase 1 Placer Initialization | Checksum: 184ac6c6a

Time (s): cpu = 00:03:24 ; elapsed = 00:01:42 . Memory (MB): peak = 4904.051 ; gain = 485.352 ; free physical = 24019 ; free virtual = 34099

Phase 2 Global Placement
CRITICAL WARNING: [Place 30-851] Cannot find an available clock routing track for clock net PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK in its partition defined by a rectangle from clock region X1Y0 to clock region X5Y3. A clock partition is a rectangular area covering all clock loads and the clock region for its clock root. It may cover the clock source as well. Each clock net needs to use the same routing track across all clock regions of its partition. In this case, other clock nets are already using resources in one or more clock regions of this partition.
This issue is most likely due to the requirement that two or more clock nets need to use global clocking resources in the same half clock region (top/bottom), but this failed due to existing constraints on at least one of these clock nets. Please remove or change the constraint such that both clocks are sourced from the same half clock region. List of clock nets invovled:
PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_CORECLK
PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_PCLK
PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK

Phase 2 Global Placement | Checksum: 1fc6b5dce

Time (s): cpu = 00:07:38 ; elapsed = 00:04:02 . Memory (MB): peak = 4992.094 ; gain = 573.395 ; free physical = 24078 ; free virtual = 34159

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fc6b5dce

Time (s): cpu = 00:07:40 ; elapsed = 00:04:03 . Memory (MB): peak = 4992.094 ; gain = 573.395 ; free physical = 24078 ; free virtual = 34159

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22c6604ef

Time (s): cpu = 00:08:39 ; elapsed = 00:04:25 . Memory (MB): peak = 4992.094 ; gain = 573.395 ; free physical = 24078 ; free virtual = 34159

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d02f52b9

Time (s): cpu = 00:08:44 ; elapsed = 00:04:27 . Memory (MB): peak = 4992.094 ; gain = 573.395 ; free physical = 24078 ; free virtual = 34159

Phase 3.4 updateClock Trees: DP

Phase 3.4.1 Update Clock Trees
Phase 3.4.1 Update Clock Trees | Checksum: 1d02f52b9

Time (s): cpu = 00:08:46 ; elapsed = 00:04:28 . Memory (MB): peak = 4992.094 ; gain = 573.395 ; free physical = 24078 ; free virtual = 34159
Phase 3.4 updateClock Trees: DP | Checksum: 1d02f52b9

Time (s): cpu = 00:08:47 ; elapsed = 00:04:29 . Memory (MB): peak = 4992.094 ; gain = 573.395 ; free physical = 24078 ; free virtual = 34159

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 184666a17

Time (s): cpu = 00:09:13 ; elapsed = 00:04:35 . Memory (MB): peak = 4992.094 ; gain = 573.395 ; free physical = 24074 ; free virtual = 34155

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 184666a17

Time (s): cpu = 00:09:15 ; elapsed = 00:04:36 . Memory (MB): peak = 4992.094 ; gain = 573.395 ; free physical = 24071 ; free virtual = 34152

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 253fe4ba6

Time (s): cpu = 00:09:36 ; elapsed = 00:04:40 . Memory (MB): peak = 4992.094 ; gain = 573.395 ; free physical = 24070 ; free virtual = 34151

Phase 3.8 Small Shape Detail Placement

Phase 3.8.1 Commit Small Macros and Core Logic

Phase 3.8.1.1 Small Shape HALF_LEGAL_FULL_SLICE iteration

Phase 3.8.1.1.1 Commit Slice Clusters
Phase 3.8.1.1.1 Commit Slice Clusters | Checksum: 29bb9178e

Time (s): cpu = 00:12:02 ; elapsed = 00:05:34 . Memory (MB): peak = 5232.594 ; gain = 813.895 ; free physical = 23650 ; free virtual = 33731
Phase 3.8.1.1 Small Shape HALF_LEGAL_FULL_SLICE iteration | Checksum: 29bb9178e

Time (s): cpu = 00:12:03 ; elapsed = 00:05:35 . Memory (MB): peak = 5232.594 ; gain = 813.895 ; free physical = 23650 ; free virtual = 33731
Phase 3.8.1 Commit Small Macros and Core Logic | Checksum: 29bb9178e

Time (s): cpu = 00:12:04 ; elapsed = 00:05:36 . Memory (MB): peak = 5232.594 ; gain = 813.895 ; free physical = 23650 ; free virtual = 33732

Phase 3.8.2 Clock Restriction Legalization for Leaf Columns
Phase 3.8.2 Clock Restriction Legalization for Leaf Columns | Checksum: 29bb9178e

Time (s): cpu = 00:12:08 ; elapsed = 00:05:39 . Memory (MB): peak = 5246.578 ; gain = 827.879 ; free physical = 23650 ; free virtual = 33732
Phase 3.8 Small Shape Detail Placement | Checksum: 29bb9178e

Time (s): cpu = 00:12:09 ; elapsed = 00:05:40 . Memory (MB): peak = 5246.578 ; gain = 827.879 ; free physical = 23650 ; free virtual = 33732

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 20b7c5176

Time (s): cpu = 00:12:16 ; elapsed = 00:05:47 . Memory (MB): peak = 5246.578 ; gain = 827.879 ; free physical = 23651 ; free virtual = 33732
Phase 3 Detail Placement | Checksum: 20b7c5176

Time (s): cpu = 00:12:18 ; elapsed = 00:05:48 . Memory (MB): peak = 5246.578 ; gain = 827.879 ; free physical = 23651 ; free virtual = 33732

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1d772671a

Time (s): cpu = 00:14:33 ; elapsed = 00:06:31 . Memory (MB): peak = 5260.574 ; gain = 841.875 ; free physical = 23632 ; free virtual = 33713

Phase 4.1.2 updateClock Trees: PCOPT

Phase 4.1.2.1 Update Clock Trees
Phase 4.1.2.1 Update Clock Trees | Checksum: 1d772671a

Time (s): cpu = 00:14:35 ; elapsed = 00:06:33 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23622 ; free virtual = 33703
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1d772671a

Time (s): cpu = 00:14:36 ; elapsed = 00:06:34 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23622 ; free virtual = 33703

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1d772671a

Time (s): cpu = 00:14:38 ; elapsed = 00:06:35 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23622 ; free virtual = 33703

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1751b7992

Time (s): cpu = 00:14:39 ; elapsed = 00:06:37 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23622 ; free virtual = 33703
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1751b7992

Time (s): cpu = 00:14:41 ; elapsed = 00:06:38 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23621 ; free virtual = 33703
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1751b7992

Time (s): cpu = 00:14:42 ; elapsed = 00:06:40 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23621 ; free virtual = 33703

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 17e9b2c17

Time (s): cpu = 00:15:02 ; elapsed = 00:06:52 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23621 ; free virtual = 33703
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.132. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 17e9b2c17

Time (s): cpu = 00:15:04 ; elapsed = 00:06:53 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23621 ; free virtual = 33703
Phase 4.1.3 Post Placement Optimization | Checksum: 17e9b2c17

Time (s): cpu = 00:15:05 ; elapsed = 00:06:54 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23621 ; free virtual = 33703
Phase 4.1 Post Commit Optimization | Checksum: 17e9b2c17

Time (s): cpu = 00:15:06 ; elapsed = 00:06:56 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23621 ; free virtual = 33703

Phase 4.2 Sweep Clock Roots: Post-Placement

Phase 4.2.1 Move Clock Roots
Phase 4.2.1 Move Clock Roots | Checksum: 17e9b2c17

Time (s): cpu = 00:15:08 ; elapsed = 00:06:57 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23621 ; free virtual = 33703
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 17e9b2c17

Time (s): cpu = 00:15:09 ; elapsed = 00:06:59 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23621 ; free virtual = 33703

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 17e9b2c17

Time (s): cpu = 00:15:10 ; elapsed = 00:07:00 . Memory (MB): peak = 5286.723 ; gain = 868.023 ; free physical = 23621 ; free virtual = 33702

Phase 4.4 Deposit Clock Routing
Phase 4.4 Deposit Clock Routing | Checksum: 17e9b2c17

Time (s): cpu = 00:15:17 ; elapsed = 00:07:07 . Memory (MB): peak = 5312.871 ; gain = 894.172 ; free physical = 23595 ; free virtual = 33676

Phase 4.5 Placer Reporting

Phase 4.5.1 Restore STA
Phase 4.5.1 Restore STA | Checksum: 17e9b2c17

Time (s): cpu = 00:15:19 ; elapsed = 00:07:08 . Memory (MB): peak = 5312.871 ; gain = 894.172 ; free physical = 23595 ; free virtual = 33676
Phase 4.5 Placer Reporting | Checksum: 17e9b2c17

Time (s): cpu = 00:15:20 ; elapsed = 00:07:10 . Memory (MB): peak = 5312.871 ; gain = 894.172 ; free physical = 23595 ; free virtual = 33676

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1b2ea2037

Time (s): cpu = 00:15:21 ; elapsed = 00:07:11 . Memory (MB): peak = 5312.871 ; gain = 894.172 ; free physical = 23595 ; free virtual = 33676
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b2ea2037

Time (s): cpu = 00:15:23 ; elapsed = 00:07:12 . Memory (MB): peak = 5312.871 ; gain = 894.172 ; free physical = 23595 ; free virtual = 33676
Ending Placer Task | Checksum: f643fb17

Time (s): cpu = 00:15:23 ; elapsed = 00:07:12 . Memory (MB): peak = 5312.871 ; gain = 894.172 ; free physical = 23595 ; free virtual = 33676
INFO: [Common 17-83] Releasing license: Implementation
204 Infos, 45 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:15:47 ; elapsed = 00:08:18 . Memory (MB): peak = 5312.871 ; gain = 894.172 ; free physical = 23595 ; free virtual = 33676
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 5344.887 ; gain = 0.000 ; free physical = 23312 ; free virtual = 33669
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 5344.891 ; gain = 32.020 ; free physical = 23594 ; free virtual = 33676
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.30 . Memory (MB): peak = 5344.891 ; gain = 0.000 ; free physical = 23593 ; free virtual = 33675
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5344.891 ; gain = 0.000 ; free physical = 23592 ; free virtual = 33674
report_control_sets: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.63 . Memory (MB): peak = 5344.891 ; gain = 0.000 ; free physical = 23592 ; free virtual = 33674
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -700 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC 23-20] Rule violation (PORTPROP-10) Incorrect IOStandard on MCAP reset - The PCI Express reset pin sys_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 23323f37 ConstDB: 0 ShapeSum: d311bbe0 RouteDB: 1edf694

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c8649b70

Time (s): cpu = 00:02:54 ; elapsed = 00:00:30 . Memory (MB): peak = 5376.902 ; gain = 0.000 ; free physical = 23591 ; free virtual = 33672

Phase 2 Router Initialization

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: fcc21256

Time (s): cpu = 00:02:58 ; elapsed = 00:00:34 . Memory (MB): peak = 5376.902 ; gain = 0.000 ; free physical = 23591 ; free virtual = 33672

Phase 2.2 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.2 Global Clock Net Routing | Checksum: 1d9dc8d33

Time (s): cpu = 00:03:07 ; elapsed = 00:00:41 . Memory (MB): peak = 5376.902 ; gain = 0.000 ; free physical = 23584 ; free virtual = 33666

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 25d29cab4

Time (s): cpu = 00:04:17 ; elapsed = 00:01:19 . Memory (MB): peak = 5376.902 ; gain = 0.000 ; free physical = 23583 ; free virtual = 33664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.145  | TNS=0.000  | WHS=-0.315 | THS=-101.659|

Phase 2 Router Initialization | Checksum: 278446e77

Time (s): cpu = 00:05:56 ; elapsed = 00:01:39 . Memory (MB): peak = 5376.902 ; gain = 0.000 ; free physical = 23582 ; free virtual = 33664

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e71eaa45

Time (s): cpu = 00:07:15 ; elapsed = 00:01:57 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23432 ; free virtual = 33514

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.06|     2x2|      0.14|     8x8|      1.31|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.05|     2x2|      0.25|     4x4|      0.45|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.09|     2x2|      0.30|     4x4|      1.10|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.02|     2x2|      0.12|     8x8|      1.01|
|___________|________|__________|________|__________|________|__________|

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 38837
 Number of Nodes with overlaps = 3108
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X12Y209 CLEL_R_X12Y209 CLE_M_X1Y253 CLEL_R_X1Y253 CLE_M_X1Y222 CLEL_R_X1Y222 CLE_M_X12Y216 CLEL_R_X12Y216 CLE_M_X12Y207 CLEL_R_X12Y207 
 Number of Nodes with overlaps = 416
 Number of Nodes with overlaps = 75
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X8Y223 CLEL_R_X8Y223 CLE_M_X1Y262 CLEL_R_X1Y262 CLE_M_X1Y220 CLEL_R_X1Y220 CLE_M_X1Y207 CLEL_R_X1Y207 CLE_M_X1Y192 CLEL_R_X1Y192 
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 12
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X11Y226 CLE_M_X63Y250 CLE_M_X63Y214 CLE_M_X69Y98 CLEL_R_X69Y98 CLEL_L_X81Y251 CLEL_R_X81Y251 CLEL_L_X88Y287 CLEL_R_X88Y287 
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 172900550

Time (s): cpu = 00:15:11 ; elapsed = 00:04:10 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23527 ; free virtual = 33609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.169  | TNS=0.000  | WHS=-0.011 | THS=-0.014 |

Phase 4.1 Global Iteration 0 | Checksum: 1516c97aa

Time (s): cpu = 00:15:15 ; elapsed = 00:04:12 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23527 ; free virtual = 33609
Phase 4 Rip-up And Reroute | Checksum: 1516c97aa

Time (s): cpu = 00:15:16 ; elapsed = 00:04:13 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23527 ; free virtual = 33609

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1516c97aa

Time (s): cpu = 00:15:16 ; elapsed = 00:04:13 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23527 ; free virtual = 33609

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1516c97aa

Time (s): cpu = 00:15:17 ; elapsed = 00:04:14 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23527 ; free virtual = 33609
Phase 5 Delay and Skew Optimization | Checksum: 1516c97aa

Time (s): cpu = 00:15:17 ; elapsed = 00:04:14 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23527 ; free virtual = 33609

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1f9ec2cab

Time (s): cpu = 00:16:13 ; elapsed = 00:04:42 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23525 ; free virtual = 33608
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.169  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1672d3e7f

Time (s): cpu = 00:16:13 ; elapsed = 00:04:43 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23525 ; free virtual = 33608

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.1557 %
  Global Horizontal Routing Utilization  = 12.3778 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16534baf9

Time (s): cpu = 00:16:34 ; elapsed = 00:04:53 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23510 ; free virtual = 33593

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16534baf9

Time (s): cpu = 00:16:34 ; elapsed = 00:04:54 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23510 ; free virtual = 33593

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16534baf9

Time (s): cpu = 00:16:46 ; elapsed = 00:05:05 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23509 ; free virtual = 33592

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.169  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16534baf9

Time (s): cpu = 00:16:47 ; elapsed = 00:05:06 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23509 ; free virtual = 33592
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:16:49 ; elapsed = 00:05:06 . Memory (MB): peak = 5492.871 ; gain = 115.969 ; free physical = 23510 ; free virtual = 33592

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
222 Infos, 45 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:17:04 ; elapsed = 00:06:06 . Memory (MB): peak = 5492.871 ; gain = 147.980 ; free physical = 23510 ; free virtual = 33592
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 5524.887 ; gain = 0.000 ; free physical = 23119 ; free virtual = 33584
write_checkpoint: Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 5524.891 ; gain = 32.020 ; free physical = 23419 ; free virtual = 33592
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1/Pico_Toplevel_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 5598.059 ; gain = 73.168 ; free physical = 23250 ; free virtual = 33422
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:02:16 ; elapsed = 00:00:34 . Memory (MB): peak = 5598.059 ; gain = 0.000 ; free physical = 23232 ; free virtual = 33420
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 5684.066 ; gain = 86.008 ; free physical = 23162 ; free virtual = 33350
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -700 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ferr_n_IBUF_inst/IBUFCTRL_INST (in ferr_n_IBUF_inst macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are ferr_n_IBUF_inst/O.
INFO: [DRC 23-20] Rule violation (PORTPROP-10) Incorrect IOStandard on MCAP reset - The PCI Express reset pin sys_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 55323200 bits.
Writing bitstream ./Pico_Toplevel.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jan 29 01:20:57 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:02:38 ; elapsed = 00:03:07 . Memory (MB): peak = 6533.367 ; gain = 849.301 ; free physical = 22266 ; free virtual = 32471
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Pico_Toplevel.hwdef
INFO: [Common 17-206] Exiting Vivado at Mon Jan 29 01:20:57 2018...
