

================================================================
== Vivado HLS Report for 'parseEvents'
================================================================
* Date:           Thu Aug 23 23:59:14 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        parseEvents
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  64833|  84834|  64833|  84834|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-------+-------+-------+-------+---------+
        |                                |                     |    Latency    |    Interval   | Pipeline|
        |            Instance            |        Module       |  min  |  max  |  min  |  max  |   Type  |
        +--------------------------------+---------------------+-------+-------+-------+-------+---------+
        |grp_resetCurrentSliceHW_fu_144  |resetCurrentSliceHW  |  21602|  21602|  21602|  21602|   none  |
        |grp_copyToPS_fu_150             |copyToPS             |  43227|  43227|  43227|  43227|   none  |
        +--------------------------------+---------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- loop_1  |    0|  20001|         4|          2|          1| 0 ~ 10000 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    280|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      -|   2396|   9710|
|Memory           |       64|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    203|
|Register         |        -|      -|    156|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       66|      0|   2552|  10193|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       66|      0|      8|     70|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+------+------+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+------------------------------+---------+-------+------+------+
    |grp_copyToPS_fu_150             |copyToPS                      |        0|      0|  1683|  1517|
    |parseEvents_eventSlice_m_axi_U  |parseEvents_eventSlice_m_axi  |        2|      0|   548|   700|
    |grp_resetCurrentSliceHW_fu_144  |resetCurrentSliceHW           |        0|      0|   165|  7493|
    +--------------------------------+------------------------------+---------+-------+------+------+
    |Total                           |                              |        2|      0|  2396|  9710|
    +--------------------------------+------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |glPLSlices_U  |parseEvents_glPLScud  |       64|  0|   0|  129600|    8|     1|      1036800|
    +--------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |Total         |                      |       64|  0|   0|  129600|    8|     1|      1036800|
    +--------------+----------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_256_p2                     |     +    |      0|  0|  39|          32|           2|
    |tmp_242_fu_315_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp_3_i_fu_326_p2                 |     +    |      0|  0|  15|           8|           1|
    |p_neg_t_fu_203_p2                 |     -    |      0|  0|  38|           1|          31|
    |tmp_s_fu_309_p2                   |     -    |      0|  0|  18|          18|          18|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |tmp_8_fu_243_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_op_op9_fu_173_p2              |    or    |      0|  0|  32|          32|           1|
    |tmp_5_fu_219_p3                   |  select  |      0|  0|  31|           1|          31|
    |tmp_6_fu_227_p3                   |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |p_neg_fu_187_p2                   |    xor   |      0|  0|  32|          32|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 280|         180|         142|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_136_p4  |   9|          2|   32|         64|
    |data_blk_n                  |   9|          2|    1|          2|
    |eventSlice_AWVALID          |   9|          2|    1|          2|
    |eventSlice_BREADY           |   9|          2|    1|          2|
    |eventSlice_WVALID           |   9|          2|    1|          2|
    |glPLSlices_address0         |  27|          5|   17|         85|
    |glPLSlices_ce0              |  21|          4|    1|          4|
    |glPLSlices_ce1              |   9|          2|    1|          2|
    |glPLSlices_d0               |  15|          3|    8|         24|
    |glPLSlices_we0              |  15|          3|    1|          3|
    |glPLSlices_we1              |   9|          2|    1|          2|
    |i_reg_132                   |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 203|         41|   99|        266|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |data_read_reg_347                            |  32|   0|   32|          0|
    |glPLSlices_addr_reg_363                      |  17|   0|   17|          0|
    |grp_copyToPS_fu_150_ap_start_reg             |   1|   0|    1|          0|
    |grp_resetCurrentSliceHW_fu_144_ap_start_reg  |   1|   0|    1|          0|
    |i_2_reg_358                                  |  32|   0|   32|          0|
    |i_reg_132                                    |  32|   0|   32|          0|
    |tmp_7_reg_338                                |  31|   0|   32|          1|
    |tmp_8_reg_343                                |   1|   0|    1|          0|
    |tmp_9_reg_354                                |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 156|   0|  157|          1|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    parseEvents    | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |    parseEvents    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    parseEvents    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    parseEvents    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    parseEvents    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    parseEvents    | return value |
|m_axi_eventSlice_AWVALID   | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWREADY   |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWADDR    | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWID      | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWLEN     | out |    8|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWSIZE    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWBURST   | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWLOCK    | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWCACHE   | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWPROT    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWQOS     | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWREGION  | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWUSER    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WVALID    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WREADY    |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WDATA     | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WSTRB     | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WLAST     | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WID       | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WUSER     | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARVALID   | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARREADY   |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARADDR    | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARID      | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARLEN     | out |    8|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARSIZE    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARBURST   | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARLOCK    | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARCACHE   | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARPROT    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARQOS     | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARREGION  | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARUSER    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RVALID    |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RREADY    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RDATA     |  in |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RLAST     |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RID       |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RUSER     |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RRESP     |  in |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BVALID    |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BREADY    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BRESP     |  in |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BID       |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BUSER     |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|data_dout                  |  in |   32|   ap_fifo  |        data       |    pointer   |
|data_empty_n               |  in |    1|   ap_fifo  |        data       |    pointer   |
|data_read                  | out |    1|   ap_fifo  |        data       |    pointer   |
|eventsArraySize            |  in |   32|   ap_none  |  eventsArraySize  |    scalar    |
|eventSlice_offset          |  in |   32|   ap_none  | eventSlice_offset |    scalar    |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	7  / (tmp_8)
	4  / (!tmp_8)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @resetCurrentSliceHW()" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 3.26ns
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %eventSlice), !map !26"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data) nounwind, !map !32"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %eventsArraySize) nounwind, !map !36"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @parseEvents_str) nounwind"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%eventSlice_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventSlice_offset)"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%eventsArraySize_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventsArraySize)"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %eventSlice, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str8, [7 x i8]* @p_str9, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @resetCurrentSliceHW()" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = shl i32 %eventsArraySize_read, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %eventsArraySize_read, i32 30)"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_op_op9 = or i32 %tmp, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_op_op9, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_neg = xor i32 %tmp, -1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 26 [1/1] (2.52ns) (out node of the LUT)   --->   "%p_neg_t = sub i31 0, %p_lshr" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_op_op9, i32 1, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_5 = select i1 %tmp_3, i31 %p_neg_t, i31 %tmp_4" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_6 = select i1 %tmp_1, i31 0, i31 %tmp_5" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_6, i1 false)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]

 <State 3> : 2.47ns
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_2, %accumulateHW.exit ]"
ST_3 : Operation 33 [1/1] (2.47ns)   --->   "%tmp_8 = icmp eq i32 %i, %tmp_7" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %4, label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]

 <State 4> : 3.63ns
ST_4 : Operation 35 [1/1] (3.63ns)   --->   "%data_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %data_read, i32 1)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:48]
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %3, label %accumulateHW.exit" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:8->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_4 : Operation 38 [1/1] (2.55ns)   --->   "%i_2 = add nsw i32 %i, 2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 7.22ns
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_10 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %data_read, i32 17, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_i1_cast = zext i15 %tmp_10 to i18" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %data_read, i32 2, i32 11)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_11, i8 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %data_read, i32 2, i32 15)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %tmp_12, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i18 %p_shl_cast, %p_shl3_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%tmp_242 = add i18 %tmp_i1_cast, %tmp_s" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_250_cast = sext i18 %tmp_242 to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%glPLSlices_addr = getelementptr [129600 x i8]* @glPLSlices, i32 0, i32 %tmp_250_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_5 : Operation 49 [2/2] (3.25ns)   --->   "%glPLSlices_load = load i8* %glPLSlices_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 129600> <RAM>

 <State 6> : 8.42ns
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:44]
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str10) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:44]
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 10000, i32 5000, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:45]
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:45]
ST_6 : Operation 54 [1/2] (3.25ns)   --->   "%glPLSlices_load = load i8* %glPLSlices_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 129600> <RAM>
ST_6 : Operation 55 [1/1] (1.91ns)   --->   "%tmp_3_i = add i8 %glPLSlices_load, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (3.25ns)   --->   "store i8 %tmp_3_i, i8* %glPLSlices_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 129600> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %accumulateHW.exit" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:11->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str10, i32 %tmp_2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:53]
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br label %1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]

 <State 7> : 0.00ns
ST_7 : Operation 60 [2/2] (0.00ns)   --->   "call fastcc void @copyToPS(i8* %eventSlice, i32 %eventSlice_offset_re)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:55]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @copyToPS(i8* %eventSlice, i32 %eventSlice_offset_re)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:55]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:56]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ eventSlice]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ eventsArraySize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eventSlice_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ glPLSlices]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10          (specbitsmap      ) [ 000000000]
StgValue_11          (specbitsmap      ) [ 000000000]
StgValue_12          (specbitsmap      ) [ 000000000]
StgValue_13          (spectopmodule    ) [ 000000000]
eventSlice_offset_re (read             ) [ 000111111]
eventsArraySize_read (read             ) [ 000000000]
StgValue_16          (specinterface    ) [ 000000000]
StgValue_17          (speclatency      ) [ 000000000]
StgValue_18          (specinterface    ) [ 000000000]
StgValue_19          (call             ) [ 000000000]
tmp                  (shl              ) [ 000000000]
tmp_1                (bitselect        ) [ 000000000]
tmp_op_op9           (or               ) [ 000000000]
tmp_3                (bitselect        ) [ 000000000]
p_neg                (xor              ) [ 000000000]
p_lshr               (partselect       ) [ 000000000]
p_neg_t              (sub              ) [ 000000000]
tmp_4                (partselect       ) [ 000000000]
tmp_5                (select           ) [ 000000000]
tmp_6                (select           ) [ 000000000]
tmp_7                (bitconcatenate   ) [ 000111100]
StgValue_31          (br               ) [ 001111100]
i                    (phi              ) [ 000110000]
tmp_8                (icmp             ) [ 000111100]
StgValue_34          (br               ) [ 000000000]
data_read            (read             ) [ 000101000]
tmp_9                (bitselect        ) [ 000111100]
StgValue_37          (br               ) [ 000000000]
i_2                  (add              ) [ 001111100]
tmp_10               (partselect       ) [ 000000000]
tmp_i1_cast          (zext             ) [ 000000000]
tmp_11               (partselect       ) [ 000000000]
p_shl_cast           (bitconcatenate   ) [ 000000000]
tmp_12               (partselect       ) [ 000000000]
p_shl3_cast          (bitconcatenate   ) [ 000000000]
tmp_s                (sub              ) [ 000000000]
tmp_242              (add              ) [ 000000000]
tmp_250_cast         (sext             ) [ 000000000]
glPLSlices_addr      (getelementptr    ) [ 000010100]
StgValue_50          (specloopname     ) [ 000000000]
tmp_2                (specregionbegin  ) [ 000000000]
StgValue_52          (speclooptripcount) [ 000000000]
StgValue_53          (specpipeline     ) [ 000000000]
glPLSlices_load      (load             ) [ 000000000]
tmp_3_i              (add              ) [ 000000000]
StgValue_56          (store            ) [ 000000000]
StgValue_57          (br               ) [ 000000000]
empty                (specregionend    ) [ 000000000]
StgValue_59          (br               ) [ 001111100]
StgValue_61          (call             ) [ 000000000]
StgValue_62          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="eventSlice">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventSlice"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eventsArraySize">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventsArraySize"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="eventSlice_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventSlice_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="glPLSlices">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resetCurrentSliceHW"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="parseEvents_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i14.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copyToPS"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="eventSlice_offset_re_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eventSlice_offset_re/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="eventsArraySize_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eventsArraySize_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="glPLSlices_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="18" slack="0"/>
<pin id="124" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_addr/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="17" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_load/5 StgValue_56/6 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="32" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_resetCurrentSliceHW_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_copyToPS_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="2"/>
<pin id="154" dir="0" index="3" bw="8" slack="0"/>
<pin id="155" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_60/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_op_op9_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_op_op9/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_neg_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_neg/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_lshr_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="0"/>
<pin id="198" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_neg_t_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="31" slack="0"/>
<pin id="206" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_4_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="31" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="0" index="3" bw="6" slack="0"/>
<pin id="214" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_5_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="31" slack="0"/>
<pin id="222" dir="0" index="2" bw="31" slack="0"/>
<pin id="223" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_6_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="31" slack="0"/>
<pin id="230" dir="0" index="2" bw="31" slack="0"/>
<pin id="231" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_7_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="31" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_8_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="1"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_9_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_10_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="15" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="0" index="3" bw="6" slack="0"/>
<pin id="267" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_i1_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="15" slack="0"/>
<pin id="273" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_cast/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_11_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="1"/>
<pin id="278" dir="0" index="2" bw="3" slack="0"/>
<pin id="279" dir="0" index="3" bw="5" slack="0"/>
<pin id="280" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_shl_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="18" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_12_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="1"/>
<pin id="295" dir="0" index="2" bw="3" slack="0"/>
<pin id="296" dir="0" index="3" bw="5" slack="0"/>
<pin id="297" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_shl3_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="18" slack="0"/>
<pin id="303" dir="0" index="1" bw="14" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="18" slack="0"/>
<pin id="311" dir="0" index="1" bw="18" slack="0"/>
<pin id="312" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_242_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="15" slack="0"/>
<pin id="317" dir="0" index="1" bw="18" slack="0"/>
<pin id="318" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_242/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_250_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="18" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_250_cast/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_3_i_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_i/6 "/>
</bind>
</comp>

<comp id="333" class="1005" name="eventSlice_offset_re_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="2"/>
<pin id="335" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eventSlice_offset_re "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_7_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_8_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="347" class="1005" name="data_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_read "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_9_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="glPLSlices_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="17" slack="1"/>
<pin id="365" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="100" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="108" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="108" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="159" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="173" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="159" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="193" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="173" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="224"><net_src comp="179" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="203" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="209" pin="4"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="165" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="219" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="227" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="136" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="114" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="132" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="62" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="274"><net_src comp="262" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="283"><net_src comp="68" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="275" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="72" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="298"><net_src comp="74" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="60" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="76" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="306"><net_src comp="78" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="292" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="80" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="284" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="301" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="271" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="330"><net_src comp="127" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="96" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="336"><net_src comp="102" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="341"><net_src comp="235" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="346"><net_src comp="243" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="114" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="357"><net_src comp="248" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="256" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="366"><net_src comp="120" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eventSlice | {7 8 }
	Port: glPLSlices | {1 2 6 }
 - Input state : 
	Port: parseEvents : data | {4 }
	Port: parseEvents : eventsArraySize | {2 }
	Port: parseEvents : eventSlice_offset | {2 }
	Port: parseEvents : glPLSlices | {5 6 7 8 }
  - Chain level:
	State 1
	State 2
		p_neg_t : 1
		tmp_5 : 2
		tmp_6 : 3
		tmp_7 : 4
	State 3
		tmp_8 : 1
		StgValue_34 : 2
	State 4
		StgValue_37 : 1
	State 5
		tmp_i1_cast : 1
		p_shl_cast : 1
		p_shl3_cast : 1
		tmp_s : 2
		tmp_242 : 3
		tmp_250_cast : 4
		glPLSlices_addr : 5
		glPLSlices_load : 6
	State 6
		tmp_3_i : 1
		StgValue_56 : 2
		empty : 1
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   call   |  grp_resetCurrentSliceHW_fu_144  | 6.76889 |    51   |   6467  |
|          |        grp_copyToPS_fu_150       |  5.307  |   1428  |   1260  |
|----------|----------------------------------|---------|---------|---------|
|          |            i_2_fu_256            |    0    |    0    |    39   |
|    add   |          tmp_242_fu_315          |    0    |    0    |    18   |
|          |          tmp_3_i_fu_326          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|  select  |           tmp_5_fu_219           |    0    |    0    |    31   |
|          |           tmp_6_fu_227           |    0    |    0    |    31   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          p_neg_t_fu_203          |    0    |    0    |    38   |
|          |           tmp_s_fu_309           |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|    xor   |           p_neg_fu_187           |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |           tmp_8_fu_243           |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|          | eventSlice_offset_re_read_fu_102 |    0    |    0    |    0    |
|   read   | eventsArraySize_read_read_fu_108 |    0    |    0    |    0    |
|          |       data_read_read_fu_114      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |            tmp_fu_159            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_1_fu_165           |    0    |    0    |    0    |
| bitselect|           tmp_3_fu_179           |    0    |    0    |    0    |
|          |           tmp_9_fu_248           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    or    |         tmp_op_op9_fu_173        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           p_lshr_fu_193          |    0    |    0    |    0    |
|          |           tmp_4_fu_209           |    0    |    0    |    0    |
|partselect|           tmp_10_fu_262          |    0    |    0    |    0    |
|          |           tmp_11_fu_275          |    0    |    0    |    0    |
|          |           tmp_12_fu_292          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_7_fu_235           |    0    |    0    |    0    |
|bitconcatenate|         p_shl_cast_fu_284        |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_301        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |        tmp_i1_cast_fu_271        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        tmp_250_cast_fu_321       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  | 12.0759 |   1479  |   7967  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|glPLSlices|   64   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   64   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      data_read_reg_347     |   32   |
|eventSlice_offset_re_reg_333|   32   |
|   glPLSlices_addr_reg_363  |   17   |
|         i_2_reg_358        |   32   |
|          i_reg_132         |   32   |
|        tmp_7_reg_338       |   32   |
|        tmp_8_reg_343       |    1   |
|        tmp_9_reg_354       |    1   |
+----------------------------+--------+
|            Total           |   179  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   2  |  17  |   34   ||    9    |
|     i_reg_132     |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   98   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   12   |  1479  |  7967  |
|   Memory  |   64   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   179  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   64   |   15   |  1658  |  7985  |
+-----------+--------+--------+--------+--------+
