Date: Tue, 1 Feb 2000 15:37:18 +0100 (CET)
From: Rik van Riel <>
Subject: Re: [PATCH] cacheflushtime
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2000/2/1/96

On Mon, 31 Jan 2000, Jeffrey B. Siegal wrote:
> > - -             if (cachesize == -1)
> > - -                     cachesize = 8; /* Pentiums */
> > +               if (cachesize == -1) {
> > +                       cachesize = 16; /* Pentiums, 2x8kB cache */
> > +                       bandwidth = 100;
> > +               }
> 
> Is the bandwidth from L1 to L2 on a Pentium really only 100 MB/sec?
I don't think you can expect much more on an SMP Pentium where
both processors compete for L2 cache bandwidth.
Then again, this 100 MB/sec is just a wild guess, I'd be very
much interested in some more educated numbers :)
regards,
Rik
--
The Internet is not a network of computers. It is a network
of people. That is its real strength.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/