Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Sat Sep 21 15:07:33 2024
| Host             : DESKTOP-QI02RAP running 64-bit major release  (build 9200)
| Command          : report_power -file fir_fault_tolerant_power_routed.rpt -pb fir_fault_tolerant_power_summary_routed.pb -rpx fir_fault_tolerant_power_routed.rpx
| Design           : fir_fault_tolerant
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.269        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.176        |
| Device Static (W)        | 0.093        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 81.9         |
| Junction Temperature (C) | 28.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |     1063 |       --- |             --- |
|   LUT as Logic |    <0.001 |      231 |     17600 |            1.31 |
|   Register     |    <0.001 |      459 |     35200 |            1.30 |
|   CARRY4       |    <0.001 |       56 |      4400 |            1.27 |
|   Others       |     0.000 |      203 |       --- |             --- |
| Signals        |     0.014 |     2344 |       --- |             --- |
| Block RAM      |     0.104 |       32 |        60 |           53.33 |
| DSPs           |     0.050 |       40 |        80 |           50.00 |
| Static Power   |     0.093 |          |           |                 |
| Total          |     0.269 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.173 |       0.168 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.006 |       0.000 |      0.006 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.009 |       0.008 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs                |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk_i  |             7.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| fir_fault_tolerant                        |     0.176 |
|   redundant_fir_filtars[0].uut_fir_filter |     0.022 |
|     fir_filtar                            |     0.008 |
|       first_section                       |     0.001 |
|       other_sections[1].fir_section       |     0.002 |
|       other_sections[2].fir_section       |     0.001 |
|       other_sections[3].fir_section       |     0.002 |
|       other_sections[4].fir_section       |     0.002 |
|     input_block_ram                       |     0.006 |
|     output_block_ram                      |     0.007 |
|   redundant_fir_filtars[1].uut_fir_filter |     0.022 |
|     fir_filtar                            |     0.008 |
|       first_section                       |     0.001 |
|       other_sections[1].fir_section       |     0.002 |
|       other_sections[2].fir_section       |     0.002 |
|       other_sections[3].fir_section       |     0.001 |
|       other_sections[4].fir_section       |     0.002 |
|     input_block_ram                       |     0.006 |
|     output_block_ram                      |     0.007 |
|   redundant_fir_filtars[2].uut_fir_filter |     0.022 |
|     fir_filtar                            |     0.008 |
|       first_section                       |     0.002 |
|       other_sections[1].fir_section       |     0.001 |
|       other_sections[2].fir_section       |     0.002 |
|       other_sections[3].fir_section       |     0.001 |
|       other_sections[4].fir_section       |     0.002 |
|     input_block_ram                       |     0.006 |
|     output_block_ram                      |     0.007 |
|   redundant_fir_filtars[3].uut_fir_filter |     0.022 |
|     fir_filtar                            |     0.008 |
|       first_section                       |     0.001 |
|       other_sections[1].fir_section       |     0.002 |
|       other_sections[2].fir_section       |     0.002 |
|       other_sections[3].fir_section       |     0.001 |
|       other_sections[4].fir_section       |     0.002 |
|     input_block_ram                       |     0.006 |
|     output_block_ram                      |     0.007 |
|   redundant_fir_filtars[4].uut_fir_filter |     0.021 |
|     fir_filtar                            |     0.008 |
|       first_section                       |     0.001 |
|       other_sections[1].fir_section       |     0.001 |
|       other_sections[2].fir_section       |     0.002 |
|       other_sections[3].fir_section       |     0.001 |
|       other_sections[4].fir_section       |     0.002 |
|     input_block_ram                       |     0.006 |
|     output_block_ram                      |     0.007 |
|   redundant_fir_filtars[5].uut_fir_filter |     0.022 |
|     fir_filtar                            |     0.008 |
|       first_section                       |     0.001 |
|       other_sections[1].fir_section       |     0.001 |
|       other_sections[2].fir_section       |     0.002 |
|       other_sections[3].fir_section       |     0.001 |
|       other_sections[4].fir_section       |     0.002 |
|     input_block_ram                       |     0.006 |
|     output_block_ram                      |     0.007 |
|   redundant_fir_filtars[6].uut_fir_filter |     0.022 |
|     fir_filtar                            |     0.008 |
|       first_section                       |     0.001 |
|       other_sections[1].fir_section       |     0.001 |
|       other_sections[2].fir_section       |     0.002 |
|       other_sections[3].fir_section       |     0.001 |
|       other_sections[4].fir_section       |     0.002 |
|     input_block_ram                       |     0.006 |
|     output_block_ram                      |     0.007 |
|   redundant_fir_filtars[7].uut_fir_filter |     0.023 |
|     fir_filtar                            |     0.009 |
|       first_section                       |     0.001 |
|       other_sections[1].fir_section       |     0.002 |
|       other_sections[2].fir_section       |     0.001 |
|       other_sections[3].fir_section       |     0.002 |
|       other_sections[4].fir_section       |     0.002 |
|     input_block_ram                       |     0.006 |
|     output_block_ram                      |     0.007 |
|   voter                                   |     0.002 |
+-------------------------------------------+-----------+


