Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 06:40:57 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_106_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum47_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 1.041ns (32.189%)  route 2.193ns (67.811%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 6.234 - 4.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.711ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.646ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=13289, routed)       1.778     2.729    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X130Y419       FDCE                                         r  Delay1No17_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y419       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.808 r  Delay1No17_instance/Y_reg[2]/Q
                         net (fo=12, routed)          0.752     3.560    Delay1No16_instance/Y_reg[33]_0[2]
    SLICE_X120Y434       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.611 r  Delay1No16_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.009     3.620    Sum47_2_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X120Y434       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.806 r  Sum47_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.832    Sum47_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X120Y435       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.847 r  Sum47_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.873    Sum47_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X120Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.925 r  Sum47_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.301     4.226    Delay1No16_instance/CO[0]
    SLICE_X119Y435       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     4.324 r  Delay1No16_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=2, routed)           0.166     4.490    Delay1No16_instance/Sum47_2_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X118Y434       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     4.639 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.104     4.743    Delay1No16_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X118Y435       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.844 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.330     5.174    Delay1No17_instance/shiftVal__5[0]
    SLICE_X120Y441       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.210 r  Delay1No17_instance/shiftedFracY_d1[45]_i_2__0/O
                         net (fo=4, routed)           0.325     5.535    Delay1No16_instance/level2[12]
    SLICE_X117Y437       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.684 r  Delay1No16_instance/shiftedFracY_d1[37]_i_1__0/O
                         net (fo=2, routed)           0.101     5.785    Delay1No16_instance/level4__0[5]
    SLICE_X118Y437       LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.910 r  Delay1No16_instance/shiftedFracY_d1[21]_i_1__0/O
                         net (fo=1, routed)           0.053     5.963    Sum47_2_impl_instance/FPAddSubOp_instance/shiftedFracY[10]
    SLICE_X118Y437       FDRE                                         r  Sum47_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=13289, routed)       1.574     6.234    Sum47_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X118Y437       FDRE                                         r  Sum47_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.356     6.590    
                         clock uncertainty           -0.035     6.554    
    SLICE_X118Y437       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.579    Sum47_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.579    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  0.617    




