INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/linear_feedback_shift_register/linear_feedback_shift_register.srcs/sources_1/new/lfsr_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/linear_feedback_shift_register/linear_feedback_shift_register.srcs/sim_1/new/lfsr_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_16_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/linear_feedback_shift_register/linear_feedback_shift_register.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
