INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2458] undeclared symbol CAM_PCLK, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:138]
INFO: [VRFC 10-2458] undeclared symbol CAM_HREF, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:139]
INFO: [VRFC 10-2458] undeclared symbol CAM_VSYNC, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:140]
INFO: [VRFC 10-2458] undeclared symbol CAM_D0, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:141]
INFO: [VRFC 10-2458] undeclared symbol CAM_D1, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:142]
INFO: [VRFC 10-2458] undeclared symbol CAM_D2, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:143]
INFO: [VRFC 10-2458] undeclared symbol CAM_D3, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:144]
INFO: [VRFC 10-2458] undeclared symbol CAM_D4, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:145]
INFO: [VRFC 10-2458] undeclared symbol CAM_D5, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:146]
INFO: [VRFC 10-2458] undeclared symbol CAM_D6, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:147]
INFO: [VRFC 10-2458] undeclared symbol CAM_D7, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:148]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
