<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1671049994" />
    <testcase name="test_chip" classname="test" file="/afs/ece.cmu.edu/usr/mmx/98154/tt02-verilog-demo/src/test.py" lineno="8" time="0.17853116989135742" sim_time_ns="10090000.001" ratio_time="56516741.62635087" />
  </testsuite>
</testsuites>
