$WAVE4
$RESOLUTION 1000
$ENDTIME 100000
I 1 "e#9#std_logicc9 UX01ZWLH-"
$IN 1 1 "UUT/clk"
$IN 2 1 "UUT/reset"
I 2 "a#29#std_logic_vector(31 downto 0)1 ricd31 0 e#9#std_logicc9 UX01ZWLH-"
$BUS S 3 2 32 "UUT/ReadData2"
$SC 23-54
$BUS S 4 2 32 "UUT/signE_out"
$SC 55-86
$S 5 1 "UUT/ALUsrc"
$BUS S 6 2 32 "UUT/mux_out"
$SC 87-+31
$BUS S 7 2 32 "UUT/Instruction"
$SC 119-+31
$S 8 1 "UUT/RegDst"
I 3 "a#28#std_logic_vector(4 downto 0)1 ricd4 0 e#9#std_logicc9 UX01ZWLH-"
$BUS S 9 3 5 4 1 mux2_ou
$SC 151-+4
$BUS S 10 2 32 "UUT/PC"
$SC 156-+31
$S 11 1 "UUT/RegWrite"
$BUS S +1 2 32 "UUT/mux3_out"
$SC 188-+31
$BUS S 13 2 32 "UUT/ReadData1"
$SC 220-+31
$S 14 1 "UUT/Branch"
$S +1 1 "UUT/memRead"
$S +1 1 7 0 Write
$S +1 1 7 0 ToReg
I 4 "a#28#std_logic_vector(2 downto 0)1 ricd2 0 e#9#std_logicc9 UX01ZWLH-"
$BUS S +1 4 3 "UUT/op"
$SC 252-+2
$BUS S 19 2 32 "UUT/ALU_RESULT"
$SC 255-+31
$S 20 1 "UUT/ZERO"
$S +1 1 "UUT/OVERFLOW"
$BUS S +1 2 32 "UUT/ReadData"
$SC 287-+31
P 0 1-318 CS "0"
P 0 19 Radix "10"
$WAVES 1 54-70 +57 +1 +7 +12 +1 251
=0 T 0
=1 D 0 1
$VALUES
V 2
U
1
$END
$WAVES 2 287-+31
*0
$VALUES
V 1
U
$END
$WAVES 5 +9-+3 +6-53 +66-+7 +3-+5 +2-+10 +3 +1 +70-+22 +2 +6 +2 +1
*0
*1
$VALUES
V 2
U
0
$END
$WAVES 8 243 +2-+4 +5
*0
*1
=2 D 0 2
$VALUES
V 3
U
0
1
$END
$WAVES 11
*0
*1
=3 T 10k
$VALUES
V 3
U
0
1
$END
$WAVES +9
*0
*1
*2
=4 D 0 4
$VALUES
V 4
U
0
1
0
$END
$WAVES +1
*0
*1
=5 D 0 3
$VALUES
V 3
U
0
U
$END
$WAVES 71 83 +1 +34
*0
*2
$VALUES
V 2
U
1
$END
$WAVES 72-82 +3-+32 +35-+3 255-+22 +2 +7
*0
*2
$VALUES
V 2
U
0
$END
$WAVES 151
*0
*2
*5
$VALUES
V 3
U
0
1
$END
$WAVES +5-+31
*0
$VALUES
V 1
0
$END
$WAVES +1-+22 +2 +7
*0
*5
$VALUES
V 2
U
0
$END
$WAVES +-8 +2-+5
*0
*5
=6 D 0 5
$VALUES
V 3
U
0
1
$END
$WAVES +60 +2-+5
*0
*2
*4
$VALUES
V 3
U
0
1
$END
$ENDWAVE
