Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 20:36:33 2019
| Host         : DESKTOP-T1S8RDD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.675     -133.834                     54                 2244        0.109        0.000                      0                 2244        4.500        0.000                       0                   714  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.675     -133.834                     54                 2244        0.109        0.000                      0                 2244        4.500        0.000                       0                   714  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           54  Failing Endpoints,  Worst Slack       -7.675ns,  Total Violation     -133.834ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.675ns  (required time - arrival time)
  Source:                 dropControl/failHole5/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole2/fall_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.643ns  (logic 10.153ns (57.546%)  route 7.490ns (42.454%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.618     5.221    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  dropControl/failHole5/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  dropControl/failHole5/fall_in_reg/Q
                         net (fo=20, routed)          1.164     6.840    dropControl/failHole1/address_fb12_2
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=4, routed)           0.336     7.300    dropControl/failHole1/fall_in_reg_3
    SLICE_X62Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.424 r  dropControl/failHole1/address_fb12_i_19/O
                         net (fo=29, routed)          0.408     7.832    dropControl/failHole4/address_fb12
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.956 r  dropControl/failHole4/address_fb12_i_17__0/O
                         net (fo=7, routed)           1.000     8.956    dropControl/failHole2/DI[0]
    SLICE_X75Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.482 r  dropControl/failHole2/fall_in3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.482    dropControl/failHole2/fall_in3_carry_n_0
    SLICE_X75Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  dropControl/failHole2/fall_in3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.596    dropControl/failHole2/fall_in3_carry__0_n_0
    SLICE_X75Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.835 r  dropControl/failHole2/fall_in3_carry__1/O[2]
                         net (fo=58, routed)          0.921    10.756    dropControl/failHole2/fall_in3_carry__1_n_5
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214    14.970 r  dropControl/failHole2/fall_in2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.972    dropControl/failHole2/fall_in2__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.490 r  dropControl/failHole2/fall_in2__1/P[0]
                         net (fo=2, routed)           1.198    17.688    dropControl/failHole2/fall_in2__1_n_105
    SLICE_X78Y50         LUT2 (Prop_lut2_I0_O)        0.124    17.812 r  dropControl/failHole2/fall_in2_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.812    dropControl/failHole2/fall_in2_carry_i_3__1_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.345 r  dropControl/failHole2/fall_in2_carry/CO[3]
                         net (fo=1, routed)           0.000    18.345    dropControl/failHole2/fall_in2_carry_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.462 r  dropControl/failHole2/fall_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.462    dropControl/failHole2/fall_in2_carry__0_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.785 r  dropControl/failHole2/fall_in2_carry__1/O[1]
                         net (fo=1, routed)           1.124    19.909    dropControl/failHole2/fall_in2_carry__1_n_6
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.306    20.215 r  dropControl/failHole2/fall_in1_carry__5_i_3__1/O
                         net (fo=1, routed)           0.000    20.215    dropControl/failHole2/fall_in1_carry__5_i_3__1_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.765 r  dropControl/failHole2/fall_in1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.765    dropControl/failHole2/fall_in1_carry__5_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.099 f  dropControl/failHole2/fall_in1_carry__6/O[1]
                         net (fo=1, routed)           0.815    21.914    dropControl/failHole2/fall_in1_carry__6_n_6
    SLICE_X60Y52         LUT6 (Prop_lut6_I1_O)        0.303    22.217 r  dropControl/failHole2/fall_in_i_3__1/O
                         net (fo=1, routed)           0.523    22.740    dropControl/failHole2/fall_in_i_3__1_n_0
    SLICE_X63Y50         LUT5 (Prop_lut5_I1_O)        0.124    22.864 r  dropControl/failHole2/fall_in_i_1__2/O
                         net (fo=1, routed)           0.000    22.864    dropControl/failHole2/fall_in_i_1__2_n_0
    SLICE_X63Y50         FDRE                                         r  dropControl/failHole2/fall_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.512    14.935    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  dropControl/failHole2/fall_in_reg/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.031    15.189    dropControl/failHole2/fall_in_reg
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -22.864    
  -------------------------------------------------------------------
                         slack                                 -7.675    

Slack (VIOLATED) :        -7.408ns  (required time - arrival time)
  Source:                 dropControl/failHole5/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole3/fall_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.379ns  (logic 10.179ns (58.571%)  route 7.200ns (41.429%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.618     5.221    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  dropControl/failHole5/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  dropControl/failHole5/fall_in_reg/Q
                         net (fo=20, routed)          1.164     6.840    dropControl/failHole1/address_fb12_2
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=4, routed)           0.336     7.300    dropControl/failHole1/fall_in_reg_3
    SLICE_X62Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.424 r  dropControl/failHole1/address_fb12_i_19/O
                         net (fo=29, routed)          0.408     7.832    dropControl/failHole4/address_fb12
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.956 r  dropControl/failHole4/address_fb12_i_17__0/O
                         net (fo=7, routed)           0.804     8.760    dropControl/failHole3/DI[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.310 r  dropControl/failHole3/fall_in3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.310    dropControl/failHole3/fall_in3_carry_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  dropControl/failHole3/fall_in3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.427    dropControl/failHole3/fall_in3_carry__0_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.666 r  dropControl/failHole3/fall_in3_carry__1/O[2]
                         net (fo=58, routed)          1.255    10.921    dropControl/failHole3/fall_in3_carry__1_n_5
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    15.134 r  dropControl/failHole3/fall_in2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.136    dropControl/failHole3/fall_in2__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.654 r  dropControl/failHole3/fall_in2__1/P[0]
                         net (fo=2, routed)           1.056    17.710    dropControl/failHole3/fall_in2__1_n_105
    SLICE_X60Y40         LUT2 (Prop_lut2_I0_O)        0.124    17.834 r  dropControl/failHole3/fall_in2_carry_i_3__2/O
                         net (fo=1, routed)           0.000    17.834    dropControl/failHole3/fall_in2_carry_i_3__2_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.367 r  dropControl/failHole3/fall_in2_carry/CO[3]
                         net (fo=1, routed)           0.000    18.367    dropControl/failHole3/fall_in2_carry_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.484 r  dropControl/failHole3/fall_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.484    dropControl/failHole3/fall_in2_carry__0_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.807 r  dropControl/failHole3/fall_in2_carry__1/O[1]
                         net (fo=1, routed)           0.748    19.555    dropControl/failHole3/fall_in2_carry__1_n_6
    SLICE_X71Y42         LUT2 (Prop_lut2_I1_O)        0.306    19.861 r  dropControl/failHole3/fall_in1_carry__5_i_3__2/O
                         net (fo=1, routed)           0.000    19.861    dropControl/failHole3/fall_in1_carry__5_i_3__2_n_0
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.411 r  dropControl/failHole3/fall_in1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.411    dropControl/failHole3/fall_in1_carry__5_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.745 f  dropControl/failHole3/fall_in1_carry__6/O[1]
                         net (fo=1, routed)           1.128    21.873    dropControl/failHole3/fall_in1_carry__6_n_6
    SLICE_X65Y49         LUT6 (Prop_lut6_I1_O)        0.303    22.176 r  dropControl/failHole3/fall_in_i_3__2/O
                         net (fo=1, routed)           0.299    22.476    dropControl/failHole3/fall_in_i_3__2_n_0
    SLICE_X67Y50         LUT5 (Prop_lut5_I1_O)        0.124    22.600 r  dropControl/failHole3/fall_in_i_1__1/O
                         net (fo=1, routed)           0.000    22.600    dropControl/failHole3/fall_in_i_1__1_n_0
    SLICE_X67Y50         FDRE                                         r  dropControl/failHole3/fall_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.513    14.936    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X67Y50         FDRE                                         r  dropControl/failHole3/fall_in_reg/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X67Y50         FDRE (Setup_fdre_C_D)        0.032    15.191    dropControl/failHole3/fall_in_reg
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -22.600    
  -------------------------------------------------------------------
                         slack                                 -7.408    

Slack (VIOLATED) :        -7.332ns  (required time - arrival time)
  Source:                 dropControl/failHole5/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole5/fall_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.328ns  (logic 9.971ns (57.544%)  route 7.357ns (42.456%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.618     5.221    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  dropControl/failHole5/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  dropControl/failHole5/fall_in_reg/Q
                         net (fo=20, routed)          1.164     6.840    dropControl/failHole1/address_fb12_2
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=4, routed)           0.336     7.300    dropControl/failHole1/fall_in_reg_3
    SLICE_X62Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.424 r  dropControl/failHole1/address_fb12_i_19/O
                         net (fo=29, routed)          0.408     7.832    dropControl/failHole4/address_fb12
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.956 r  dropControl/failHole4/address_fb12_i_17__0/O
                         net (fo=7, routed)           0.839     8.794    dropControl/failHole5/DI[0]
    SLICE_X75Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.320 r  dropControl/failHole5/fall_in3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.320    dropControl/failHole5/fall_in3_carry_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.434 r  dropControl/failHole5/fall_in3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.434    dropControl/failHole5/fall_in3_carry__0_n_0
    SLICE_X75Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 r  dropControl/failHole5/fall_in3_carry__1/O[1]
                         net (fo=4, routed)           1.039    10.808    dropControl/failHole5/fall_in3_carry__1_n_6
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    15.023 r  dropControl/failHole5/fall_in2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.025    dropControl/failHole5/fall_in2__0_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.543 r  dropControl/failHole5/fall_in2__1/P[3]
                         net (fo=2, routed)           1.343    17.885    dropControl/failHole5/fall_in2__1_n_102
    SLICE_X69Y48         LUT2 (Prop_lut2_I0_O)        0.124    18.009 r  dropControl/failHole5/fall_in2_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000    18.009    dropControl/failHole5/fall_in2_carry__0_i_4__4_n_0
    SLICE_X69Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.541 r  dropControl/failHole5/fall_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.541    dropControl/failHole5/fall_in2_carry__0_n_0
    SLICE_X69Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.763 r  dropControl/failHole5/fall_in2_carry__1/O[0]
                         net (fo=1, routed)           1.223    19.987    dropControl/failHole5/fall_in2_carry__1_n_7
    SLICE_X60Y69         LUT2 (Prop_lut2_I1_O)        0.299    20.286 r  dropControl/failHole5/fall_in1_carry__5_i_4__4/O
                         net (fo=1, routed)           0.000    20.286    dropControl/failHole5/fall_in1_carry__5_i_4__4_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.799 r  dropControl/failHole5/fall_in1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.799    dropControl/failHole5/fall_in1_carry__5_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.114 f  dropControl/failHole5/fall_in1_carry__6/O[3]
                         net (fo=1, routed)           0.720    21.833    dropControl/failHole5/fall_in1_carry__6_n_4
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.307    22.140 r  dropControl/failHole5/fall_in_i_3__4/O
                         net (fo=1, routed)           0.284    22.424    dropControl/failHole5/fall_in_i_3__4_n_0
    SLICE_X61Y69         LUT5 (Prop_lut5_I1_O)        0.124    22.548 r  dropControl/failHole5/fall_in_i_1/O
                         net (fo=1, routed)           0.000    22.548    dropControl/failHole5/fall_in_i_1_n_0
    SLICE_X61Y69         FDRE                                         r  dropControl/failHole5/fall_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.498    14.921    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  dropControl/failHole5/fall_in_reg/C
                         clock pessimism              0.300    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X61Y69         FDRE (Setup_fdre_C_D)        0.031    15.216    dropControl/failHole5/fall_in_reg
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -22.548    
  -------------------------------------------------------------------
                         slack                                 -7.332    

Slack (VIOLATED) :        -7.234ns  (required time - arrival time)
  Source:                 dropControl/failHole5/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole1/fall_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.343ns  (logic 10.025ns (57.805%)  route 7.318ns (42.195%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.618     5.221    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  dropControl/failHole5/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  dropControl/failHole5/fall_in_reg/Q
                         net (fo=20, routed)          1.164     6.840    dropControl/failHole1/address_fb12_2
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=4, routed)           0.176     7.140    dropControl/failHole1/fall_in_reg_3
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.124     7.264 r  dropControl/failHole1/address_fb12_i_23/O
                         net (fo=34, routed)          0.626     7.891    dropControl/failHole1/game_state_reg[2]
    SLICE_X66Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.015 r  dropControl/failHole1/address_fb12_i_15__0/O
                         net (fo=7, routed)           0.941     8.955    dropControl/failHole1/bl_y_reg_reg[2][0]
    SLICE_X72Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.353 r  dropControl/failHole1/fall_in3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.353    dropControl/failHole1/fall_in3_carry_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  dropControl/failHole1/fall_in3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.467    dropControl/failHole1/fall_in3_carry__0_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.706 r  dropControl/failHole1/fall_in3_carry__1/O[2]
                         net (fo=58, routed)          0.950    10.656    dropControl/failHole1/fall_in3_carry__1_n_5
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    14.870 r  dropControl/failHole1/fall_in2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.872    dropControl/failHole1/fall_in2__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.390 r  dropControl/failHole1/fall_in2__1/P[0]
                         net (fo=2, routed)           1.054    17.444    dropControl/failHole1/fall_in2__1_n_105
    SLICE_X78Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.568 r  dropControl/failHole1/fall_in2_carry_i_3__0/O
                         net (fo=1, routed)           0.000    17.568    dropControl/failHole1/fall_in2_carry_i_3__0_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.101 r  dropControl/failHole1/fall_in2_carry/CO[3]
                         net (fo=1, routed)           0.000    18.101    dropControl/failHole1/fall_in2_carry_n_0
    SLICE_X78Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  dropControl/failHole1/fall_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.218    dropControl/failHole1/fall_in2_carry__0_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.541 r  dropControl/failHole1/fall_in2_carry__1/O[1]
                         net (fo=1, routed)           1.129    19.670    dropControl/failHole1/fall_in2_carry__1_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306    19.976 r  dropControl/failHole1/fall_in1_carry__5_i_3__0/O
                         net (fo=1, routed)           0.000    19.976    dropControl/failHole1/fall_in1_carry__5_i_3__0_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.526 r  dropControl/failHole1/fall_in1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.526    dropControl/failHole1/fall_in1_carry__5_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.860 f  dropControl/failHole1/fall_in1_carry__6/O[1]
                         net (fo=1, routed)           1.115    21.976    dropControl/failHole1/fall_in1_carry__6_n_6
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.303    22.279 r  dropControl/failHole1/fall_in_i_3__0/O
                         net (fo=1, routed)           0.161    22.439    dropControl/failHole1/fall_in_i_3__0_n_0
    SLICE_X62Y49         LUT5 (Prop_lut5_I1_O)        0.124    22.563 r  dropControl/failHole1/fall_in_i_1__3/O
                         net (fo=1, routed)           0.000    22.563    dropControl/failHole1/fall_in_i_1__3_n_0
    SLICE_X62Y49         FDRE                                         r  dropControl/failHole1/fall_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.677    15.099    dropControl/failHole1/CLK_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  dropControl/failHole1/fall_in_reg/C
                         clock pessimism              0.187    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X62Y49         FDRE (Setup_fdre_C_D)        0.079    15.330    dropControl/failHole1/fall_in_reg
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -22.563    
  -------------------------------------------------------------------
                         slack                                 -7.234    

Slack (VIOLATED) :        -7.117ns  (required time - arrival time)
  Source:                 dropControl/failHole5/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole4/fall_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.086ns  (logic 9.869ns (57.760%)  route 7.217ns (42.240%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.618     5.221    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  dropControl/failHole5/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  dropControl/failHole5/fall_in_reg/Q
                         net (fo=20, routed)          1.164     6.840    dropControl/failHole1/address_fb12_2
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=4, routed)           0.336     7.300    dropControl/failHole1/fall_in_reg_3
    SLICE_X62Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.424 r  dropControl/failHole1/address_fb12_i_19/O
                         net (fo=29, routed)          0.768     8.192    dropControl/failHole1/game_state_reg[2]_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.316 r  dropControl/failHole1/address_fb1_reg_i_12__1/O
                         net (fo=7, routed)           0.994     9.309    dropControl/failHole4/fall_in2__4_0[4]
    SLICE_X59Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.816 r  dropControl/failHole4/fall_in3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.816    dropControl/failHole4/fall_in3_inferred__0/i__carry__0_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.055 r  dropControl/failHole4/fall_in3_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.937    10.992    dropControl/failHole4/fall_in3_inferred__0/i__carry__1_n_5
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    15.206 r  dropControl/failHole4/fall_in2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.208    dropControl/failHole4/fall_in2__3_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.726 r  dropControl/failHole4/fall_in2__4/P[0]
                         net (fo=2, routed)           1.025    17.751    dropControl/failHole4/fall_in2__4_n_105
    SLICE_X62Y65         LUT2 (Prop_lut2_I0_O)        0.124    17.875 r  dropControl/failHole4/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000    17.875    dropControl/failHole4/i__carry_i_3__9_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.408 r  dropControl/failHole4/fall_in2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.408    dropControl/failHole4/fall_in2_inferred__0/i__carry_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.525 r  dropControl/failHole4/fall_in2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.525    dropControl/failHole4/fall_in2_inferred__0/i__carry__0_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.744 r  dropControl/failHole4/fall_in2_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.637    19.381    dropControl/failHole4/fall_in2_inferred__0/i__carry__1_n_7
    SLICE_X63Y67         LUT2 (Prop_lut2_I0_O)        0.295    19.676 r  dropControl/failHole4/fall_in1_carry__5_i_4__3/O
                         net (fo=1, routed)           0.000    19.676    dropControl/failHole4/fall_in1_carry__5_i_4__3_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.208 r  dropControl/failHole4/fall_in1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.208    dropControl/failHole4/fall_in1_carry__5_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.521 f  dropControl/failHole4/fall_in1_carry__6/O[3]
                         net (fo=1, routed)           1.202    21.723    dropControl/failHole4/fall_in1_carry__6_n_4
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.306    22.029 r  dropControl/failHole4/fall_in_i_3__3/O
                         net (fo=1, routed)           0.154    22.183    dropControl/failHole4/fall_in_i_3__3_n_0
    SLICE_X65Y57         LUT5 (Prop_lut5_I1_O)        0.124    22.307 r  dropControl/failHole4/fall_in_i_1__0/O
                         net (fo=1, routed)           0.000    22.307    dropControl/failHole4/fall_in_i_1__0_n_0
    SLICE_X65Y57         FDRE                                         r  dropControl/failHole4/fall_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.511    14.934    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  dropControl/failHole4/fall_in_reg/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X65Y57         FDRE (Setup_fdre_C_D)        0.032    15.189    dropControl/failHole4/fall_in_reg
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -22.307    
  -------------------------------------------------------------------
                         slack                                 -7.117    

Slack (VIOLATED) :        -7.037ns  (required time - arrival time)
  Source:                 dropControl/failHole5/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/winHole/fall_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.007ns  (logic 9.962ns (58.577%)  route 7.045ns (41.423%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.618     5.221    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  dropControl/failHole5/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  dropControl/failHole5/fall_in_reg/Q
                         net (fo=20, routed)          1.164     6.840    dropControl/failHole1/address_fb12_2
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=4, routed)           0.336     7.300    dropControl/failHole1/fall_in_reg_3
    SLICE_X62Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.424 r  dropControl/failHole1/address_fb12_i_19/O
                         net (fo=29, routed)          0.768     8.192    dropControl/failHole1/game_state_reg[2]_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.316 r  dropControl/failHole1/address_fb1_reg_i_12__1/O
                         net (fo=7, routed)           0.828     9.144    dropControl/winHole/fall_in2__4_0[2]
    SLICE_X58Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.664 r  dropControl/winHole/fall_in3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.664    dropControl/winHole/fall_in3_inferred__0/i__carry__0_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.987 r  dropControl/winHole/fall_in3_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.797    10.783    dropControl/winHole/fall_in3[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.001 r  dropControl/winHole/fall_in2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.003    dropControl/winHole/fall_in2__3_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.521 r  dropControl/winHole/fall_in2__4/P[1]
                         net (fo=2, routed)           0.944    17.465    dropControl/winHole/fall_in2__4_n_104
    SLICE_X57Y54         LUT2 (Prop_lut2_I0_O)        0.124    17.589 r  dropControl/winHole/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000    17.589    dropControl/winHole/i__carry_i_2__5_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.987 r  dropControl/winHole/fall_in2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.987    dropControl/winHole/fall_in2_inferred__0/i__carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.321 r  dropControl/winHole/fall_in2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.618    18.939    dropControl/winHole/fall_in2_inferred__0/i__carry__0_n_6
    SLICE_X56Y55         LUT2 (Prop_lut2_I0_O)        0.303    19.242 r  dropControl/winHole/fall_in1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    19.242    dropControl/winHole/fall_in1_carry__4_i_3_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.775 r  dropControl/winHole/fall_in1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.775    dropControl/winHole/fall_in1_carry__4_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.892 r  dropControl/winHole/fall_in1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.892    dropControl/winHole/fall_in1_carry__5_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.207 f  dropControl/winHole/fall_in1_carry__6/O[3]
                         net (fo=1, routed)           1.431    21.638    dropControl/winHole/fall_in1_carry__6_n_4
    SLICE_X64Y50         LUT6 (Prop_lut6_I4_O)        0.307    21.945 r  dropControl/winHole/fall_in_i_3/O
                         net (fo=1, routed)           0.159    22.103    dropControl/winHole/fall_in_i_3_n_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I1_O)        0.124    22.227 r  dropControl/winHole/fall_in_i_1__4/O
                         net (fo=1, routed)           0.000    22.227    dropControl/winHole/fall_in_i_1__4_n_0
    SLICE_X64Y50         FDRE                                         r  dropControl/winHole/fall_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.513    14.936    dropControl/winHole/CLK_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  dropControl/winHole/fall_in_reg/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X64Y50         FDRE (Setup_fdre_C_D)        0.031    15.190    dropControl/winHole/fall_in_reg
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -22.227    
  -------------------------------------------------------------------
                         slack                                 -7.037    

Slack (VIOLATED) :        -1.876ns  (required time - arrival time)
  Source:                 dropControl/failHole5/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.612ns  (logic 6.224ns (58.648%)  route 4.388ns (41.352%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.618     5.221    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  dropControl/failHole5/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  dropControl/failHole5/fall_in_reg/Q
                         net (fo=20, routed)          1.164     6.840    dropControl/failHole1/address_fb12_2
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=4, routed)           0.336     7.300    dropControl/failHole1/fall_in_reg_3
    SLICE_X62Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.424 r  dropControl/failHole1/address_fb12_i_19/O
                         net (fo=29, routed)          0.618     8.042    dropControl/failHole1/game_state_reg[2]_0
    SLICE_X70Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.166 r  dropControl/failHole1/address_fb12_i_10__0/O
                         net (fo=5, routed)           2.269    10.435    drawScreen/drawLayers/drawBall/A[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[0])
                                                      5.396    15.831 r  drawScreen/drawLayers/drawBall/address_fb12/PCOUT[0]
                         net (fo=1, routed)           0.002    15.833    drawScreen/drawLayers/drawBall/address_fb12_n_153
    DSP48_X0Y19          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.784    15.206    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                         clock pessimism              0.187    15.393    
                         clock uncertainty           -0.035    15.357    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.957    drawScreen/drawLayers/drawBall/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                 -1.876    

Slack (VIOLATED) :        -1.876ns  (required time - arrival time)
  Source:                 dropControl/failHole5/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.612ns  (logic 6.224ns (58.648%)  route 4.388ns (41.352%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.618     5.221    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  dropControl/failHole5/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  dropControl/failHole5/fall_in_reg/Q
                         net (fo=20, routed)          1.164     6.840    dropControl/failHole1/address_fb12_2
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=4, routed)           0.336     7.300    dropControl/failHole1/fall_in_reg_3
    SLICE_X62Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.424 r  dropControl/failHole1/address_fb12_i_19/O
                         net (fo=29, routed)          0.618     8.042    dropControl/failHole1/game_state_reg[2]_0
    SLICE_X70Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.166 r  dropControl/failHole1/address_fb12_i_10__0/O
                         net (fo=5, routed)           2.269    10.435    drawScreen/drawLayers/drawBall/A[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[10])
                                                      5.396    15.831 r  drawScreen/drawLayers/drawBall/address_fb12/PCOUT[10]
                         net (fo=1, routed)           0.002    15.833    drawScreen/drawLayers/drawBall/address_fb12_n_143
    DSP48_X0Y19          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.784    15.206    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                         clock pessimism              0.187    15.393    
                         clock uncertainty           -0.035    15.357    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.957    drawScreen/drawLayers/drawBall/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                 -1.876    

Slack (VIOLATED) :        -1.876ns  (required time - arrival time)
  Source:                 dropControl/failHole5/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.612ns  (logic 6.224ns (58.648%)  route 4.388ns (41.352%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.618     5.221    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  dropControl/failHole5/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  dropControl/failHole5/fall_in_reg/Q
                         net (fo=20, routed)          1.164     6.840    dropControl/failHole1/address_fb12_2
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=4, routed)           0.336     7.300    dropControl/failHole1/fall_in_reg_3
    SLICE_X62Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.424 r  dropControl/failHole1/address_fb12_i_19/O
                         net (fo=29, routed)          0.618     8.042    dropControl/failHole1/game_state_reg[2]_0
    SLICE_X70Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.166 r  dropControl/failHole1/address_fb12_i_10__0/O
                         net (fo=5, routed)           2.269    10.435    drawScreen/drawLayers/drawBall/A[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[11])
                                                      5.396    15.831 r  drawScreen/drawLayers/drawBall/address_fb12/PCOUT[11]
                         net (fo=1, routed)           0.002    15.833    drawScreen/drawLayers/drawBall/address_fb12_n_142
    DSP48_X0Y19          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.784    15.206    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                         clock pessimism              0.187    15.393    
                         clock uncertainty           -0.035    15.357    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.957    drawScreen/drawLayers/drawBall/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                 -1.876    

Slack (VIOLATED) :        -1.876ns  (required time - arrival time)
  Source:                 dropControl/failHole5/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.612ns  (logic 6.224ns (58.648%)  route 4.388ns (41.352%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.618     5.221    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  dropControl/failHole5/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  dropControl/failHole5/fall_in_reg/Q
                         net (fo=20, routed)          1.164     6.840    dropControl/failHole1/address_fb12_2
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=4, routed)           0.336     7.300    dropControl/failHole1/fall_in_reg_3
    SLICE_X62Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.424 r  dropControl/failHole1/address_fb12_i_19/O
                         net (fo=29, routed)          0.618     8.042    dropControl/failHole1/game_state_reg[2]_0
    SLICE_X70Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.166 r  dropControl/failHole1/address_fb12_i_10__0/O
                         net (fo=5, routed)           2.269    10.435    drawScreen/drawLayers/drawBall/A[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[12])
                                                      5.396    15.831 r  drawScreen/drawLayers/drawBall/address_fb12/PCOUT[12]
                         net (fo=1, routed)           0.002    15.833    drawScreen/drawLayers/drawBall/address_fb12_n_141
    DSP48_X0Y19          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.784    15.206    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                         clock pessimism              0.187    15.393    
                         clock uncertainty           -0.035    15.357    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.957    drawScreen/drawLayers/drawBall/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                 -1.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/ACCEL_Y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/accel_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.252ns (61.128%)  route 0.160ns (38.872%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.635     1.555    getAccel/getXY/U0/SYSCLK
    SLICE_X45Y49         FDRE                                         r  getAccel/getXY/U0/ACCEL_Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  getAccel/getXY/U0/ACCEL_Y_reg[6]/Q
                         net (fo=1, routed)           0.160     1.856    getAccel/accel_x_wire[6]
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.901 r  getAccel/accel_x[7]_i_4/O
                         net (fo=1, routed)           0.000     1.901    getAccel/accel_x[7]_i_4_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.967 r  getAccel/accel_x_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.967    getAccel/accel_x0[6]
    SLICE_X44Y50         FDRE                                         r  getAccel/accel_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.839     2.004    getAccel/CLK_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  getAccel/accel_x_reg[6]/C
                         clock pessimism             -0.250     1.753    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.858    getAccel/accel_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 game_state_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.516%)  route 0.245ns (63.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.635     1.555    CLK_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  game_state_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  game_state_next_reg[2]/Q
                         net (fo=1, routed)           0.245     1.941    game_state_next[2]
    SLICE_X65Y51         FDSE                                         r  game_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.841     2.006    CLK_IBUF_BUFG
    SLICE_X65Y51         FDSE                                         r  game_state_reg[2]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X65Y51         FDSE (Hold_fdse_C_D)         0.070     1.825    game_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/Data_Reg_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/getXY/U0/Data_Reg_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.569     1.488    getAccel/getXY/U0/SYSCLK
    SLICE_X41Y52         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  getAccel/getXY/U0/Data_Reg_reg[3][3]/Q
                         net (fo=1, routed)           0.056     1.685    getAccel/getXY/U0/Data_Reg_reg[3][3]
    SLICE_X41Y52         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.841     2.006    getAccel/getXY/U0/SYSCLK
    SLICE_X41Y52         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[4][3]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.075     1.563    getAccel/getXY/U0/Data_Reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/ACCEL_Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/accel_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.122%)  route 0.179ns (41.878%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.635     1.555    getAccel/getXY/U0/SYSCLK
    SLICE_X45Y49         FDRE                                         r  getAccel/getXY/U0/ACCEL_Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  getAccel/getXY/U0/ACCEL_Y_reg[7]/Q
                         net (fo=1, routed)           0.179     1.875    getAccel/accel_x_wire[7]
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.920 r  getAccel/accel_x[7]_i_3/O
                         net (fo=1, routed)           0.000     1.920    getAccel/accel_x[7]_i_3_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.983 r  getAccel/accel_x_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.983    getAccel/accel_x0[7]
    SLICE_X44Y50         FDRE                                         r  getAccel/accel_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.839     2.004    getAccel/CLK_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  getAccel/accel_x_reg[7]/C
                         clock pessimism             -0.250     1.753    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.858    getAccel/accel_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/Data_Reg_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/getXY/U0/Data_Reg_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.569     1.488    getAccel/getXY/U0/SYSCLK
    SLICE_X41Y52         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  getAccel/getXY/U0/Data_Reg_reg[3][7]/Q
                         net (fo=1, routed)           0.056     1.685    getAccel/getXY/U0/Data_Reg_reg[3][7]
    SLICE_X41Y52         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.841     2.006    getAccel/getXY/U0/SYSCLK
    SLICE_X41Y52         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[4][7]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.071     1.559    getAccel/getXY/U0/Data_Reg_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/getXY/U0/Data_Reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.567     1.486    getAccel/getXY/U0/SYSCLK
    SLICE_X47Y51         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  getAccel/getXY/U0/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.068     1.695    getAccel/getXY/U0/Data_Reg_reg[5][4]
    SLICE_X47Y51         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.838     2.003    getAccel/getXY/U0/SYSCLK
    SLICE_X47Y51         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[6][4]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.075     1.561    getAccel/getXY/U0/Data_Reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/D_Send_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/getXY/U0/SPI_Interface/MOSI_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.018%)  route 0.217ns (50.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.639     1.559    getAccel/getXY/U0/SYSCLK
    SLICE_X30Y49         FDRE                                         r  getAccel/getXY/U0/D_Send_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  getAccel/getXY/U0/D_Send_reg[6]/Q
                         net (fo=1, routed)           0.217     1.940    getAccel/getXY/U0/SPI_Interface/Q[6]
    SLICE_X28Y52         LUT3 (Prop_lut3_I2_O)        0.045     1.985 r  getAccel/getXY/U0/SPI_Interface/MOSI_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     1.985    getAccel/getXY/U0/SPI_Interface/p_1_in[6]
    SLICE_X28Y52         FDRE                                         r  getAccel/getXY/U0/SPI_Interface/MOSI_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.843     2.008    getAccel/getXY/U0/SPI_Interface/SYSCLK
    SLICE_X28Y52         FDRE                                         r  getAccel/getXY/U0/SPI_Interface/MOSI_REG_reg[6]/C
                         clock pessimism             -0.250     1.757    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.091     1.848    getAccel/getXY/U0/SPI_Interface/MOSI_REG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/Data_Reg_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/getXY/U0/Data_Reg_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.567     1.486    getAccel/getXY/U0/SYSCLK
    SLICE_X47Y50         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  getAccel/getXY/U0/Data_Reg_reg[6][2]/Q
                         net (fo=3, routed)           0.068     1.695    getAccel/getXY/U0/in[10]
    SLICE_X47Y50         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.838     2.003    getAccel/getXY/U0/SYSCLK
    SLICE_X47Y50         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[7][2]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.071     1.557    getAccel/getXY/U0/Data_Reg_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/getXY/U0/Data_Reg_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.480%)  route 0.113ns (44.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.571     1.490    getAccel/getXY/U0/SPI_Interface/SYSCLK
    SLICE_X37Y52         FDRE                                         r  getAccel/getXY/U0/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  getAccel/getXY/U0/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.113     1.744    getAccel/getXY/U0/Dout[4]
    SLICE_X38Y52         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.841     2.006    getAccel/getXY/U0/SYSCLK
    SLICE_X38Y52         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[0][4]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.076     1.602    getAccel/getXY/U0/Data_Reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/Data_Reg_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/getXY/U0/Data_Reg_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.567     1.486    getAccel/getXY/U0/SYSCLK
    SLICE_X47Y50         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  getAccel/getXY/U0/Data_Reg_reg[6][3]/Q
                         net (fo=3, routed)           0.080     1.708    getAccel/getXY/U0/in[11]
    SLICE_X47Y50         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.838     2.003    getAccel/getXY/U0/SYSCLK
    SLICE_X47Y50         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[7][3]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.076     1.562    getAccel/getXY/U0/Data_Reg_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y14   drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   drawScreen/vram_a/memory_array_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   drawScreen/vram_a/memory_array_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   drawScreen/vram_a/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   drawScreen/vram_a/memory_array_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   drawScreen/vram_a/memory_array_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   drawScreen/vram_a/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   drawScreen/vram_a/memory_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   drawScreen/vram_a/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   drawScreen/vram_a/memory_array_reg_1_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y28  drawScreen/address_b_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y37   drawScreen/drawLayers/drawBall/address_s_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y37   drawScreen/drawLayers/drawBall/address_s_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39  drawScreen/colour_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y39  drawScreen/colour_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y39  drawScreen/colour_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y39  drawScreen/colour_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y39  drawScreen/colour_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y39  drawScreen/colour_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y39  drawScreen/colour_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   drawScreen/drawLayers/drawBall/address_s_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y39  drawScreen/drawLayers/drawBall/address_s_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y39  drawScreen/drawLayers/drawBall/address_s_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y39  drawScreen/drawLayers/drawBall/address_s_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   drawScreen/drawLayers/drawBall/address_s_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y39  drawScreen/drawLayers/drawBall/address_s_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y41   drawScreen/drawLayers/drawBall/address_s_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y41   drawScreen/drawLayers/drawBall/address_s_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40   drawScreen/drawLayers/drawBall/address_s_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y41   drawScreen/drawLayers/drawBall/address_s_reg[9]/C



