import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    r = std_reg(4);
    add = std_add(32);
  }
  wires {
    add.left = r.out == 4'd0 | r.out == 4'd1 | r.out == 4'd3 ? 32'd32;
    add.left = r.out == 4'd5 | r.out == 4'd6 ? 32'd4;
    add.right = 32'd4;
  }
  control {}
}
