

<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Xilinx UCF Constraints &#8212; Zawiki</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.11.2/css/all.min.css" integrity="sha384-KA6wR/X5RY4zFAHpv/CnoG2UW1uogYfdnP67Uv7eULvTveboZJg0qUpmJZb5VqzN" crossorigin="anonymous">
    <link href="../../_static/css/index.css" rel="stylesheet">
    <link rel="stylesheet" href="../../_static/basic.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/css/theme_overrides.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/css/copy_button.css" type="text/css" />
    <script id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
    <script src="../../_static/jquery.js"></script>
    <script src="../../_static/underscore.js"></script>
    <script src="../../_static/doctools.js"></script>
    <script src="../../_static/language_data.js"></script>
    <script src="../../_static/clipboard.min.js"></script>
    <script src="../../_static/copybutton.js"></script>
    <script src="../../_static/default.js"></script>
    <script src="../../_static/wavedrom.min.js"></script>
    <script async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/latest.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <link rel="shortcut icon" href="../../_static/favicon.png"/>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Dev Boards" href="../../boards/index.html" />
    <link rel="prev" title="Time" href="time.html" />
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="docsearch:language" content="en">
  </head>
  <body data-spy="scroll" data-target="#bd-toc-nav" data-offset="80">
    
    <nav class="navbar navbar-light navbar-expand-lg bg-light fixed-top bd-navbar" id="navbar-main">
<div class="container-xl">

    
    <a class="navbar-brand" href="../../index.html">
      <img src="../../_static/logo.svg" class="logo" alt="logo">
    </a>
    
    <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbar-menu" aria-controls="navbar-menu" aria-expanded="false" aria-label="Toggle navigation">
        <span class="navbar-toggler-icon"></span>
    </button>

    <div id="navbar-menu" class="col-lg-9 collapse navbar-collapse">
      <ul id="navbar-main-elements" class="navbar-nav mr-auto">
        
        
        <li class="nav-item ">
            <a class="nav-link" href="../../os/index.html">OS</a>
        </li>
        
        <li class="nav-item ">
            <a class="nav-link" href="../../tools/index.html">Tools</a>
        </li>
        
        <li class="nav-item active">
            <a class="nav-link" href="../index.html">Programming</a>
        </li>
        
        <li class="nav-item ">
            <a class="nav-link" href="../../boards/index.html">Dev Boards</a>
        </li>
        
        <li class="nav-item ">
            <a class="nav-link" href="../../writing/index.html">Writing</a>
        </li>
        
        <li class="nav-item ">
            <a class="nav-link" href="../../multimedia/index.html">Multimedia</a>
        </li>
        
        <li class="nav-item ">
            <a class="nav-link" href="../../security/index.html">Security</a>
        </li>
        
        <li class="nav-item ">
            <a class="nav-link" href="../../about/index.html">About</a>
        </li>
        
        
        <li class="nav-item">
            <a class="nav-link nav-external" href="https://github.com/tschinz/config">Config repo<i class="fas fa-external-link-alt"></i></a>
        </li>
        
      </ul>


      <form class="bd-search d-flex align-items-center" action="../../search.html" method="get">
  <i class="icon fas fa-search"></i>
  <input type="search" class="form-control" name="q" id="search-input" placeholder="Don't panic, search" aria-label="Don't panic, search" autocomplete="off" >
</form>
      

      <ul class="navbar-nav">
        
          <li class="nav-item">
            <a class="nav-link" href="https://github.com/tschinz/zawiki" target="_blank" rel="noopener">
              <span><i class="fab fa-github-square"></i></span>
            </a>
          </li>
        
        
          <li class="nav-item">
            <a class="nav-link" href="https://twitter.com/tschinz" target="_blank" rel="noopener">
              <span><i class="fab fa-twitter-square"></i></span>
            </a>
          </li>
        
      </ul>
    </div>
</div>
    </nav>
    

    <div class="container-xl">
      <div class="row">
          
          <div class="col-12 col-md-3 bd-sidebar">



<nav class="bd-links" id="bd-docs-nav" aria-label="Main navigation">

  <div class="bd-toc-item active">
  

  <ul class="nav bd-sidenav">
      
      
      
      
      
      
        
          
              <li class="">
                  <a href="../ahk/index.html">AHK</a>
              </li>
          
        
          
              <li class="">
                  <a href="../c_cpp/index.html">C / C++</a>
              </li>
          
        
          
              <li class="">
                  <a href="../licenses/index.html">Licenses</a>
              </li>
          
        
          
              <li class="">
                  <a href="../make/index.html">Make</a>
              </li>
          
        
          
              <li class="">
                  <a href="../python/index.html">Python</a>
              </li>
          
        
          
              <li class="">
                  <a href="../regex/index.html">RegEx</a>
              </li>
          
        
          
              <li class="">
                  <a href="../ros/index.html">ROS</a>
              </li>
          
        
          
              <li class="">
                  <a href="../scala/index.html">Scala</a>
              </li>
          
        
          
              <li class="">
                  <a href="../spinal/index.html">Spinal HDL</a>
              </li>
          
        
          
              <li class="">
                  <a href="../swift/index.html">Swift</a>
              </li>
          
        
          
              <li class="">
                  <a href="../tcl_tk_do/index.html">Tcl-Tk</a>
              </li>
          
        
          

              <li class="active">
                  <a href="index.html">VHDL</a>
                  <ul>
                  
                      <li class="">
                          <a href="attributes.html">Attributes</a>
                      </li>
                  
                      <li class="">
                          <a href="conversion.html">Conversion</a>
                      </li>
                  
                      <li class="">
                          <a href="examples.html">Examples</a>
                      </li>
                  
                      <li class="">
                          <a href="file.html">File</a>
                      </li>
                  
                      <li class="">
                          <a href="guidelines.html">Programming Guidelines</a>
                      </li>
                  
                      <li class="">
                          <a href="intel_sdc.html">SDC Constraints</a>
                      </li>
                  
                      <li class="">
                          <a href="intel_sdc_theory.html">SDC Theory</a>
                      </li>
                  
                      <li class="">
                          <a href="intel_sdc_usage.html">SDC Usage</a>
                      </li>
                  
                      <li class="">
                          <a href="libraries.html">Libraries</a>
                      </li>
                  
                      <li class="">
                          <a href="osvvm.html">OSVVM</a>
                      </li>
                  
                      <li class="">
                          <a href="simulation.html">Simulation</a>
                      </li>
                  
                      <li class="">
                          <a href="syntax.html">Syntax</a>
                      </li>
                  
                      <li class="">
                          <a href="synthesis.html">RTL Synthesis</a>
                      </li>
                  
                      <li class="">
                          <a href="testbench.html">Testbench</a>
                      </li>
                  
                      <li class="">
                          <a href="time.html">Time</a>
                      </li>
                  
                      <li class="active">
                          <a href="">Xilinx UCF Constraints</a>
                      </li>
                  
                  </ul>
              </li>
          
        
      
      
      
      
      
      
      
      
      
      
      
      
    </ul>

</nav>
          </div>
          

          
          <div class="d-none d-xl-block col-xl-2 bd-toc">
              
<div class="tocsection onthispage pt-5 pb-3">
    <i class="fas fa-list"></i> On this page
</div>

<nav id="bd-toc-nav">
    <ul class="nav section-nav flex-column">
    
        <li class="nav-item toc-entry toc-h2">
            <a href="#how-to-guide" class="nav-link">How to Guide</a><ul class="nav section-nav flex-column">
                
        <li class="nav-item toc-entry toc-h3">
            <a href="#problem-a-false-paths" class="nav-link">Problem A : false paths</a>
        </li>
    
        <li class="nav-item toc-entry toc-h3">
            <a href="#problem-b-reading-data-from-outside-the-fpga" class="nav-link">Problem B : reading data from outside the FPGA</a>
        </li>
    
        <li class="nav-item toc-entry toc-h3">
            <a href="#problem-c-outputting-synchronous-data-correctly-with-an-fpga" class="nav-link">Problem C: outputting synchronous data correctly with an FPGA</a>
        </li>
    
            </ul>
        </li>
    
        <li class="nav-item toc-entry toc-h2">
            <a href="#syntax" class="nav-link">Syntax</a><ul class="nav section-nav flex-column">
                
        <li class="nav-item toc-entry toc-h3">
            <a href="#comment" class="nav-link">Comment</a>
        </li>
    
        <li class="nav-item toc-entry toc-h3">
            <a href="#i-o-pad-assigments" class="nav-link">I/O Pad Assigments</a>
        </li>
    
            </ul>
        </li>
    
        <li class="nav-item toc-entry toc-h2">
            <a href="#timing-constraints" class="nav-link">Timing constraints</a><ul class="nav section-nav flex-column">
                
        <li class="nav-item toc-entry toc-h3">
            <a href="#clock-constraint-period" class="nav-link">Clock constraint (PERIOD)</a>
        </li>
    
        <li class="nav-item toc-entry toc-h3">
            <a href="#time-group" class="nav-link">Time Group</a>
        </li>
    
        <li class="nav-item toc-entry toc-h3">
            <a href="#offset" class="nav-link">OFFSET</a><ul class="nav section-nav flex-column">
                
        <li class="nav-item toc-entry toc-h4">
            <a href="#offset-with-timegroup" class="nav-link">OFFSET with TimeGroup</a>
        </li>
    
        <li class="nav-item toc-entry toc-h4">
            <a href="#offset-with-valid-data" class="nav-link">OFFSET with Valid data</a>
        </li>
    
            </ul>
        </li>
    
        <li class="nav-item toc-entry toc-h3">
            <a href="#false-paths" class="nav-link">False paths</a>
        </li>
    
        <li class="nav-item toc-entry toc-h3">
            <a href="#multicycle-paths" class="nav-link">Multicycle paths</a>
        </li>
    
            </ul>
        </li>
    
    </ul>
</nav>



<div class="tocsection editthispage">
    <a href="https://github.com/tschinz/zawiki/edit/master/source/programming/vhdl/xilinx_ucf.rst">
        <i class="fas fa-pencil-alt"></i> Edit this page
    </a>
</div>

              
          </div>
          

          
          <main class="col-12 col-md-9 col-xl-7 py-md-5 pl-md-5 pr-md-4 bd-content" role="main">
              
              <div>
                
  <div class="section" id="xilinx-ucf-constraints">
<h1>Xilinx UCF Constraints<a class="headerlink" href="#xilinx-ucf-constraints" title="Permalink to this headline">¶</a></h1>
<div class="figure align-center">
<a class="reference internal image-reference" href="../../_images/xilinx.svg"><img alt="../../_images/xilinx.svg" src="../../_images/xilinx.svg" width="150px" /></a>
</div>
<div class="section" id="how-to-guide">
<h2>How to Guide<a class="headerlink" href="#how-to-guide" title="Permalink to this headline">¶</a></h2>
<p>This small guide indicates how to resolve most timing problems / constraints inside an FPGA. In fact, most problems with an FPGA timing occur because of three reasons:</p>
<ul class="simple">
<li><p>False paths</p></li>
<li><p>Timing issues due to reading data from outside the FPGA with a clock</p></li>
<li><p>Timing issues due to outputting data to another component from the FPGA with a clock.</p></li>
</ul>
<div class="section" id="problem-a-false-paths">
<h3>Problem A : false paths<a class="headerlink" href="#problem-a-false-paths" title="Permalink to this headline">¶</a></h3>
<p>A simple example for the first case is when you generate the TX line of an UART or when you consider interrupt lines in a uBlaze (for instance). In both cases, those signals arenot synchronous with respect to your clock. You must then indicate that those netsare to be ignored by timing checks. In order to do it, for Xilinx FPGA you must use the TIGconstraint (which stands for Timing IGnore). The only problem here is that you can’t putthat constraint in your VHDL file but you have to put it in the UCF file. When you haveinternal signals, you require to use the complete path of the net (which can be found forexample by displaying the schematic of your design or with the report of the timing analyser).</p>
<p>An example of such a constraint for a UCF file is given here :</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>INST &quot;broadenc_cpu_i/axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_1&quot; TNM = UBlaze_Interrupts;
INST &quot;broadenc_cpu_i/axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_2&quot; TNM = UBlaze_Interrupts;
TIMESPEC TS_UBlaze_Interrupts = TO &quot;UBlaze_Interrupts&quot; TIG; # We don&#39;t care of timing for interrupts
</pre></div>
</div>
<p>This creates a&lt; group for two signals and then use the TIG constraint to it. If your instance name is incorrect, the synthesis tool will complaint.</p>
</div>
<div class="section" id="problem-b-reading-data-from-outside-the-fpga">
<h3>Problem B : reading data from outside the FPGA<a class="headerlink" href="#problem-b-reading-data-from-outside-the-fpga" title="Permalink to this headline">¶</a></h3>
<p>When you read synchronous data (i.e. with an incoming clock) in an FPGA, you must be sure that you respect setup and hold times in your input register. In order to do, a simple constraint like</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>OFFSET = IN 4 ns VALID 8 ns BEFORE &quot;mb_vclk&quot;;
</pre></div>
</div>
<p>indicate that the data that are registered with the signal mb_vclk (which must be a constrained clock) must comply with a setup of 4 ns and a hold time of 4 ns. By doing it like this, you won’t have any problem with source synchronous systems (in which the clock are transmitted from another device with the data).</p>
</div>
<div class="section" id="problem-c-outputting-synchronous-data-correctly-with-an-fpga">
<h3>Problem C: outputting synchronous data correctly with an FPGA<a class="headerlink" href="#problem-c-outputting-synchronous-data-correctly-with-an-fpga" title="Permalink to this headline">¶</a></h3>
<p>When you generate data for another system in your FPGA and you also generate the clock for that system ( a global clock is not shared between all elements of the system (FPGA and device) for that bus), making sure that the data are aligned with the clock and are output with correct setup and hold times consist  in putting the following constraint :</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>net &quot;ve_vclk&quot; TNM_NET = &quot;vdata_out&quot;;
net &quot;ve_vy&lt;0&gt;&quot; TNM_NET = &quot;vdata_out&quot;;
net &quot;ve_vy&lt;1&gt;&quot; TNM_NET = &quot;vdata_out&quot;;
net &quot;ve_vy&lt;2&gt;&quot; TNM_NET = &quot;vdata_out&quot;;
net &quot;ve_vy&lt;3&gt;&quot; TNM_NET = &quot;vdata_out&quot;;
net &quot;ve_vy&lt;4&gt;&quot; TNM_NET = &quot;vdata_out&quot;;
TIMEGRP &quot;vdata_out&quot; OFFSET = OUT AFTER &quot;mb_vclk&quot; REFERENCE_PIN &quot;ve_vclk&quot;;
</pre></div>
</div>
<p>Those constraints have the following meaning : we group all the signals in a group “vdata_out”. This group is generated with a clock (here mb_vclk, which remains inside the FPGA) and the clock for the whole group (which is output and constitues the reference for all the other signals) is ve_vclk. Note that this pin must be included in the group.</p>
</div>
</div>
<div class="section" id="syntax">
<h2>Syntax<a class="headerlink" href="#syntax" title="Permalink to this headline">¶</a></h2>
<div class="section" id="comment">
<h3>Comment<a class="headerlink" href="#comment" title="Permalink to this headline">¶</a></h3>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="c"># This is a comment</span>
</pre></div>
</div>
</div>
<div class="section" id="i-o-pad-assigments">
<h3>I/O Pad Assigments<a class="headerlink" href="#i-o-pad-assigments" title="Permalink to this headline">¶</a></h3>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>NET &quot;out_sig_slow&quot;    LOC = &quot;S1&quot; | SLEW = SLOW;
NET &quot;out_sig_fast&quot;    LOC = &quot;S2&quot; | SLEW = FAST;
NET &quot;out_sig33&quot;       LOC = &quot;V1&quot; | IOSTANDARD = LVCMOS33
NET &quot;in_sig18&quot;        LOC = &quot;V2&quot; | IOSTANDARD = LVCMOS18
NET &quot;reset_n&quot;         LOC = &quot;P1&quot; | PULLUP;
NET &quot;button_Pullup&quot;   LOC = &quot;P2&quot; | PULLUP;
NET &quot;button_Pulldown&quot; LOC = &quot;P3&quot; | PULLDOWN;
</pre></div>
</div>
</div>
</div>
<div class="section" id="timing-constraints">
<h2>Timing constraints<a class="headerlink" href="#timing-constraints" title="Permalink to this headline">¶</a></h2>
<div class="section" id="clock-constraint-period">
<h3>Clock constraint (PERIOD)<a class="headerlink" href="#clock-constraint-period" title="Permalink to this headline">¶</a></h3>
<p>Definition of a clock with a 50% duty cycle and it’s frequency (40MHz)</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>NET &quot;SYS_CLK&quot; TNM_NET = &quot;SYS_CLK&quot;;
TIMESPEC &quot;tnm_name&quot;   = PERIOD &quot;sig_name&quot; &lt;Tcycle&gt; HIGH &lt;dutycycle&gt;;
TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 25.000 ns HIGH 50.00%;
</pre></div>
</div>
<div class="figure align-center" id="id1">
<a class="reference internal image-reference" href="../../_images/ucf_period_duty_cycle.svg"><img alt="../../_images/ucf_period_duty_cycle.svg" src="../../_images/ucf_period_duty_cycle.svg" width="400px" /></a>
<p class="caption"><span class="caption-text">Duty Cycle</span><a class="headerlink" href="#id1" title="Permalink to this image">¶</a></p>
</div>
</div>
<div class="section" id="time-group">
<h3>Time Group<a class="headerlink" href="#time-group" title="Permalink to this headline">¶</a></h3>
<p>Create timing group with particular net.
This code defines a clk_net timing group associated with the CLK clock net and including all synchronous elements controlled by this net (since no qualifier has been specified).</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>NET &quot;net_name&quot; TNM_NET = qualifier &quot;tnm_name&quot;;
NET &quot;CLK&quot;      TNM_NET = &quot;clk_net&quot;;
NET &quot;ve_vc&lt;0&gt;&quot; TNM_NET = ve_data;
NET &quot;ve_vc&lt;1&gt;&quot; TNM_NET = ve_data;
</pre></div>
</div>
<p>Create timing group by specify the name of the instance (module)</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>INST &quot;inst_name&quot; TNM = qualifier &quot;tnm_name&quot;;
</pre></div>
</div>
</div>
<div class="section" id="offset">
<h3>OFFSET<a class="headerlink" href="#offset" title="Permalink to this headline">¶</a></h3>
<p><strong>OFFSET</strong> constraint is used to specify external setup time for input pads or necessary hold time for output pads.</p>
<div class="figure align-center" id="id2">
<a class="reference internal image-reference" href="../../_images/ucf_offset_example.svg"><img alt="../../_images/ucf_offset_example.svg" src="../../_images/ucf_offset_example.svg" width="600px" /></a>
<p class="caption"><span class="caption-text">Offset Example</span><a class="headerlink" href="#id2" title="Permalink to this image">¶</a></p>
</div>
<p>For input pads, OFFSET specifies a time before the (external) clock edge when the related data signals are set.</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>OFFSET = IN 5 ns AFTER  &quot;CLK&quot;;
OFFSET = IN 5 ns BEFORE &quot;CLK&quot;;
</pre></div>
</div>
<div class="figure align-center" id="id3">
<a class="reference internal image-reference" href="../../_images/ucf_offset_in.svg"><img alt="../../_images/ucf_offset_in.svg" src="../../_images/ucf_offset_in.svg" width="400px" /></a>
<p class="caption"><span class="caption-text">Offset in</span><a class="headerlink" href="#id3" title="Permalink to this image">¶</a></p>
</div>
<p>For output pads, OFFSET specifies a minimum time after the clock edge when the related data signals can be deasserted.</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>OFFSET = OUT 2 ns AFTER  &quot;CLK&quot;;
OFFSET = OUT 2 ns BEFORE &quot;CLK&quot;;
</pre></div>
</div>
<div class="figure align-center" id="id4">
<a class="reference internal image-reference" href="../../_images/ucf_offset_out.svg"><img alt="../../_images/ucf_offset_out.svg" src="../../_images/ucf_offset_out.svg" width="400px" /></a>
<p class="caption"><span class="caption-text">Offset Out</span><a class="headerlink" href="#id4" title="Permalink to this image">¶</a></p>
</div>
<div class="section" id="offset-with-timegroup">
<h4>OFFSET with TimeGroup<a class="headerlink" href="#offset-with-timegroup" title="Permalink to this headline">¶</a></h4>
<p>Set Offset after rising edge of clock constraint for all signals in Timegroup</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>TIMEGRP &quot;ve_data&quot; OFFSET = OUT 10.333 ns AFTER &quot;mb_vclk&quot; RISING;
TIMEGRP &quot;ve_data&quot; OFFSET = OUT 10.333 ns AFTER &quot;mb_vclk&quot; FALLING;
</pre></div>
</div>
</div>
<div class="section" id="offset-with-valid-data">
<h4>OFFSET with Valid data<a class="headerlink" href="#offset-with-valid-data" title="Permalink to this headline">¶</a></h4>
<p>The <strong>VALID</strong> keyword is used in conjunction with the requirement to create a hold time requirement. The VALID keyword specifies the duration of the incoming data valid window. By default, the VALID value is equal to the OFFSET time requirement, which specifies a zero hold time requirement</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>TIMEGRP DATA_IN OFFSET IN = 2ns VALID 3ns BEFORE CLK RISING;
</pre></div>
</div>
<div class="figure align-center" id="id5">
<a class="reference internal image-reference" href="../../_images/ucf_offset_valid.svg"><img alt="../../_images/ucf_offset_valid.svg" src="../../_images/ucf_offset_valid.svg" width="400px" /></a>
<p class="caption"><span class="caption-text">Offset Valid</span><a class="headerlink" href="#id5" title="Permalink to this image">¶</a></p>
</div>
</div>
</div>
<div class="section" id="false-paths">
<h3>False paths<a class="headerlink" href="#false-paths" title="Permalink to this headline">¶</a></h3>
<p>In some cases, you may want to remove a set of paths from timing analysis if you are sure that these paths do not affect timing performance.
For example a processor interrupt line or a UART TX Line. In both cases, those signals are
not synchronous with respect to your clock. You must then indicate that those nets
are to be ignored by timing checks. In order to do it, for Xilinx FPGA you must use the TIG
constraint (which stands for <strong>T</strong> iming <strong>IG</strong> nore).</p>
<p>One common way to specify the set of paths to be removed from timing analysis is to use
the <code class="docutils literal notranslate"><span class="pre">FROM-TO</span></code> constraint with the timing ignore (TIG) keyword. This allows you to:</p>
<ul class="simple">
<li><p>Specify a set of registers in a source time group</p></li>
<li><p>Secify a set of registers in a destination time group</p></li>
<li><p>Automatically remove all paths between those time groups from analysis.</p></li>
</ul>
<p>To specify the timing ignore (TIG) constraint for this method, define:</p>
<ul class="simple">
<li><p>A set of registers for the source time group</p></li>
<li><p>A set of registers for the destination time group</p></li>
<li><p>A FROM-TO constraint with a TIG keyword to remove the paths between the groups</p></li>
</ul>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>TIMESPEC &quot;TSid&quot; = FROM &quot;SRC_GRP&quot; TO &quot;DST_GRP&quot; TIG;

NET &quot;CLK1&quot; TNM_NET = FFS &quot;GRP_1&quot;;
NET &quot;CLK2&quot; TNM_NET = FFS &quot;GRP_2&quot;;
TIMESPEC TS_Example = FROM &quot;GRP_1&quot; TO &quot;GRP_2&quot; TIG;
</pre></div>
</div>
<div class="figure align-center" id="id6">
<a class="reference internal image-reference" href="../../_images/ucf_false_path.svg"><img alt="../../_images/ucf_false_path.svg" src="../../_images/ucf_false_path.svg" width="400px" /></a>
<p class="caption"><span class="caption-text">False Path</span><a class="headerlink" href="#id6" title="Permalink to this image">¶</a></p>
</div>
</div>
<div class="section" id="multicycle-paths">
<h3>Multicycle paths<a class="headerlink" href="#multicycle-paths" title="Permalink to this headline">¶</a></h3>
<p>In a multi-cycle path, data is transferred from source to destination synchronous elements at a rate less than the clock frequency defined in the <code class="docutils literal notranslate"><span class="pre">PERIOD</span></code> specification.
This occurs most often when the synchronous elements are gated with a common clock
enable signal. By defining a multi-cycle path, the timing constraints for these synchronous elements are relaxed over the default <code class="docutils literal notranslate"><span class="pre">PERIOD</span></code> constraint. The implementation tools are then able to appropriately prioritize the implementation of these paths.
One common way to specify the set of multi-cycle paths is to define a time group using the
clock enable signal. This allows you to:</p>
<ul class="simple">
<li><p>Define one time group containing both the source and destination synchronous elements using a common  clock enable signal</p></li>
<li><p>Automatically apply the multi-cycle constraint to all paths between these synchronous elements</p></li>
</ul>
<p>To specify the <code class="docutils literal notranslate"><span class="pre">FROM:TO</span></code> (multi-cycle) constraint for this method, define:</p>
<ul class="simple">
<li><p>A PERIOD constraint for the common clock domain</p></li>
<li><p>A set of registers based on a common clock enable signal</p></li>
<li><p>A <code class="docutils literal notranslate"><span class="pre">FROM:TO</span></code> (multi-cycle) constraint describing the new timing requirement</p></li>
</ul>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span>TIMESPEC &quot;TSid&quot; = FROM &quot;MC_GRP&quot; TO &quot;MC_GRP&quot; &lt;value&gt;;

NET &quot;CLK1&quot; TNM_NET = &quot;CLK1&quot;;
TIMESPEC &quot;TS_CLK1&quot; = PERIOD &quot;CLK1&quot; 5 ns HIGH 50%;
NET &quot;Enable&quot; TNM_NET = FFS &quot;MC_GRP&quot;;
TIMESPEC TS_Example = FROM &quot;MC_GRP&quot; TO &quot;MC_GRP&quot; TS_CLK1*2;
</pre></div>
</div>
<div class="figure align-center" id="id7">
<a class="reference internal image-reference" href="../../_images/ucf_multi_cycle_path.svg"><img alt="../../_images/ucf_multi_cycle_path.svg" src="../../_images/ucf_multi_cycle_path.svg" width="600px" /></a>
<p class="caption"><span class="caption-text">Multi-Cycle Path</span><a class="headerlink" href="#id7" title="Permalink to this image">¶</a></p>
</div>
</div>
</div>
</div>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>

              </div>
              
              
          </main>
          

      </div>
    </div>

    <script src="../../_static/js/index.js"></script>
    
    <!-- Google Analytics -->
    <script>
      window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;
      ga('create', 'UA-20699788-1', 'auto');
      ga('set', 'anonymizeIp', true);
      ga('send', 'pageview');
    </script>
    <script async src='https://www.google-analytics.com/analytics.js'></script>
    <!-- End Google Analytics -->
    <footer class="footer mt-5 mt-md-0">
  <div class="container">
    <p>
          &copy; Copyright 2004-2020, tschinz.<br/>
        Created using <a href="http://sphinx-doc.org/">Sphinx</a> 3.1.1.<br/>
    </p>
  </div>
</footer>
  </body>
</html>