#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001276a115b70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001276a187d60_0 .net "PC", 31 0, v000001276a17c4d0_0;  1 drivers
v000001276a186be0_0 .var "clk", 0 0;
v000001276a188440_0 .net "clkout", 0 0, L_000001276a10cf00;  1 drivers
v000001276a186dc0_0 .net "cycles_consumed", 31 0, v000001276a185360_0;  1 drivers
v000001276a186aa0_0 .net "regs0", 31 0, L_000001276a10d2f0;  1 drivers
v000001276a187c20_0 .net "regs1", 31 0, L_000001276a10d600;  1 drivers
v000001276a186960_0 .net "regs2", 31 0, L_000001276a10d670;  1 drivers
v000001276a186f00_0 .net "regs3", 31 0, L_000001276a10cd40;  1 drivers
v000001276a188080_0 .net "regs4", 31 0, L_000001276a10d3d0;  1 drivers
v000001276a1886c0_0 .net "regs5", 31 0, L_000001276a10d440;  1 drivers
v000001276a1875e0_0 .var "rst", 0 0;
S_000001276a092440 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001276a115b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001276a118d30 .param/l "RType" 0 4 2, C4<000000>;
P_000001276a118d68 .param/l "add" 0 4 5, C4<100000>;
P_000001276a118da0 .param/l "addi" 0 4 8, C4<001000>;
P_000001276a118dd8 .param/l "addu" 0 4 5, C4<100001>;
P_000001276a118e10 .param/l "and_" 0 4 5, C4<100100>;
P_000001276a118e48 .param/l "andi" 0 4 8, C4<001100>;
P_000001276a118e80 .param/l "beq" 0 4 10, C4<000100>;
P_000001276a118eb8 .param/l "bne" 0 4 10, C4<000101>;
P_000001276a118ef0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001276a118f28 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001276a118f60 .param/l "j" 0 4 12, C4<000010>;
P_000001276a118f98 .param/l "jal" 0 4 12, C4<000011>;
P_000001276a118fd0 .param/l "jr" 0 4 6, C4<001000>;
P_000001276a119008 .param/l "lw" 0 4 8, C4<100011>;
P_000001276a119040 .param/l "nor_" 0 4 5, C4<100111>;
P_000001276a119078 .param/l "or_" 0 4 5, C4<100101>;
P_000001276a1190b0 .param/l "ori" 0 4 8, C4<001101>;
P_000001276a1190e8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001276a119120 .param/l "sll" 0 4 6, C4<000000>;
P_000001276a119158 .param/l "slt" 0 4 5, C4<101010>;
P_000001276a119190 .param/l "slti" 0 4 8, C4<101010>;
P_000001276a1191c8 .param/l "srl" 0 4 6, C4<000010>;
P_000001276a119200 .param/l "sub" 0 4 5, C4<100010>;
P_000001276a119238 .param/l "subu" 0 4 5, C4<100011>;
P_000001276a119270 .param/l "sw" 0 4 8, C4<101011>;
P_000001276a1192a8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001276a1192e0 .param/l "xori" 0 4 8, C4<001110>;
L_000001276a10ce90 .functor NOT 1, v000001276a1875e0_0, C4<0>, C4<0>, C4<0>;
L_000001276a10d520 .functor NOT 1, v000001276a1875e0_0, C4<0>, C4<0>, C4<0>;
L_000001276a10cdb0 .functor NOT 1, v000001276a1875e0_0, C4<0>, C4<0>, C4<0>;
L_000001276a10da60 .functor NOT 1, v000001276a1875e0_0, C4<0>, C4<0>, C4<0>;
L_000001276a10cb80 .functor NOT 1, v000001276a1875e0_0, C4<0>, C4<0>, C4<0>;
L_000001276a10d910 .functor NOT 1, v000001276a1875e0_0, C4<0>, C4<0>, C4<0>;
L_000001276a10d0c0 .functor NOT 1, v000001276a1875e0_0, C4<0>, C4<0>, C4<0>;
L_000001276a10cfe0 .functor NOT 1, v000001276a1875e0_0, C4<0>, C4<0>, C4<0>;
L_000001276a10cf00 .functor OR 1, v000001276a186be0_0, v000001276a0fdb80_0, C4<0>, C4<0>;
L_000001276a10cc60 .functor OR 1, L_000001276a187720, L_000001276a1877c0, C4<0>, C4<0>;
L_000001276a10d130 .functor AND 1, L_000001276a1e0df0, L_000001276a1e1110, C4<1>, C4<1>;
L_000001276a10d210 .functor NOT 1, v000001276a1875e0_0, C4<0>, C4<0>, C4<0>;
L_000001276a10d590 .functor OR 1, L_000001276a1e0fd0, L_000001276a1e1bb0, C4<0>, C4<0>;
L_000001276a10d750 .functor OR 1, L_000001276a10d590, L_000001276a1e0cb0, C4<0>, C4<0>;
L_000001276a10d6e0 .functor OR 1, L_000001276a1e1cf0, L_000001276a1e1e30, C4<0>, C4<0>;
L_000001276a10d7c0 .functor AND 1, L_000001276a1e1070, L_000001276a10d6e0, C4<1>, C4<1>;
L_000001276a10d980 .functor OR 1, L_000001276a1e0b70, L_000001276a1e2290, C4<0>, C4<0>;
L_000001276a10cbf0 .functor AND 1, L_000001276a1e0ad0, L_000001276a10d980, C4<1>, C4<1>;
v000001276a17ccf0_0 .net "ALUOp", 3 0, v000001276a0fe1c0_0;  1 drivers
v000001276a17d8d0_0 .net "ALUResult", 31 0, v000001276a12cf70_0;  1 drivers
v000001276a17df10_0 .net "ALUSrc", 0 0, v000001276a0fe080_0;  1 drivers
v000001276a17c7f0_0 .net "ALUin2", 31 0, L_000001276a1e2470;  1 drivers
v000001276a17d010_0 .net "MemReadEn", 0 0, v000001276a0fe440_0;  1 drivers
v000001276a17d1f0_0 .net "MemWriteEn", 0 0, v000001276a0fe8a0_0;  1 drivers
v000001276a17ced0_0 .net "MemtoReg", 0 0, v000001276a0fe4e0_0;  1 drivers
v000001276a17dbf0_0 .net "PC", 31 0, v000001276a17c4d0_0;  alias, 1 drivers
v000001276a17cf70_0 .net "PCPlus1", 31 0, L_000001276a187400;  1 drivers
v000001276a17ce30_0 .net "PCsrc", 1 0, v000001276a12ca70_0;  1 drivers
v000001276a17c250_0 .net "RegDst", 0 0, v000001276a0fdcc0_0;  1 drivers
v000001276a17d0b0_0 .net "RegWriteEn", 0 0, v000001276a0fde00_0;  1 drivers
v000001276a17da10_0 .net "WriteRegister", 4 0, L_000001276a1e1b10;  1 drivers
v000001276a17cb10_0 .net *"_ivl_0", 0 0, L_000001276a10ce90;  1 drivers
L_000001276a1888d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001276a17c110_0 .net/2u *"_ivl_10", 4 0, L_000001276a1888d0;  1 drivers
L_000001276a188cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a17cbb0_0 .net *"_ivl_101", 15 0, L_000001276a188cc0;  1 drivers
v000001276a17c930_0 .net *"_ivl_102", 31 0, L_000001276a1e19d0;  1 drivers
L_000001276a188d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a17c9d0_0 .net *"_ivl_105", 25 0, L_000001276a188d08;  1 drivers
L_000001276a188d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a17d150_0 .net/2u *"_ivl_106", 31 0, L_000001276a188d50;  1 drivers
v000001276a17d290_0 .net *"_ivl_108", 0 0, L_000001276a1e0df0;  1 drivers
L_000001276a188d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001276a17c390_0 .net/2u *"_ivl_110", 5 0, L_000001276a188d98;  1 drivers
v000001276a17db50_0 .net *"_ivl_112", 0 0, L_000001276a1e1110;  1 drivers
v000001276a17d330_0 .net *"_ivl_115", 0 0, L_000001276a10d130;  1 drivers
v000001276a17cc50_0 .net *"_ivl_116", 47 0, L_000001276a1e0e90;  1 drivers
L_000001276a188de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a17cd90_0 .net *"_ivl_119", 15 0, L_000001276a188de0;  1 drivers
L_000001276a188918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001276a17d3d0_0 .net/2u *"_ivl_12", 5 0, L_000001276a188918;  1 drivers
v000001276a17c890_0 .net *"_ivl_120", 47 0, L_000001276a1e11b0;  1 drivers
L_000001276a188e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a17c610_0 .net *"_ivl_123", 15 0, L_000001276a188e28;  1 drivers
v000001276a17c070_0 .net *"_ivl_125", 0 0, L_000001276a1e2330;  1 drivers
v000001276a17dc90_0 .net *"_ivl_126", 31 0, L_000001276a1e1a70;  1 drivers
v000001276a17dab0_0 .net *"_ivl_128", 47 0, L_000001276a1e0f30;  1 drivers
v000001276a17dd30_0 .net *"_ivl_130", 47 0, L_000001276a1e1250;  1 drivers
v000001276a17c6b0_0 .net *"_ivl_132", 47 0, L_000001276a1e17f0;  1 drivers
v000001276a17d510_0 .net *"_ivl_134", 47 0, L_000001276a1e1750;  1 drivers
L_000001276a188e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001276a17ddd0_0 .net/2u *"_ivl_138", 1 0, L_000001276a188e70;  1 drivers
v000001276a17c1b0_0 .net *"_ivl_14", 0 0, L_000001276a186d20;  1 drivers
v000001276a17d5b0_0 .net *"_ivl_140", 0 0, L_000001276a1e1f70;  1 drivers
L_000001276a188eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001276a17d6f0_0 .net/2u *"_ivl_142", 1 0, L_000001276a188eb8;  1 drivers
v000001276a17d790_0 .net *"_ivl_144", 0 0, L_000001276a1e2010;  1 drivers
L_000001276a188f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001276a17d830_0 .net/2u *"_ivl_146", 1 0, L_000001276a188f00;  1 drivers
v000001276a17d970_0 .net *"_ivl_148", 0 0, L_000001276a1e1570;  1 drivers
L_000001276a188f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001276a17c2f0_0 .net/2u *"_ivl_150", 31 0, L_000001276a188f48;  1 drivers
L_000001276a188f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001276a17c430_0 .net/2u *"_ivl_152", 31 0, L_000001276a188f90;  1 drivers
v000001276a182950_0 .net *"_ivl_154", 31 0, L_000001276a1e20b0;  1 drivers
v000001276a1829f0_0 .net *"_ivl_156", 31 0, L_000001276a1e1d90;  1 drivers
L_000001276a188960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001276a183cb0_0 .net/2u *"_ivl_16", 4 0, L_000001276a188960;  1 drivers
v000001276a182bd0_0 .net *"_ivl_160", 0 0, L_000001276a10d210;  1 drivers
L_000001276a189020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a183490_0 .net/2u *"_ivl_162", 31 0, L_000001276a189020;  1 drivers
L_000001276a1890f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001276a182090_0 .net/2u *"_ivl_166", 5 0, L_000001276a1890f8;  1 drivers
v000001276a1835d0_0 .net *"_ivl_168", 0 0, L_000001276a1e0fd0;  1 drivers
L_000001276a189140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001276a1837b0_0 .net/2u *"_ivl_170", 5 0, L_000001276a189140;  1 drivers
v000001276a183850_0 .net *"_ivl_172", 0 0, L_000001276a1e1bb0;  1 drivers
v000001276a182630_0 .net *"_ivl_175", 0 0, L_000001276a10d590;  1 drivers
L_000001276a189188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001276a183a30_0 .net/2u *"_ivl_176", 5 0, L_000001276a189188;  1 drivers
v000001276a182a90_0 .net *"_ivl_178", 0 0, L_000001276a1e0cb0;  1 drivers
v000001276a1826d0_0 .net *"_ivl_181", 0 0, L_000001276a10d750;  1 drivers
L_000001276a1891d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a182b30_0 .net/2u *"_ivl_182", 15 0, L_000001276a1891d0;  1 drivers
v000001276a182450_0 .net *"_ivl_184", 31 0, L_000001276a1e1890;  1 drivers
v000001276a182770_0 .net *"_ivl_187", 0 0, L_000001276a1e0c10;  1 drivers
v000001276a182ef0_0 .net *"_ivl_188", 15 0, L_000001276a1e1930;  1 drivers
v000001276a1833f0_0 .net *"_ivl_19", 4 0, L_000001276a187ea0;  1 drivers
v000001276a182810_0 .net *"_ivl_190", 31 0, L_000001276a1e1c50;  1 drivers
v000001276a1828b0_0 .net *"_ivl_194", 31 0, L_000001276a1e2150;  1 drivers
L_000001276a189218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a183030_0 .net *"_ivl_197", 25 0, L_000001276a189218;  1 drivers
L_000001276a189260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a1838f0_0 .net/2u *"_ivl_198", 31 0, L_000001276a189260;  1 drivers
L_000001276a188888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001276a182c70_0 .net/2u *"_ivl_2", 5 0, L_000001276a188888;  1 drivers
v000001276a182d10_0 .net *"_ivl_20", 4 0, L_000001276a187540;  1 drivers
v000001276a183990_0 .net *"_ivl_200", 0 0, L_000001276a1e1070;  1 drivers
L_000001276a1892a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001276a182db0_0 .net/2u *"_ivl_202", 5 0, L_000001276a1892a8;  1 drivers
v000001276a183f30_0 .net *"_ivl_204", 0 0, L_000001276a1e1cf0;  1 drivers
L_000001276a1892f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001276a182e50_0 .net/2u *"_ivl_206", 5 0, L_000001276a1892f0;  1 drivers
v000001276a183530_0 .net *"_ivl_208", 0 0, L_000001276a1e1e30;  1 drivers
v000001276a183ad0_0 .net *"_ivl_211", 0 0, L_000001276a10d6e0;  1 drivers
v000001276a183170_0 .net *"_ivl_213", 0 0, L_000001276a10d7c0;  1 drivers
L_000001276a189338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001276a182590_0 .net/2u *"_ivl_214", 5 0, L_000001276a189338;  1 drivers
v000001276a1830d0_0 .net *"_ivl_216", 0 0, L_000001276a1e25b0;  1 drivers
L_000001276a189380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001276a183210_0 .net/2u *"_ivl_218", 31 0, L_000001276a189380;  1 drivers
v000001276a182f90_0 .net *"_ivl_220", 31 0, L_000001276a1e1ed0;  1 drivers
v000001276a1832b0_0 .net *"_ivl_224", 31 0, L_000001276a1e0d50;  1 drivers
L_000001276a1893c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a183350_0 .net *"_ivl_227", 25 0, L_000001276a1893c8;  1 drivers
L_000001276a189410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a183670_0 .net/2u *"_ivl_228", 31 0, L_000001276a189410;  1 drivers
v000001276a182310_0 .net *"_ivl_230", 0 0, L_000001276a1e0ad0;  1 drivers
L_000001276a189458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001276a183710_0 .net/2u *"_ivl_232", 5 0, L_000001276a189458;  1 drivers
v000001276a183b70_0 .net *"_ivl_234", 0 0, L_000001276a1e0b70;  1 drivers
L_000001276a1894a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001276a183c10_0 .net/2u *"_ivl_236", 5 0, L_000001276a1894a0;  1 drivers
v000001276a1821d0_0 .net *"_ivl_238", 0 0, L_000001276a1e2290;  1 drivers
v000001276a183d50_0 .net *"_ivl_24", 0 0, L_000001276a10cdb0;  1 drivers
v000001276a182130_0 .net *"_ivl_241", 0 0, L_000001276a10d980;  1 drivers
v000001276a183df0_0 .net *"_ivl_243", 0 0, L_000001276a10cbf0;  1 drivers
L_000001276a1894e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001276a183e90_0 .net/2u *"_ivl_244", 5 0, L_000001276a1894e8;  1 drivers
v000001276a182270_0 .net *"_ivl_246", 0 0, L_000001276a1e26f0;  1 drivers
v000001276a1823b0_0 .net *"_ivl_248", 31 0, L_000001276a1e2790;  1 drivers
L_000001276a1889a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001276a1824f0_0 .net/2u *"_ivl_26", 4 0, L_000001276a1889a8;  1 drivers
v000001276a1840a0_0 .net *"_ivl_29", 4 0, L_000001276a188620;  1 drivers
v000001276a184140_0 .net *"_ivl_32", 0 0, L_000001276a10da60;  1 drivers
L_000001276a1889f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001276a184be0_0 .net/2u *"_ivl_34", 4 0, L_000001276a1889f0;  1 drivers
v000001276a185040_0 .net *"_ivl_37", 4 0, L_000001276a187f40;  1 drivers
v000001276a185b80_0 .net *"_ivl_40", 0 0, L_000001276a10cb80;  1 drivers
L_000001276a188a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a1848c0_0 .net/2u *"_ivl_42", 15 0, L_000001276a188a38;  1 drivers
v000001276a1841e0_0 .net *"_ivl_45", 15 0, L_000001276a1884e0;  1 drivers
v000001276a185720_0 .net *"_ivl_48", 0 0, L_000001276a10d910;  1 drivers
v000001276a185d60_0 .net *"_ivl_5", 5 0, L_000001276a188120;  1 drivers
L_000001276a188a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a1845a0_0 .net/2u *"_ivl_50", 36 0, L_000001276a188a80;  1 drivers
L_000001276a188ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a184460_0 .net/2u *"_ivl_52", 31 0, L_000001276a188ac8;  1 drivers
v000001276a184320_0 .net *"_ivl_55", 4 0, L_000001276a187180;  1 drivers
v000001276a1852c0_0 .net *"_ivl_56", 36 0, L_000001276a186c80;  1 drivers
v000001276a185ae0_0 .net *"_ivl_58", 36 0, L_000001276a1883a0;  1 drivers
v000001276a184960_0 .net *"_ivl_62", 0 0, L_000001276a10d0c0;  1 drivers
L_000001276a188b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001276a184a00_0 .net/2u *"_ivl_64", 5 0, L_000001276a188b10;  1 drivers
v000001276a185400_0 .net *"_ivl_67", 5 0, L_000001276a187220;  1 drivers
v000001276a184f00_0 .net *"_ivl_70", 0 0, L_000001276a10cfe0;  1 drivers
L_000001276a188b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a184780_0 .net/2u *"_ivl_72", 57 0, L_000001276a188b58;  1 drivers
L_000001276a188ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a184280_0 .net/2u *"_ivl_74", 31 0, L_000001276a188ba0;  1 drivers
v000001276a185900_0 .net *"_ivl_77", 25 0, L_000001276a1872c0;  1 drivers
v000001276a1843c0_0 .net *"_ivl_78", 57 0, L_000001276a187040;  1 drivers
v000001276a184640_0 .net *"_ivl_8", 0 0, L_000001276a10d520;  1 drivers
v000001276a185860_0 .net *"_ivl_80", 57 0, L_000001276a1868c0;  1 drivers
L_000001276a188be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001276a1850e0_0 .net/2u *"_ivl_84", 31 0, L_000001276a188be8;  1 drivers
L_000001276a188c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001276a185220_0 .net/2u *"_ivl_88", 5 0, L_000001276a188c30;  1 drivers
v000001276a184aa0_0 .net *"_ivl_90", 0 0, L_000001276a187720;  1 drivers
L_000001276a188c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001276a1846e0_0 .net/2u *"_ivl_92", 5 0, L_000001276a188c78;  1 drivers
v000001276a1859a0_0 .net *"_ivl_94", 0 0, L_000001276a1877c0;  1 drivers
v000001276a185a40_0 .net *"_ivl_97", 0 0, L_000001276a10cc60;  1 drivers
v000001276a185c20_0 .net *"_ivl_98", 47 0, L_000001276a187860;  1 drivers
v000001276a1855e0_0 .net "adderResult", 31 0, L_000001276a1e08f0;  1 drivers
v000001276a184b40_0 .net "address", 31 0, L_000001276a187360;  1 drivers
v000001276a1857c0_0 .net "clk", 0 0, L_000001276a10cf00;  alias, 1 drivers
v000001276a185360_0 .var "cycles_consumed", 31 0;
o000001276a131888 .functor BUFZ 1, C4<z>; HiZ drive
v000001276a184500_0 .net "excep_flag", 0 0, o000001276a131888;  0 drivers
v000001276a185680_0 .net "extImm", 31 0, L_000001276a1e0a30;  1 drivers
v000001276a1854a0_0 .net "funct", 5 0, L_000001276a188580;  1 drivers
v000001276a185540_0 .net "hlt", 0 0, v000001276a0fdb80_0;  1 drivers
v000001276a184d20_0 .net "imm", 15 0, L_000001276a1881c0;  1 drivers
v000001276a184dc0_0 .net "immediate", 31 0, L_000001276a1e2650;  1 drivers
v000001276a185cc0_0 .net "input_clk", 0 0, v000001276a186be0_0;  1 drivers
v000001276a185e00_0 .net "instruction", 31 0, L_000001276a1e16b0;  1 drivers
v000001276a184820_0 .net "memoryReadData", 31 0, v000001276a17d470_0;  1 drivers
v000001276a184c80_0 .net "nextPC", 31 0, L_000001276a1e1390;  1 drivers
v000001276a185ea0_0 .net "opcode", 5 0, L_000001276a186b40;  1 drivers
v000001276a185f40_0 .net "rd", 4 0, L_000001276a186e60;  1 drivers
v000001276a184e60_0 .net "readData1", 31 0, L_000001276a10d360;  1 drivers
v000001276a184fa0_0 .net "readData1_w", 31 0, L_000001276a1e4020;  1 drivers
v000001276a185180_0 .net "readData2", 31 0, L_000001276a10d9f0;  1 drivers
v000001276a1870e0_0 .net "regs0", 31 0, L_000001276a10d2f0;  alias, 1 drivers
v000001276a188300_0 .net "regs1", 31 0, L_000001276a10d600;  alias, 1 drivers
v000001276a187ae0_0 .net "regs2", 31 0, L_000001276a10d670;  alias, 1 drivers
v000001276a188260_0 .net "regs3", 31 0, L_000001276a10cd40;  alias, 1 drivers
v000001276a187b80_0 .net "regs4", 31 0, L_000001276a10d3d0;  alias, 1 drivers
v000001276a186a00_0 .net "regs5", 31 0, L_000001276a10d440;  alias, 1 drivers
v000001276a186fa0_0 .net "rs", 4 0, L_000001276a187680;  1 drivers
v000001276a188760_0 .net "rst", 0 0, v000001276a1875e0_0;  1 drivers
v000001276a187cc0_0 .net "rt", 4 0, L_000001276a187a40;  1 drivers
v000001276a187900_0 .net "shamt", 31 0, L_000001276a1879a0;  1 drivers
v000001276a1874a0_0 .net "wire_instruction", 31 0, L_000001276a10d1a0;  1 drivers
v000001276a187e00_0 .net "writeData", 31 0, L_000001276a1e31c0;  1 drivers
v000001276a187fe0_0 .net "zero", 0 0, L_000001276a1e3800;  1 drivers
L_000001276a188120 .part L_000001276a1e16b0, 26, 6;
L_000001276a186b40 .functor MUXZ 6, L_000001276a188120, L_000001276a188888, L_000001276a10ce90, C4<>;
L_000001276a186d20 .cmp/eq 6, L_000001276a186b40, L_000001276a188918;
L_000001276a187ea0 .part L_000001276a1e16b0, 11, 5;
L_000001276a187540 .functor MUXZ 5, L_000001276a187ea0, L_000001276a188960, L_000001276a186d20, C4<>;
L_000001276a186e60 .functor MUXZ 5, L_000001276a187540, L_000001276a1888d0, L_000001276a10d520, C4<>;
L_000001276a188620 .part L_000001276a1e16b0, 21, 5;
L_000001276a187680 .functor MUXZ 5, L_000001276a188620, L_000001276a1889a8, L_000001276a10cdb0, C4<>;
L_000001276a187f40 .part L_000001276a1e16b0, 16, 5;
L_000001276a187a40 .functor MUXZ 5, L_000001276a187f40, L_000001276a1889f0, L_000001276a10da60, C4<>;
L_000001276a1884e0 .part L_000001276a1e16b0, 0, 16;
L_000001276a1881c0 .functor MUXZ 16, L_000001276a1884e0, L_000001276a188a38, L_000001276a10cb80, C4<>;
L_000001276a187180 .part L_000001276a1e16b0, 6, 5;
L_000001276a186c80 .concat [ 5 32 0 0], L_000001276a187180, L_000001276a188ac8;
L_000001276a1883a0 .functor MUXZ 37, L_000001276a186c80, L_000001276a188a80, L_000001276a10d910, C4<>;
L_000001276a1879a0 .part L_000001276a1883a0, 0, 32;
L_000001276a187220 .part L_000001276a1e16b0, 0, 6;
L_000001276a188580 .functor MUXZ 6, L_000001276a187220, L_000001276a188b10, L_000001276a10d0c0, C4<>;
L_000001276a1872c0 .part L_000001276a1e16b0, 0, 26;
L_000001276a187040 .concat [ 26 32 0 0], L_000001276a1872c0, L_000001276a188ba0;
L_000001276a1868c0 .functor MUXZ 58, L_000001276a187040, L_000001276a188b58, L_000001276a10cfe0, C4<>;
L_000001276a187360 .part L_000001276a1868c0, 0, 32;
L_000001276a187400 .arith/sum 32, v000001276a17c4d0_0, L_000001276a188be8;
L_000001276a187720 .cmp/eq 6, L_000001276a186b40, L_000001276a188c30;
L_000001276a1877c0 .cmp/eq 6, L_000001276a186b40, L_000001276a188c78;
L_000001276a187860 .concat [ 32 16 0 0], L_000001276a187360, L_000001276a188cc0;
L_000001276a1e19d0 .concat [ 6 26 0 0], L_000001276a186b40, L_000001276a188d08;
L_000001276a1e0df0 .cmp/eq 32, L_000001276a1e19d0, L_000001276a188d50;
L_000001276a1e1110 .cmp/eq 6, L_000001276a188580, L_000001276a188d98;
L_000001276a1e0e90 .concat [ 32 16 0 0], L_000001276a10d360, L_000001276a188de0;
L_000001276a1e11b0 .concat [ 32 16 0 0], v000001276a17c4d0_0, L_000001276a188e28;
L_000001276a1e2330 .part L_000001276a1881c0, 15, 1;
LS_000001276a1e1a70_0_0 .concat [ 1 1 1 1], L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330;
LS_000001276a1e1a70_0_4 .concat [ 1 1 1 1], L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330;
LS_000001276a1e1a70_0_8 .concat [ 1 1 1 1], L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330;
LS_000001276a1e1a70_0_12 .concat [ 1 1 1 1], L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330;
LS_000001276a1e1a70_0_16 .concat [ 1 1 1 1], L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330;
LS_000001276a1e1a70_0_20 .concat [ 1 1 1 1], L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330;
LS_000001276a1e1a70_0_24 .concat [ 1 1 1 1], L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330;
LS_000001276a1e1a70_0_28 .concat [ 1 1 1 1], L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330, L_000001276a1e2330;
LS_000001276a1e1a70_1_0 .concat [ 4 4 4 4], LS_000001276a1e1a70_0_0, LS_000001276a1e1a70_0_4, LS_000001276a1e1a70_0_8, LS_000001276a1e1a70_0_12;
LS_000001276a1e1a70_1_4 .concat [ 4 4 4 4], LS_000001276a1e1a70_0_16, LS_000001276a1e1a70_0_20, LS_000001276a1e1a70_0_24, LS_000001276a1e1a70_0_28;
L_000001276a1e1a70 .concat [ 16 16 0 0], LS_000001276a1e1a70_1_0, LS_000001276a1e1a70_1_4;
L_000001276a1e0f30 .concat [ 16 32 0 0], L_000001276a1881c0, L_000001276a1e1a70;
L_000001276a1e1250 .arith/sum 48, L_000001276a1e11b0, L_000001276a1e0f30;
L_000001276a1e17f0 .functor MUXZ 48, L_000001276a1e1250, L_000001276a1e0e90, L_000001276a10d130, C4<>;
L_000001276a1e1750 .functor MUXZ 48, L_000001276a1e17f0, L_000001276a187860, L_000001276a10cc60, C4<>;
L_000001276a1e08f0 .part L_000001276a1e1750, 0, 32;
L_000001276a1e1f70 .cmp/eq 2, v000001276a12ca70_0, L_000001276a188e70;
L_000001276a1e2010 .cmp/eq 2, v000001276a12ca70_0, L_000001276a188eb8;
L_000001276a1e1570 .cmp/eq 2, v000001276a12ca70_0, L_000001276a188f00;
L_000001276a1e20b0 .functor MUXZ 32, L_000001276a188f90, L_000001276a188f48, L_000001276a1e1570, C4<>;
L_000001276a1e1d90 .functor MUXZ 32, L_000001276a1e20b0, L_000001276a1e08f0, L_000001276a1e2010, C4<>;
L_000001276a1e1390 .functor MUXZ 32, L_000001276a1e1d90, L_000001276a187400, L_000001276a1e1f70, C4<>;
L_000001276a1e16b0 .functor MUXZ 32, L_000001276a10d1a0, L_000001276a189020, L_000001276a10d210, C4<>;
L_000001276a1e0fd0 .cmp/eq 6, L_000001276a186b40, L_000001276a1890f8;
L_000001276a1e1bb0 .cmp/eq 6, L_000001276a186b40, L_000001276a189140;
L_000001276a1e0cb0 .cmp/eq 6, L_000001276a186b40, L_000001276a189188;
L_000001276a1e1890 .concat [ 16 16 0 0], L_000001276a1881c0, L_000001276a1891d0;
L_000001276a1e0c10 .part L_000001276a1881c0, 15, 1;
LS_000001276a1e1930_0_0 .concat [ 1 1 1 1], L_000001276a1e0c10, L_000001276a1e0c10, L_000001276a1e0c10, L_000001276a1e0c10;
LS_000001276a1e1930_0_4 .concat [ 1 1 1 1], L_000001276a1e0c10, L_000001276a1e0c10, L_000001276a1e0c10, L_000001276a1e0c10;
LS_000001276a1e1930_0_8 .concat [ 1 1 1 1], L_000001276a1e0c10, L_000001276a1e0c10, L_000001276a1e0c10, L_000001276a1e0c10;
LS_000001276a1e1930_0_12 .concat [ 1 1 1 1], L_000001276a1e0c10, L_000001276a1e0c10, L_000001276a1e0c10, L_000001276a1e0c10;
L_000001276a1e1930 .concat [ 4 4 4 4], LS_000001276a1e1930_0_0, LS_000001276a1e1930_0_4, LS_000001276a1e1930_0_8, LS_000001276a1e1930_0_12;
L_000001276a1e1c50 .concat [ 16 16 0 0], L_000001276a1881c0, L_000001276a1e1930;
L_000001276a1e0a30 .functor MUXZ 32, L_000001276a1e1c50, L_000001276a1e1890, L_000001276a10d750, C4<>;
L_000001276a1e2150 .concat [ 6 26 0 0], L_000001276a186b40, L_000001276a189218;
L_000001276a1e1070 .cmp/eq 32, L_000001276a1e2150, L_000001276a189260;
L_000001276a1e1cf0 .cmp/eq 6, L_000001276a188580, L_000001276a1892a8;
L_000001276a1e1e30 .cmp/eq 6, L_000001276a188580, L_000001276a1892f0;
L_000001276a1e25b0 .cmp/eq 6, L_000001276a186b40, L_000001276a189338;
L_000001276a1e1ed0 .functor MUXZ 32, L_000001276a1e0a30, L_000001276a189380, L_000001276a1e25b0, C4<>;
L_000001276a1e2650 .functor MUXZ 32, L_000001276a1e1ed0, L_000001276a1879a0, L_000001276a10d7c0, C4<>;
L_000001276a1e0d50 .concat [ 6 26 0 0], L_000001276a186b40, L_000001276a1893c8;
L_000001276a1e0ad0 .cmp/eq 32, L_000001276a1e0d50, L_000001276a189410;
L_000001276a1e0b70 .cmp/eq 6, L_000001276a188580, L_000001276a189458;
L_000001276a1e2290 .cmp/eq 6, L_000001276a188580, L_000001276a1894a0;
L_000001276a1e26f0 .cmp/eq 6, L_000001276a186b40, L_000001276a1894e8;
L_000001276a1e2790 .functor MUXZ 32, L_000001276a10d360, v000001276a17c4d0_0, L_000001276a1e26f0, C4<>;
L_000001276a1e4020 .functor MUXZ 32, L_000001276a1e2790, L_000001276a10d9f0, L_000001276a10cbf0, C4<>;
S_000001276a0925d0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001276a092440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001276a1042a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001276a10d830 .functor NOT 1, v000001276a0fe080_0, C4<0>, C4<0>, C4<0>;
v000001276a0fd540_0 .net *"_ivl_0", 0 0, L_000001276a10d830;  1 drivers
v000001276a0fdf40_0 .net "in1", 31 0, L_000001276a10d9f0;  alias, 1 drivers
v000001276a0fd220_0 .net "in2", 31 0, L_000001276a1e2650;  alias, 1 drivers
v000001276a0fcd20_0 .net "out", 31 0, L_000001276a1e2470;  alias, 1 drivers
v000001276a0fdae0_0 .net "s", 0 0, v000001276a0fe080_0;  alias, 1 drivers
L_000001276a1e2470 .functor MUXZ 32, L_000001276a1e2650, L_000001276a10d9f0, L_000001276a10d830, C4<>;
S_000001276a0ac390 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001276a092440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001276a12b380 .param/l "RType" 0 4 2, C4<000000>;
P_000001276a12b3b8 .param/l "add" 0 4 5, C4<100000>;
P_000001276a12b3f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001276a12b428 .param/l "addu" 0 4 5, C4<100001>;
P_000001276a12b460 .param/l "and_" 0 4 5, C4<100100>;
P_000001276a12b498 .param/l "andi" 0 4 8, C4<001100>;
P_000001276a12b4d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001276a12b508 .param/l "bne" 0 4 10, C4<000101>;
P_000001276a12b540 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001276a12b578 .param/l "j" 0 4 12, C4<000010>;
P_000001276a12b5b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001276a12b5e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001276a12b620 .param/l "lw" 0 4 8, C4<100011>;
P_000001276a12b658 .param/l "nor_" 0 4 5, C4<100111>;
P_000001276a12b690 .param/l "or_" 0 4 5, C4<100101>;
P_000001276a12b6c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001276a12b700 .param/l "sgt" 0 4 6, C4<101011>;
P_000001276a12b738 .param/l "sll" 0 4 6, C4<000000>;
P_000001276a12b770 .param/l "slt" 0 4 5, C4<101010>;
P_000001276a12b7a8 .param/l "slti" 0 4 8, C4<101010>;
P_000001276a12b7e0 .param/l "srl" 0 4 6, C4<000010>;
P_000001276a12b818 .param/l "sub" 0 4 5, C4<100010>;
P_000001276a12b850 .param/l "subu" 0 4 5, C4<100011>;
P_000001276a12b888 .param/l "sw" 0 4 8, C4<101011>;
P_000001276a12b8c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001276a12b8f8 .param/l "xori" 0 4 8, C4<001110>;
v000001276a0fe1c0_0 .var "ALUOp", 3 0;
v000001276a0fe080_0 .var "ALUSrc", 0 0;
v000001276a0fe440_0 .var "MemReadEn", 0 0;
v000001276a0fe8a0_0 .var "MemWriteEn", 0 0;
v000001276a0fe4e0_0 .var "MemtoReg", 0 0;
v000001276a0fdcc0_0 .var "RegDst", 0 0;
v000001276a0fde00_0 .var "RegWriteEn", 0 0;
v000001276a0fe620_0 .net "funct", 5 0, L_000001276a188580;  alias, 1 drivers
v000001276a0fdb80_0 .var "hlt", 0 0;
v000001276a0fcc80_0 .net "opcode", 5 0, L_000001276a186b40;  alias, 1 drivers
v000001276a0fcdc0_0 .net "rst", 0 0, v000001276a1875e0_0;  alias, 1 drivers
E_000001276a1043e0 .event anyedge, v000001276a0fcdc0_0, v000001276a0fcc80_0, v000001276a0fe620_0;
S_000001276a0ac520 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000001276a092440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001276a10d1a0 .functor BUFZ 32, L_000001276a1e1610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001276a0fdc20 .array "InstMem", 0 1023, 31 0;
v000001276a0fce60_0 .net *"_ivl_0", 31 0, L_000001276a1e1610;  1 drivers
v000001276a0fcfa0_0 .net *"_ivl_3", 9 0, L_000001276a1e21f0;  1 drivers
v000001276a0fd040_0 .net *"_ivl_4", 11 0, L_000001276a1e0990;  1 drivers
L_000001276a188fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001276a0fd2c0_0 .net *"_ivl_7", 1 0, L_000001276a188fd8;  1 drivers
v000001276a0fd400_0 .net "address", 31 0, v000001276a17c4d0_0;  alias, 1 drivers
v000001276a0fd4a0_0 .var/i "i", 31 0;
v000001276a0fd5e0_0 .net "q", 31 0, L_000001276a10d1a0;  alias, 1 drivers
L_000001276a1e1610 .array/port v000001276a0fdc20, L_000001276a1e0990;
L_000001276a1e21f0 .part v000001276a17c4d0_0, 0, 10;
L_000001276a1e0990 .concat [ 10 2 0 0], L_000001276a1e21f0, L_000001276a188fd8;
S_000001276a090270 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001276a092440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001276a10d360 .functor BUFZ 32, L_000001276a1e1430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001276a10d9f0 .functor BUFZ 32, L_000001276a1e14d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001276a12d330_1 .array/port v000001276a12d330, 1;
L_000001276a10d2f0 .functor BUFZ 32, v000001276a12d330_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001276a12d330_2 .array/port v000001276a12d330, 2;
L_000001276a10d600 .functor BUFZ 32, v000001276a12d330_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001276a12d330_3 .array/port v000001276a12d330, 3;
L_000001276a10d670 .functor BUFZ 32, v000001276a12d330_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001276a12d330_4 .array/port v000001276a12d330, 4;
L_000001276a10cd40 .functor BUFZ 32, v000001276a12d330_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001276a12d330_5 .array/port v000001276a12d330, 5;
L_000001276a10d3d0 .functor BUFZ 32, v000001276a12d330_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001276a12d330_6 .array/port v000001276a12d330, 6;
L_000001276a10d440 .functor BUFZ 32, v000001276a12d330_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001276a0db010_0 .net *"_ivl_0", 31 0, L_000001276a1e1430;  1 drivers
v000001276a12c250_0 .net *"_ivl_10", 6 0, L_000001276a1e2510;  1 drivers
L_000001276a1890b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001276a12d1f0_0 .net *"_ivl_13", 1 0, L_000001276a1890b0;  1 drivers
v000001276a12c610_0 .net *"_ivl_2", 6 0, L_000001276a1e12f0;  1 drivers
L_000001276a189068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001276a12d010_0 .net *"_ivl_5", 1 0, L_000001276a189068;  1 drivers
v000001276a12d470_0 .net *"_ivl_8", 31 0, L_000001276a1e14d0;  1 drivers
v000001276a12c930_0 .net "clk", 0 0, L_000001276a10cf00;  alias, 1 drivers
v000001276a12c9d0_0 .var/i "i", 31 0;
v000001276a12bd50_0 .net "readData1", 31 0, L_000001276a10d360;  alias, 1 drivers
v000001276a12c1b0_0 .net "readData2", 31 0, L_000001276a10d9f0;  alias, 1 drivers
v000001276a12bf30_0 .net "readRegister1", 4 0, L_000001276a187680;  alias, 1 drivers
v000001276a12d790_0 .net "readRegister2", 4 0, L_000001276a187a40;  alias, 1 drivers
v000001276a12d330 .array "registers", 31 0, 31 0;
v000001276a12d830_0 .net "regs0", 31 0, L_000001276a10d2f0;  alias, 1 drivers
v000001276a12d150_0 .net "regs1", 31 0, L_000001276a10d600;  alias, 1 drivers
v000001276a12d290_0 .net "regs2", 31 0, L_000001276a10d670;  alias, 1 drivers
v000001276a12cb10_0 .net "regs3", 31 0, L_000001276a10cd40;  alias, 1 drivers
v000001276a12c4d0_0 .net "regs4", 31 0, L_000001276a10d3d0;  alias, 1 drivers
v000001276a12cd90_0 .net "regs5", 31 0, L_000001276a10d440;  alias, 1 drivers
v000001276a12b990_0 .net "rst", 0 0, v000001276a1875e0_0;  alias, 1 drivers
v000001276a12bfd0_0 .net "we", 0 0, v000001276a0fde00_0;  alias, 1 drivers
v000001276a12bb70_0 .net "writeData", 31 0, L_000001276a1e31c0;  alias, 1 drivers
v000001276a12ce30_0 .net "writeRegister", 4 0, L_000001276a1e1b10;  alias, 1 drivers
E_000001276a104620/0 .event negedge, v000001276a0fcdc0_0;
E_000001276a104620/1 .event posedge, v000001276a12c930_0;
E_000001276a104620 .event/or E_000001276a104620/0, E_000001276a104620/1;
L_000001276a1e1430 .array/port v000001276a12d330, L_000001276a1e12f0;
L_000001276a1e12f0 .concat [ 5 2 0 0], L_000001276a187680, L_000001276a189068;
L_000001276a1e14d0 .array/port v000001276a12d330, L_000001276a1e2510;
L_000001276a1e2510 .concat [ 5 2 0 0], L_000001276a187a40, L_000001276a1890b0;
S_000001276a090400 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001276a090270;
 .timescale 0 0;
v000001276a0dc690_0 .var/i "i", 31 0;
S_000001276a0c2900 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001276a092440;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001276a104920 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001276a10ccd0 .functor NOT 1, v000001276a0fdcc0_0, C4<0>, C4<0>, C4<0>;
v000001276a12c430_0 .net *"_ivl_0", 0 0, L_000001276a10ccd0;  1 drivers
v000001276a12c2f0_0 .net "in1", 4 0, L_000001276a187a40;  alias, 1 drivers
v000001276a12c110_0 .net "in2", 4 0, L_000001276a186e60;  alias, 1 drivers
v000001276a12ba30_0 .net "out", 4 0, L_000001276a1e1b10;  alias, 1 drivers
v000001276a12d510_0 .net "s", 0 0, v000001276a0fdcc0_0;  alias, 1 drivers
L_000001276a1e1b10 .functor MUXZ 5, L_000001276a186e60, L_000001276a187a40, L_000001276a10ccd0, C4<>;
S_000001276a0c2a90 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001276a092440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001276a104960 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001276a0c6760 .functor NOT 1, v000001276a0fe4e0_0, C4<0>, C4<0>, C4<0>;
v000001276a12c390_0 .net *"_ivl_0", 0 0, L_000001276a0c6760;  1 drivers
v000001276a12c570_0 .net "in1", 31 0, v000001276a12cf70_0;  alias, 1 drivers
v000001276a12bdf0_0 .net "in2", 31 0, v000001276a17d470_0;  alias, 1 drivers
v000001276a12ced0_0 .net "out", 31 0, L_000001276a1e31c0;  alias, 1 drivers
v000001276a12c6b0_0 .net "s", 0 0, v000001276a0fe4e0_0;  alias, 1 drivers
L_000001276a1e31c0 .functor MUXZ 32, v000001276a17d470_0, v000001276a12cf70_0, L_000001276a0c6760, C4<>;
S_000001276a076af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001276a092440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001276a076c80 .param/l "ADD" 0 9 12, C4<0000>;
P_000001276a076cb8 .param/l "AND" 0 9 12, C4<0010>;
P_000001276a076cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001276a076d28 .param/l "OR" 0 9 12, C4<0011>;
P_000001276a076d60 .param/l "SGT" 0 9 12, C4<0111>;
P_000001276a076d98 .param/l "SLL" 0 9 12, C4<1000>;
P_000001276a076dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001276a076e08 .param/l "SRL" 0 9 12, C4<1001>;
P_000001276a076e40 .param/l "SUB" 0 9 12, C4<0001>;
P_000001276a076e78 .param/l "XOR" 0 9 12, C4<0100>;
P_000001276a076eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001276a076ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001276a189530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001276a12c750_0 .net/2u *"_ivl_0", 31 0, L_000001276a189530;  1 drivers
v000001276a12c7f0_0 .net "opSel", 3 0, v000001276a0fe1c0_0;  alias, 1 drivers
v000001276a12c070_0 .net "operand1", 31 0, L_000001276a1e4020;  alias, 1 drivers
v000001276a12d3d0_0 .net "operand2", 31 0, L_000001276a1e2470;  alias, 1 drivers
v000001276a12cf70_0 .var "result", 31 0;
v000001276a12d5b0_0 .net "zero", 0 0, L_000001276a1e3800;  alias, 1 drivers
E_000001276a1049a0 .event anyedge, v000001276a0fe1c0_0, v000001276a12c070_0, v000001276a0fcd20_0;
L_000001276a1e3800 .cmp/eq 32, v000001276a12cf70_0, L_000001276a189530;
S_000001276a0a95f0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001276a092440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001276a12d950 .param/l "RType" 0 4 2, C4<000000>;
P_000001276a12d988 .param/l "add" 0 4 5, C4<100000>;
P_000001276a12d9c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001276a12d9f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001276a12da30 .param/l "and_" 0 4 5, C4<100100>;
P_000001276a12da68 .param/l "andi" 0 4 8, C4<001100>;
P_000001276a12daa0 .param/l "beq" 0 4 10, C4<000100>;
P_000001276a12dad8 .param/l "bne" 0 4 10, C4<000101>;
P_000001276a12db10 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001276a12db48 .param/l "j" 0 4 12, C4<000010>;
P_000001276a12db80 .param/l "jal" 0 4 12, C4<000011>;
P_000001276a12dbb8 .param/l "jr" 0 4 6, C4<001000>;
P_000001276a12dbf0 .param/l "lw" 0 4 8, C4<100011>;
P_000001276a12dc28 .param/l "nor_" 0 4 5, C4<100111>;
P_000001276a12dc60 .param/l "or_" 0 4 5, C4<100101>;
P_000001276a12dc98 .param/l "ori" 0 4 8, C4<001101>;
P_000001276a12dcd0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001276a12dd08 .param/l "sll" 0 4 6, C4<000000>;
P_000001276a12dd40 .param/l "slt" 0 4 5, C4<101010>;
P_000001276a12dd78 .param/l "slti" 0 4 8, C4<101010>;
P_000001276a12ddb0 .param/l "srl" 0 4 6, C4<000010>;
P_000001276a12dde8 .param/l "sub" 0 4 5, C4<100010>;
P_000001276a12de20 .param/l "subu" 0 4 5, C4<100011>;
P_000001276a12de58 .param/l "sw" 0 4 8, C4<101011>;
P_000001276a12de90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001276a12dec8 .param/l "xori" 0 4 8, C4<001110>;
v000001276a12ca70_0 .var "PCsrc", 1 0;
v000001276a12bcb0_0 .net "excep_flag", 0 0, o000001276a131888;  alias, 0 drivers
v000001276a12d650_0 .net "funct", 5 0, L_000001276a188580;  alias, 1 drivers
v000001276a12cbb0_0 .net "opcode", 5 0, L_000001276a186b40;  alias, 1 drivers
v000001276a12d6f0_0 .net "operand1", 31 0, L_000001276a10d360;  alias, 1 drivers
v000001276a12bad0_0 .net "operand2", 31 0, L_000001276a1e2470;  alias, 1 drivers
v000001276a12cc50_0 .net "rst", 0 0, v000001276a1875e0_0;  alias, 1 drivers
E_000001276a103f20/0 .event anyedge, v000001276a0fcdc0_0, v000001276a12bcb0_0, v000001276a0fcc80_0, v000001276a12bd50_0;
E_000001276a103f20/1 .event anyedge, v000001276a0fcd20_0, v000001276a0fe620_0;
E_000001276a103f20 .event/or E_000001276a103f20/0, E_000001276a103f20/1;
S_000001276a0a9780 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000001276a092440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001276a12c890 .array "DataMem", 0 1023, 31 0;
v000001276a12d0b0_0 .net "address", 31 0, v000001276a12cf70_0;  alias, 1 drivers
v000001276a12be90_0 .net "clock", 0 0, L_000001276a10cf00;  alias, 1 drivers
v000001276a12bc10_0 .net "data", 31 0, L_000001276a10d9f0;  alias, 1 drivers
v000001276a12ccf0_0 .var/i "i", 31 0;
v000001276a17d470_0 .var "q", 31 0;
v000001276a17c750_0 .net "rden", 0 0, v000001276a0fe440_0;  alias, 1 drivers
v000001276a17d650_0 .net "wren", 0 0, v000001276a0fe8a0_0;  alias, 1 drivers
E_000001276a105760 .event negedge, v000001276a12c930_0;
S_000001276a0a2480 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001276a092440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001276a103ea0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001276a17c570_0 .net "PCin", 31 0, L_000001276a1e1390;  alias, 1 drivers
v000001276a17c4d0_0 .var "PCout", 31 0;
v000001276a17de70_0 .net "clk", 0 0, L_000001276a10cf00;  alias, 1 drivers
v000001276a17ca70_0 .net "rst", 0 0, v000001276a1875e0_0;  alias, 1 drivers
    .scope S_000001276a0a95f0;
T_0 ;
    %wait E_000001276a103f20;
    %load/vec4 v000001276a12cc50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001276a12ca70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001276a12bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001276a12ca70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001276a12cbb0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001276a12d6f0_0;
    %load/vec4 v000001276a12bad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001276a12cbb0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001276a12d6f0_0;
    %load/vec4 v000001276a12bad0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001276a12cbb0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001276a12cbb0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001276a12cbb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001276a12d650_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001276a12ca70_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001276a12ca70_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001276a0a2480;
T_1 ;
    %wait E_000001276a104620;
    %load/vec4 v000001276a17ca70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001276a17c4d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001276a17c570_0;
    %assign/vec4 v000001276a17c4d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001276a0ac520;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001276a0fd4a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001276a0fd4a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001276a0fd4a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %load/vec4 v000001276a0fd4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001276a0fd4a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a0fdc20, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001276a0ac390;
T_3 ;
    %wait E_000001276a1043e0;
    %load/vec4 v000001276a0fcdc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001276a0fdb80_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001276a0fe080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001276a0fde00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001276a0fe8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001276a0fe4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001276a0fe440_0, 0;
    %assign/vec4 v000001276a0fdcc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001276a0fdb80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001276a0fe1c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001276a0fe080_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001276a0fde00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001276a0fe8a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001276a0fe4e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001276a0fe440_0, 0, 1;
    %store/vec4 v000001276a0fdcc0_0, 0, 1;
    %load/vec4 v000001276a0fcc80_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fdb80_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fdcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fde00_0, 0;
    %load/vec4 v000001276a0fe620_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe080_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe080_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fde00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fdcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe080_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fde00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001276a0fdcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe080_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fde00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe080_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fde00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe080_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fde00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe080_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fde00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe080_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fde00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe4e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001276a0fe080_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001276a0fe1c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001276a090270;
T_4 ;
    %wait E_000001276a104620;
    %fork t_1, S_000001276a090400;
    %jmp t_0;
    .scope S_000001276a090400;
t_1 ;
    %load/vec4 v000001276a12b990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001276a0dc690_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001276a0dc690_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001276a0dc690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a12d330, 0, 4;
    %load/vec4 v000001276a0dc690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001276a0dc690_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001276a12bfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001276a12bb70_0;
    %load/vec4 v000001276a12ce30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a12d330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a12d330, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001276a090270;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001276a090270;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001276a12c9d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001276a12c9d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001276a12c9d0_0;
    %ix/getv/s 4, v000001276a12c9d0_0;
    %load/vec4a v000001276a12d330, 4;
    %ix/getv/s 4, v000001276a12c9d0_0;
    %load/vec4a v000001276a12d330, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001276a12c9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001276a12c9d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001276a076af0;
T_6 ;
    %wait E_000001276a1049a0;
    %load/vec4 v000001276a12c7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001276a12cf70_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001276a12c070_0;
    %load/vec4 v000001276a12d3d0_0;
    %add;
    %assign/vec4 v000001276a12cf70_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001276a12c070_0;
    %load/vec4 v000001276a12d3d0_0;
    %sub;
    %assign/vec4 v000001276a12cf70_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001276a12c070_0;
    %load/vec4 v000001276a12d3d0_0;
    %and;
    %assign/vec4 v000001276a12cf70_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001276a12c070_0;
    %load/vec4 v000001276a12d3d0_0;
    %or;
    %assign/vec4 v000001276a12cf70_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001276a12c070_0;
    %load/vec4 v000001276a12d3d0_0;
    %xor;
    %assign/vec4 v000001276a12cf70_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001276a12c070_0;
    %load/vec4 v000001276a12d3d0_0;
    %or;
    %inv;
    %assign/vec4 v000001276a12cf70_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001276a12c070_0;
    %load/vec4 v000001276a12d3d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001276a12cf70_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001276a12d3d0_0;
    %load/vec4 v000001276a12c070_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001276a12cf70_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001276a12c070_0;
    %ix/getv 4, v000001276a12d3d0_0;
    %shiftl 4;
    %assign/vec4 v000001276a12cf70_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001276a12c070_0;
    %ix/getv 4, v000001276a12d3d0_0;
    %shiftr 4;
    %assign/vec4 v000001276a12cf70_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001276a0a9780;
T_7 ;
    %wait E_000001276a105760;
    %load/vec4 v000001276a17c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001276a12d0b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001276a12c890, 4;
    %assign/vec4 v000001276a17d470_0, 0;
T_7.0 ;
    %load/vec4 v000001276a17d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001276a12bc10_0;
    %ix/getv 3, v000001276a12d0b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a12c890, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001276a0a9780;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001276a12c890, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001276a0a9780;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001276a12ccf0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001276a12ccf0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001276a12ccf0_0;
    %load/vec4a v000001276a12c890, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000001276a12ccf0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001276a12ccf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001276a12ccf0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001276a092440;
T_10 ;
    %wait E_000001276a104620;
    %load/vec4 v000001276a188760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001276a185360_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001276a185360_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001276a185360_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001276a115b70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001276a186be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001276a1875e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001276a115b70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001276a186be0_0;
    %inv;
    %assign/vec4 v000001276a186be0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001276a115b70;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001276a1875e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001276a1875e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001276a186dc0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
