- [[Verilog]]
- We call a module into existence
```
moduleName uniqueName (.var1 (a), .var2 (b)
```
- each instantiation must have a unique name