// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module a0_compute (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        theta_local_0_V_address0,
        theta_local_0_V_ce0,
        theta_local_0_V_q0,
        theta_local_0_V_address1,
        theta_local_0_V_ce1,
        theta_local_0_V_we1,
        theta_local_0_V_d1,
        theta_local_1_V_address0,
        theta_local_1_V_ce0,
        theta_local_1_V_q0,
        theta_local_1_V_address1,
        theta_local_1_V_ce1,
        theta_local_1_V_we1,
        theta_local_1_V_d1,
        theta_local_2_V_address0,
        theta_local_2_V_ce0,
        theta_local_2_V_q0,
        theta_local_2_V_address1,
        theta_local_2_V_ce1,
        theta_local_2_V_we1,
        theta_local_2_V_d1,
        theta_local_3_V_address0,
        theta_local_3_V_ce0,
        theta_local_3_V_q0,
        theta_local_3_V_address1,
        theta_local_3_V_ce1,
        theta_local_3_V_we1,
        theta_local_3_V_d1,
        theta_local_4_V_address0,
        theta_local_4_V_ce0,
        theta_local_4_V_q0,
        theta_local_4_V_address1,
        theta_local_4_V_ce1,
        theta_local_4_V_we1,
        theta_local_4_V_d1,
        theta_local_5_V_address0,
        theta_local_5_V_ce0,
        theta_local_5_V_q0,
        theta_local_5_V_address1,
        theta_local_5_V_ce1,
        theta_local_5_V_we1,
        theta_local_5_V_d1,
        theta_local_6_V_address0,
        theta_local_6_V_ce0,
        theta_local_6_V_q0,
        theta_local_6_V_address1,
        theta_local_6_V_ce1,
        theta_local_6_V_we1,
        theta_local_6_V_d1,
        theta_local_7_V_address0,
        theta_local_7_V_ce0,
        theta_local_7_V_q0,
        theta_local_7_V_address1,
        theta_local_7_V_ce1,
        theta_local_7_V_we1,
        theta_local_7_V_d1,
        theta_local_8_V_address0,
        theta_local_8_V_ce0,
        theta_local_8_V_q0,
        theta_local_8_V_address1,
        theta_local_8_V_ce1,
        theta_local_8_V_we1,
        theta_local_8_V_d1,
        theta_local_9_V_address0,
        theta_local_9_V_ce0,
        theta_local_9_V_q0,
        theta_local_9_V_address1,
        theta_local_9_V_ce1,
        theta_local_9_V_we1,
        theta_local_9_V_d1,
        theta_local_10_V_address0,
        theta_local_10_V_ce0,
        theta_local_10_V_q0,
        theta_local_10_V_address1,
        theta_local_10_V_ce1,
        theta_local_10_V_we1,
        theta_local_10_V_d1,
        theta_local_11_V_address0,
        theta_local_11_V_ce0,
        theta_local_11_V_q0,
        theta_local_11_V_address1,
        theta_local_11_V_ce1,
        theta_local_11_V_we1,
        theta_local_11_V_d1,
        theta_local_12_V_address0,
        theta_local_12_V_ce0,
        theta_local_12_V_q0,
        theta_local_12_V_address1,
        theta_local_12_V_ce1,
        theta_local_12_V_we1,
        theta_local_12_V_d1,
        theta_local_13_V_address0,
        theta_local_13_V_ce0,
        theta_local_13_V_q0,
        theta_local_13_V_address1,
        theta_local_13_V_ce1,
        theta_local_13_V_we1,
        theta_local_13_V_d1,
        theta_local_14_V_address0,
        theta_local_14_V_ce0,
        theta_local_14_V_q0,
        theta_local_14_V_address1,
        theta_local_14_V_ce1,
        theta_local_14_V_we1,
        theta_local_14_V_d1,
        theta_local_15_V_address0,
        theta_local_15_V_ce0,
        theta_local_15_V_q0,
        theta_local_15_V_address1,
        theta_local_15_V_ce1,
        theta_local_15_V_we1,
        theta_local_15_V_d1,
        theta_local_16_V_address0,
        theta_local_16_V_ce0,
        theta_local_16_V_q0,
        theta_local_16_V_address1,
        theta_local_16_V_ce1,
        theta_local_16_V_we1,
        theta_local_16_V_d1,
        theta_local_17_V_address0,
        theta_local_17_V_ce0,
        theta_local_17_V_q0,
        theta_local_17_V_address1,
        theta_local_17_V_ce1,
        theta_local_17_V_we1,
        theta_local_17_V_d1,
        theta_local_18_V_address0,
        theta_local_18_V_ce0,
        theta_local_18_V_q0,
        theta_local_18_V_address1,
        theta_local_18_V_ce1,
        theta_local_18_V_we1,
        theta_local_18_V_d1,
        theta_local_19_V_address0,
        theta_local_19_V_ce0,
        theta_local_19_V_q0,
        theta_local_19_V_address1,
        theta_local_19_V_ce1,
        theta_local_19_V_we1,
        theta_local_19_V_d1,
        theta_local_20_V_address0,
        theta_local_20_V_ce0,
        theta_local_20_V_q0,
        theta_local_20_V_address1,
        theta_local_20_V_ce1,
        theta_local_20_V_we1,
        theta_local_20_V_d1,
        theta_local_21_V_address0,
        theta_local_21_V_ce0,
        theta_local_21_V_q0,
        theta_local_21_V_address1,
        theta_local_21_V_ce1,
        theta_local_21_V_we1,
        theta_local_21_V_d1,
        theta_local_22_V_address0,
        theta_local_22_V_ce0,
        theta_local_22_V_q0,
        theta_local_22_V_address1,
        theta_local_22_V_ce1,
        theta_local_22_V_we1,
        theta_local_22_V_d1,
        theta_local_23_V_address0,
        theta_local_23_V_ce0,
        theta_local_23_V_q0,
        theta_local_23_V_address1,
        theta_local_23_V_ce1,
        theta_local_23_V_we1,
        theta_local_23_V_d1,
        theta_local_24_V_address0,
        theta_local_24_V_ce0,
        theta_local_24_V_q0,
        theta_local_24_V_address1,
        theta_local_24_V_ce1,
        theta_local_24_V_we1,
        theta_local_24_V_d1,
        theta_local_25_V_address0,
        theta_local_25_V_ce0,
        theta_local_25_V_q0,
        theta_local_25_V_address1,
        theta_local_25_V_ce1,
        theta_local_25_V_we1,
        theta_local_25_V_d1,
        theta_local_26_V_address0,
        theta_local_26_V_ce0,
        theta_local_26_V_q0,
        theta_local_26_V_address1,
        theta_local_26_V_ce1,
        theta_local_26_V_we1,
        theta_local_26_V_d1,
        theta_local_27_V_address0,
        theta_local_27_V_ce0,
        theta_local_27_V_q0,
        theta_local_27_V_address1,
        theta_local_27_V_ce1,
        theta_local_27_V_we1,
        theta_local_27_V_d1,
        theta_local_28_V_address0,
        theta_local_28_V_ce0,
        theta_local_28_V_q0,
        theta_local_28_V_address1,
        theta_local_28_V_ce1,
        theta_local_28_V_we1,
        theta_local_28_V_d1,
        theta_local_29_V_address0,
        theta_local_29_V_ce0,
        theta_local_29_V_q0,
        theta_local_29_V_address1,
        theta_local_29_V_ce1,
        theta_local_29_V_we1,
        theta_local_29_V_d1,
        theta_local_30_V_address0,
        theta_local_30_V_ce0,
        theta_local_30_V_q0,
        theta_local_30_V_address1,
        theta_local_30_V_ce1,
        theta_local_30_V_we1,
        theta_local_30_V_d1,
        theta_local_31_V_address0,
        theta_local_31_V_ce0,
        theta_local_31_V_q0,
        theta_local_31_V_address1,
        theta_local_31_V_ce1,
        theta_local_31_V_we1,
        theta_local_31_V_d1,
        training_label_V,
        training_instance_V_s_address0,
        training_instance_V_s_ce0,
        training_instance_V_s_q0,
        training_instance_V_1_address0,
        training_instance_V_1_ce0,
        training_instance_V_1_q0,
        training_instance_V_2_address0,
        training_instance_V_2_ce0,
        training_instance_V_2_q0,
        training_instance_V_3_address0,
        training_instance_V_3_ce0,
        training_instance_V_3_q0,
        training_instance_V_4_address0,
        training_instance_V_4_ce0,
        training_instance_V_4_q0,
        training_instance_V_5_address0,
        training_instance_V_5_ce0,
        training_instance_V_5_q0,
        training_instance_V_6_address0,
        training_instance_V_6_ce0,
        training_instance_V_6_q0,
        training_instance_V_7_address0,
        training_instance_V_7_ce0,
        training_instance_V_7_q0,
        training_instance_V_8_address0,
        training_instance_V_8_ce0,
        training_instance_V_8_q0,
        training_instance_V_9_address0,
        training_instance_V_9_ce0,
        training_instance_V_9_q0,
        training_instance_V_10_address0,
        training_instance_V_10_ce0,
        training_instance_V_10_q0,
        training_instance_V_11_address0,
        training_instance_V_11_ce0,
        training_instance_V_11_q0,
        training_instance_V_12_address0,
        training_instance_V_12_ce0,
        training_instance_V_12_q0,
        training_instance_V_13_address0,
        training_instance_V_13_ce0,
        training_instance_V_13_q0,
        training_instance_V_14_address0,
        training_instance_V_14_ce0,
        training_instance_V_14_q0,
        training_instance_V_15_address0,
        training_instance_V_15_ce0,
        training_instance_V_15_q0,
        training_instance_V_16_address0,
        training_instance_V_16_ce0,
        training_instance_V_16_q0,
        training_instance_V_17_address0,
        training_instance_V_17_ce0,
        training_instance_V_17_q0,
        training_instance_V_18_address0,
        training_instance_V_18_ce0,
        training_instance_V_18_q0,
        training_instance_V_19_address0,
        training_instance_V_19_ce0,
        training_instance_V_19_q0,
        training_instance_V_20_address0,
        training_instance_V_20_ce0,
        training_instance_V_20_q0,
        training_instance_V_21_address0,
        training_instance_V_21_ce0,
        training_instance_V_21_q0,
        training_instance_V_22_address0,
        training_instance_V_22_ce0,
        training_instance_V_22_q0,
        training_instance_V_23_address0,
        training_instance_V_23_ce0,
        training_instance_V_23_q0,
        training_instance_V_24_address0,
        training_instance_V_24_ce0,
        training_instance_V_24_q0,
        training_instance_V_25_address0,
        training_instance_V_25_ce0,
        training_instance_V_25_q0,
        training_instance_V_26_address0,
        training_instance_V_26_ce0,
        training_instance_V_26_q0,
        training_instance_V_27_address0,
        training_instance_V_27_ce0,
        training_instance_V_27_q0,
        training_instance_V_28_address0,
        training_instance_V_28_ce0,
        training_instance_V_28_q0,
        training_instance_V_29_address0,
        training_instance_V_29_ce0,
        training_instance_V_29_q0,
        training_instance_V_30_address0,
        training_instance_V_30_ce0,
        training_instance_V_30_q0,
        training_instance_V_31_address0,
        training_instance_V_31_ce0,
        training_instance_V_31_q0
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_pp0_stage0 = 8'd2;
parameter    ap_ST_fsm_state5 = 8'd4;
parameter    ap_ST_fsm_state6 = 8'd8;
parameter    ap_ST_fsm_pp1_stage0 = 8'd16;
parameter    ap_ST_fsm_state9 = 8'd32;
parameter    ap_ST_fsm_pp2_stage0 = 8'd64;
parameter    ap_ST_fsm_state12 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [4:0] theta_local_0_V_address0;
output   theta_local_0_V_ce0;
input  [31:0] theta_local_0_V_q0;
output  [4:0] theta_local_0_V_address1;
output   theta_local_0_V_ce1;
output   theta_local_0_V_we1;
output  [31:0] theta_local_0_V_d1;
output  [4:0] theta_local_1_V_address0;
output   theta_local_1_V_ce0;
input  [31:0] theta_local_1_V_q0;
output  [4:0] theta_local_1_V_address1;
output   theta_local_1_V_ce1;
output   theta_local_1_V_we1;
output  [31:0] theta_local_1_V_d1;
output  [4:0] theta_local_2_V_address0;
output   theta_local_2_V_ce0;
input  [31:0] theta_local_2_V_q0;
output  [4:0] theta_local_2_V_address1;
output   theta_local_2_V_ce1;
output   theta_local_2_V_we1;
output  [31:0] theta_local_2_V_d1;
output  [4:0] theta_local_3_V_address0;
output   theta_local_3_V_ce0;
input  [31:0] theta_local_3_V_q0;
output  [4:0] theta_local_3_V_address1;
output   theta_local_3_V_ce1;
output   theta_local_3_V_we1;
output  [31:0] theta_local_3_V_d1;
output  [4:0] theta_local_4_V_address0;
output   theta_local_4_V_ce0;
input  [31:0] theta_local_4_V_q0;
output  [4:0] theta_local_4_V_address1;
output   theta_local_4_V_ce1;
output   theta_local_4_V_we1;
output  [31:0] theta_local_4_V_d1;
output  [4:0] theta_local_5_V_address0;
output   theta_local_5_V_ce0;
input  [31:0] theta_local_5_V_q0;
output  [4:0] theta_local_5_V_address1;
output   theta_local_5_V_ce1;
output   theta_local_5_V_we1;
output  [31:0] theta_local_5_V_d1;
output  [4:0] theta_local_6_V_address0;
output   theta_local_6_V_ce0;
input  [31:0] theta_local_6_V_q0;
output  [4:0] theta_local_6_V_address1;
output   theta_local_6_V_ce1;
output   theta_local_6_V_we1;
output  [31:0] theta_local_6_V_d1;
output  [4:0] theta_local_7_V_address0;
output   theta_local_7_V_ce0;
input  [31:0] theta_local_7_V_q0;
output  [4:0] theta_local_7_V_address1;
output   theta_local_7_V_ce1;
output   theta_local_7_V_we1;
output  [31:0] theta_local_7_V_d1;
output  [4:0] theta_local_8_V_address0;
output   theta_local_8_V_ce0;
input  [31:0] theta_local_8_V_q0;
output  [4:0] theta_local_8_V_address1;
output   theta_local_8_V_ce1;
output   theta_local_8_V_we1;
output  [31:0] theta_local_8_V_d1;
output  [4:0] theta_local_9_V_address0;
output   theta_local_9_V_ce0;
input  [31:0] theta_local_9_V_q0;
output  [4:0] theta_local_9_V_address1;
output   theta_local_9_V_ce1;
output   theta_local_9_V_we1;
output  [31:0] theta_local_9_V_d1;
output  [4:0] theta_local_10_V_address0;
output   theta_local_10_V_ce0;
input  [31:0] theta_local_10_V_q0;
output  [4:0] theta_local_10_V_address1;
output   theta_local_10_V_ce1;
output   theta_local_10_V_we1;
output  [31:0] theta_local_10_V_d1;
output  [4:0] theta_local_11_V_address0;
output   theta_local_11_V_ce0;
input  [31:0] theta_local_11_V_q0;
output  [4:0] theta_local_11_V_address1;
output   theta_local_11_V_ce1;
output   theta_local_11_V_we1;
output  [31:0] theta_local_11_V_d1;
output  [4:0] theta_local_12_V_address0;
output   theta_local_12_V_ce0;
input  [31:0] theta_local_12_V_q0;
output  [4:0] theta_local_12_V_address1;
output   theta_local_12_V_ce1;
output   theta_local_12_V_we1;
output  [31:0] theta_local_12_V_d1;
output  [4:0] theta_local_13_V_address0;
output   theta_local_13_V_ce0;
input  [31:0] theta_local_13_V_q0;
output  [4:0] theta_local_13_V_address1;
output   theta_local_13_V_ce1;
output   theta_local_13_V_we1;
output  [31:0] theta_local_13_V_d1;
output  [4:0] theta_local_14_V_address0;
output   theta_local_14_V_ce0;
input  [31:0] theta_local_14_V_q0;
output  [4:0] theta_local_14_V_address1;
output   theta_local_14_V_ce1;
output   theta_local_14_V_we1;
output  [31:0] theta_local_14_V_d1;
output  [4:0] theta_local_15_V_address0;
output   theta_local_15_V_ce0;
input  [31:0] theta_local_15_V_q0;
output  [4:0] theta_local_15_V_address1;
output   theta_local_15_V_ce1;
output   theta_local_15_V_we1;
output  [31:0] theta_local_15_V_d1;
output  [4:0] theta_local_16_V_address0;
output   theta_local_16_V_ce0;
input  [31:0] theta_local_16_V_q0;
output  [4:0] theta_local_16_V_address1;
output   theta_local_16_V_ce1;
output   theta_local_16_V_we1;
output  [31:0] theta_local_16_V_d1;
output  [4:0] theta_local_17_V_address0;
output   theta_local_17_V_ce0;
input  [31:0] theta_local_17_V_q0;
output  [4:0] theta_local_17_V_address1;
output   theta_local_17_V_ce1;
output   theta_local_17_V_we1;
output  [31:0] theta_local_17_V_d1;
output  [4:0] theta_local_18_V_address0;
output   theta_local_18_V_ce0;
input  [31:0] theta_local_18_V_q0;
output  [4:0] theta_local_18_V_address1;
output   theta_local_18_V_ce1;
output   theta_local_18_V_we1;
output  [31:0] theta_local_18_V_d1;
output  [4:0] theta_local_19_V_address0;
output   theta_local_19_V_ce0;
input  [31:0] theta_local_19_V_q0;
output  [4:0] theta_local_19_V_address1;
output   theta_local_19_V_ce1;
output   theta_local_19_V_we1;
output  [31:0] theta_local_19_V_d1;
output  [4:0] theta_local_20_V_address0;
output   theta_local_20_V_ce0;
input  [31:0] theta_local_20_V_q0;
output  [4:0] theta_local_20_V_address1;
output   theta_local_20_V_ce1;
output   theta_local_20_V_we1;
output  [31:0] theta_local_20_V_d1;
output  [4:0] theta_local_21_V_address0;
output   theta_local_21_V_ce0;
input  [31:0] theta_local_21_V_q0;
output  [4:0] theta_local_21_V_address1;
output   theta_local_21_V_ce1;
output   theta_local_21_V_we1;
output  [31:0] theta_local_21_V_d1;
output  [4:0] theta_local_22_V_address0;
output   theta_local_22_V_ce0;
input  [31:0] theta_local_22_V_q0;
output  [4:0] theta_local_22_V_address1;
output   theta_local_22_V_ce1;
output   theta_local_22_V_we1;
output  [31:0] theta_local_22_V_d1;
output  [4:0] theta_local_23_V_address0;
output   theta_local_23_V_ce0;
input  [31:0] theta_local_23_V_q0;
output  [4:0] theta_local_23_V_address1;
output   theta_local_23_V_ce1;
output   theta_local_23_V_we1;
output  [31:0] theta_local_23_V_d1;
output  [4:0] theta_local_24_V_address0;
output   theta_local_24_V_ce0;
input  [31:0] theta_local_24_V_q0;
output  [4:0] theta_local_24_V_address1;
output   theta_local_24_V_ce1;
output   theta_local_24_V_we1;
output  [31:0] theta_local_24_V_d1;
output  [4:0] theta_local_25_V_address0;
output   theta_local_25_V_ce0;
input  [31:0] theta_local_25_V_q0;
output  [4:0] theta_local_25_V_address1;
output   theta_local_25_V_ce1;
output   theta_local_25_V_we1;
output  [31:0] theta_local_25_V_d1;
output  [4:0] theta_local_26_V_address0;
output   theta_local_26_V_ce0;
input  [31:0] theta_local_26_V_q0;
output  [4:0] theta_local_26_V_address1;
output   theta_local_26_V_ce1;
output   theta_local_26_V_we1;
output  [31:0] theta_local_26_V_d1;
output  [4:0] theta_local_27_V_address0;
output   theta_local_27_V_ce0;
input  [31:0] theta_local_27_V_q0;
output  [4:0] theta_local_27_V_address1;
output   theta_local_27_V_ce1;
output   theta_local_27_V_we1;
output  [31:0] theta_local_27_V_d1;
output  [4:0] theta_local_28_V_address0;
output   theta_local_28_V_ce0;
input  [31:0] theta_local_28_V_q0;
output  [4:0] theta_local_28_V_address1;
output   theta_local_28_V_ce1;
output   theta_local_28_V_we1;
output  [31:0] theta_local_28_V_d1;
output  [4:0] theta_local_29_V_address0;
output   theta_local_29_V_ce0;
input  [31:0] theta_local_29_V_q0;
output  [4:0] theta_local_29_V_address1;
output   theta_local_29_V_ce1;
output   theta_local_29_V_we1;
output  [31:0] theta_local_29_V_d1;
output  [4:0] theta_local_30_V_address0;
output   theta_local_30_V_ce0;
input  [31:0] theta_local_30_V_q0;
output  [4:0] theta_local_30_V_address1;
output   theta_local_30_V_ce1;
output   theta_local_30_V_we1;
output  [31:0] theta_local_30_V_d1;
output  [4:0] theta_local_31_V_address0;
output   theta_local_31_V_ce0;
input  [31:0] theta_local_31_V_q0;
output  [4:0] theta_local_31_V_address1;
output   theta_local_31_V_ce1;
output   theta_local_31_V_we1;
output  [31:0] theta_local_31_V_d1;
input  [7:0] training_label_V;
output  [4:0] training_instance_V_s_address0;
output   training_instance_V_s_ce0;
input  [15:0] training_instance_V_s_q0;
output  [4:0] training_instance_V_1_address0;
output   training_instance_V_1_ce0;
input  [15:0] training_instance_V_1_q0;
output  [4:0] training_instance_V_2_address0;
output   training_instance_V_2_ce0;
input  [15:0] training_instance_V_2_q0;
output  [4:0] training_instance_V_3_address0;
output   training_instance_V_3_ce0;
input  [15:0] training_instance_V_3_q0;
output  [4:0] training_instance_V_4_address0;
output   training_instance_V_4_ce0;
input  [15:0] training_instance_V_4_q0;
output  [4:0] training_instance_V_5_address0;
output   training_instance_V_5_ce0;
input  [15:0] training_instance_V_5_q0;
output  [4:0] training_instance_V_6_address0;
output   training_instance_V_6_ce0;
input  [15:0] training_instance_V_6_q0;
output  [4:0] training_instance_V_7_address0;
output   training_instance_V_7_ce0;
input  [15:0] training_instance_V_7_q0;
output  [4:0] training_instance_V_8_address0;
output   training_instance_V_8_ce0;
input  [15:0] training_instance_V_8_q0;
output  [4:0] training_instance_V_9_address0;
output   training_instance_V_9_ce0;
input  [15:0] training_instance_V_9_q0;
output  [4:0] training_instance_V_10_address0;
output   training_instance_V_10_ce0;
input  [15:0] training_instance_V_10_q0;
output  [4:0] training_instance_V_11_address0;
output   training_instance_V_11_ce0;
input  [15:0] training_instance_V_11_q0;
output  [4:0] training_instance_V_12_address0;
output   training_instance_V_12_ce0;
input  [15:0] training_instance_V_12_q0;
output  [4:0] training_instance_V_13_address0;
output   training_instance_V_13_ce0;
input  [15:0] training_instance_V_13_q0;
output  [4:0] training_instance_V_14_address0;
output   training_instance_V_14_ce0;
input  [15:0] training_instance_V_14_q0;
output  [4:0] training_instance_V_15_address0;
output   training_instance_V_15_ce0;
input  [15:0] training_instance_V_15_q0;
output  [4:0] training_instance_V_16_address0;
output   training_instance_V_16_ce0;
input  [15:0] training_instance_V_16_q0;
output  [4:0] training_instance_V_17_address0;
output   training_instance_V_17_ce0;
input  [15:0] training_instance_V_17_q0;
output  [4:0] training_instance_V_18_address0;
output   training_instance_V_18_ce0;
input  [15:0] training_instance_V_18_q0;
output  [4:0] training_instance_V_19_address0;
output   training_instance_V_19_ce0;
input  [15:0] training_instance_V_19_q0;
output  [4:0] training_instance_V_20_address0;
output   training_instance_V_20_ce0;
input  [15:0] training_instance_V_20_q0;
output  [4:0] training_instance_V_21_address0;
output   training_instance_V_21_ce0;
input  [15:0] training_instance_V_21_q0;
output  [4:0] training_instance_V_22_address0;
output   training_instance_V_22_ce0;
input  [15:0] training_instance_V_22_q0;
output  [4:0] training_instance_V_23_address0;
output   training_instance_V_23_ce0;
input  [15:0] training_instance_V_23_q0;
output  [4:0] training_instance_V_24_address0;
output   training_instance_V_24_ce0;
input  [15:0] training_instance_V_24_q0;
output  [4:0] training_instance_V_25_address0;
output   training_instance_V_25_ce0;
input  [15:0] training_instance_V_25_q0;
output  [4:0] training_instance_V_26_address0;
output   training_instance_V_26_ce0;
input  [15:0] training_instance_V_26_q0;
output  [4:0] training_instance_V_27_address0;
output   training_instance_V_27_ce0;
input  [15:0] training_instance_V_27_q0;
output  [4:0] training_instance_V_28_address0;
output   training_instance_V_28_ce0;
input  [15:0] training_instance_V_28_q0;
output  [4:0] training_instance_V_29_address0;
output   training_instance_V_29_ce0;
input  [15:0] training_instance_V_29_q0;
output  [4:0] training_instance_V_30_address0;
output   training_instance_V_30_ce0;
input  [15:0] training_instance_V_30_q0;
output  [4:0] training_instance_V_31_address0;
output   training_instance_V_31_ce0;
input  [15:0] training_instance_V_31_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] theta_local_0_V_address0;
reg theta_local_0_V_ce0;
reg theta_local_0_V_ce1;
reg theta_local_0_V_we1;
reg[4:0] theta_local_1_V_address0;
reg theta_local_1_V_ce0;
reg theta_local_1_V_ce1;
reg theta_local_1_V_we1;
reg[4:0] theta_local_2_V_address0;
reg theta_local_2_V_ce0;
reg theta_local_2_V_ce1;
reg theta_local_2_V_we1;
reg[4:0] theta_local_3_V_address0;
reg theta_local_3_V_ce0;
reg theta_local_3_V_ce1;
reg theta_local_3_V_we1;
reg[4:0] theta_local_4_V_address0;
reg theta_local_4_V_ce0;
reg theta_local_4_V_ce1;
reg theta_local_4_V_we1;
reg[4:0] theta_local_5_V_address0;
reg theta_local_5_V_ce0;
reg theta_local_5_V_ce1;
reg theta_local_5_V_we1;
reg[4:0] theta_local_6_V_address0;
reg theta_local_6_V_ce0;
reg theta_local_6_V_ce1;
reg theta_local_6_V_we1;
reg[4:0] theta_local_7_V_address0;
reg theta_local_7_V_ce0;
reg theta_local_7_V_ce1;
reg theta_local_7_V_we1;
reg[4:0] theta_local_8_V_address0;
reg theta_local_8_V_ce0;
reg theta_local_8_V_ce1;
reg theta_local_8_V_we1;
reg[4:0] theta_local_9_V_address0;
reg theta_local_9_V_ce0;
reg theta_local_9_V_ce1;
reg theta_local_9_V_we1;
reg[4:0] theta_local_10_V_address0;
reg theta_local_10_V_ce0;
reg theta_local_10_V_ce1;
reg theta_local_10_V_we1;
reg[4:0] theta_local_11_V_address0;
reg theta_local_11_V_ce0;
reg theta_local_11_V_ce1;
reg theta_local_11_V_we1;
reg[4:0] theta_local_12_V_address0;
reg theta_local_12_V_ce0;
reg theta_local_12_V_ce1;
reg theta_local_12_V_we1;
reg[4:0] theta_local_13_V_address0;
reg theta_local_13_V_ce0;
reg theta_local_13_V_ce1;
reg theta_local_13_V_we1;
reg[4:0] theta_local_14_V_address0;
reg theta_local_14_V_ce0;
reg theta_local_14_V_ce1;
reg theta_local_14_V_we1;
reg[4:0] theta_local_15_V_address0;
reg theta_local_15_V_ce0;
reg theta_local_15_V_ce1;
reg theta_local_15_V_we1;
reg[4:0] theta_local_16_V_address0;
reg theta_local_16_V_ce0;
reg theta_local_16_V_ce1;
reg theta_local_16_V_we1;
reg[4:0] theta_local_17_V_address0;
reg theta_local_17_V_ce0;
reg theta_local_17_V_ce1;
reg theta_local_17_V_we1;
reg[4:0] theta_local_18_V_address0;
reg theta_local_18_V_ce0;
reg theta_local_18_V_ce1;
reg theta_local_18_V_we1;
reg[4:0] theta_local_19_V_address0;
reg theta_local_19_V_ce0;
reg theta_local_19_V_ce1;
reg theta_local_19_V_we1;
reg[4:0] theta_local_20_V_address0;
reg theta_local_20_V_ce0;
reg theta_local_20_V_ce1;
reg theta_local_20_V_we1;
reg[4:0] theta_local_21_V_address0;
reg theta_local_21_V_ce0;
reg theta_local_21_V_ce1;
reg theta_local_21_V_we1;
reg[4:0] theta_local_22_V_address0;
reg theta_local_22_V_ce0;
reg theta_local_22_V_ce1;
reg theta_local_22_V_we1;
reg[4:0] theta_local_23_V_address0;
reg theta_local_23_V_ce0;
reg theta_local_23_V_ce1;
reg theta_local_23_V_we1;
reg[4:0] theta_local_24_V_address0;
reg theta_local_24_V_ce0;
reg theta_local_24_V_ce1;
reg theta_local_24_V_we1;
reg[4:0] theta_local_25_V_address0;
reg theta_local_25_V_ce0;
reg theta_local_25_V_ce1;
reg theta_local_25_V_we1;
reg[4:0] theta_local_26_V_address0;
reg theta_local_26_V_ce0;
reg theta_local_26_V_ce1;
reg theta_local_26_V_we1;
reg[4:0] theta_local_27_V_address0;
reg theta_local_27_V_ce0;
reg theta_local_27_V_ce1;
reg theta_local_27_V_we1;
reg[4:0] theta_local_28_V_address0;
reg theta_local_28_V_ce0;
reg theta_local_28_V_ce1;
reg theta_local_28_V_we1;
reg[4:0] theta_local_29_V_address0;
reg theta_local_29_V_ce0;
reg theta_local_29_V_ce1;
reg theta_local_29_V_we1;
reg[4:0] theta_local_30_V_address0;
reg theta_local_30_V_ce0;
reg theta_local_30_V_ce1;
reg theta_local_30_V_we1;
reg[4:0] theta_local_31_V_address0;
reg theta_local_31_V_ce0;
reg theta_local_31_V_ce1;
reg theta_local_31_V_we1;
reg[4:0] training_instance_V_s_address0;
reg training_instance_V_s_ce0;
reg[4:0] training_instance_V_1_address0;
reg training_instance_V_1_ce0;
reg[4:0] training_instance_V_2_address0;
reg training_instance_V_2_ce0;
reg[4:0] training_instance_V_3_address0;
reg training_instance_V_3_ce0;
reg[4:0] training_instance_V_4_address0;
reg training_instance_V_4_ce0;
reg[4:0] training_instance_V_5_address0;
reg training_instance_V_5_ce0;
reg[4:0] training_instance_V_6_address0;
reg training_instance_V_6_ce0;
reg[4:0] training_instance_V_7_address0;
reg training_instance_V_7_ce0;
reg[4:0] training_instance_V_8_address0;
reg training_instance_V_8_ce0;
reg[4:0] training_instance_V_9_address0;
reg training_instance_V_9_ce0;
reg[4:0] training_instance_V_10_address0;
reg training_instance_V_10_ce0;
reg[4:0] training_instance_V_11_address0;
reg training_instance_V_11_ce0;
reg[4:0] training_instance_V_12_address0;
reg training_instance_V_12_ce0;
reg[4:0] training_instance_V_13_address0;
reg training_instance_V_13_ce0;
reg[4:0] training_instance_V_14_address0;
reg training_instance_V_14_ce0;
reg[4:0] training_instance_V_15_address0;
reg training_instance_V_15_ce0;
reg[4:0] training_instance_V_16_address0;
reg training_instance_V_16_ce0;
reg[4:0] training_instance_V_17_address0;
reg training_instance_V_17_ce0;
reg[4:0] training_instance_V_18_address0;
reg training_instance_V_18_ce0;
reg[4:0] training_instance_V_19_address0;
reg training_instance_V_19_ce0;
reg[4:0] training_instance_V_20_address0;
reg training_instance_V_20_ce0;
reg[4:0] training_instance_V_21_address0;
reg training_instance_V_21_ce0;
reg[4:0] training_instance_V_22_address0;
reg training_instance_V_22_ce0;
reg[4:0] training_instance_V_23_address0;
reg training_instance_V_23_ce0;
reg[4:0] training_instance_V_24_address0;
reg training_instance_V_24_ce0;
reg[4:0] training_instance_V_25_address0;
reg training_instance_V_25_ce0;
reg[4:0] training_instance_V_26_address0;
reg training_instance_V_26_ce0;
reg[4:0] training_instance_V_27_address0;
reg training_instance_V_27_ce0;
reg[4:0] training_instance_V_28_address0;
reg training_instance_V_28_ce0;
reg[4:0] training_instance_V_29_address0;
reg training_instance_V_29_ce0;
reg[4:0] training_instance_V_30_address0;
reg training_instance_V_30_ce0;
reg[4:0] training_instance_V_31_address0;
reg training_instance_V_31_ce0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [10:0] lut_V_address0;
reg    lut_V_ce0;
wire   [9:0] lut_V_q0;
reg   [31:0] p_Val2_s_reg_2447;
reg   [5:0] i_0_i_reg_2459;
reg   [5:0] i_0_i1_reg_2470;
reg   [5:0] i_0_i2_reg_2481;
reg   [7:0] training_label_V_rea_reg_5558;
reg    ap_block_state1;
wire   [0:0] exitcond31_i_fu_2492_p2;
reg   [0:0] exitcond31_i_reg_5563;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond31_i_reg_5563_pp0_iter1_reg;
wire   [5:0] i_fu_2498_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] tmp3_fu_3352_p2;
reg   [31:0] tmp3_reg_5892;
wire   [31:0] tmp6_fu_3370_p2;
reg   [31:0] tmp6_reg_5897;
wire   [31:0] tmp9_fu_3412_p2;
reg   [31:0] tmp9_reg_5902;
wire   [31:0] tmp18_fu_3430_p2;
reg   [31:0] tmp18_reg_5907;
wire   [31:0] tmp21_fu_3448_p2;
reg   [31:0] tmp21_reg_5912;
wire   [31:0] tmp24_fu_3490_p2;
reg   [31:0] tmp24_reg_5917;
wire   [31:0] p_Val2_5_s_fu_3520_p2;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state5;
wire  signed [43:0] OP1_V_1_cast_fu_3666_p1;
reg  signed [43:0] OP1_V_1_cast_reg_5932;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond18_i_fu_3670_p2;
reg   [0:0] exitcond18_i_reg_5968;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state7_pp1_stage0_iter0;
wire    ap_block_state8_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [5:0] i_1_fu_3676_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [63:0] i_0_i4_fu_3682_p1;
reg   [63:0] i_0_i4_reg_5977;
wire   [0:0] exitcond21_i_fu_4166_p2;
reg   [0:0] exitcond21_i_reg_6173;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state10_pp2_stage0_iter0;
wire    ap_block_state11_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [5:0] i_2_fu_4172_p2;
reg    ap_enable_reg_pp2_iter0;
reg   [4:0] theta_local_0_V_add_1_reg_6187;
reg   [4:0] theta_local_1_V_add_1_reg_6198;
reg   [4:0] theta_local_2_V_add_1_reg_6209;
reg   [4:0] theta_local_3_V_add_1_reg_6220;
reg   [4:0] theta_local_4_V_add_1_reg_6231;
reg   [4:0] theta_local_5_V_add_1_reg_6242;
reg   [4:0] theta_local_6_V_add_1_reg_6253;
reg   [4:0] theta_local_7_V_add_1_reg_6264;
reg   [4:0] theta_local_8_V_add_1_reg_6275;
reg   [4:0] theta_local_9_V_add_1_reg_6286;
reg   [4:0] theta_local_10_V_ad_1_reg_6297;
reg   [4:0] theta_local_11_V_ad_1_reg_6308;
reg   [4:0] theta_local_12_V_ad_1_reg_6319;
reg   [4:0] theta_local_13_V_ad_1_reg_6330;
reg   [4:0] theta_local_14_V_ad_1_reg_6341;
reg   [4:0] theta_local_15_V_ad_1_reg_6352;
reg   [4:0] theta_local_16_V_ad_1_reg_6363;
reg   [4:0] theta_local_17_V_ad_1_reg_6374;
reg   [4:0] theta_local_18_V_ad_1_reg_6385;
reg   [4:0] theta_local_19_V_ad_1_reg_6396;
reg   [4:0] theta_local_20_V_ad_1_reg_6407;
reg   [4:0] theta_local_21_V_ad_1_reg_6418;
reg   [4:0] theta_local_22_V_ad_1_reg_6429;
reg   [4:0] theta_local_23_V_ad_1_reg_6440;
reg   [4:0] theta_local_24_V_ad_1_reg_6451;
reg   [4:0] theta_local_25_V_ad_1_reg_6462;
reg   [4:0] theta_local_26_V_ad_1_reg_6473;
reg   [4:0] theta_local_27_V_ad_1_reg_6484;
reg   [4:0] theta_local_28_V_ad_1_reg_6495;
reg   [4:0] theta_local_29_V_ad_1_reg_6506;
reg   [4:0] theta_local_30_V_ad_1_reg_6517;
reg   [4:0] theta_local_31_V_ad_1_reg_6528;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state7;
reg    ap_enable_reg_pp1_iter1;
wire    ap_CS_fsm_state9;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state10;
reg    ap_enable_reg_pp2_iter1;
reg   [4:0] gradient_0_V_address0;
reg    gradient_0_V_ce0;
reg    gradient_0_V_we0;
wire   [31:0] gradient_0_V_d0;
wire   [31:0] gradient_0_V_q0;
reg   [4:0] gradient_1_V_address0;
reg    gradient_1_V_ce0;
reg    gradient_1_V_we0;
wire   [31:0] gradient_1_V_d0;
wire   [31:0] gradient_1_V_q0;
reg   [4:0] gradient_2_V_address0;
reg    gradient_2_V_ce0;
reg    gradient_2_V_we0;
wire   [31:0] gradient_2_V_d0;
wire   [31:0] gradient_2_V_q0;
reg   [4:0] gradient_3_V_address0;
reg    gradient_3_V_ce0;
reg    gradient_3_V_we0;
wire   [31:0] gradient_3_V_d0;
wire   [31:0] gradient_3_V_q0;
reg   [4:0] gradient_4_V_address0;
reg    gradient_4_V_ce0;
reg    gradient_4_V_we0;
wire   [31:0] gradient_4_V_d0;
wire   [31:0] gradient_4_V_q0;
reg   [4:0] gradient_5_V_address0;
reg    gradient_5_V_ce0;
reg    gradient_5_V_we0;
wire   [31:0] gradient_5_V_d0;
wire   [31:0] gradient_5_V_q0;
reg   [4:0] gradient_6_V_address0;
reg    gradient_6_V_ce0;
reg    gradient_6_V_we0;
wire   [31:0] gradient_6_V_d0;
wire   [31:0] gradient_6_V_q0;
reg   [4:0] gradient_7_V_address0;
reg    gradient_7_V_ce0;
reg    gradient_7_V_we0;
wire   [31:0] gradient_7_V_d0;
wire   [31:0] gradient_7_V_q0;
reg   [4:0] gradient_8_V_address0;
reg    gradient_8_V_ce0;
reg    gradient_8_V_we0;
wire   [31:0] gradient_8_V_d0;
wire   [31:0] gradient_8_V_q0;
reg   [4:0] gradient_9_V_address0;
reg    gradient_9_V_ce0;
reg    gradient_9_V_we0;
wire   [31:0] gradient_9_V_d0;
wire   [31:0] gradient_9_V_q0;
reg   [4:0] gradient_10_V_address0;
reg    gradient_10_V_ce0;
reg    gradient_10_V_we0;
wire   [31:0] gradient_10_V_d0;
wire   [31:0] gradient_10_V_q0;
reg   [4:0] gradient_11_V_address0;
reg    gradient_11_V_ce0;
reg    gradient_11_V_we0;
wire   [31:0] gradient_11_V_d0;
wire   [31:0] gradient_11_V_q0;
reg   [4:0] gradient_12_V_address0;
reg    gradient_12_V_ce0;
reg    gradient_12_V_we0;
wire   [31:0] gradient_12_V_d0;
wire   [31:0] gradient_12_V_q0;
reg   [4:0] gradient_13_V_address0;
reg    gradient_13_V_ce0;
reg    gradient_13_V_we0;
wire   [31:0] gradient_13_V_d0;
wire   [31:0] gradient_13_V_q0;
reg   [4:0] gradient_14_V_address0;
reg    gradient_14_V_ce0;
reg    gradient_14_V_we0;
wire   [31:0] gradient_14_V_d0;
wire   [31:0] gradient_14_V_q0;
reg   [4:0] gradient_15_V_address0;
reg    gradient_15_V_ce0;
reg    gradient_15_V_we0;
wire   [31:0] gradient_15_V_d0;
wire   [31:0] gradient_15_V_q0;
reg   [4:0] gradient_16_V_address0;
reg    gradient_16_V_ce0;
reg    gradient_16_V_we0;
wire   [31:0] gradient_16_V_d0;
wire   [31:0] gradient_16_V_q0;
reg   [4:0] gradient_17_V_address0;
reg    gradient_17_V_ce0;
reg    gradient_17_V_we0;
wire   [31:0] gradient_17_V_d0;
wire   [31:0] gradient_17_V_q0;
reg   [4:0] gradient_18_V_address0;
reg    gradient_18_V_ce0;
reg    gradient_18_V_we0;
wire   [31:0] gradient_18_V_d0;
wire   [31:0] gradient_18_V_q0;
reg   [4:0] gradient_19_V_address0;
reg    gradient_19_V_ce0;
reg    gradient_19_V_we0;
wire   [31:0] gradient_19_V_d0;
wire   [31:0] gradient_19_V_q0;
reg   [4:0] gradient_20_V_address0;
reg    gradient_20_V_ce0;
reg    gradient_20_V_we0;
wire   [31:0] gradient_20_V_d0;
wire   [31:0] gradient_20_V_q0;
reg   [4:0] gradient_21_V_address0;
reg    gradient_21_V_ce0;
reg    gradient_21_V_we0;
wire   [31:0] gradient_21_V_d0;
wire   [31:0] gradient_21_V_q0;
reg   [4:0] gradient_22_V_address0;
reg    gradient_22_V_ce0;
reg    gradient_22_V_we0;
wire   [31:0] gradient_22_V_d0;
wire   [31:0] gradient_22_V_q0;
reg   [4:0] gradient_23_V_address0;
reg    gradient_23_V_ce0;
reg    gradient_23_V_we0;
wire   [31:0] gradient_23_V_d0;
wire   [31:0] gradient_23_V_q0;
reg   [4:0] gradient_24_V_address0;
reg    gradient_24_V_ce0;
reg    gradient_24_V_we0;
wire   [31:0] gradient_24_V_d0;
wire   [31:0] gradient_24_V_q0;
reg   [4:0] gradient_25_V_address0;
reg    gradient_25_V_ce0;
reg    gradient_25_V_we0;
wire   [31:0] gradient_25_V_d0;
wire   [31:0] gradient_25_V_q0;
reg   [4:0] gradient_26_V_address0;
reg    gradient_26_V_ce0;
reg    gradient_26_V_we0;
wire   [31:0] gradient_26_V_d0;
wire   [31:0] gradient_26_V_q0;
reg   [4:0] gradient_27_V_address0;
reg    gradient_27_V_ce0;
reg    gradient_27_V_we0;
wire   [31:0] gradient_27_V_d0;
wire   [31:0] gradient_27_V_q0;
reg   [4:0] gradient_28_V_address0;
reg    gradient_28_V_ce0;
reg    gradient_28_V_we0;
wire   [31:0] gradient_28_V_d0;
wire   [31:0] gradient_28_V_q0;
reg   [4:0] gradient_29_V_address0;
reg    gradient_29_V_ce0;
reg    gradient_29_V_we0;
wire   [31:0] gradient_29_V_d0;
wire   [31:0] gradient_29_V_q0;
reg   [4:0] gradient_30_V_address0;
reg    gradient_30_V_ce0;
reg    gradient_30_V_we0;
wire   [31:0] gradient_30_V_d0;
wire   [31:0] gradient_30_V_q0;
reg   [4:0] gradient_31_V_address0;
reg    gradient_31_V_ce0;
reg    gradient_31_V_we0;
wire   [31:0] gradient_31_V_d0;
wire   [31:0] gradient_31_V_q0;
wire   [63:0] i_0_i3_fu_2504_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_4_fu_3582_p1;
wire    ap_block_pp1_stage0;
wire   [63:0] i_0_i5_fu_4178_p1;
wire    ap_block_pp2_stage0;
wire  signed [31:0] p_Val2_2_fu_2580_p0;
wire  signed [15:0] p_Val2_2_fu_2580_p1;
wire   [43:0] p_Val2_2_fu_2580_p2;
wire  signed [31:0] p_Val2_2_1_fu_2604_p0;
wire  signed [15:0] p_Val2_2_1_fu_2604_p1;
wire   [43:0] p_Val2_2_1_fu_2604_p2;
wire  signed [31:0] p_Val2_2_2_fu_2628_p0;
wire  signed [15:0] p_Val2_2_2_fu_2628_p1;
wire   [43:0] p_Val2_2_2_fu_2628_p2;
wire  signed [31:0] p_Val2_2_3_fu_2652_p0;
wire  signed [15:0] p_Val2_2_3_fu_2652_p1;
wire   [43:0] p_Val2_2_3_fu_2652_p2;
wire  signed [31:0] p_Val2_2_4_fu_2676_p0;
wire  signed [15:0] p_Val2_2_4_fu_2676_p1;
wire   [43:0] p_Val2_2_4_fu_2676_p2;
wire  signed [31:0] p_Val2_2_5_fu_2700_p0;
wire  signed [15:0] p_Val2_2_5_fu_2700_p1;
wire   [43:0] p_Val2_2_5_fu_2700_p2;
wire  signed [31:0] p_Val2_2_6_fu_2724_p0;
wire  signed [15:0] p_Val2_2_6_fu_2724_p1;
wire   [43:0] p_Val2_2_6_fu_2724_p2;
wire  signed [31:0] p_Val2_2_7_fu_2748_p0;
wire  signed [15:0] p_Val2_2_7_fu_2748_p1;
wire   [43:0] p_Val2_2_7_fu_2748_p2;
wire  signed [31:0] p_Val2_2_8_fu_2772_p0;
wire  signed [15:0] p_Val2_2_8_fu_2772_p1;
wire   [43:0] p_Val2_2_8_fu_2772_p2;
wire  signed [31:0] p_Val2_2_9_fu_2796_p0;
wire  signed [15:0] p_Val2_2_9_fu_2796_p1;
wire   [43:0] p_Val2_2_9_fu_2796_p2;
wire  signed [31:0] p_Val2_2_s_fu_2820_p0;
wire  signed [15:0] p_Val2_2_s_fu_2820_p1;
wire   [43:0] p_Val2_2_s_fu_2820_p2;
wire  signed [31:0] p_Val2_2_10_fu_2844_p0;
wire  signed [15:0] p_Val2_2_10_fu_2844_p1;
wire   [43:0] p_Val2_2_10_fu_2844_p2;
wire  signed [31:0] p_Val2_2_11_fu_2868_p0;
wire  signed [15:0] p_Val2_2_11_fu_2868_p1;
wire   [43:0] p_Val2_2_11_fu_2868_p2;
wire  signed [31:0] p_Val2_2_12_fu_2892_p0;
wire  signed [15:0] p_Val2_2_12_fu_2892_p1;
wire   [43:0] p_Val2_2_12_fu_2892_p2;
wire  signed [31:0] p_Val2_2_13_fu_2916_p0;
wire  signed [15:0] p_Val2_2_13_fu_2916_p1;
wire   [43:0] p_Val2_2_13_fu_2916_p2;
wire  signed [31:0] p_Val2_2_14_fu_2940_p0;
wire  signed [15:0] p_Val2_2_14_fu_2940_p1;
wire   [43:0] p_Val2_2_14_fu_2940_p2;
wire  signed [31:0] p_Val2_2_15_fu_2964_p0;
wire  signed [15:0] p_Val2_2_15_fu_2964_p1;
wire   [43:0] p_Val2_2_15_fu_2964_p2;
wire  signed [31:0] p_Val2_2_16_fu_2988_p0;
wire  signed [15:0] p_Val2_2_16_fu_2988_p1;
wire   [43:0] p_Val2_2_16_fu_2988_p2;
wire  signed [31:0] p_Val2_2_17_fu_3012_p0;
wire  signed [15:0] p_Val2_2_17_fu_3012_p1;
wire   [43:0] p_Val2_2_17_fu_3012_p2;
wire  signed [31:0] p_Val2_2_18_fu_3036_p0;
wire  signed [15:0] p_Val2_2_18_fu_3036_p1;
wire   [43:0] p_Val2_2_18_fu_3036_p2;
wire  signed [31:0] p_Val2_2_19_fu_3060_p0;
wire  signed [15:0] p_Val2_2_19_fu_3060_p1;
wire   [43:0] p_Val2_2_19_fu_3060_p2;
wire  signed [31:0] p_Val2_2_20_fu_3084_p0;
wire  signed [15:0] p_Val2_2_20_fu_3084_p1;
wire   [43:0] p_Val2_2_20_fu_3084_p2;
wire  signed [31:0] p_Val2_2_21_fu_3108_p0;
wire  signed [15:0] p_Val2_2_21_fu_3108_p1;
wire   [43:0] p_Val2_2_21_fu_3108_p2;
wire  signed [31:0] p_Val2_2_22_fu_3132_p0;
wire  signed [15:0] p_Val2_2_22_fu_3132_p1;
wire   [43:0] p_Val2_2_22_fu_3132_p2;
wire  signed [31:0] p_Val2_2_23_fu_3156_p0;
wire  signed [15:0] p_Val2_2_23_fu_3156_p1;
wire   [43:0] p_Val2_2_23_fu_3156_p2;
wire  signed [31:0] p_Val2_2_24_fu_3180_p0;
wire  signed [15:0] p_Val2_2_24_fu_3180_p1;
wire   [43:0] p_Val2_2_24_fu_3180_p2;
wire  signed [31:0] p_Val2_2_25_fu_3204_p0;
wire  signed [15:0] p_Val2_2_25_fu_3204_p1;
wire   [43:0] p_Val2_2_25_fu_3204_p2;
wire  signed [31:0] p_Val2_2_26_fu_3228_p0;
wire  signed [15:0] p_Val2_2_26_fu_3228_p1;
wire   [43:0] p_Val2_2_26_fu_3228_p2;
wire  signed [31:0] p_Val2_2_27_fu_3252_p0;
wire  signed [15:0] p_Val2_2_27_fu_3252_p1;
wire   [43:0] p_Val2_2_27_fu_3252_p2;
wire  signed [31:0] p_Val2_2_28_fu_3276_p0;
wire  signed [15:0] p_Val2_2_28_fu_3276_p1;
wire   [43:0] p_Val2_2_28_fu_3276_p2;
wire  signed [31:0] p_Val2_2_29_fu_3300_p0;
wire  signed [15:0] p_Val2_2_29_fu_3300_p1;
wire   [43:0] p_Val2_2_29_fu_3300_p2;
wire  signed [31:0] p_Val2_2_30_fu_3324_p0;
wire  signed [15:0] p_Val2_2_30_fu_3324_p1;
wire   [43:0] p_Val2_2_30_fu_3324_p2;
wire   [31:0] p_Val2_4_fu_2586_p4;
wire   [31:0] p_Val2_4_1_fu_2610_p4;
wire   [31:0] p_Val2_4_2_fu_2634_p4;
wire   [31:0] p_Val2_4_3_fu_2658_p4;
wire   [31:0] tmp5_fu_3346_p2;
wire   [31:0] tmp4_fu_3340_p2;
wire   [31:0] p_Val2_4_4_fu_2682_p4;
wire   [31:0] p_Val2_4_5_fu_2706_p4;
wire   [31:0] p_Val2_4_6_fu_2730_p4;
wire   [31:0] p_Val2_4_7_fu_2754_p4;
wire   [31:0] tmp8_fu_3364_p2;
wire   [31:0] tmp7_fu_3358_p2;
wire   [31:0] p_Val2_4_8_fu_2778_p4;
wire   [31:0] p_Val2_4_9_fu_2802_p4;
wire   [31:0] p_Val2_4_s_fu_2826_p4;
wire   [31:0] p_Val2_4_10_fu_2850_p4;
wire   [31:0] tmp12_fu_3382_p2;
wire   [31:0] tmp11_fu_3376_p2;
wire   [31:0] p_Val2_4_11_fu_2874_p4;
wire   [31:0] p_Val2_4_12_fu_2898_p4;
wire   [31:0] p_Val2_4_13_fu_2922_p4;
wire   [31:0] p_Val2_4_14_fu_2946_p4;
wire   [31:0] tmp15_fu_3400_p2;
wire   [31:0] tmp14_fu_3394_p2;
wire   [31:0] tmp13_fu_3406_p2;
wire   [31:0] tmp10_fu_3388_p2;
wire   [31:0] p_Val2_4_15_fu_2970_p4;
wire   [31:0] p_Val2_4_16_fu_2994_p4;
wire   [31:0] p_Val2_4_17_fu_3018_p4;
wire   [31:0] p_Val2_4_18_fu_3042_p4;
wire   [31:0] tmp20_fu_3424_p2;
wire   [31:0] tmp19_fu_3418_p2;
wire   [31:0] p_Val2_4_19_fu_3066_p4;
wire   [31:0] p_Val2_4_20_fu_3090_p4;
wire   [31:0] p_Val2_4_21_fu_3114_p4;
wire   [31:0] p_Val2_4_22_fu_3138_p4;
wire   [31:0] tmp23_fu_3442_p2;
wire   [31:0] tmp22_fu_3436_p2;
wire   [31:0] p_Val2_4_23_fu_3162_p4;
wire   [31:0] p_Val2_4_24_fu_3186_p4;
wire   [31:0] p_Val2_4_25_fu_3210_p4;
wire   [31:0] p_Val2_4_26_fu_3234_p4;
wire   [31:0] tmp27_fu_3460_p2;
wire   [31:0] tmp26_fu_3454_p2;
wire   [31:0] p_Val2_4_27_fu_3258_p4;
wire   [31:0] p_Val2_4_28_fu_3282_p4;
wire   [31:0] p_Val2_4_29_fu_3306_p4;
wire   [31:0] p_Val2_4_30_fu_3330_p4;
wire   [31:0] tmp30_fu_3478_p2;
wire   [31:0] tmp29_fu_3472_p2;
wire   [31:0] tmp28_fu_3484_p2;
wire   [31:0] tmp25_fu_3466_p2;
wire   [31:0] tmp2_fu_3496_p2;
wire   [31:0] tmp17_fu_3505_p2;
wire   [31:0] tmp16_fu_3509_p2;
wire   [31:0] tmp1_fu_3500_p2;
wire   [31:0] tmp_8_fu_3514_p2;
wire   [11:0] index_V_2_fu_3526_p4;
wire   [22:0] p_Val2_3_fu_3536_p3;
wire   [22:0] p_Val2_5_fu_3552_p2;
wire   [11:0] tmp_s_fu_3558_p4;
wire   [0:0] tmp_fu_3544_p3;
wire   [11:0] index_V_fu_3568_p2;
wire   [11:0] p_056_0_i_i_fu_3574_p3;
wire   [18:0] tmp_9_fu_3599_p3;
wire   [0:0] tmp_1_fu_3587_p2;
wire   [0:0] tmp_3_fu_3593_p2;
wire   [0:0] sel_tmp1_fu_3611_p2;
wire   [0:0] sel_tmp2_fu_3617_p2;
wire   [0:0] tmp_7_fu_3631_p2;
wire   [19:0] sel_tmp_fu_3623_p3;
wire   [19:0] tmp_9_cast_fu_3607_p1;
wire   [19:0] p_Val2_7_fu_3637_p3;
wire   [26:0] tmp_5_fu_3649_p3;
wire   [27:0] p_Val2_8_cast_fu_3645_p1;
wire   [27:0] tmp_11_cast_fu_3656_p1;
wire   [27:0] p_Val2_s_24_fu_3660_p2;
wire  signed [43:0] p_Val2_9_fu_5366_p2;
wire  signed [43:0] p_Val2_15_1_fu_5372_p2;
wire  signed [43:0] p_Val2_15_2_fu_5378_p2;
wire  signed [43:0] p_Val2_15_3_fu_5384_p2;
wire  signed [43:0] p_Val2_15_4_fu_5390_p2;
wire  signed [43:0] p_Val2_15_5_fu_5396_p2;
wire  signed [43:0] p_Val2_15_6_fu_5402_p2;
wire  signed [43:0] p_Val2_15_7_fu_5408_p2;
wire  signed [43:0] p_Val2_15_8_fu_5414_p2;
wire  signed [43:0] p_Val2_15_9_fu_5420_p2;
wire  signed [43:0] p_Val2_15_s_fu_5426_p2;
wire  signed [43:0] p_Val2_15_10_fu_5432_p2;
wire  signed [43:0] p_Val2_15_11_fu_5438_p2;
wire  signed [43:0] p_Val2_15_12_fu_5444_p2;
wire  signed [43:0] p_Val2_15_13_fu_5450_p2;
wire  signed [43:0] p_Val2_15_14_fu_5456_p2;
wire  signed [43:0] p_Val2_15_15_fu_5462_p2;
wire  signed [43:0] p_Val2_15_16_fu_5468_p2;
wire  signed [43:0] p_Val2_15_17_fu_5474_p2;
wire  signed [43:0] p_Val2_15_18_fu_5480_p2;
wire  signed [43:0] p_Val2_15_19_fu_5486_p2;
wire  signed [43:0] p_Val2_15_20_fu_5492_p2;
wire  signed [43:0] p_Val2_15_21_fu_5498_p2;
wire  signed [43:0] p_Val2_15_22_fu_5504_p2;
wire  signed [43:0] p_Val2_15_23_fu_5510_p2;
wire  signed [43:0] p_Val2_15_24_fu_5516_p2;
wire  signed [43:0] p_Val2_15_25_fu_5522_p2;
wire  signed [43:0] p_Val2_15_26_fu_5528_p2;
wire  signed [43:0] p_Val2_15_27_fu_5534_p2;
wire  signed [43:0] p_Val2_15_28_fu_5540_p2;
wire  signed [43:0] p_Val2_15_29_fu_5546_p2;
wire  signed [43:0] p_Val2_15_30_fu_5552_p2;
wire  signed [31:0] p_Val2_8_fu_4250_p0;
wire   [50:0] tmp_12_fu_4256_p3;
wire   [50:0] p_Val2_8_fu_4250_p2;
wire   [50:0] p_Val2_10_fu_4264_p2;
wire  signed [31:0] p_Val2_17_1_fu_4285_p0;
wire   [50:0] tmp_32_1_fu_4291_p3;
wire   [50:0] p_Val2_17_1_fu_4285_p2;
wire   [50:0] p_Val2_18_1_fu_4299_p2;
wire  signed [31:0] p_Val2_17_2_fu_4320_p0;
wire   [50:0] tmp_32_2_fu_4326_p3;
wire   [50:0] p_Val2_17_2_fu_4320_p2;
wire   [50:0] p_Val2_18_2_fu_4334_p2;
wire  signed [31:0] p_Val2_17_3_fu_4355_p0;
wire   [50:0] tmp_32_3_fu_4361_p3;
wire   [50:0] p_Val2_17_3_fu_4355_p2;
wire   [50:0] p_Val2_18_3_fu_4369_p2;
wire  signed [31:0] p_Val2_17_4_fu_4390_p0;
wire   [50:0] tmp_32_4_fu_4396_p3;
wire   [50:0] p_Val2_17_4_fu_4390_p2;
wire   [50:0] p_Val2_18_4_fu_4404_p2;
wire  signed [31:0] p_Val2_17_5_fu_4425_p0;
wire   [50:0] tmp_32_5_fu_4431_p3;
wire   [50:0] p_Val2_17_5_fu_4425_p2;
wire   [50:0] p_Val2_18_5_fu_4439_p2;
wire  signed [31:0] p_Val2_17_6_fu_4460_p0;
wire   [50:0] tmp_32_6_fu_4466_p3;
wire   [50:0] p_Val2_17_6_fu_4460_p2;
wire   [50:0] p_Val2_18_6_fu_4474_p2;
wire  signed [31:0] p_Val2_17_7_fu_4495_p0;
wire   [50:0] tmp_32_7_fu_4501_p3;
wire   [50:0] p_Val2_17_7_fu_4495_p2;
wire   [50:0] p_Val2_18_7_fu_4509_p2;
wire  signed [31:0] p_Val2_17_8_fu_4530_p0;
wire   [50:0] tmp_32_8_fu_4536_p3;
wire   [50:0] p_Val2_17_8_fu_4530_p2;
wire   [50:0] p_Val2_18_8_fu_4544_p2;
wire  signed [31:0] p_Val2_17_9_fu_4565_p0;
wire   [50:0] tmp_32_9_fu_4571_p3;
wire   [50:0] p_Val2_17_9_fu_4565_p2;
wire   [50:0] p_Val2_18_9_fu_4579_p2;
wire  signed [31:0] p_Val2_17_s_fu_4600_p0;
wire   [50:0] tmp_32_s_fu_4606_p3;
wire   [50:0] p_Val2_17_s_fu_4600_p2;
wire   [50:0] p_Val2_18_s_fu_4614_p2;
wire  signed [31:0] p_Val2_17_10_fu_4635_p0;
wire   [50:0] tmp_32_10_fu_4641_p3;
wire   [50:0] p_Val2_17_10_fu_4635_p2;
wire   [50:0] p_Val2_18_10_fu_4649_p2;
wire  signed [31:0] p_Val2_17_11_fu_4670_p0;
wire   [50:0] tmp_32_11_fu_4676_p3;
wire   [50:0] p_Val2_17_11_fu_4670_p2;
wire   [50:0] p_Val2_18_11_fu_4684_p2;
wire  signed [31:0] p_Val2_17_12_fu_4705_p0;
wire   [50:0] tmp_32_12_fu_4711_p3;
wire   [50:0] p_Val2_17_12_fu_4705_p2;
wire   [50:0] p_Val2_18_12_fu_4719_p2;
wire  signed [31:0] p_Val2_17_13_fu_4740_p0;
wire   [50:0] tmp_32_13_fu_4746_p3;
wire   [50:0] p_Val2_17_13_fu_4740_p2;
wire   [50:0] p_Val2_18_13_fu_4754_p2;
wire  signed [31:0] p_Val2_17_14_fu_4775_p0;
wire   [50:0] tmp_32_14_fu_4781_p3;
wire   [50:0] p_Val2_17_14_fu_4775_p2;
wire   [50:0] p_Val2_18_14_fu_4789_p2;
wire  signed [31:0] p_Val2_17_15_fu_4810_p0;
wire   [50:0] tmp_32_15_fu_4816_p3;
wire   [50:0] p_Val2_17_15_fu_4810_p2;
wire   [50:0] p_Val2_18_15_fu_4824_p2;
wire  signed [31:0] p_Val2_17_16_fu_4845_p0;
wire   [50:0] tmp_32_16_fu_4851_p3;
wire   [50:0] p_Val2_17_16_fu_4845_p2;
wire   [50:0] p_Val2_18_16_fu_4859_p2;
wire  signed [31:0] p_Val2_17_17_fu_4880_p0;
wire   [50:0] tmp_32_17_fu_4886_p3;
wire   [50:0] p_Val2_17_17_fu_4880_p2;
wire   [50:0] p_Val2_18_17_fu_4894_p2;
wire  signed [31:0] p_Val2_17_18_fu_4915_p0;
wire   [50:0] tmp_32_18_fu_4921_p3;
wire   [50:0] p_Val2_17_18_fu_4915_p2;
wire   [50:0] p_Val2_18_18_fu_4929_p2;
wire  signed [31:0] p_Val2_17_19_fu_4950_p0;
wire   [50:0] tmp_32_19_fu_4956_p3;
wire   [50:0] p_Val2_17_19_fu_4950_p2;
wire   [50:0] p_Val2_18_19_fu_4964_p2;
wire  signed [31:0] p_Val2_17_20_fu_4985_p0;
wire   [50:0] tmp_32_20_fu_4991_p3;
wire   [50:0] p_Val2_17_20_fu_4985_p2;
wire   [50:0] p_Val2_18_20_fu_4999_p2;
wire  signed [31:0] p_Val2_17_21_fu_5020_p0;
wire   [50:0] tmp_32_21_fu_5026_p3;
wire   [50:0] p_Val2_17_21_fu_5020_p2;
wire   [50:0] p_Val2_18_21_fu_5034_p2;
wire  signed [31:0] p_Val2_17_22_fu_5055_p0;
wire   [50:0] tmp_32_22_fu_5061_p3;
wire   [50:0] p_Val2_17_22_fu_5055_p2;
wire   [50:0] p_Val2_18_22_fu_5069_p2;
wire  signed [31:0] p_Val2_17_23_fu_5090_p0;
wire   [50:0] tmp_32_23_fu_5096_p3;
wire   [50:0] p_Val2_17_23_fu_5090_p2;
wire   [50:0] p_Val2_18_23_fu_5104_p2;
wire  signed [31:0] p_Val2_17_24_fu_5125_p0;
wire   [50:0] tmp_32_24_fu_5131_p3;
wire   [50:0] p_Val2_17_24_fu_5125_p2;
wire   [50:0] p_Val2_18_24_fu_5139_p2;
wire  signed [31:0] p_Val2_17_25_fu_5160_p0;
wire   [50:0] tmp_32_25_fu_5166_p3;
wire   [50:0] p_Val2_17_25_fu_5160_p2;
wire   [50:0] p_Val2_18_25_fu_5174_p2;
wire  signed [31:0] p_Val2_17_26_fu_5195_p0;
wire   [50:0] tmp_32_26_fu_5201_p3;
wire   [50:0] p_Val2_17_26_fu_5195_p2;
wire   [50:0] p_Val2_18_26_fu_5209_p2;
wire  signed [31:0] p_Val2_17_27_fu_5230_p0;
wire   [50:0] tmp_32_27_fu_5236_p3;
wire   [50:0] p_Val2_17_27_fu_5230_p2;
wire   [50:0] p_Val2_18_27_fu_5244_p2;
wire  signed [31:0] p_Val2_17_28_fu_5265_p0;
wire   [50:0] tmp_32_28_fu_5271_p3;
wire   [50:0] p_Val2_17_28_fu_5265_p2;
wire   [50:0] p_Val2_18_28_fu_5279_p2;
wire  signed [31:0] p_Val2_17_29_fu_5300_p0;
wire   [50:0] tmp_32_29_fu_5306_p3;
wire   [50:0] p_Val2_17_29_fu_5300_p2;
wire   [50:0] p_Val2_18_29_fu_5314_p2;
wire  signed [31:0] p_Val2_17_30_fu_5335_p0;
wire   [50:0] tmp_32_30_fu_5341_p3;
wire   [50:0] p_Val2_17_30_fu_5335_p2;
wire   [50:0] p_Val2_18_30_fu_5349_p2;
wire  signed [27:0] p_Val2_9_fu_5366_p0;
wire  signed [27:0] p_Val2_15_1_fu_5372_p0;
wire  signed [27:0] p_Val2_15_2_fu_5378_p0;
wire  signed [27:0] p_Val2_15_3_fu_5384_p0;
wire  signed [27:0] p_Val2_15_4_fu_5390_p0;
wire  signed [27:0] p_Val2_15_5_fu_5396_p0;
wire  signed [27:0] p_Val2_15_6_fu_5402_p0;
wire  signed [27:0] p_Val2_15_7_fu_5408_p0;
wire  signed [27:0] p_Val2_15_8_fu_5414_p0;
wire  signed [27:0] p_Val2_15_9_fu_5420_p0;
wire  signed [27:0] p_Val2_15_s_fu_5426_p0;
wire  signed [27:0] p_Val2_15_10_fu_5432_p0;
wire  signed [27:0] p_Val2_15_11_fu_5438_p0;
wire  signed [27:0] p_Val2_15_12_fu_5444_p0;
wire  signed [27:0] p_Val2_15_13_fu_5450_p0;
wire  signed [27:0] p_Val2_15_14_fu_5456_p0;
wire  signed [27:0] p_Val2_15_15_fu_5462_p0;
wire  signed [27:0] p_Val2_15_16_fu_5468_p0;
wire  signed [27:0] p_Val2_15_17_fu_5474_p0;
wire  signed [27:0] p_Val2_15_18_fu_5480_p0;
wire  signed [27:0] p_Val2_15_19_fu_5486_p0;
wire  signed [27:0] p_Val2_15_20_fu_5492_p0;
wire  signed [27:0] p_Val2_15_21_fu_5498_p0;
wire  signed [27:0] p_Val2_15_22_fu_5504_p0;
wire  signed [27:0] p_Val2_15_23_fu_5510_p0;
wire  signed [27:0] p_Val2_15_24_fu_5516_p0;
wire  signed [27:0] p_Val2_15_25_fu_5522_p0;
wire  signed [27:0] p_Val2_15_26_fu_5528_p0;
wire  signed [27:0] p_Val2_15_27_fu_5534_p0;
wire  signed [27:0] p_Val2_15_28_fu_5540_p0;
wire  signed [27:0] p_Val2_15_29_fu_5546_p0;
wire  signed [27:0] p_Val2_15_30_fu_5552_p0;
wire    ap_CS_fsm_state12;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
end

a0_compute_lut_V #(
    .DataWidth( 10 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
lut_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_V_address0),
    .ce0(lut_V_ce0),
    .q0(lut_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_0_V_address0),
    .ce0(gradient_0_V_ce0),
    .we0(gradient_0_V_we0),
    .d0(gradient_0_V_d0),
    .q0(gradient_0_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_1_V_address0),
    .ce0(gradient_1_V_ce0),
    .we0(gradient_1_V_we0),
    .d0(gradient_1_V_d0),
    .q0(gradient_1_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_2_V_address0),
    .ce0(gradient_2_V_ce0),
    .we0(gradient_2_V_we0),
    .d0(gradient_2_V_d0),
    .q0(gradient_2_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_3_V_address0),
    .ce0(gradient_3_V_ce0),
    .we0(gradient_3_V_we0),
    .d0(gradient_3_V_d0),
    .q0(gradient_3_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_4_V_address0),
    .ce0(gradient_4_V_ce0),
    .we0(gradient_4_V_we0),
    .d0(gradient_4_V_d0),
    .q0(gradient_4_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_5_V_address0),
    .ce0(gradient_5_V_ce0),
    .we0(gradient_5_V_we0),
    .d0(gradient_5_V_d0),
    .q0(gradient_5_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_6_V_address0),
    .ce0(gradient_6_V_ce0),
    .we0(gradient_6_V_we0),
    .d0(gradient_6_V_d0),
    .q0(gradient_6_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_7_V_address0),
    .ce0(gradient_7_V_ce0),
    .we0(gradient_7_V_we0),
    .d0(gradient_7_V_d0),
    .q0(gradient_7_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_8_V_address0),
    .ce0(gradient_8_V_ce0),
    .we0(gradient_8_V_we0),
    .d0(gradient_8_V_d0),
    .q0(gradient_8_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_9_V_address0),
    .ce0(gradient_9_V_ce0),
    .we0(gradient_9_V_we0),
    .d0(gradient_9_V_d0),
    .q0(gradient_9_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_10_V_address0),
    .ce0(gradient_10_V_ce0),
    .we0(gradient_10_V_we0),
    .d0(gradient_10_V_d0),
    .q0(gradient_10_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_11_V_address0),
    .ce0(gradient_11_V_ce0),
    .we0(gradient_11_V_we0),
    .d0(gradient_11_V_d0),
    .q0(gradient_11_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_12_V_address0),
    .ce0(gradient_12_V_ce0),
    .we0(gradient_12_V_we0),
    .d0(gradient_12_V_d0),
    .q0(gradient_12_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_13_V_address0),
    .ce0(gradient_13_V_ce0),
    .we0(gradient_13_V_we0),
    .d0(gradient_13_V_d0),
    .q0(gradient_13_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_14_V_address0),
    .ce0(gradient_14_V_ce0),
    .we0(gradient_14_V_we0),
    .d0(gradient_14_V_d0),
    .q0(gradient_14_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_15_V_address0),
    .ce0(gradient_15_V_ce0),
    .we0(gradient_15_V_we0),
    .d0(gradient_15_V_d0),
    .q0(gradient_15_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_16_V_address0),
    .ce0(gradient_16_V_ce0),
    .we0(gradient_16_V_we0),
    .d0(gradient_16_V_d0),
    .q0(gradient_16_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_17_V_address0),
    .ce0(gradient_17_V_ce0),
    .we0(gradient_17_V_we0),
    .d0(gradient_17_V_d0),
    .q0(gradient_17_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_18_V_address0),
    .ce0(gradient_18_V_ce0),
    .we0(gradient_18_V_we0),
    .d0(gradient_18_V_d0),
    .q0(gradient_18_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_19_V_address0),
    .ce0(gradient_19_V_ce0),
    .we0(gradient_19_V_we0),
    .d0(gradient_19_V_d0),
    .q0(gradient_19_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_20_V_address0),
    .ce0(gradient_20_V_ce0),
    .we0(gradient_20_V_we0),
    .d0(gradient_20_V_d0),
    .q0(gradient_20_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_21_V_address0),
    .ce0(gradient_21_V_ce0),
    .we0(gradient_21_V_we0),
    .d0(gradient_21_V_d0),
    .q0(gradient_21_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_22_V_address0),
    .ce0(gradient_22_V_ce0),
    .we0(gradient_22_V_we0),
    .d0(gradient_22_V_d0),
    .q0(gradient_22_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_23_V_address0),
    .ce0(gradient_23_V_ce0),
    .we0(gradient_23_V_we0),
    .d0(gradient_23_V_d0),
    .q0(gradient_23_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_24_V_address0),
    .ce0(gradient_24_V_ce0),
    .we0(gradient_24_V_we0),
    .d0(gradient_24_V_d0),
    .q0(gradient_24_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_25_V_address0),
    .ce0(gradient_25_V_ce0),
    .we0(gradient_25_V_we0),
    .d0(gradient_25_V_d0),
    .q0(gradient_25_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_26_V_address0),
    .ce0(gradient_26_V_ce0),
    .we0(gradient_26_V_we0),
    .d0(gradient_26_V_d0),
    .q0(gradient_26_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_27_V_address0),
    .ce0(gradient_27_V_ce0),
    .we0(gradient_27_V_we0),
    .d0(gradient_27_V_d0),
    .q0(gradient_27_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_28_V_address0),
    .ce0(gradient_28_V_ce0),
    .we0(gradient_28_V_we0),
    .d0(gradient_28_V_d0),
    .q0(gradient_28_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_29_V_address0),
    .ce0(gradient_29_V_ce0),
    .we0(gradient_29_V_we0),
    .d0(gradient_29_V_d0),
    .q0(gradient_29_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_30_V_address0),
    .ce0(gradient_30_V_ce0),
    .we0(gradient_30_V_we0),
    .d0(gradient_30_V_d0),
    .q0(gradient_30_V_q0)
);

a0_compute_gradient_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_31_V_address0),
    .ce0(gradient_31_V_ce0),
    .we0(gradient_31_V_we0),
    .d0(gradient_31_V_d0),
    .q0(gradient_31_V_q0)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U45(
    .din0(p_Val2_9_fu_5366_p0),
    .din1(training_instance_V_s_q0),
    .dout(p_Val2_9_fu_5366_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U46(
    .din0(p_Val2_15_1_fu_5372_p0),
    .din1(training_instance_V_1_q0),
    .dout(p_Val2_15_1_fu_5372_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U47(
    .din0(p_Val2_15_2_fu_5378_p0),
    .din1(training_instance_V_2_q0),
    .dout(p_Val2_15_2_fu_5378_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U48(
    .din0(p_Val2_15_3_fu_5384_p0),
    .din1(training_instance_V_3_q0),
    .dout(p_Val2_15_3_fu_5384_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U49(
    .din0(p_Val2_15_4_fu_5390_p0),
    .din1(training_instance_V_4_q0),
    .dout(p_Val2_15_4_fu_5390_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U50(
    .din0(p_Val2_15_5_fu_5396_p0),
    .din1(training_instance_V_5_q0),
    .dout(p_Val2_15_5_fu_5396_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U51(
    .din0(p_Val2_15_6_fu_5402_p0),
    .din1(training_instance_V_6_q0),
    .dout(p_Val2_15_6_fu_5402_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U52(
    .din0(p_Val2_15_7_fu_5408_p0),
    .din1(training_instance_V_7_q0),
    .dout(p_Val2_15_7_fu_5408_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U53(
    .din0(p_Val2_15_8_fu_5414_p0),
    .din1(training_instance_V_8_q0),
    .dout(p_Val2_15_8_fu_5414_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U54(
    .din0(p_Val2_15_9_fu_5420_p0),
    .din1(training_instance_V_9_q0),
    .dout(p_Val2_15_9_fu_5420_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U55(
    .din0(p_Val2_15_s_fu_5426_p0),
    .din1(training_instance_V_10_q0),
    .dout(p_Val2_15_s_fu_5426_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U56(
    .din0(p_Val2_15_10_fu_5432_p0),
    .din1(training_instance_V_11_q0),
    .dout(p_Val2_15_10_fu_5432_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U57(
    .din0(p_Val2_15_11_fu_5438_p0),
    .din1(training_instance_V_12_q0),
    .dout(p_Val2_15_11_fu_5438_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U58(
    .din0(p_Val2_15_12_fu_5444_p0),
    .din1(training_instance_V_13_q0),
    .dout(p_Val2_15_12_fu_5444_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U59(
    .din0(p_Val2_15_13_fu_5450_p0),
    .din1(training_instance_V_14_q0),
    .dout(p_Val2_15_13_fu_5450_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U60(
    .din0(p_Val2_15_14_fu_5456_p0),
    .din1(training_instance_V_15_q0),
    .dout(p_Val2_15_14_fu_5456_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U61(
    .din0(p_Val2_15_15_fu_5462_p0),
    .din1(training_instance_V_16_q0),
    .dout(p_Val2_15_15_fu_5462_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U62(
    .din0(p_Val2_15_16_fu_5468_p0),
    .din1(training_instance_V_17_q0),
    .dout(p_Val2_15_16_fu_5468_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U63(
    .din0(p_Val2_15_17_fu_5474_p0),
    .din1(training_instance_V_18_q0),
    .dout(p_Val2_15_17_fu_5474_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U64(
    .din0(p_Val2_15_18_fu_5480_p0),
    .din1(training_instance_V_19_q0),
    .dout(p_Val2_15_18_fu_5480_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U65(
    .din0(p_Val2_15_19_fu_5486_p0),
    .din1(training_instance_V_20_q0),
    .dout(p_Val2_15_19_fu_5486_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U66(
    .din0(p_Val2_15_20_fu_5492_p0),
    .din1(training_instance_V_21_q0),
    .dout(p_Val2_15_20_fu_5492_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U67(
    .din0(p_Val2_15_21_fu_5498_p0),
    .din1(training_instance_V_22_q0),
    .dout(p_Val2_15_21_fu_5498_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U68(
    .din0(p_Val2_15_22_fu_5504_p0),
    .din1(training_instance_V_23_q0),
    .dout(p_Val2_15_22_fu_5504_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U69(
    .din0(p_Val2_15_23_fu_5510_p0),
    .din1(training_instance_V_24_q0),
    .dout(p_Val2_15_23_fu_5510_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U70(
    .din0(p_Val2_15_24_fu_5516_p0),
    .din1(training_instance_V_25_q0),
    .dout(p_Val2_15_24_fu_5516_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U71(
    .din0(p_Val2_15_25_fu_5522_p0),
    .din1(training_instance_V_26_q0),
    .dout(p_Val2_15_25_fu_5522_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U72(
    .din0(p_Val2_15_26_fu_5528_p0),
    .din1(training_instance_V_27_q0),
    .dout(p_Val2_15_26_fu_5528_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U73(
    .din0(p_Val2_15_27_fu_5534_p0),
    .din1(training_instance_V_28_q0),
    .dout(p_Val2_15_27_fu_5534_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U74(
    .din0(p_Val2_15_28_fu_5540_p0),
    .din1(training_instance_V_29_q0),
    .dout(p_Val2_15_28_fu_5540_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U75(
    .din0(p_Val2_15_29_fu_5546_p0),
    .din1(training_instance_V_30_q0),
    .dout(p_Val2_15_29_fu_5546_p2)
);

a0_SgdLR_mul_mul_28sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
SgdLR_mul_mul_28sHfu_U76(
    .din0(p_Val2_15_30_fu_5552_p0),
    .din1(training_instance_V_31_q0),
    .dout(p_Val2_15_30_fu_5552_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state7) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state7) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state7);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state10) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state10) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state10);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_fu_3670_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_0_i1_reg_2470 <= i_1_fu_3676_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i_0_i1_reg_2470 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_0_i2_reg_2481 <= 6'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_fu_4166_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_0_i2_reg_2481 <= i_2_fu_4172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond31_i_fu_2492_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_i_reg_2459 <= i_fu_2498_p2;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_2459 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond31_i_reg_5563_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_s_reg_2447 <= p_Val2_5_s_fu_3520_p2;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_reg_2447 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        OP1_V_1_cast_reg_5932[43 : 9] <= OP1_V_1_cast_fu_3666_p1[43 : 9];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond18_i_reg_5968 <= exitcond18_i_fu_3670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond21_i_reg_6173 <= exitcond21_i_fu_4166_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond31_i_reg_5563 <= exitcond31_i_fu_2492_p2;
        exitcond31_i_reg_5563_pp0_iter1_reg <= exitcond31_i_reg_5563;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_fu_3670_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_0_i4_reg_5977[5 : 0] <= i_0_i4_fu_3682_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_fu_4166_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        theta_local_0_V_add_1_reg_6187 <= i_0_i5_fu_4178_p1;
        theta_local_10_V_ad_1_reg_6297 <= i_0_i5_fu_4178_p1;
        theta_local_11_V_ad_1_reg_6308 <= i_0_i5_fu_4178_p1;
        theta_local_12_V_ad_1_reg_6319 <= i_0_i5_fu_4178_p1;
        theta_local_13_V_ad_1_reg_6330 <= i_0_i5_fu_4178_p1;
        theta_local_14_V_ad_1_reg_6341 <= i_0_i5_fu_4178_p1;
        theta_local_15_V_ad_1_reg_6352 <= i_0_i5_fu_4178_p1;
        theta_local_16_V_ad_1_reg_6363 <= i_0_i5_fu_4178_p1;
        theta_local_17_V_ad_1_reg_6374 <= i_0_i5_fu_4178_p1;
        theta_local_18_V_ad_1_reg_6385 <= i_0_i5_fu_4178_p1;
        theta_local_19_V_ad_1_reg_6396 <= i_0_i5_fu_4178_p1;
        theta_local_1_V_add_1_reg_6198 <= i_0_i5_fu_4178_p1;
        theta_local_20_V_ad_1_reg_6407 <= i_0_i5_fu_4178_p1;
        theta_local_21_V_ad_1_reg_6418 <= i_0_i5_fu_4178_p1;
        theta_local_22_V_ad_1_reg_6429 <= i_0_i5_fu_4178_p1;
        theta_local_23_V_ad_1_reg_6440 <= i_0_i5_fu_4178_p1;
        theta_local_24_V_ad_1_reg_6451 <= i_0_i5_fu_4178_p1;
        theta_local_25_V_ad_1_reg_6462 <= i_0_i5_fu_4178_p1;
        theta_local_26_V_ad_1_reg_6473 <= i_0_i5_fu_4178_p1;
        theta_local_27_V_ad_1_reg_6484 <= i_0_i5_fu_4178_p1;
        theta_local_28_V_ad_1_reg_6495 <= i_0_i5_fu_4178_p1;
        theta_local_29_V_ad_1_reg_6506 <= i_0_i5_fu_4178_p1;
        theta_local_2_V_add_1_reg_6209 <= i_0_i5_fu_4178_p1;
        theta_local_30_V_ad_1_reg_6517 <= i_0_i5_fu_4178_p1;
        theta_local_31_V_ad_1_reg_6528 <= i_0_i5_fu_4178_p1;
        theta_local_3_V_add_1_reg_6220 <= i_0_i5_fu_4178_p1;
        theta_local_4_V_add_1_reg_6231 <= i_0_i5_fu_4178_p1;
        theta_local_5_V_add_1_reg_6242 <= i_0_i5_fu_4178_p1;
        theta_local_6_V_add_1_reg_6253 <= i_0_i5_fu_4178_p1;
        theta_local_7_V_add_1_reg_6264 <= i_0_i5_fu_4178_p1;
        theta_local_8_V_add_1_reg_6275 <= i_0_i5_fu_4178_p1;
        theta_local_9_V_add_1_reg_6286 <= i_0_i5_fu_4178_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond31_i_reg_5563 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp18_reg_5907 <= tmp18_fu_3430_p2;
        tmp21_reg_5912 <= tmp21_fu_3448_p2;
        tmp24_reg_5917 <= tmp24_fu_3490_p2;
        tmp3_reg_5892 <= tmp3_fu_3352_p2;
        tmp6_reg_5897 <= tmp6_fu_3370_p2;
        tmp9_reg_5902 <= tmp9_fu_3412_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        training_label_V_rea_reg_5558 <= training_label_V;
    end
end

always @ (*) begin
    if ((exitcond31_i_fu_2492_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond18_i_fu_3670_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond21_i_fu_4166_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_0_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_0_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_0_V_ce0 = 1'b1;
    end else begin
        gradient_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_0_V_we0 = 1'b1;
    end else begin
        gradient_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_10_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_10_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_10_V_ce0 = 1'b1;
    end else begin
        gradient_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_10_V_we0 = 1'b1;
    end else begin
        gradient_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_11_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_11_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_11_V_ce0 = 1'b1;
    end else begin
        gradient_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_11_V_we0 = 1'b1;
    end else begin
        gradient_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_12_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_12_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_12_V_ce0 = 1'b1;
    end else begin
        gradient_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_12_V_we0 = 1'b1;
    end else begin
        gradient_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_13_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_13_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_13_V_ce0 = 1'b1;
    end else begin
        gradient_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_13_V_we0 = 1'b1;
    end else begin
        gradient_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_14_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_14_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_14_V_ce0 = 1'b1;
    end else begin
        gradient_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_14_V_we0 = 1'b1;
    end else begin
        gradient_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_15_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_15_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_15_V_ce0 = 1'b1;
    end else begin
        gradient_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_15_V_we0 = 1'b1;
    end else begin
        gradient_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_16_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_16_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_16_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_16_V_ce0 = 1'b1;
    end else begin
        gradient_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_16_V_we0 = 1'b1;
    end else begin
        gradient_16_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_17_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_17_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_17_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_17_V_ce0 = 1'b1;
    end else begin
        gradient_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_17_V_we0 = 1'b1;
    end else begin
        gradient_17_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_18_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_18_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_18_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_18_V_ce0 = 1'b1;
    end else begin
        gradient_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_18_V_we0 = 1'b1;
    end else begin
        gradient_18_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_19_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_19_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_19_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_19_V_ce0 = 1'b1;
    end else begin
        gradient_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_19_V_we0 = 1'b1;
    end else begin
        gradient_19_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_1_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_1_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_1_V_ce0 = 1'b1;
    end else begin
        gradient_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_1_V_we0 = 1'b1;
    end else begin
        gradient_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_20_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_20_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_20_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_20_V_ce0 = 1'b1;
    end else begin
        gradient_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_20_V_we0 = 1'b1;
    end else begin
        gradient_20_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_21_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_21_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_21_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_21_V_ce0 = 1'b1;
    end else begin
        gradient_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_21_V_we0 = 1'b1;
    end else begin
        gradient_21_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_22_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_22_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_22_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_22_V_ce0 = 1'b1;
    end else begin
        gradient_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_22_V_we0 = 1'b1;
    end else begin
        gradient_22_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_23_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_23_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_23_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_23_V_ce0 = 1'b1;
    end else begin
        gradient_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_23_V_we0 = 1'b1;
    end else begin
        gradient_23_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_24_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_24_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_24_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_24_V_ce0 = 1'b1;
    end else begin
        gradient_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_24_V_we0 = 1'b1;
    end else begin
        gradient_24_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_25_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_25_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_25_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_25_V_ce0 = 1'b1;
    end else begin
        gradient_25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_25_V_we0 = 1'b1;
    end else begin
        gradient_25_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_26_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_26_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_26_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_26_V_ce0 = 1'b1;
    end else begin
        gradient_26_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_26_V_we0 = 1'b1;
    end else begin
        gradient_26_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_27_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_27_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_27_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_27_V_ce0 = 1'b1;
    end else begin
        gradient_27_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_27_V_we0 = 1'b1;
    end else begin
        gradient_27_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_28_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_28_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_28_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_28_V_ce0 = 1'b1;
    end else begin
        gradient_28_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_28_V_we0 = 1'b1;
    end else begin
        gradient_28_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_29_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_29_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_29_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_29_V_ce0 = 1'b1;
    end else begin
        gradient_29_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_29_V_we0 = 1'b1;
    end else begin
        gradient_29_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_2_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_2_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_2_V_ce0 = 1'b1;
    end else begin
        gradient_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_2_V_we0 = 1'b1;
    end else begin
        gradient_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_30_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_30_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_30_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_30_V_ce0 = 1'b1;
    end else begin
        gradient_30_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_30_V_we0 = 1'b1;
    end else begin
        gradient_30_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_31_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_31_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_31_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_31_V_ce0 = 1'b1;
    end else begin
        gradient_31_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_31_V_we0 = 1'b1;
    end else begin
        gradient_31_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_3_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_3_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_3_V_ce0 = 1'b1;
    end else begin
        gradient_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_3_V_we0 = 1'b1;
    end else begin
        gradient_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_4_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_4_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_4_V_ce0 = 1'b1;
    end else begin
        gradient_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_4_V_we0 = 1'b1;
    end else begin
        gradient_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_5_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_5_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_5_V_ce0 = 1'b1;
    end else begin
        gradient_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_5_V_we0 = 1'b1;
    end else begin
        gradient_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_6_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_6_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_6_V_ce0 = 1'b1;
    end else begin
        gradient_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_6_V_we0 = 1'b1;
    end else begin
        gradient_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_7_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_7_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_7_V_ce0 = 1'b1;
    end else begin
        gradient_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_7_V_we0 = 1'b1;
    end else begin
        gradient_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_8_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_8_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_8_V_ce0 = 1'b1;
    end else begin
        gradient_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_8_V_we0 = 1'b1;
    end else begin
        gradient_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        gradient_9_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        gradient_9_V_address0 = i_0_i4_reg_5977;
    end else begin
        gradient_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        gradient_9_V_ce0 = 1'b1;
    end else begin
        gradient_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond18_i_reg_5968 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        gradient_9_V_we0 = 1'b1;
    end else begin
        gradient_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        lut_V_ce0 = 1'b1;
    end else begin
        lut_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_0_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_0_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_0_V_ce0 = 1'b1;
    end else begin
        theta_local_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_0_V_ce1 = 1'b1;
    end else begin
        theta_local_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_0_V_we1 = 1'b1;
    end else begin
        theta_local_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_10_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_10_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_10_V_ce0 = 1'b1;
    end else begin
        theta_local_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_10_V_ce1 = 1'b1;
    end else begin
        theta_local_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_10_V_we1 = 1'b1;
    end else begin
        theta_local_10_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_11_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_11_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_11_V_ce0 = 1'b1;
    end else begin
        theta_local_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_11_V_ce1 = 1'b1;
    end else begin
        theta_local_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_11_V_we1 = 1'b1;
    end else begin
        theta_local_11_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_12_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_12_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_12_V_ce0 = 1'b1;
    end else begin
        theta_local_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_12_V_ce1 = 1'b1;
    end else begin
        theta_local_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_12_V_we1 = 1'b1;
    end else begin
        theta_local_12_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_13_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_13_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_13_V_ce0 = 1'b1;
    end else begin
        theta_local_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_13_V_ce1 = 1'b1;
    end else begin
        theta_local_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_13_V_we1 = 1'b1;
    end else begin
        theta_local_13_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_14_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_14_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_14_V_ce0 = 1'b1;
    end else begin
        theta_local_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_14_V_ce1 = 1'b1;
    end else begin
        theta_local_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_14_V_we1 = 1'b1;
    end else begin
        theta_local_14_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_15_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_15_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_15_V_ce0 = 1'b1;
    end else begin
        theta_local_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_15_V_ce1 = 1'b1;
    end else begin
        theta_local_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_15_V_we1 = 1'b1;
    end else begin
        theta_local_15_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_16_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_16_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_16_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_16_V_ce0 = 1'b1;
    end else begin
        theta_local_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_16_V_ce1 = 1'b1;
    end else begin
        theta_local_16_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_16_V_we1 = 1'b1;
    end else begin
        theta_local_16_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_17_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_17_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_17_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_17_V_ce0 = 1'b1;
    end else begin
        theta_local_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_17_V_ce1 = 1'b1;
    end else begin
        theta_local_17_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_17_V_we1 = 1'b1;
    end else begin
        theta_local_17_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_18_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_18_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_18_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_18_V_ce0 = 1'b1;
    end else begin
        theta_local_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_18_V_ce1 = 1'b1;
    end else begin
        theta_local_18_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_18_V_we1 = 1'b1;
    end else begin
        theta_local_18_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_19_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_19_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_19_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_19_V_ce0 = 1'b1;
    end else begin
        theta_local_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_19_V_ce1 = 1'b1;
    end else begin
        theta_local_19_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_19_V_we1 = 1'b1;
    end else begin
        theta_local_19_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_1_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_1_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_1_V_ce0 = 1'b1;
    end else begin
        theta_local_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_1_V_ce1 = 1'b1;
    end else begin
        theta_local_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_1_V_we1 = 1'b1;
    end else begin
        theta_local_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_20_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_20_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_20_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_20_V_ce0 = 1'b1;
    end else begin
        theta_local_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_20_V_ce1 = 1'b1;
    end else begin
        theta_local_20_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_20_V_we1 = 1'b1;
    end else begin
        theta_local_20_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_21_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_21_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_21_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_21_V_ce0 = 1'b1;
    end else begin
        theta_local_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_21_V_ce1 = 1'b1;
    end else begin
        theta_local_21_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_21_V_we1 = 1'b1;
    end else begin
        theta_local_21_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_22_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_22_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_22_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_22_V_ce0 = 1'b1;
    end else begin
        theta_local_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_22_V_ce1 = 1'b1;
    end else begin
        theta_local_22_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_22_V_we1 = 1'b1;
    end else begin
        theta_local_22_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_23_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_23_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_23_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_23_V_ce0 = 1'b1;
    end else begin
        theta_local_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_23_V_ce1 = 1'b1;
    end else begin
        theta_local_23_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_23_V_we1 = 1'b1;
    end else begin
        theta_local_23_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_24_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_24_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_24_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_24_V_ce0 = 1'b1;
    end else begin
        theta_local_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_24_V_ce1 = 1'b1;
    end else begin
        theta_local_24_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_24_V_we1 = 1'b1;
    end else begin
        theta_local_24_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_25_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_25_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_25_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_25_V_ce0 = 1'b1;
    end else begin
        theta_local_25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_25_V_ce1 = 1'b1;
    end else begin
        theta_local_25_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_25_V_we1 = 1'b1;
    end else begin
        theta_local_25_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_26_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_26_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_26_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_26_V_ce0 = 1'b1;
    end else begin
        theta_local_26_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_26_V_ce1 = 1'b1;
    end else begin
        theta_local_26_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_26_V_we1 = 1'b1;
    end else begin
        theta_local_26_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_27_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_27_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_27_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_27_V_ce0 = 1'b1;
    end else begin
        theta_local_27_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_27_V_ce1 = 1'b1;
    end else begin
        theta_local_27_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_27_V_we1 = 1'b1;
    end else begin
        theta_local_27_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_28_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_28_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_28_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_28_V_ce0 = 1'b1;
    end else begin
        theta_local_28_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_28_V_ce1 = 1'b1;
    end else begin
        theta_local_28_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_28_V_we1 = 1'b1;
    end else begin
        theta_local_28_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_29_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_29_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_29_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_29_V_ce0 = 1'b1;
    end else begin
        theta_local_29_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_29_V_ce1 = 1'b1;
    end else begin
        theta_local_29_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_29_V_we1 = 1'b1;
    end else begin
        theta_local_29_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_2_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_2_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_2_V_ce0 = 1'b1;
    end else begin
        theta_local_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_2_V_ce1 = 1'b1;
    end else begin
        theta_local_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_2_V_we1 = 1'b1;
    end else begin
        theta_local_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_30_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_30_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_30_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_30_V_ce0 = 1'b1;
    end else begin
        theta_local_30_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_30_V_ce1 = 1'b1;
    end else begin
        theta_local_30_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_30_V_we1 = 1'b1;
    end else begin
        theta_local_30_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_31_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_31_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_31_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_31_V_ce0 = 1'b1;
    end else begin
        theta_local_31_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_31_V_ce1 = 1'b1;
    end else begin
        theta_local_31_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_31_V_we1 = 1'b1;
    end else begin
        theta_local_31_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_3_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_3_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_3_V_ce0 = 1'b1;
    end else begin
        theta_local_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_3_V_ce1 = 1'b1;
    end else begin
        theta_local_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_3_V_we1 = 1'b1;
    end else begin
        theta_local_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_4_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_4_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_4_V_ce0 = 1'b1;
    end else begin
        theta_local_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_4_V_ce1 = 1'b1;
    end else begin
        theta_local_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_4_V_we1 = 1'b1;
    end else begin
        theta_local_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_5_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_5_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_5_V_ce0 = 1'b1;
    end else begin
        theta_local_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_5_V_ce1 = 1'b1;
    end else begin
        theta_local_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_5_V_we1 = 1'b1;
    end else begin
        theta_local_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_6_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_6_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_6_V_ce0 = 1'b1;
    end else begin
        theta_local_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_6_V_ce1 = 1'b1;
    end else begin
        theta_local_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_6_V_we1 = 1'b1;
    end else begin
        theta_local_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_7_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_7_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_7_V_ce0 = 1'b1;
    end else begin
        theta_local_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_7_V_ce1 = 1'b1;
    end else begin
        theta_local_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_7_V_we1 = 1'b1;
    end else begin
        theta_local_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_8_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_8_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_8_V_ce0 = 1'b1;
    end else begin
        theta_local_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_8_V_ce1 = 1'b1;
    end else begin
        theta_local_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_8_V_we1 = 1'b1;
    end else begin
        theta_local_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        theta_local_9_V_address0 = i_0_i5_fu_4178_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        theta_local_9_V_address0 = i_0_i3_fu_2504_p1;
    end else begin
        theta_local_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_local_9_V_ce0 = 1'b1;
    end else begin
        theta_local_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_9_V_ce1 = 1'b1;
    end else begin
        theta_local_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond21_i_reg_6173 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        theta_local_9_V_we1 = 1'b1;
    end else begin
        theta_local_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_10_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_10_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_10_ce0 = 1'b1;
    end else begin
        training_instance_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_11_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_11_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_11_ce0 = 1'b1;
    end else begin
        training_instance_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_12_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_12_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_12_ce0 = 1'b1;
    end else begin
        training_instance_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_13_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_13_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_13_ce0 = 1'b1;
    end else begin
        training_instance_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_14_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_14_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_14_ce0 = 1'b1;
    end else begin
        training_instance_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_15_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_15_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_15_ce0 = 1'b1;
    end else begin
        training_instance_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_16_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_16_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_16_ce0 = 1'b1;
    end else begin
        training_instance_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_17_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_17_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_17_ce0 = 1'b1;
    end else begin
        training_instance_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_18_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_18_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_18_ce0 = 1'b1;
    end else begin
        training_instance_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_19_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_19_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_19_ce0 = 1'b1;
    end else begin
        training_instance_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_1_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_1_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_1_ce0 = 1'b1;
    end else begin
        training_instance_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_20_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_20_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_20_ce0 = 1'b1;
    end else begin
        training_instance_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_21_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_21_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_21_ce0 = 1'b1;
    end else begin
        training_instance_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_22_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_22_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_22_ce0 = 1'b1;
    end else begin
        training_instance_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_23_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_23_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_23_ce0 = 1'b1;
    end else begin
        training_instance_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_24_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_24_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_24_ce0 = 1'b1;
    end else begin
        training_instance_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_25_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_25_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_25_ce0 = 1'b1;
    end else begin
        training_instance_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_26_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_26_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_26_ce0 = 1'b1;
    end else begin
        training_instance_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_27_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_27_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_27_ce0 = 1'b1;
    end else begin
        training_instance_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_28_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_28_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_28_ce0 = 1'b1;
    end else begin
        training_instance_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_29_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_29_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_29_ce0 = 1'b1;
    end else begin
        training_instance_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_2_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_2_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_2_ce0 = 1'b1;
    end else begin
        training_instance_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_30_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_30_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_30_ce0 = 1'b1;
    end else begin
        training_instance_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_31_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_31_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_31_ce0 = 1'b1;
    end else begin
        training_instance_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_3_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_3_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_3_ce0 = 1'b1;
    end else begin
        training_instance_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_4_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_4_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_4_ce0 = 1'b1;
    end else begin
        training_instance_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_5_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_5_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_5_ce0 = 1'b1;
    end else begin
        training_instance_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_6_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_6_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_6_ce0 = 1'b1;
    end else begin
        training_instance_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_7_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_7_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_7_ce0 = 1'b1;
    end else begin
        training_instance_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_8_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_8_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_8_ce0 = 1'b1;
    end else begin
        training_instance_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_9_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_9_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_9_ce0 = 1'b1;
    end else begin
        training_instance_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        training_instance_V_s_address0 = i_0_i4_fu_3682_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_instance_V_s_address0 = i_0_i3_fu_2504_p1;
    end else begin
        training_instance_V_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        training_instance_V_s_ce0 = 1'b1;
    end else begin
        training_instance_V_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond31_i_fu_2492_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond31_i_fu_2492_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((exitcond18_i_fu_3670_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((exitcond18_i_fu_3670_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((exitcond21_i_fu_4166_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((exitcond21_i_fu_4166_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_1_cast_fu_3666_p1 = $signed(p_Val2_s_24_fu_3660_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign exitcond18_i_fu_3670_p2 = ((i_0_i1_reg_2470 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond21_i_fu_4166_p2 = ((i_0_i2_reg_2481 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond31_i_fu_2492_p2 = ((i_0_i_reg_2459 == 6'd32) ? 1'b1 : 1'b0);

assign gradient_0_V_d0 = {{p_Val2_9_fu_5366_p2[43:12]}};

assign gradient_10_V_d0 = {{p_Val2_15_s_fu_5426_p2[43:12]}};

assign gradient_11_V_d0 = {{p_Val2_15_10_fu_5432_p2[43:12]}};

assign gradient_12_V_d0 = {{p_Val2_15_11_fu_5438_p2[43:12]}};

assign gradient_13_V_d0 = {{p_Val2_15_12_fu_5444_p2[43:12]}};

assign gradient_14_V_d0 = {{p_Val2_15_13_fu_5450_p2[43:12]}};

assign gradient_15_V_d0 = {{p_Val2_15_14_fu_5456_p2[43:12]}};

assign gradient_16_V_d0 = {{p_Val2_15_15_fu_5462_p2[43:12]}};

assign gradient_17_V_d0 = {{p_Val2_15_16_fu_5468_p2[43:12]}};

assign gradient_18_V_d0 = {{p_Val2_15_17_fu_5474_p2[43:12]}};

assign gradient_19_V_d0 = {{p_Val2_15_18_fu_5480_p2[43:12]}};

assign gradient_1_V_d0 = {{p_Val2_15_1_fu_5372_p2[43:12]}};

assign gradient_20_V_d0 = {{p_Val2_15_19_fu_5486_p2[43:12]}};

assign gradient_21_V_d0 = {{p_Val2_15_20_fu_5492_p2[43:12]}};

assign gradient_22_V_d0 = {{p_Val2_15_21_fu_5498_p2[43:12]}};

assign gradient_23_V_d0 = {{p_Val2_15_22_fu_5504_p2[43:12]}};

assign gradient_24_V_d0 = {{p_Val2_15_23_fu_5510_p2[43:12]}};

assign gradient_25_V_d0 = {{p_Val2_15_24_fu_5516_p2[43:12]}};

assign gradient_26_V_d0 = {{p_Val2_15_25_fu_5522_p2[43:12]}};

assign gradient_27_V_d0 = {{p_Val2_15_26_fu_5528_p2[43:12]}};

assign gradient_28_V_d0 = {{p_Val2_15_27_fu_5534_p2[43:12]}};

assign gradient_29_V_d0 = {{p_Val2_15_28_fu_5540_p2[43:12]}};

assign gradient_2_V_d0 = {{p_Val2_15_2_fu_5378_p2[43:12]}};

assign gradient_30_V_d0 = {{p_Val2_15_29_fu_5546_p2[43:12]}};

assign gradient_31_V_d0 = {{p_Val2_15_30_fu_5552_p2[43:12]}};

assign gradient_3_V_d0 = {{p_Val2_15_3_fu_5384_p2[43:12]}};

assign gradient_4_V_d0 = {{p_Val2_15_4_fu_5390_p2[43:12]}};

assign gradient_5_V_d0 = {{p_Val2_15_5_fu_5396_p2[43:12]}};

assign gradient_6_V_d0 = {{p_Val2_15_6_fu_5402_p2[43:12]}};

assign gradient_7_V_d0 = {{p_Val2_15_7_fu_5408_p2[43:12]}};

assign gradient_8_V_d0 = {{p_Val2_15_8_fu_5414_p2[43:12]}};

assign gradient_9_V_d0 = {{p_Val2_15_9_fu_5420_p2[43:12]}};

assign i_0_i3_fu_2504_p1 = i_0_i_reg_2459;

assign i_0_i4_fu_3682_p1 = i_0_i1_reg_2470;

assign i_0_i5_fu_4178_p1 = i_0_i2_reg_2481;

assign i_1_fu_3676_p2 = (i_0_i1_reg_2470 + 6'd1);

assign i_2_fu_4172_p2 = (i_0_i2_reg_2481 + 6'd1);

assign i_fu_2498_p2 = (i_0_i_reg_2459 + 6'd1);

assign index_V_2_fu_3526_p4 = {{p_Val2_s_reg_2447[22:11]}};

assign index_V_fu_3568_p2 = ($signed(12'd2048) - $signed(tmp_s_fu_3558_p4));

assign lut_V_address0 = tmp_4_fu_3582_p1;

assign p_056_0_i_i_fu_3574_p3 = ((tmp_fu_3544_p3[0:0] === 1'b1) ? index_V_fu_3568_p2 : index_V_2_fu_3526_p4);

assign p_Val2_10_fu_4264_p2 = (tmp_12_fu_4256_p3 + p_Val2_8_fu_4250_p2);

assign p_Val2_15_10_fu_5432_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_11_fu_5438_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_12_fu_5444_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_13_fu_5450_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_14_fu_5456_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_15_fu_5462_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_16_fu_5468_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_17_fu_5474_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_18_fu_5480_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_19_fu_5486_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_1_fu_5372_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_20_fu_5492_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_21_fu_5498_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_22_fu_5504_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_23_fu_5510_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_24_fu_5516_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_25_fu_5522_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_26_fu_5528_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_27_fu_5534_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_28_fu_5540_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_29_fu_5546_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_2_fu_5378_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_30_fu_5552_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_3_fu_5384_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_4_fu_5390_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_5_fu_5396_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_6_fu_5402_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_7_fu_5408_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_8_fu_5414_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_9_fu_5420_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_15_s_fu_5426_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_17_10_fu_4635_p0 = gradient_11_V_q0;

assign p_Val2_17_10_fu_4635_p2 = ($signed(p_Val2_17_10_fu_4635_p0) * $signed(-51'h53000000));

assign p_Val2_17_11_fu_4670_p0 = gradient_12_V_q0;

assign p_Val2_17_11_fu_4670_p2 = ($signed(p_Val2_17_11_fu_4670_p0) * $signed(-51'h53000000));

assign p_Val2_17_12_fu_4705_p0 = gradient_13_V_q0;

assign p_Val2_17_12_fu_4705_p2 = ($signed(p_Val2_17_12_fu_4705_p0) * $signed(-51'h53000000));

assign p_Val2_17_13_fu_4740_p0 = gradient_14_V_q0;

assign p_Val2_17_13_fu_4740_p2 = ($signed(p_Val2_17_13_fu_4740_p0) * $signed(-51'h53000000));

assign p_Val2_17_14_fu_4775_p0 = gradient_15_V_q0;

assign p_Val2_17_14_fu_4775_p2 = ($signed(p_Val2_17_14_fu_4775_p0) * $signed(-51'h53000000));

assign p_Val2_17_15_fu_4810_p0 = gradient_16_V_q0;

assign p_Val2_17_15_fu_4810_p2 = ($signed(p_Val2_17_15_fu_4810_p0) * $signed(-51'h53000000));

assign p_Val2_17_16_fu_4845_p0 = gradient_17_V_q0;

assign p_Val2_17_16_fu_4845_p2 = ($signed(p_Val2_17_16_fu_4845_p0) * $signed(-51'h53000000));

assign p_Val2_17_17_fu_4880_p0 = gradient_18_V_q0;

assign p_Val2_17_17_fu_4880_p2 = ($signed(p_Val2_17_17_fu_4880_p0) * $signed(-51'h53000000));

assign p_Val2_17_18_fu_4915_p0 = gradient_19_V_q0;

assign p_Val2_17_18_fu_4915_p2 = ($signed(p_Val2_17_18_fu_4915_p0) * $signed(-51'h53000000));

assign p_Val2_17_19_fu_4950_p0 = gradient_20_V_q0;

assign p_Val2_17_19_fu_4950_p2 = ($signed(p_Val2_17_19_fu_4950_p0) * $signed(-51'h53000000));

assign p_Val2_17_1_fu_4285_p0 = gradient_1_V_q0;

assign p_Val2_17_1_fu_4285_p2 = ($signed(p_Val2_17_1_fu_4285_p0) * $signed(-51'h53000000));

assign p_Val2_17_20_fu_4985_p0 = gradient_21_V_q0;

assign p_Val2_17_20_fu_4985_p2 = ($signed(p_Val2_17_20_fu_4985_p0) * $signed(-51'h53000000));

assign p_Val2_17_21_fu_5020_p0 = gradient_22_V_q0;

assign p_Val2_17_21_fu_5020_p2 = ($signed(p_Val2_17_21_fu_5020_p0) * $signed(-51'h53000000));

assign p_Val2_17_22_fu_5055_p0 = gradient_23_V_q0;

assign p_Val2_17_22_fu_5055_p2 = ($signed(p_Val2_17_22_fu_5055_p0) * $signed(-51'h53000000));

assign p_Val2_17_23_fu_5090_p0 = gradient_24_V_q0;

assign p_Val2_17_23_fu_5090_p2 = ($signed(p_Val2_17_23_fu_5090_p0) * $signed(-51'h53000000));

assign p_Val2_17_24_fu_5125_p0 = gradient_25_V_q0;

assign p_Val2_17_24_fu_5125_p2 = ($signed(p_Val2_17_24_fu_5125_p0) * $signed(-51'h53000000));

assign p_Val2_17_25_fu_5160_p0 = gradient_26_V_q0;

assign p_Val2_17_25_fu_5160_p2 = ($signed(p_Val2_17_25_fu_5160_p0) * $signed(-51'h53000000));

assign p_Val2_17_26_fu_5195_p0 = gradient_27_V_q0;

assign p_Val2_17_26_fu_5195_p2 = ($signed(p_Val2_17_26_fu_5195_p0) * $signed(-51'h53000000));

assign p_Val2_17_27_fu_5230_p0 = gradient_28_V_q0;

assign p_Val2_17_27_fu_5230_p2 = ($signed(p_Val2_17_27_fu_5230_p0) * $signed(-51'h53000000));

assign p_Val2_17_28_fu_5265_p0 = gradient_29_V_q0;

assign p_Val2_17_28_fu_5265_p2 = ($signed(p_Val2_17_28_fu_5265_p0) * $signed(-51'h53000000));

assign p_Val2_17_29_fu_5300_p0 = gradient_30_V_q0;

assign p_Val2_17_29_fu_5300_p2 = ($signed(p_Val2_17_29_fu_5300_p0) * $signed(-51'h53000000));

assign p_Val2_17_2_fu_4320_p0 = gradient_2_V_q0;

assign p_Val2_17_2_fu_4320_p2 = ($signed(p_Val2_17_2_fu_4320_p0) * $signed(-51'h53000000));

assign p_Val2_17_30_fu_5335_p0 = gradient_31_V_q0;

assign p_Val2_17_30_fu_5335_p2 = ($signed(p_Val2_17_30_fu_5335_p0) * $signed(-51'h53000000));

assign p_Val2_17_3_fu_4355_p0 = gradient_3_V_q0;

assign p_Val2_17_3_fu_4355_p2 = ($signed(p_Val2_17_3_fu_4355_p0) * $signed(-51'h53000000));

assign p_Val2_17_4_fu_4390_p0 = gradient_4_V_q0;

assign p_Val2_17_4_fu_4390_p2 = ($signed(p_Val2_17_4_fu_4390_p0) * $signed(-51'h53000000));

assign p_Val2_17_5_fu_4425_p0 = gradient_5_V_q0;

assign p_Val2_17_5_fu_4425_p2 = ($signed(p_Val2_17_5_fu_4425_p0) * $signed(-51'h53000000));

assign p_Val2_17_6_fu_4460_p0 = gradient_6_V_q0;

assign p_Val2_17_6_fu_4460_p2 = ($signed(p_Val2_17_6_fu_4460_p0) * $signed(-51'h53000000));

assign p_Val2_17_7_fu_4495_p0 = gradient_7_V_q0;

assign p_Val2_17_7_fu_4495_p2 = ($signed(p_Val2_17_7_fu_4495_p0) * $signed(-51'h53000000));

assign p_Val2_17_8_fu_4530_p0 = gradient_8_V_q0;

assign p_Val2_17_8_fu_4530_p2 = ($signed(p_Val2_17_8_fu_4530_p0) * $signed(-51'h53000000));

assign p_Val2_17_9_fu_4565_p0 = gradient_9_V_q0;

assign p_Val2_17_9_fu_4565_p2 = ($signed(p_Val2_17_9_fu_4565_p0) * $signed(-51'h53000000));

assign p_Val2_17_s_fu_4600_p0 = gradient_10_V_q0;

assign p_Val2_17_s_fu_4600_p2 = ($signed(p_Val2_17_s_fu_4600_p0) * $signed(-51'h53000000));

assign p_Val2_18_10_fu_4649_p2 = (tmp_32_10_fu_4641_p3 + p_Val2_17_10_fu_4635_p2);

assign p_Val2_18_11_fu_4684_p2 = (tmp_32_11_fu_4676_p3 + p_Val2_17_11_fu_4670_p2);

assign p_Val2_18_12_fu_4719_p2 = (tmp_32_12_fu_4711_p3 + p_Val2_17_12_fu_4705_p2);

assign p_Val2_18_13_fu_4754_p2 = (tmp_32_13_fu_4746_p3 + p_Val2_17_13_fu_4740_p2);

assign p_Val2_18_14_fu_4789_p2 = (tmp_32_14_fu_4781_p3 + p_Val2_17_14_fu_4775_p2);

assign p_Val2_18_15_fu_4824_p2 = (tmp_32_15_fu_4816_p3 + p_Val2_17_15_fu_4810_p2);

assign p_Val2_18_16_fu_4859_p2 = (tmp_32_16_fu_4851_p3 + p_Val2_17_16_fu_4845_p2);

assign p_Val2_18_17_fu_4894_p2 = (tmp_32_17_fu_4886_p3 + p_Val2_17_17_fu_4880_p2);

assign p_Val2_18_18_fu_4929_p2 = (tmp_32_18_fu_4921_p3 + p_Val2_17_18_fu_4915_p2);

assign p_Val2_18_19_fu_4964_p2 = (tmp_32_19_fu_4956_p3 + p_Val2_17_19_fu_4950_p2);

assign p_Val2_18_1_fu_4299_p2 = (tmp_32_1_fu_4291_p3 + p_Val2_17_1_fu_4285_p2);

assign p_Val2_18_20_fu_4999_p2 = (tmp_32_20_fu_4991_p3 + p_Val2_17_20_fu_4985_p2);

assign p_Val2_18_21_fu_5034_p2 = (tmp_32_21_fu_5026_p3 + p_Val2_17_21_fu_5020_p2);

assign p_Val2_18_22_fu_5069_p2 = (tmp_32_22_fu_5061_p3 + p_Val2_17_22_fu_5055_p2);

assign p_Val2_18_23_fu_5104_p2 = (tmp_32_23_fu_5096_p3 + p_Val2_17_23_fu_5090_p2);

assign p_Val2_18_24_fu_5139_p2 = (tmp_32_24_fu_5131_p3 + p_Val2_17_24_fu_5125_p2);

assign p_Val2_18_25_fu_5174_p2 = (tmp_32_25_fu_5166_p3 + p_Val2_17_25_fu_5160_p2);

assign p_Val2_18_26_fu_5209_p2 = (tmp_32_26_fu_5201_p3 + p_Val2_17_26_fu_5195_p2);

assign p_Val2_18_27_fu_5244_p2 = (tmp_32_27_fu_5236_p3 + p_Val2_17_27_fu_5230_p2);

assign p_Val2_18_28_fu_5279_p2 = (tmp_32_28_fu_5271_p3 + p_Val2_17_28_fu_5265_p2);

assign p_Val2_18_29_fu_5314_p2 = (tmp_32_29_fu_5306_p3 + p_Val2_17_29_fu_5300_p2);

assign p_Val2_18_2_fu_4334_p2 = (tmp_32_2_fu_4326_p3 + p_Val2_17_2_fu_4320_p2);

assign p_Val2_18_30_fu_5349_p2 = (tmp_32_30_fu_5341_p3 + p_Val2_17_30_fu_5335_p2);

assign p_Val2_18_3_fu_4369_p2 = (tmp_32_3_fu_4361_p3 + p_Val2_17_3_fu_4355_p2);

assign p_Val2_18_4_fu_4404_p2 = (tmp_32_4_fu_4396_p3 + p_Val2_17_4_fu_4390_p2);

assign p_Val2_18_5_fu_4439_p2 = (tmp_32_5_fu_4431_p3 + p_Val2_17_5_fu_4425_p2);

assign p_Val2_18_6_fu_4474_p2 = (tmp_32_6_fu_4466_p3 + p_Val2_17_6_fu_4460_p2);

assign p_Val2_18_7_fu_4509_p2 = (tmp_32_7_fu_4501_p3 + p_Val2_17_7_fu_4495_p2);

assign p_Val2_18_8_fu_4544_p2 = (tmp_32_8_fu_4536_p3 + p_Val2_17_8_fu_4530_p2);

assign p_Val2_18_9_fu_4579_p2 = (tmp_32_9_fu_4571_p3 + p_Val2_17_9_fu_4565_p2);

assign p_Val2_18_s_fu_4614_p2 = (tmp_32_s_fu_4606_p3 + p_Val2_17_s_fu_4600_p2);

assign p_Val2_2_10_fu_2844_p0 = theta_local_11_V_q0;

assign p_Val2_2_10_fu_2844_p1 = training_instance_V_11_q0;

assign p_Val2_2_10_fu_2844_p2 = ($signed(p_Val2_2_10_fu_2844_p0) * $signed(p_Val2_2_10_fu_2844_p1));

assign p_Val2_2_11_fu_2868_p0 = theta_local_12_V_q0;

assign p_Val2_2_11_fu_2868_p1 = training_instance_V_12_q0;

assign p_Val2_2_11_fu_2868_p2 = ($signed(p_Val2_2_11_fu_2868_p0) * $signed(p_Val2_2_11_fu_2868_p1));

assign p_Val2_2_12_fu_2892_p0 = theta_local_13_V_q0;

assign p_Val2_2_12_fu_2892_p1 = training_instance_V_13_q0;

assign p_Val2_2_12_fu_2892_p2 = ($signed(p_Val2_2_12_fu_2892_p0) * $signed(p_Val2_2_12_fu_2892_p1));

assign p_Val2_2_13_fu_2916_p0 = theta_local_14_V_q0;

assign p_Val2_2_13_fu_2916_p1 = training_instance_V_14_q0;

assign p_Val2_2_13_fu_2916_p2 = ($signed(p_Val2_2_13_fu_2916_p0) * $signed(p_Val2_2_13_fu_2916_p1));

assign p_Val2_2_14_fu_2940_p0 = theta_local_15_V_q0;

assign p_Val2_2_14_fu_2940_p1 = training_instance_V_15_q0;

assign p_Val2_2_14_fu_2940_p2 = ($signed(p_Val2_2_14_fu_2940_p0) * $signed(p_Val2_2_14_fu_2940_p1));

assign p_Val2_2_15_fu_2964_p0 = theta_local_16_V_q0;

assign p_Val2_2_15_fu_2964_p1 = training_instance_V_16_q0;

assign p_Val2_2_15_fu_2964_p2 = ($signed(p_Val2_2_15_fu_2964_p0) * $signed(p_Val2_2_15_fu_2964_p1));

assign p_Val2_2_16_fu_2988_p0 = theta_local_17_V_q0;

assign p_Val2_2_16_fu_2988_p1 = training_instance_V_17_q0;

assign p_Val2_2_16_fu_2988_p2 = ($signed(p_Val2_2_16_fu_2988_p0) * $signed(p_Val2_2_16_fu_2988_p1));

assign p_Val2_2_17_fu_3012_p0 = theta_local_18_V_q0;

assign p_Val2_2_17_fu_3012_p1 = training_instance_V_18_q0;

assign p_Val2_2_17_fu_3012_p2 = ($signed(p_Val2_2_17_fu_3012_p0) * $signed(p_Val2_2_17_fu_3012_p1));

assign p_Val2_2_18_fu_3036_p0 = theta_local_19_V_q0;

assign p_Val2_2_18_fu_3036_p1 = training_instance_V_19_q0;

assign p_Val2_2_18_fu_3036_p2 = ($signed(p_Val2_2_18_fu_3036_p0) * $signed(p_Val2_2_18_fu_3036_p1));

assign p_Val2_2_19_fu_3060_p0 = theta_local_20_V_q0;

assign p_Val2_2_19_fu_3060_p1 = training_instance_V_20_q0;

assign p_Val2_2_19_fu_3060_p2 = ($signed(p_Val2_2_19_fu_3060_p0) * $signed(p_Val2_2_19_fu_3060_p1));

assign p_Val2_2_1_fu_2604_p0 = theta_local_1_V_q0;

assign p_Val2_2_1_fu_2604_p1 = training_instance_V_1_q0;

assign p_Val2_2_1_fu_2604_p2 = ($signed(p_Val2_2_1_fu_2604_p0) * $signed(p_Val2_2_1_fu_2604_p1));

assign p_Val2_2_20_fu_3084_p0 = theta_local_21_V_q0;

assign p_Val2_2_20_fu_3084_p1 = training_instance_V_21_q0;

assign p_Val2_2_20_fu_3084_p2 = ($signed(p_Val2_2_20_fu_3084_p0) * $signed(p_Val2_2_20_fu_3084_p1));

assign p_Val2_2_21_fu_3108_p0 = theta_local_22_V_q0;

assign p_Val2_2_21_fu_3108_p1 = training_instance_V_22_q0;

assign p_Val2_2_21_fu_3108_p2 = ($signed(p_Val2_2_21_fu_3108_p0) * $signed(p_Val2_2_21_fu_3108_p1));

assign p_Val2_2_22_fu_3132_p0 = theta_local_23_V_q0;

assign p_Val2_2_22_fu_3132_p1 = training_instance_V_23_q0;

assign p_Val2_2_22_fu_3132_p2 = ($signed(p_Val2_2_22_fu_3132_p0) * $signed(p_Val2_2_22_fu_3132_p1));

assign p_Val2_2_23_fu_3156_p0 = theta_local_24_V_q0;

assign p_Val2_2_23_fu_3156_p1 = training_instance_V_24_q0;

assign p_Val2_2_23_fu_3156_p2 = ($signed(p_Val2_2_23_fu_3156_p0) * $signed(p_Val2_2_23_fu_3156_p1));

assign p_Val2_2_24_fu_3180_p0 = theta_local_25_V_q0;

assign p_Val2_2_24_fu_3180_p1 = training_instance_V_25_q0;

assign p_Val2_2_24_fu_3180_p2 = ($signed(p_Val2_2_24_fu_3180_p0) * $signed(p_Val2_2_24_fu_3180_p1));

assign p_Val2_2_25_fu_3204_p0 = theta_local_26_V_q0;

assign p_Val2_2_25_fu_3204_p1 = training_instance_V_26_q0;

assign p_Val2_2_25_fu_3204_p2 = ($signed(p_Val2_2_25_fu_3204_p0) * $signed(p_Val2_2_25_fu_3204_p1));

assign p_Val2_2_26_fu_3228_p0 = theta_local_27_V_q0;

assign p_Val2_2_26_fu_3228_p1 = training_instance_V_27_q0;

assign p_Val2_2_26_fu_3228_p2 = ($signed(p_Val2_2_26_fu_3228_p0) * $signed(p_Val2_2_26_fu_3228_p1));

assign p_Val2_2_27_fu_3252_p0 = theta_local_28_V_q0;

assign p_Val2_2_27_fu_3252_p1 = training_instance_V_28_q0;

assign p_Val2_2_27_fu_3252_p2 = ($signed(p_Val2_2_27_fu_3252_p0) * $signed(p_Val2_2_27_fu_3252_p1));

assign p_Val2_2_28_fu_3276_p0 = theta_local_29_V_q0;

assign p_Val2_2_28_fu_3276_p1 = training_instance_V_29_q0;

assign p_Val2_2_28_fu_3276_p2 = ($signed(p_Val2_2_28_fu_3276_p0) * $signed(p_Val2_2_28_fu_3276_p1));

assign p_Val2_2_29_fu_3300_p0 = theta_local_30_V_q0;

assign p_Val2_2_29_fu_3300_p1 = training_instance_V_30_q0;

assign p_Val2_2_29_fu_3300_p2 = ($signed(p_Val2_2_29_fu_3300_p0) * $signed(p_Val2_2_29_fu_3300_p1));

assign p_Val2_2_2_fu_2628_p0 = theta_local_2_V_q0;

assign p_Val2_2_2_fu_2628_p1 = training_instance_V_2_q0;

assign p_Val2_2_2_fu_2628_p2 = ($signed(p_Val2_2_2_fu_2628_p0) * $signed(p_Val2_2_2_fu_2628_p1));

assign p_Val2_2_30_fu_3324_p0 = theta_local_31_V_q0;

assign p_Val2_2_30_fu_3324_p1 = training_instance_V_31_q0;

assign p_Val2_2_30_fu_3324_p2 = ($signed(p_Val2_2_30_fu_3324_p0) * $signed(p_Val2_2_30_fu_3324_p1));

assign p_Val2_2_3_fu_2652_p0 = theta_local_3_V_q0;

assign p_Val2_2_3_fu_2652_p1 = training_instance_V_3_q0;

assign p_Val2_2_3_fu_2652_p2 = ($signed(p_Val2_2_3_fu_2652_p0) * $signed(p_Val2_2_3_fu_2652_p1));

assign p_Val2_2_4_fu_2676_p0 = theta_local_4_V_q0;

assign p_Val2_2_4_fu_2676_p1 = training_instance_V_4_q0;

assign p_Val2_2_4_fu_2676_p2 = ($signed(p_Val2_2_4_fu_2676_p0) * $signed(p_Val2_2_4_fu_2676_p1));

assign p_Val2_2_5_fu_2700_p0 = theta_local_5_V_q0;

assign p_Val2_2_5_fu_2700_p1 = training_instance_V_5_q0;

assign p_Val2_2_5_fu_2700_p2 = ($signed(p_Val2_2_5_fu_2700_p0) * $signed(p_Val2_2_5_fu_2700_p1));

assign p_Val2_2_6_fu_2724_p0 = theta_local_6_V_q0;

assign p_Val2_2_6_fu_2724_p1 = training_instance_V_6_q0;

assign p_Val2_2_6_fu_2724_p2 = ($signed(p_Val2_2_6_fu_2724_p0) * $signed(p_Val2_2_6_fu_2724_p1));

assign p_Val2_2_7_fu_2748_p0 = theta_local_7_V_q0;

assign p_Val2_2_7_fu_2748_p1 = training_instance_V_7_q0;

assign p_Val2_2_7_fu_2748_p2 = ($signed(p_Val2_2_7_fu_2748_p0) * $signed(p_Val2_2_7_fu_2748_p1));

assign p_Val2_2_8_fu_2772_p0 = theta_local_8_V_q0;

assign p_Val2_2_8_fu_2772_p1 = training_instance_V_8_q0;

assign p_Val2_2_8_fu_2772_p2 = ($signed(p_Val2_2_8_fu_2772_p0) * $signed(p_Val2_2_8_fu_2772_p1));

assign p_Val2_2_9_fu_2796_p0 = theta_local_9_V_q0;

assign p_Val2_2_9_fu_2796_p1 = training_instance_V_9_q0;

assign p_Val2_2_9_fu_2796_p2 = ($signed(p_Val2_2_9_fu_2796_p0) * $signed(p_Val2_2_9_fu_2796_p1));

assign p_Val2_2_fu_2580_p0 = theta_local_0_V_q0;

assign p_Val2_2_fu_2580_p1 = training_instance_V_s_q0;

assign p_Val2_2_fu_2580_p2 = ($signed(p_Val2_2_fu_2580_p0) * $signed(p_Val2_2_fu_2580_p1));

assign p_Val2_2_s_fu_2820_p0 = theta_local_10_V_q0;

assign p_Val2_2_s_fu_2820_p1 = training_instance_V_10_q0;

assign p_Val2_2_s_fu_2820_p2 = ($signed(p_Val2_2_s_fu_2820_p0) * $signed(p_Val2_2_s_fu_2820_p1));

assign p_Val2_3_fu_3536_p3 = {{index_V_2_fu_3526_p4}, {11'd0}};

assign p_Val2_4_10_fu_2850_p4 = {{p_Val2_2_10_fu_2844_p2[43:12]}};

assign p_Val2_4_11_fu_2874_p4 = {{p_Val2_2_11_fu_2868_p2[43:12]}};

assign p_Val2_4_12_fu_2898_p4 = {{p_Val2_2_12_fu_2892_p2[43:12]}};

assign p_Val2_4_13_fu_2922_p4 = {{p_Val2_2_13_fu_2916_p2[43:12]}};

assign p_Val2_4_14_fu_2946_p4 = {{p_Val2_2_14_fu_2940_p2[43:12]}};

assign p_Val2_4_15_fu_2970_p4 = {{p_Val2_2_15_fu_2964_p2[43:12]}};

assign p_Val2_4_16_fu_2994_p4 = {{p_Val2_2_16_fu_2988_p2[43:12]}};

assign p_Val2_4_17_fu_3018_p4 = {{p_Val2_2_17_fu_3012_p2[43:12]}};

assign p_Val2_4_18_fu_3042_p4 = {{p_Val2_2_18_fu_3036_p2[43:12]}};

assign p_Val2_4_19_fu_3066_p4 = {{p_Val2_2_19_fu_3060_p2[43:12]}};

assign p_Val2_4_1_fu_2610_p4 = {{p_Val2_2_1_fu_2604_p2[43:12]}};

assign p_Val2_4_20_fu_3090_p4 = {{p_Val2_2_20_fu_3084_p2[43:12]}};

assign p_Val2_4_21_fu_3114_p4 = {{p_Val2_2_21_fu_3108_p2[43:12]}};

assign p_Val2_4_22_fu_3138_p4 = {{p_Val2_2_22_fu_3132_p2[43:12]}};

assign p_Val2_4_23_fu_3162_p4 = {{p_Val2_2_23_fu_3156_p2[43:12]}};

assign p_Val2_4_24_fu_3186_p4 = {{p_Val2_2_24_fu_3180_p2[43:12]}};

assign p_Val2_4_25_fu_3210_p4 = {{p_Val2_2_25_fu_3204_p2[43:12]}};

assign p_Val2_4_26_fu_3234_p4 = {{p_Val2_2_26_fu_3228_p2[43:12]}};

assign p_Val2_4_27_fu_3258_p4 = {{p_Val2_2_27_fu_3252_p2[43:12]}};

assign p_Val2_4_28_fu_3282_p4 = {{p_Val2_2_28_fu_3276_p2[43:12]}};

assign p_Val2_4_29_fu_3306_p4 = {{p_Val2_2_29_fu_3300_p2[43:12]}};

assign p_Val2_4_2_fu_2634_p4 = {{p_Val2_2_2_fu_2628_p2[43:12]}};

assign p_Val2_4_30_fu_3330_p4 = {{p_Val2_2_30_fu_3324_p2[43:12]}};

assign p_Val2_4_3_fu_2658_p4 = {{p_Val2_2_3_fu_2652_p2[43:12]}};

assign p_Val2_4_4_fu_2682_p4 = {{p_Val2_2_4_fu_2676_p2[43:12]}};

assign p_Val2_4_5_fu_2706_p4 = {{p_Val2_2_5_fu_2700_p2[43:12]}};

assign p_Val2_4_6_fu_2730_p4 = {{p_Val2_2_6_fu_2724_p2[43:12]}};

assign p_Val2_4_7_fu_2754_p4 = {{p_Val2_2_7_fu_2748_p2[43:12]}};

assign p_Val2_4_8_fu_2778_p4 = {{p_Val2_2_8_fu_2772_p2[43:12]}};

assign p_Val2_4_9_fu_2802_p4 = {{p_Val2_2_9_fu_2796_p2[43:12]}};

assign p_Val2_4_fu_2586_p4 = {{p_Val2_2_fu_2580_p2[43:12]}};

assign p_Val2_4_s_fu_2826_p4 = {{p_Val2_2_s_fu_2820_p2[43:12]}};

assign p_Val2_5_fu_3552_p2 = (23'd0 - p_Val2_3_fu_3536_p3);

assign p_Val2_5_s_fu_3520_p2 = (p_Val2_s_reg_2447 + tmp_8_fu_3514_p2);

assign p_Val2_7_fu_3637_p3 = ((tmp_7_fu_3631_p2[0:0] === 1'b1) ? sel_tmp_fu_3623_p3 : tmp_9_cast_fu_3607_p1);

assign p_Val2_8_cast_fu_3645_p1 = p_Val2_7_fu_3637_p3;

assign p_Val2_8_fu_4250_p0 = gradient_0_V_q0;

assign p_Val2_8_fu_4250_p2 = ($signed(p_Val2_8_fu_4250_p0) * $signed(-51'h53000000));

assign p_Val2_9_fu_5366_p0 = OP1_V_1_cast_reg_5932;

assign p_Val2_s_24_fu_3660_p2 = (p_Val2_8_cast_fu_3645_p1 - tmp_11_cast_fu_3656_p1);

assign sel_tmp1_fu_3611_p2 = (tmp_1_fu_3587_p2 ^ 1'd1);

assign sel_tmp2_fu_3617_p2 = (tmp_3_fu_3593_p2 & sel_tmp1_fu_3611_p2);

assign sel_tmp_fu_3623_p3 = ((sel_tmp2_fu_3617_p2[0:0] === 1'b1) ? 20'd0 : 20'd524288);

assign theta_local_0_V_address1 = theta_local_0_V_add_1_reg_6187;

assign theta_local_0_V_d1 = {{p_Val2_10_fu_4264_p2[50:19]}};

assign theta_local_10_V_address1 = theta_local_10_V_ad_1_reg_6297;

assign theta_local_10_V_d1 = {{p_Val2_18_s_fu_4614_p2[50:19]}};

assign theta_local_11_V_address1 = theta_local_11_V_ad_1_reg_6308;

assign theta_local_11_V_d1 = {{p_Val2_18_10_fu_4649_p2[50:19]}};

assign theta_local_12_V_address1 = theta_local_12_V_ad_1_reg_6319;

assign theta_local_12_V_d1 = {{p_Val2_18_11_fu_4684_p2[50:19]}};

assign theta_local_13_V_address1 = theta_local_13_V_ad_1_reg_6330;

assign theta_local_13_V_d1 = {{p_Val2_18_12_fu_4719_p2[50:19]}};

assign theta_local_14_V_address1 = theta_local_14_V_ad_1_reg_6341;

assign theta_local_14_V_d1 = {{p_Val2_18_13_fu_4754_p2[50:19]}};

assign theta_local_15_V_address1 = theta_local_15_V_ad_1_reg_6352;

assign theta_local_15_V_d1 = {{p_Val2_18_14_fu_4789_p2[50:19]}};

assign theta_local_16_V_address1 = theta_local_16_V_ad_1_reg_6363;

assign theta_local_16_V_d1 = {{p_Val2_18_15_fu_4824_p2[50:19]}};

assign theta_local_17_V_address1 = theta_local_17_V_ad_1_reg_6374;

assign theta_local_17_V_d1 = {{p_Val2_18_16_fu_4859_p2[50:19]}};

assign theta_local_18_V_address1 = theta_local_18_V_ad_1_reg_6385;

assign theta_local_18_V_d1 = {{p_Val2_18_17_fu_4894_p2[50:19]}};

assign theta_local_19_V_address1 = theta_local_19_V_ad_1_reg_6396;

assign theta_local_19_V_d1 = {{p_Val2_18_18_fu_4929_p2[50:19]}};

assign theta_local_1_V_address1 = theta_local_1_V_add_1_reg_6198;

assign theta_local_1_V_d1 = {{p_Val2_18_1_fu_4299_p2[50:19]}};

assign theta_local_20_V_address1 = theta_local_20_V_ad_1_reg_6407;

assign theta_local_20_V_d1 = {{p_Val2_18_19_fu_4964_p2[50:19]}};

assign theta_local_21_V_address1 = theta_local_21_V_ad_1_reg_6418;

assign theta_local_21_V_d1 = {{p_Val2_18_20_fu_4999_p2[50:19]}};

assign theta_local_22_V_address1 = theta_local_22_V_ad_1_reg_6429;

assign theta_local_22_V_d1 = {{p_Val2_18_21_fu_5034_p2[50:19]}};

assign theta_local_23_V_address1 = theta_local_23_V_ad_1_reg_6440;

assign theta_local_23_V_d1 = {{p_Val2_18_22_fu_5069_p2[50:19]}};

assign theta_local_24_V_address1 = theta_local_24_V_ad_1_reg_6451;

assign theta_local_24_V_d1 = {{p_Val2_18_23_fu_5104_p2[50:19]}};

assign theta_local_25_V_address1 = theta_local_25_V_ad_1_reg_6462;

assign theta_local_25_V_d1 = {{p_Val2_18_24_fu_5139_p2[50:19]}};

assign theta_local_26_V_address1 = theta_local_26_V_ad_1_reg_6473;

assign theta_local_26_V_d1 = {{p_Val2_18_25_fu_5174_p2[50:19]}};

assign theta_local_27_V_address1 = theta_local_27_V_ad_1_reg_6484;

assign theta_local_27_V_d1 = {{p_Val2_18_26_fu_5209_p2[50:19]}};

assign theta_local_28_V_address1 = theta_local_28_V_ad_1_reg_6495;

assign theta_local_28_V_d1 = {{p_Val2_18_27_fu_5244_p2[50:19]}};

assign theta_local_29_V_address1 = theta_local_29_V_ad_1_reg_6506;

assign theta_local_29_V_d1 = {{p_Val2_18_28_fu_5279_p2[50:19]}};

assign theta_local_2_V_address1 = theta_local_2_V_add_1_reg_6209;

assign theta_local_2_V_d1 = {{p_Val2_18_2_fu_4334_p2[50:19]}};

assign theta_local_30_V_address1 = theta_local_30_V_ad_1_reg_6517;

assign theta_local_30_V_d1 = {{p_Val2_18_29_fu_5314_p2[50:19]}};

assign theta_local_31_V_address1 = theta_local_31_V_ad_1_reg_6528;

assign theta_local_31_V_d1 = {{p_Val2_18_30_fu_5349_p2[50:19]}};

assign theta_local_3_V_address1 = theta_local_3_V_add_1_reg_6220;

assign theta_local_3_V_d1 = {{p_Val2_18_3_fu_4369_p2[50:19]}};

assign theta_local_4_V_address1 = theta_local_4_V_add_1_reg_6231;

assign theta_local_4_V_d1 = {{p_Val2_18_4_fu_4404_p2[50:19]}};

assign theta_local_5_V_address1 = theta_local_5_V_add_1_reg_6242;

assign theta_local_5_V_d1 = {{p_Val2_18_5_fu_4439_p2[50:19]}};

assign theta_local_6_V_address1 = theta_local_6_V_add_1_reg_6253;

assign theta_local_6_V_d1 = {{p_Val2_18_6_fu_4474_p2[50:19]}};

assign theta_local_7_V_address1 = theta_local_7_V_add_1_reg_6264;

assign theta_local_7_V_d1 = {{p_Val2_18_7_fu_4509_p2[50:19]}};

assign theta_local_8_V_address1 = theta_local_8_V_add_1_reg_6275;

assign theta_local_8_V_d1 = {{p_Val2_18_8_fu_4544_p2[50:19]}};

assign theta_local_9_V_address1 = theta_local_9_V_add_1_reg_6286;

assign theta_local_9_V_d1 = {{p_Val2_18_9_fu_4579_p2[50:19]}};

assign tmp10_fu_3388_p2 = (tmp12_fu_3382_p2 + tmp11_fu_3376_p2);

assign tmp11_fu_3376_p2 = (p_Val2_4_8_fu_2778_p4 + p_Val2_4_9_fu_2802_p4);

assign tmp12_fu_3382_p2 = (p_Val2_4_s_fu_2826_p4 + p_Val2_4_10_fu_2850_p4);

assign tmp13_fu_3406_p2 = (tmp15_fu_3400_p2 + tmp14_fu_3394_p2);

assign tmp14_fu_3394_p2 = (p_Val2_4_11_fu_2874_p4 + p_Val2_4_12_fu_2898_p4);

assign tmp15_fu_3400_p2 = (p_Val2_4_13_fu_2922_p4 + p_Val2_4_14_fu_2946_p4);

assign tmp16_fu_3509_p2 = (tmp24_reg_5917 + tmp17_fu_3505_p2);

assign tmp17_fu_3505_p2 = (tmp21_reg_5912 + tmp18_reg_5907);

assign tmp18_fu_3430_p2 = (tmp20_fu_3424_p2 + tmp19_fu_3418_p2);

assign tmp19_fu_3418_p2 = (p_Val2_4_15_fu_2970_p4 + p_Val2_4_16_fu_2994_p4);

assign tmp1_fu_3500_p2 = (tmp9_reg_5902 + tmp2_fu_3496_p2);

assign tmp20_fu_3424_p2 = (p_Val2_4_17_fu_3018_p4 + p_Val2_4_18_fu_3042_p4);

assign tmp21_fu_3448_p2 = (tmp23_fu_3442_p2 + tmp22_fu_3436_p2);

assign tmp22_fu_3436_p2 = (p_Val2_4_19_fu_3066_p4 + p_Val2_4_20_fu_3090_p4);

assign tmp23_fu_3442_p2 = (p_Val2_4_21_fu_3114_p4 + p_Val2_4_22_fu_3138_p4);

assign tmp24_fu_3490_p2 = (tmp28_fu_3484_p2 + tmp25_fu_3466_p2);

assign tmp25_fu_3466_p2 = (tmp27_fu_3460_p2 + tmp26_fu_3454_p2);

assign tmp26_fu_3454_p2 = (p_Val2_4_23_fu_3162_p4 + p_Val2_4_24_fu_3186_p4);

assign tmp27_fu_3460_p2 = (p_Val2_4_25_fu_3210_p4 + p_Val2_4_26_fu_3234_p4);

assign tmp28_fu_3484_p2 = (tmp30_fu_3478_p2 + tmp29_fu_3472_p2);

assign tmp29_fu_3472_p2 = (p_Val2_4_27_fu_3258_p4 + p_Val2_4_28_fu_3282_p4);

assign tmp2_fu_3496_p2 = (tmp6_reg_5897 + tmp3_reg_5892);

assign tmp30_fu_3478_p2 = (p_Val2_4_29_fu_3306_p4 + p_Val2_4_30_fu_3330_p4);

assign tmp3_fu_3352_p2 = (tmp5_fu_3346_p2 + tmp4_fu_3340_p2);

assign tmp4_fu_3340_p2 = (p_Val2_4_fu_2586_p4 + p_Val2_4_1_fu_2610_p4);

assign tmp5_fu_3346_p2 = (p_Val2_4_2_fu_2634_p4 + p_Val2_4_3_fu_2658_p4);

assign tmp6_fu_3370_p2 = (tmp8_fu_3364_p2 + tmp7_fu_3358_p2);

assign tmp7_fu_3358_p2 = (p_Val2_4_4_fu_2682_p4 + p_Val2_4_5_fu_2706_p4);

assign tmp8_fu_3364_p2 = (p_Val2_4_6_fu_2730_p4 + p_Val2_4_7_fu_2754_p4);

assign tmp9_fu_3412_p2 = (tmp13_fu_3406_p2 + tmp10_fu_3388_p2);

assign tmp_11_cast_fu_3656_p1 = tmp_5_fu_3649_p3;

assign tmp_12_fu_4256_p3 = {{theta_local_0_V_q0}, {19'd0}};

assign tmp_1_fu_3587_p2 = (($signed(p_Val2_s_reg_2447) > $signed(32'd2097152)) ? 1'b1 : 1'b0);

assign tmp_32_10_fu_4641_p3 = {{theta_local_11_V_q0}, {19'd0}};

assign tmp_32_11_fu_4676_p3 = {{theta_local_12_V_q0}, {19'd0}};

assign tmp_32_12_fu_4711_p3 = {{theta_local_13_V_q0}, {19'd0}};

assign tmp_32_13_fu_4746_p3 = {{theta_local_14_V_q0}, {19'd0}};

assign tmp_32_14_fu_4781_p3 = {{theta_local_15_V_q0}, {19'd0}};

assign tmp_32_15_fu_4816_p3 = {{theta_local_16_V_q0}, {19'd0}};

assign tmp_32_16_fu_4851_p3 = {{theta_local_17_V_q0}, {19'd0}};

assign tmp_32_17_fu_4886_p3 = {{theta_local_18_V_q0}, {19'd0}};

assign tmp_32_18_fu_4921_p3 = {{theta_local_19_V_q0}, {19'd0}};

assign tmp_32_19_fu_4956_p3 = {{theta_local_20_V_q0}, {19'd0}};

assign tmp_32_1_fu_4291_p3 = {{theta_local_1_V_q0}, {19'd0}};

assign tmp_32_20_fu_4991_p3 = {{theta_local_21_V_q0}, {19'd0}};

assign tmp_32_21_fu_5026_p3 = {{theta_local_22_V_q0}, {19'd0}};

assign tmp_32_22_fu_5061_p3 = {{theta_local_23_V_q0}, {19'd0}};

assign tmp_32_23_fu_5096_p3 = {{theta_local_24_V_q0}, {19'd0}};

assign tmp_32_24_fu_5131_p3 = {{theta_local_25_V_q0}, {19'd0}};

assign tmp_32_25_fu_5166_p3 = {{theta_local_26_V_q0}, {19'd0}};

assign tmp_32_26_fu_5201_p3 = {{theta_local_27_V_q0}, {19'd0}};

assign tmp_32_27_fu_5236_p3 = {{theta_local_28_V_q0}, {19'd0}};

assign tmp_32_28_fu_5271_p3 = {{theta_local_29_V_q0}, {19'd0}};

assign tmp_32_29_fu_5306_p3 = {{theta_local_30_V_q0}, {19'd0}};

assign tmp_32_2_fu_4326_p3 = {{theta_local_2_V_q0}, {19'd0}};

assign tmp_32_30_fu_5341_p3 = {{theta_local_31_V_q0}, {19'd0}};

assign tmp_32_3_fu_4361_p3 = {{theta_local_3_V_q0}, {19'd0}};

assign tmp_32_4_fu_4396_p3 = {{theta_local_4_V_q0}, {19'd0}};

assign tmp_32_5_fu_4431_p3 = {{theta_local_5_V_q0}, {19'd0}};

assign tmp_32_6_fu_4466_p3 = {{theta_local_6_V_q0}, {19'd0}};

assign tmp_32_7_fu_4501_p3 = {{theta_local_7_V_q0}, {19'd0}};

assign tmp_32_8_fu_4536_p3 = {{theta_local_8_V_q0}, {19'd0}};

assign tmp_32_9_fu_4571_p3 = {{theta_local_9_V_q0}, {19'd0}};

assign tmp_32_s_fu_4606_p3 = {{theta_local_10_V_q0}, {19'd0}};

assign tmp_3_fu_3593_p2 = (($signed(p_Val2_s_reg_2447) < $signed(32'd4292870144)) ? 1'b1 : 1'b0);

assign tmp_4_fu_3582_p1 = p_056_0_i_i_fu_3574_p3;

assign tmp_5_fu_3649_p3 = {{training_label_V_rea_reg_5558}, {19'd0}};

assign tmp_7_fu_3631_p2 = (tmp_1_fu_3587_p2 | sel_tmp2_fu_3617_p2);

assign tmp_8_fu_3514_p2 = (tmp16_fu_3509_p2 + tmp1_fu_3500_p2);

assign tmp_9_cast_fu_3607_p1 = tmp_9_fu_3599_p3;

assign tmp_9_fu_3599_p3 = {{lut_V_q0}, {9'd0}};

assign tmp_fu_3544_p3 = p_Val2_s_reg_2447[32'd22];

assign tmp_s_fu_3558_p4 = {{p_Val2_5_fu_3552_p2[22:11]}};

always @ (posedge ap_clk) begin
    OP1_V_1_cast_reg_5932[8:0] <= 9'b000000000;
    i_0_i4_reg_5977[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //a0_compute
