/* Generated by Yosys 0.7+605 (git sha1 d412b172, clang 6.0.0 -fPIC -Os) */

module sp_add(x, y, z);
  input x;
  input y;
  output [1:0] z;
  assign z = x + y;
endmodule
