v 20080127 1
C 40000 40000 0 0 0 title-B.sym
U 49000 50500 49000 49100 10 0
U 49000 49100 50500 49100 10 0
U 50500 49100 50500 50500 10 0
U 50500 50500 49000 50500 10 0
C 49400 50200 1 180 0 in-1.sym
{
T 49400 49900 5 10 0 0 180 0 1
device=INPUT
T 49700 50100 5 10 1 1 180 0 1
refdes=[1]
}
C 49400 49600 1 180 0 in-1.sym
{
T 49400 49300 5 10 0 0 180 0 1
device=INPUT
T 49800 49400 5 10 1 1 180 0 1
refdes=[Enable]
}
C 50700 50400 1 180 0 out-1.sym
{
T 50700 50100 5 10 0 0 180 0 1
device=OUTPUT
T 50100 50300 5 10 1 1 180 0 1
refdes=[3]
}
C 50700 50100 1 180 0 out-1.sym
{
T 50700 49800 5 10 0 0 180 0 1
device=OUTPUT
T 50100 50100 5 10 1 1 180 0 1
refdes=[2]
}
C 50700 49700 1 180 0 out-1.sym
{
T 50700 49400 5 10 0 0 180 0 1
device=OUTPUT
T 50100 49600 5 10 1 1 180 0 1
refdes=[1]
}
C 50700 49400 1 180 0 out-1.sym
{
T 50700 49100 5 10 0 0 180 0 1
device=OUTPUT
T 50100 49400 5 10 1 1 180 0 1
refdes=[0]
}
T 50300 50600 9 10 1 0 0 0 1
U2
U 49000 48500 49000 47100 10 0
U 49000 47100 50500 47100 10 0
U 50500 47100 50500 48500 10 0
U 50500 48500 49000 48500 10 0
C 49400 48200 1 180 0 in-1.sym
{
T 49400 47900 5 10 0 0 180 0 1
device=INPUT
T 49700 48100 5 10 1 1 180 0 1
refdes=[1]
}
C 49400 47600 1 180 0 in-1.sym
{
T 49400 47300 5 10 0 0 180 0 1
device=INPUT
T 49800 47400 5 10 1 1 180 0 1
refdes=[Enable]
}
C 50700 48400 1 180 0 out-1.sym
{
T 50700 48100 5 10 0 0 180 0 1
device=OUTPUT
T 50100 48300 5 10 1 1 180 0 1
refdes=[3]
}
C 50700 48100 1 180 0 out-1.sym
{
T 50700 47800 5 10 0 0 180 0 1
device=OUTPUT
T 50100 48100 5 10 1 1 180 0 1
refdes=[2]
}
C 50700 47700 1 180 0 out-1.sym
{
T 50700 47400 5 10 0 0 180 0 1
device=OUTPUT
T 50100 47600 5 10 1 1 180 0 1
refdes=[1]
}
C 50700 47400 1 180 0 out-1.sym
{
T 50700 47100 5 10 0 0 180 0 1
device=OUTPUT
T 50100 47400 5 10 1 1 180 0 1
refdes=[0]
}
T 50300 48600 9 10 1 0 0 0 1
U3
U 49000 46500 49000 45100 10 0
U 49000 45100 50500 45100 10 0
U 50500 45100 50500 46500 10 0
U 50500 46500 49000 46500 10 0
C 49400 46200 1 180 0 in-1.sym
{
T 49400 45900 5 10 0 0 180 0 1
device=INPUT
T 49700 46100 5 10 1 1 180 0 1
refdes=[1]
}
C 49400 45600 1 180 0 in-1.sym
{
T 49400 45300 5 10 0 0 180 0 1
device=INPUT
T 49800 45300 5 10 1 1 180 0 1
refdes=[Enable]
}
C 50700 46400 1 180 0 out-1.sym
{
T 50700 46100 5 10 0 0 180 0 1
device=OUTPUT
T 50100 46300 5 10 1 1 180 0 1
refdes=[3]
}
C 50700 46100 1 180 0 out-1.sym
{
T 50700 45800 5 10 0 0 180 0 1
device=OUTPUT
T 50100 46100 5 10 1 1 180 0 1
refdes=[2]
}
C 50700 45700 1 180 0 out-1.sym
{
T 50700 45400 5 10 0 0 180 0 1
device=OUTPUT
T 50100 45600 5 10 1 1 180 0 1
refdes=[1]
}
C 50700 45400 1 180 0 out-1.sym
{
T 50700 45100 5 10 0 0 180 0 1
device=OUTPUT
T 50100 45400 5 10 1 1 180 0 1
refdes=[0]
}
T 50300 46600 9 10 1 0 0 0 1
U4
U 49000 44500 49000 43100 10 0
U 49000 43100 50500 43100 10 0
U 50500 43100 50500 44500 10 0
U 50500 44500 49000 44500 10 0
C 49400 44200 1 180 0 in-1.sym
{
T 49400 43900 5 10 0 0 180 0 1
device=INPUT
T 49700 44100 5 10 1 1 180 0 1
refdes=[1]
}
C 49400 43600 1 180 0 in-1.sym
{
T 49400 43300 5 10 0 0 180 0 1
device=INPUT
T 49800 43300 5 10 1 1 180 0 1
refdes=[Enable]
}
C 50700 44400 1 180 0 out-1.sym
{
T 50700 44100 5 10 0 0 180 0 1
device=OUTPUT
T 50100 44300 5 10 1 1 180 0 1
refdes=[3]
}
C 50700 44100 1 180 0 out-1.sym
{
T 50700 43800 5 10 0 0 180 0 1
device=OUTPUT
T 50100 44100 5 10 1 1 180 0 1
refdes=[2]
}
C 50700 43700 1 180 0 out-1.sym
{
T 50700 43400 5 10 0 0 180 0 1
device=OUTPUT
T 50100 43600 5 10 1 1 180 0 1
refdes=[1]
}
C 50700 43400 1 180 0 out-1.sym
{
T 50700 43100 5 10 0 0 180 0 1
device=OUTPUT
T 50100 43400 5 10 1 1 180 0 1
refdes=[0]
}
T 50300 44600 9 10 1 0 0 0 1
U5
U 42600 44500 42600 43100 10 0
U 42600 43100 44100 43100 10 0
U 44100 43100 44100 44500 10 0
U 44100 44500 42600 44500 10 0
C 43000 44200 1 180 0 in-1.sym
{
T 43000 43900 5 10 0 0 180 0 1
device=INPUT
T 43300 44100 5 10 1 1 180 0 1
refdes=[1]
}
C 43000 43900 1 180 0 in-1.sym
{
T 43000 43600 5 10 0 0 180 0 1
device=INPUT
T 43300 43800 5 10 1 1 180 0 1
refdes=[0]
}
C 44300 44400 1 180 0 out-1.sym
{
T 44300 44100 5 10 0 0 180 0 1
device=OUTPUT
T 43700 44300 5 10 1 1 180 0 1
refdes=[3]
}
C 44300 44100 1 180 0 out-1.sym
{
T 44300 43800 5 10 0 0 180 0 1
device=OUTPUT
T 43700 44100 5 10 1 1 180 0 1
refdes=[2]
}
C 44300 43700 1 180 0 out-1.sym
{
T 44300 43400 5 10 0 0 180 0 1
device=OUTPUT
T 43700 43600 5 10 1 1 180 0 1
refdes=[1]
}
C 44300 43400 1 180 0 out-1.sym
{
T 44300 43100 5 10 0 0 180 0 1
device=OUTPUT
T 43700 43400 5 10 1 1 180 0 1
refdes=[0]
}
T 43900 44600 9 10 1 0 0 0 1
U1
C 41600 44000 1 0 0 input-1.sym
{
T 41600 44300 5 10 0 0 0 0 1
device=INPUT
T 40500 44100 5 10 1 0 0 0 1
,Entrada[3]
}
C 41600 43700 1 0 0 input-1.sym
{
T 41600 44000 5 10 0 0 0 0 1
device=INPUT
T 40500 43800 5 10 1 0 0 0 1
,Entrada[2]
}
C 46100 50000 1 0 0 input-1.sym
{
T 46100 50300 5 10 0 0 0 0 1
device=INPUT
T 45000 50000 5 10 1 0 0 0 1
,Entrada[1]
}
C 45700 49700 1 0 0 input-1.sym
{
T 45700 50000 5 10 0 0 0 0 1
device=INPUT
T 44600 49700 5 10 1 0 0 0 1
,Entrada[0]
}
C 41600 43400 1 0 0 input-1.sym
{
T 41600 43700 5 10 0 0 0 0 1
device=INPUT
T 41500 43500 5 10 1 1 180 0 1
refdes=[Enable]
}
C 50700 50200 1 0 0 output-1.sym
{
T 50800 50500 5 10 0 0 0 0 1
device=OUTPUT
T 51700 50300 5 10 1 0 0 0 1
Salida[15]
}
C 50700 49900 1 0 0 output-1.sym
{
T 50800 50200 5 10 0 0 0 0 1
device=OUTPUT
T 51700 50000 5 10 1 0 0 0 1
Salida[14]
}
C 50700 49500 1 0 0 output-1.sym
{
T 50800 49800 5 10 0 0 0 0 1
device=OUTPUT
T 51700 49500 5 10 1 0 0 0 1
Salida[13]
}
C 50700 49200 1 0 0 output-1.sym
{
T 50800 49500 5 10 0 0 0 0 1
device=OUTPUT
T 51700 49200 5 10 1 0 0 0 1
Salida[12]
}
C 50700 48200 1 0 0 output-1.sym
{
T 50800 48500 5 10 0 0 0 0 1
device=OUTPUT
T 51700 48300 5 10 1 0 0 0 1
Salida[11]
}
C 50700 47900 1 0 0 output-1.sym
{
T 50800 48200 5 10 0 0 0 0 1
device=OUTPUT
}
C 50700 47500 1 0 0 output-1.sym
{
T 50800 47800 5 10 0 0 0 0 1
device=OUTPUT
}
C 50700 47200 1 0 0 output-1.sym
{
T 50800 47500 5 10 0 0 0 0 1
device=OUTPUT
T 51700 47200 5 10 1 0 0 0 1
Salida[8]
}
C 50700 46200 1 0 0 output-1.sym
{
T 50800 46500 5 10 0 0 0 0 1
device=OUTPUT
T 51700 46300 5 10 1 0 0 0 1
Salida[7]
}
C 50700 45900 1 0 0 output-1.sym
{
T 50800 46200 5 10 0 0 0 0 1
device=OUTPUT
T 51700 46000 5 10 1 0 0 0 1
Salida[6]
}
C 50700 45500 1 0 0 output-1.sym
{
T 50800 45800 5 10 0 0 0 0 1
device=OUTPUT
T 51700 45500 5 10 1 0 0 0 1
Salida[5]
}
C 50700 45200 1 0 0 output-1.sym
{
T 50800 45500 5 10 0 0 0 0 1
device=OUTPUT
T 51700 45200 5 10 1 0 0 0 1
Salida[4]
}
C 50700 44200 1 0 0 output-1.sym
{
T 50800 44500 5 10 0 0 0 0 1
device=OUTPUT
T 51700 44300 5 10 1 0 0 0 1
Salida[3]
}
C 50700 43900 1 0 0 output-1.sym
{
T 50800 44200 5 10 0 0 0 0 1
device=OUTPUT
T 51700 44000 5 10 1 0 0 0 1
Salida[2]
}
C 50700 43500 1 0 0 output-1.sym
{
T 50800 43800 5 10 0 0 0 0 1
device=OUTPUT
T 51700 43500 5 10 1 0 0 0 1
Salida[1]
}
C 50700 43200 1 0 0 output-1.sym
{
T 50800 43500 5 10 0 0 0 0 1
device=OUTPUT
T 51700 43200 5 10 1 0 0 0 1
Salida[0]
}
C 49400 49900 1 180 0 in-1.sym
{
T 49400 49600 5 10 0 0 180 0 1
device=INPUT
T 49700 49800 5 10 1 1 180 0 1
refdes=[0]
}
C 49400 47900 1 180 0 in-1.sym
{
T 49400 47600 5 10 0 0 180 0 1
device=INPUT
T 49700 47800 5 10 1 1 180 0 1
refdes=[0]
}
C 49400 45900 1 180 0 in-1.sym
{
T 49400 45600 5 10 0 0 180 0 1
device=INPUT
T 49700 45800 5 10 1 1 180 0 1
refdes=[0]
}
C 49400 43900 1 180 0 in-1.sym
{
T 49400 43600 5 10 0 0 180 0 1
device=INPUT
T 49700 43800 5 10 1 1 180 0 1
refdes=[0]
}
N 44300 43300 48800 43300 4
{
T 44500 43400 5 10 1 0 0 0 1
NodoD
}
N 48800 43300 48800 43500 4
N 44300 43600 46000 43600 4
{
T 44500 43700 5 10 1 0 0 0 1
NodoC
}
N 46000 43600 46000 45500 4
N 46000 45500 48800 45500 4
N 44300 44000 45500 44000 4
{
T 44500 44100 5 10 1 0 0 0 1
NodoB
}
N 45500 44000 45500 47500 4
N 45500 47500 48800 47500 4
N 44300 44300 45200 44300 4
{
T 44500 44400 5 10 1 0 0 0 1
NodoA
}
N 45200 44300 45200 49500 4
N 45200 49500 48800 49500 4
C 43000 43600 1 180 0 in-1.sym
{
T 43000 43300 5 10 0 0 180 0 1
device=INPUT
T 43400 43300 5 10 1 1 180 0 1
refdes=[Enable]
}
N 48800 45800 46500 45800 4
N 46500 43800 46500 49800 4
N 48800 49800 46500 49800 4
N 48800 47800 46500 47800 4
N 48800 46100 46900 46100 4
N 46900 44100 46900 50100 4
N 46900 50100 48800 50100 4
N 48800 48100 46900 48100 4
N 48800 43800 46500 43800 4
N 48800 44100 46900 44100 4
