
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M
Install: C:\Microsemi\Libero_SoC_v12.5\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-HTQIEO6U

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202003syn, Build 175R, Built Jun  5 2020 09:18:53, @

Modified Files: 14
FID:  path (prevtimestamp, timestamp)
0        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (N/A, 2020-12-08 18:07:05)
1        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (N/A, 2020-12-08 18:07:05)
2        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2020-12-08 18:07:07)
3        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44)
4        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\CCC_0\system_sb_CCC_0_FCCC.v (N/A, 2020-12-18 11:09:30)
5        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v (N/A, 2020-12-18 11:09:32)
6        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32)
7        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb_MSS\system_sb_MSS.v (N/A, 2020-12-18 11:09:27)
8        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb_MSS\system_sb_MSS_syn.v (N/A, 2020-12-18 11:09:26)
9        C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\generic\smartfusion2.v (N/A, 2020-06-21 09:37:27)
10       C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\vlog\hypermods.v (N/A, 2020-06-21 09:37:56)
11       C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\vlog\scemi_objects.v (N/A, 2020-06-21 09:37:56)
12       C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\vlog\scemi_pipes.svh (N/A, 2020-06-21 09:37:56)
13       C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\vlog\umr_capim.v (N/A, 2020-06-21 09:37:56)

*******************************************************************
Modules that may have changed as a result of file changes: 14
MID:  lib.cell.view
0        work.CoreResetP.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (N/A, 2020-12-08 18:07:05) <-- (module definition)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
1        work.MSS_010.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb_MSS\system_sb_MSS.v (N/A, 2020-12-18 11:09:27) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb_MSS\system_sb_MSS_syn.v (N/A, 2020-12-18 11:09:26) <-- (module definition)
2        work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2020-12-08 18:07:07) <-- (module definition)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
3        work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2020-12-08 18:07:07) <-- (module definition)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
4        work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2020-12-08 18:07:07) <-- (module definition)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
5        work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2020-12-08 18:07:07) <-- (module definition)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
6        work.XTLOSC.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2020-12-08 18:07:07) <-- (module definition)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
7        work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2020-12-08 18:07:07) <-- (module definition)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
8        work.coreresetp_pcie_hotreset.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (N/A, 2020-12-08 18:07:05) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (N/A, 2020-12-08 18:07:05) <-- (module definition)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
9        work.system.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (module definition)
10       work.system_sb.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (module definition)
11       work.system_sb_CCC_0_FCCC.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\CCC_0\system_sb_CCC_0_FCCC.v (N/A, 2020-12-18 11:09:30) <-- (module definition)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
12       work.system_sb_FABOSC_0_OSC.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v (N/A, 2020-12-18 11:09:32) <-- (module definition)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
13       work.system_sb_MSS.verilog may have changed because the following files changed:
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system\system.v (N/A, 2020-12-18 11:10:44) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb\system_sb.v (N/A, 2020-12-18 11:09:32) <-- (may instantiate this module)
                        C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\component\work\system_sb_MSS\system_sb_MSS.v (N/A, 2020-12-18 11:09:27) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
