{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715155911243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715155911250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 16:11:51 2024 " "Processing started: Wed May 08 16:11:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715155911250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155911250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155911251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715155911831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715155911831 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab9_soc.qsys " "Elaborating Platform Designer system entity \"lab9_soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155920274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:03 Progress: Loading Final/lab9_soc.qsys " "2024.05.08.16:12:03 Progress: Loading Final/lab9_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155923833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:04 Progress: Reading input file " "2024.05.08.16:12:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155924329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:04 Progress: Adding VGA_text_mode_controller_0 \[VGA_text_mode_controller 1.0\] " "2024.05.08.16:12:04 Progress: Adding VGA_text_mode_controller_0 \[VGA_text_mode_controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155924414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module VGA_text_mode_controller_0 " "2024.05.08.16:12:05 Progress: Parameterizing module VGA_text_mode_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding clk_0 \[clock_source 18.0\] " "2024.05.08.16:12:05 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module clk_0 " "2024.05.08.16:12:05 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2024.05.08.16:12:05 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module jtag_uart_0 " "2024.05.08.16:12:05 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding keycode \[altera_avalon_pio 18.0\] " "2024.05.08.16:12:05 Progress: Adding keycode \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module keycode " "2024.05.08.16:12:05 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2024.05.08.16:12:05 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module nios2_gen2_0 " "2024.05.08.16:12:05 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\] " "2024.05.08.16:12:05 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module onchip_memory2_0 " "2024.05.08.16:12:05 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.0\] " "2024.05.08.16:12:05 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module otg_hpi_address " "2024.05.08.16:12:05 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.0\] " "2024.05.08.16:12:05 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module otg_hpi_cs " "2024.05.08.16:12:05 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.0\] " "2024.05.08.16:12:05 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module otg_hpi_data " "2024.05.08.16:12:05 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.0\] " "2024.05.08.16:12:05 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module otg_hpi_r " "2024.05.08.16:12:05 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.0\] " "2024.05.08.16:12:05 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module otg_hpi_reset " "2024.05.08.16:12:05 Progress: Parameterizing module otg_hpi_reset" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.0\] " "2024.05.08.16:12:05 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module otg_hpi_w " "2024.05.08.16:12:05 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\] " "2024.05.08.16:12:05 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module sdram " "2024.05.08.16:12:05 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding sdram_pll \[altpll 18.0\] " "2024.05.08.16:12:05 Progress: Adding sdram_pll \[altpll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module sdram_pll " "2024.05.08.16:12:05 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\] " "2024.05.08.16:12:05 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing module sysid_qsys_0 " "2024.05.08.16:12:05 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Building connections " "2024.05.08.16:12:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Parameterizing connections " "2024.05.08.16:12:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:05 Progress: Validating " "2024.05.08.16:12:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155925734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.16:12:06 Progress: Done reading input file " "2024.05.08.16:12:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155926489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab9_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155927201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab9_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155927202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Lab9_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155927202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab9_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155927203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Lab9_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155927203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc: Generating lab9_soc \"lab9_soc\" for QUARTUS_SYNTH " "Lab9_soc: Generating lab9_soc \"lab9_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155927802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0 " "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155930632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155930666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6 " "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155930669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155930674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_text_mode_controller_0: \"lab9_soc\" instantiated VGA_text_mode_controller \"VGA_text_mode_controller_0\" " "VGA_text_mode_controller_0: \"lab9_soc\" instantiated VGA_text_mode_controller \"VGA_text_mode_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155936213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab9_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab9_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155936230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab9_soc_jtag_uart_0 --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0003_jtag_uart_0_gen//lab9_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab9_soc_jtag_uart_0 --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0003_jtag_uart_0_gen//lab9_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155936230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab9_soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab9_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155936511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab9_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab9_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155936517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'lab9_soc_keycode' " "Keycode: Starting RTL generation for module 'lab9_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155936526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab9_soc_keycode --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0004_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0004_keycode_gen//lab9_soc_keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab9_soc_keycode --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0004_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0004_keycode_gen//lab9_soc_keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155936527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'lab9_soc_keycode' " "Keycode: Done RTL generation for module 'lab9_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155936718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"lab9_soc\" instantiated altera_avalon_pio \"keycode\" " "Keycode: \"lab9_soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155936723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab9_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab9_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155937645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab9_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab9_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155937655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab9_soc_onchip_memory2_0 --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0005_onchip_memory2_0_gen//lab9_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab9_soc_onchip_memory2_0 --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0005_onchip_memory2_0_gen//lab9_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155937656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab9_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab9_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155937850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab9_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab9_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155937857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Starting RTL generation for module 'lab9_soc_otg_hpi_address' " "Otg_hpi_address: Starting RTL generation for module 'lab9_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155937867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab9_soc_otg_hpi_address --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0006_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0006_otg_hpi_address_gen//lab9_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab9_soc_otg_hpi_address --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0006_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0006_otg_hpi_address_gen//lab9_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155937868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Done RTL generation for module 'lab9_soc_otg_hpi_address' " "Otg_hpi_address: Done RTL generation for module 'lab9_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: \"lab9_soc\" instantiated altera_avalon_pio \"otg_hpi_address\" " "Otg_hpi_address: \"lab9_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Starting RTL generation for module 'lab9_soc_otg_hpi_cs' " "Otg_hpi_cs: Starting RTL generation for module 'lab9_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab9_soc_otg_hpi_cs --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0007_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0007_otg_hpi_cs_gen//lab9_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab9_soc_otg_hpi_cs --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0007_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0007_otg_hpi_cs_gen//lab9_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Done RTL generation for module 'lab9_soc_otg_hpi_cs' " "Otg_hpi_cs: Done RTL generation for module 'lab9_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: \"lab9_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\" " "Otg_hpi_cs: \"lab9_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Starting RTL generation for module 'lab9_soc_otg_hpi_data' " "Otg_hpi_data: Starting RTL generation for module 'lab9_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab9_soc_otg_hpi_data --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0008_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0008_otg_hpi_data_gen//lab9_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab9_soc_otg_hpi_data --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0008_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0008_otg_hpi_data_gen//lab9_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Done RTL generation for module 'lab9_soc_otg_hpi_data' " "Otg_hpi_data: Done RTL generation for module 'lab9_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: \"lab9_soc\" instantiated altera_avalon_pio \"otg_hpi_data\" " "Otg_hpi_data: \"lab9_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'lab9_soc_sdram' " "Sdram: Starting RTL generation for module 'lab9_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab9_soc_sdram --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0009_sdram_gen//lab9_soc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab9_soc_sdram --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0009_sdram_gen//lab9_soc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'lab9_soc_sdram' " "Sdram: Done RTL generation for module 'lab9_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"lab9_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"lab9_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155938790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"lab9_soc\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"lab9_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155939830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"lab9_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"lab9_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155939838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155953502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155953935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155954350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155954780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155955221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155955618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155956053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155956476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155956947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155957383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155957825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155958262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155958680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155959178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155959624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab9_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab9_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155966489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab9_soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab9_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155966497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab9_soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab9_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155966502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab9_soc_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab9_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155966524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab9_soc_nios2_gen2_0_cpu --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0015_cpu_gen//lab9_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab9_soc_nios2_gen2_0_cpu --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_4494285175544108466.dir/0015_cpu_gen//lab9_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155966524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.08 16:12:47 (*) Starting Nios II generation " "Cpu: # 2024.05.08 16:12:47 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.08 16:12:47 (*)   Checking for plaintext license. " "Cpu: # 2024.05.08 16:12:47 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.08 16:12:47 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2024.05.08 16:12:47 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.08 16:12:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.05.08 16:12:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.08 16:12:47 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.05.08 16:12:47 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.08 16:12:47 (*)   Plaintext license not found. " "Cpu: # 2024.05.08 16:12:47 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.08 16:12:47 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.05.08 16:12:47 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.08 16:12:47 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.05.08 16:12:47 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.08 16:12:47 (*)   Creating all objects for CPU " "Cpu: # 2024.05.08 16:12:47 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.08 16:12:48 (*)   Generating RTL from CPU objects " "Cpu: # 2024.05.08 16:12:48 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.08 16:12:48 (*)   Creating plain-text RTL " "Cpu: # 2024.05.08 16:12:48 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.08 16:12:48 (*) Done Nios II generation " "Cpu: # 2024.05.08 16:12:48 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab9_soc_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab9_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155968994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155969022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155969025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155969038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155969040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155969045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155969882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155969889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc: Done \"lab9_soc\" with 36 modules, 53 files " "Lab9_soc: Done \"lab9_soc\" with 36 modules, 53 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155969890 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab9_soc.qsys " "Finished elaborating Platform Designer system entity \"lab9_soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155971035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_text_avl_interface.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "platform.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/platform.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_mapper " "Found entity 1: palette_mapper" {  } { { "Palette_Mapper.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Palette_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/lab9.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file img_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 img_rom " "Found entity 1: img_rom" {  } { { "img_rom.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971314 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715155971316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971319 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style framebuffer_vram.sv(75) " "Unrecognized synthesis attribute \"ram_style\" at framebuffer_vram.sv(75)" {  } { { "framebuffer_vram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer_vram.sv" 75 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971320 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rw_addr_collision framebuffer_vram.sv(76) " "Unrecognized synthesis attribute \"rw_addr_collision\" at framebuffer_vram.sv(76)" {  } { { "framebuffer_vram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer_vram.sv" 76 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer_vram.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer_vram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer_vram " "Found entity 1: framebuffer_vram" {  } { { "framebuffer_vram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer_vram.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971322 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "framebuffer.sv(126) " "Verilog HDL information at framebuffer.sv(126): always construct contains both blocking and non-blocking assignments" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715155971324 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "framebuffer.sv(449) " "Verilog HDL information at framebuffer.sv(449): always construct contains both blocking and non-blocking assignments" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 449 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715155971325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawing_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawing_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawing_engine " "Found entity 1: drawing_engine" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doodle.sv 1 1 " "Found 1 design units, including 1 entities, in source file doodle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 doodle " "Found entity 1: doodle" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/lab9_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/lab9_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc " "Found entity 1: lab9_soc" {  } { { "db/ip/lab9_soc/lab9_soc.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab9_soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/lab9_soc/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/lab9_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/lab9_soc/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab9_soc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab9_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971368 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab9_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab9_soc/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab9_soc/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab9_soc/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab9_soc/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab9_soc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab9_soc/submodules/altera_reset_controller.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab9_soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/lab9_soc/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_irq_mapper " "Found entity 1: lab9_soc_irq_mapper" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_irq_mapper.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab9_soc_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971411 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab9_soc_jtag_uart_0_scfifo_w" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971411 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab9_soc_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971411 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab9_soc_jtag_uart_0_scfifo_r" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971411 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab9_soc_jtag_uart_0 " "Found entity 5: lab9_soc_jtag_uart_0" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_keycode " "Found entity 1: lab9_soc_keycode" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_keycode.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0 " "Found entity 1: lab9_soc_mm_interconnect_0" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715155971459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715155971459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971462 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router " "Found entity 2: lab9_soc_mm_interconnect_0_router" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715155971463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715155971463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971466 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_001 " "Found entity 2: lab9_soc_mm_interconnect_0_router_001" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715155971467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715155971467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971470 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_002 " "Found entity 2: lab9_soc_mm_interconnect_0_router_002" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715155971471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715155971472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971474 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_004 " "Found entity 2: lab9_soc_mm_interconnect_0_router_004" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0 " "Found entity 1: lab9_soc_nios2_gen2_0" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab9_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab9_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab9_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab9_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab9_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab9_soc_nios2_gen2_0_cpu " "Found entity 21: lab9_soc_nios2_gen2_0_cpu" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_onchip_memory2_0 " "Found entity 1: lab9_soc_onchip_memory2_0" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_onchip_memory2_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_address " "Found entity 1: lab9_soc_otg_hpi_address" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_otg_hpi_address.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_cs " "Found entity 1: lab9_soc_otg_hpi_cs" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_otg_hpi_cs.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_data " "Found entity 1: lab9_soc_otg_hpi_data" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_otg_hpi_data.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sdram_input_efifo_module " "Found entity 1: lab9_soc_sdram_input_efifo_module" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971597 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_sdram " "Found entity 2: lab9_soc_sdram" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab9_soc_sdram_pll_dffpipe_l2c" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971611 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab9_soc_sdram_pll_stdsync_sv6" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971611 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab9_soc_sdram_pll_altpll_lqa2" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971611 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_sdram_pll " "Found entity 4: lab9_soc_sdram_pll" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/lab9_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/lab9_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sysid_qsys_0 " "Found entity 1: lab9_soc_sysid_qsys_0" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sysid_qsys_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab9_soc/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155971629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155971629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1715155971664 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1715155971664 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1715155971664 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1715155971666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9 " "Elaborating entity \"lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715155972011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab9.sv" "hpi_io_inst" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/lab9.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc lab9_soc:u0 " "Elaborating entity \"lab9_soc\" for hierarchy \"lab9_soc:u0\"" {  } { { "lab9.sv" "u0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/lab9.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "db/ip/lab9_soc/lab9_soc.v" "vga_text_mode_controller_0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972114 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AVL_READDATA vga_text_avl_interface.sv(45) " "Output port \"AVL_READDATA\" at vga_text_avl_interface.sv(45) has no driver" {  } { { "db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715155972117 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sync vga_text_avl_interface.sv(50) " "Output port \"sync\" at vga_text_avl_interface.sv(50) has no driver" {  } { { "db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715155972117 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance " "Elaborating entity \"vga_controller\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\"" {  } { { "db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" "vga_controller_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972129 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972129 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font_rom_instance " "Elaborating entity \"font_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font_rom_instance\"" {  } { { "db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" "font_rom_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|img_rom:img_rom_instance " "Elaborating entity \"img_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|img_rom:img_rom_instance\"" {  } { { "db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" "img_rom_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|framebuffer:framebuffer_instance " "Elaborating entity \"framebuffer\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|framebuffer:framebuffer_instance\"" {  } { { "db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" "framebuffer_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 framebuffer.sv(155) " "Verilog HDL assignment warning at framebuffer.sv(155): truncated value with size 32 to match size of target (19)" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972310 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|framebuffer:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 framebuffer.sv(162) " "Verilog HDL assignment warning at framebuffer.sv(162): truncated value with size 32 to match size of target (10)" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972310 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|framebuffer:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 framebuffer.sv(191) " "Verilog HDL assignment warning at framebuffer.sv(191): truncated value with size 32 to match size of target (9)" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972310 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|framebuffer:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 framebuffer.sv(404) " "Verilog HDL assignment warning at framebuffer.sv(404): truncated value with size 32 to match size of target (11)" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972315 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|framebuffer:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 framebuffer.sv(411) " "Verilog HDL assignment warning at framebuffer.sv(411): truncated value with size 32 to match size of target (10)" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972315 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|framebuffer:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 framebuffer.sv(427) " "Verilog HDL assignment warning at framebuffer.sv(427): truncated value with size 32 to match size of target (11)" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972316 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|framebuffer:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 framebuffer.sv(434) " "Verilog HDL assignment warning at framebuffer.sv(434): truncated value with size 32 to match size of target (10)" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972316 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|framebuffer:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 framebuffer.sv(453) " "Verilog HDL assignment warning at framebuffer.sv(453): truncated value with size 32 to match size of target (19)" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972318 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|framebuffer:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 framebuffer.sv(454) " "Verilog HDL assignment warning at framebuffer.sv(454): truncated value with size 32 to match size of target (19)" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972318 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|framebuffer:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 framebuffer.sv(455) " "Verilog HDL assignment warning at framebuffer.sv(455): truncated value with size 32 to match size of target (19)" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972318 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|framebuffer:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 framebuffer.sv(456) " "Verilog HDL assignment warning at framebuffer.sv(456): truncated value with size 32 to match size of target (19)" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972318 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|framebuffer:framebuffer_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer_vram lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|framebuffer:framebuffer_instance\|framebuffer_vram:framebuffer1 " "Elaborating entity \"framebuffer_vram\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|framebuffer:framebuffer_instance\|framebuffer_vram:framebuffer1\"" {  } { { "framebuffer.sv" "framebuffer1" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doodle lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|doodle:doodle_instance " "Elaborating entity \"doodle\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|doodle:doodle_instance\"" {  } { { "db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" "doodle_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawing_engine lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|drawing_engine:drawing_instance " "Elaborating entity \"drawing_engine\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|drawing_engine:drawing_instance\"" {  } { { "db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" "drawing_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(20) " "Verilog HDL assignment warning at drawing_engine.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972921 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(23) " "Verilog HDL assignment warning at drawing_engine.sv(23): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972922 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(41) " "Verilog HDL assignment warning at drawing_engine.sv(41): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972922 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(44) " "Verilog HDL assignment warning at drawing_engine.sv(44): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715155972922 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|drawing_engine:drawing_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_mapper lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|palette_mapper:palette_mapper_instance " "Elaborating entity \"palette_mapper\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|palette_mapper:palette_mapper_instance\"" {  } { { "db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" "palette_mapper_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/vga_text_avl_interface.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab9_soc_jtag_uart_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/lab9_soc/lab9_soc.v" "jtag_uart_0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0_scfifo_w lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab9_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "the_lab9_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155972966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155973234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155973247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155973248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155973248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155973248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155973248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155973248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155973248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155973248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155973248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155973248 ""}  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715155973248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155973319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155973319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155973323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155973351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155973351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155973355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155973375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155973375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155973379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155973447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155973447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155973457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155973536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155973536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155973541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155973608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155973608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155973614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0_scfifo_r lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab9_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "the_lab9_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155973656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "lab9_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155974081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155974114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155974114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155974114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155974114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155974114 ""}  } { { "db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715155974114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155974822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155974994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_keycode lab9_soc:u0\|lab9_soc_keycode:keycode " "Elaborating entity \"lab9_soc_keycode\" for hierarchy \"lab9_soc:u0\|lab9_soc_keycode:keycode\"" {  } { { "db/ip/lab9_soc/lab9_soc.v" "keycode" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab9_soc_nios2_gen2_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/lab9_soc/lab9_soc.v" "nios2_gen2_0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_test_bench lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_register_bank_a_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975389 ""}  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715155975389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155975477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155975477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_register_bank_b_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155975692 ""}  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715155975692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_break lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_im lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_ocimem lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155975984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976075 ""}  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715155976075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155976152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155976152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_tck lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976390 ""}  } { { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715155976390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_onchip_memory2_0 lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab9_soc_onchip_memory2_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/lab9_soc/lab9_soc.v" "onchip_memory2_0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_onchip_memory2_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_onchip_memory2_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_onchip_memory2_0.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab9_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab9_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715155976517 ""}  } { { "db/ip/lab9_soc/submodules/lab9_soc_onchip_memory2_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_onchip_memory2_0.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715155976517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1s42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1s42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1s42 " "Found entity 1: altsyncram_1s42" {  } { { "db/altsyncram_1s42.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_1s42.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715155976599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715155976599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1s42 lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1s42:auto_generated " "Elaborating entity \"altsyncram_1s42\" for hierarchy \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1s42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_address lab9_soc:u0\|lab9_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"lab9_soc_otg_hpi_address\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "db/ip/lab9_soc/lab9_soc.v" "otg_hpi_address" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_cs lab9_soc:u0\|lab9_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"lab9_soc_otg_hpi_cs\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "db/ip/lab9_soc/lab9_soc.v" "otg_hpi_cs" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_data lab9_soc:u0\|lab9_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"lab9_soc_otg_hpi_data\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "db/ip/lab9_soc/lab9_soc.v" "otg_hpi_data" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155976996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram lab9_soc:u0\|lab9_soc_sdram:sdram " "Elaborating entity \"lab9_soc_sdram\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram:sdram\"" {  } { { "db/ip/lab9_soc/lab9_soc.v" "sdram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_input_efifo_module lab9_soc:u0\|lab9_soc_sdram:sdram\|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module " "Elaborating entity \"lab9_soc_sdram_input_efifo_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram:sdram\|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram.v" "the_lab9_soc_sdram_input_efifo_module" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab9_soc_sdram_pll\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\"" {  } { { "db/ip/lab9_soc/lab9_soc.v" "sdram_pll" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_stdsync_sv6 lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab9_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_dffpipe_l2c lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab9_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_altpll_lqa2 lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab9_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" "sd1" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sysid_qsys_0 lab9_soc:u0\|lab9_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab9_soc_sysid_qsys_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/lab9_soc/lab9_soc.v" "sysid_qsys_0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab9_soc_mm_interconnect_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/lab9_soc/lab9_soc.v" "mm_interconnect_0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/lab9_soc.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155977985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 1757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab9_soc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 3242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 3283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab9_soc_mm_interconnect_0_router\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "router" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 4299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_001_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 4331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_002_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_004 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_004\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "router_004" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 4363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_004_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_demux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 4656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_demux_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 4703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_mux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 4720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_mux_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0.v" 4760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715155978829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab9_soc/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab9_soc/s