Sep 24, 2016 2:02:32 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:02:32 CEST 2016


Sep 24, 2016 2:02:32 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:02:32 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 44


Sep 24, 2016 2:02:32 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/1/pad/0, /pwm$01754918612$0, /devicepackage/0/14, /pwm$0207185738$0, /ccu4/0/cc4/0, /pwm$084752152$0]


Sep 24, 2016 2:02:32 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /2, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Sep 24, 2016 2:03:01 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:03:01 CEST 2016


Sep 24, 2016 2:03:01 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:03:01 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 49


Sep 24, 2016 2:03:01 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/1/pad/0, /pwm$01754918612$0, /p/1/pad/1, /pwm$01821925365$1, /devicepackage/0/13, /pwm$0195869611$1, /devicepackage/0/14, /pwm$0207185738$0, /ccu4/0/cc4/1, /pwm$02122808441$1, /ccu4/0/cc4/0, /pwm$084752152$0]


Sep 24, 2016 2:03:01 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /2, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /2, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Sep 24, 2016 2:03:17 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:03:17 CEST 2016


Sep 24, 2016 2:03:17 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:03:17 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 43


Sep 24, 2016 2:03:17 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/1/pad/0, /pwm$01821925365$1, /devicepackage/0/14, /pwm$0195869611$1, /ccu4/0/cc4/0, /pwm$02122808441$1]


Sep 24, 2016 2:03:17 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /2, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Sep 24, 2016 2:03:23 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:03:23 CEST 2016


Sep 24, 2016 2:03:23 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:03:23 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 38


Sep 24, 2016 2:03:23 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0]


Sep 24, 2016 2:03:23 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Sep 24, 2016 2:03:52 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:03:52 CEST 2016


Sep 24, 2016 2:03:52 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:03:52 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 31


Sep 24, 2016 2:03:52 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/1/pad/0, /pwm$01754918612$0, /devicepackage/0/14, /pwm$0207185738$0, /ccu4/0/cc4/0, /pwm$084752152$0]


Sep 24, 2016 2:03:52 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /2, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Sep 24, 2016 2:03:56 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:03:56 CEST 2016


Sep 24, 2016 2:03:56 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu4,GLOBAL_CCU41sv0,global],'global_ccu4$606983625$1'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU41sv0],'global_ccu4$01193591047$1'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('global_ccu4$606983625$1',global_signal,'global_ccu4$606983625$1$global_signal'),
signal('global_ccu4$606983625$1',clk,'global_ccu4$606983625$1$clk'),
signal('global_ccu4$01193591047$1',gsc_enable,'global_ccu4$01193591047$1$gsc_enable'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$606983625$1$global_signal','pwm$02122808441$1$global_signal',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:03:56 AM java.util.logging.LogManager$RootLogger log
INFO: Execution of solver query timed out


Sep 24, 2016 2:03:56 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 21


Sep 24, 2016 2:04:09 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:04:09 CEST 2016


Sep 24, 2016 2:04:09 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu4,GLOBAL_CCU41sv0,global],'global_ccu4$606983625$1'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU41sv0],'global_ccu4$01193591047$1'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('global_ccu4$606983625$1',global_signal,'global_ccu4$606983625$1$global_signal'),
signal('global_ccu4$606983625$1',clk,'global_ccu4$606983625$1$clk'),
signal('global_ccu4$01193591047$1',gsc_enable,'global_ccu4$01193591047$1$gsc_enable'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$606983625$1$global_signal','pwm$02122808441$1$global_signal',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:04:09 AM java.util.logging.LogManager$RootLogger log
INFO: Execution of solver query timed out


Sep 24, 2016 2:04:09 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 28


Sep 24, 2016 2:04:18 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:04:18 CEST 2016


Sep 24, 2016 2:04:18 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:04:18 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 50


Sep 24, 2016 2:04:18 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/1/pad/0, /pwm$01754918612$0, /p/1/pad/1, /pwm$01821925365$1, /devicepackage/0/13, /pwm$0195869611$1, /devicepackage/0/14, /pwm$0207185738$0, /ccu4/0/cc4/1, /pwm$02122808441$1, /ccu4/0/cc4/0, /pwm$084752152$0]


Sep 24, 2016 2:04:18 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /2, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /2, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Sep 24, 2016 2:04:22 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:04:22 CEST 2016


Sep 24, 2016 2:04:22 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:04:22 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 42


Sep 24, 2016 2:04:22 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/1/pad/1, /pwm$01754918612$0, /p/1/pad/2, /pwm$01821925365$1, /devicepackage/0/14, /pwm$0184553484$2, /p/1/pad/0, /pwm$01888932118$2, /devicepackage/0/12, /pwm$0195869611$1, /devicepackage/0/13, /pwm$0207185738$0, /ccu4/0/cc4/2, /pwm$02122808441$1, /ccu4/0/cc4/1, /pwm$084752152$0, /ccu4/0/cc4/0, /pwm$134102566$2]


Sep 24, 2016 2:04:22 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /2, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /2, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /2, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Sep 24, 2016 2:04:32 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Sep 24 02:04:32 CEST 2016


Sep 24, 2016 2:04:32 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1)],'pwm$0207185738$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:04:32 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 31


Sep 24, 2016 2:04:32 AM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/15, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/1, /devicepackage/0/2]


Sep 24, 2016 2:04:39 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:04:39 CEST 2016


Sep 24, 2016 2:04:39 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
uri([devicepackage,0,7],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:04:39 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 53


Sep 24, 2016 2:04:40 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Sep 24 02:04:40 CEST 2016


Sep 24, 2016 2:04:40 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
uri([devicepackage,0,7],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1)],'pwm$0195869611$1',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:04:40 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 40


Sep 24, 2016 2:04:40 AM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/15, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/1, /devicepackage/0/2]


Sep 24, 2016 2:04:41 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:04:41 CEST 2016


Sep 24, 2016 2:04:41 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
uri([devicepackage,0,7],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
uri([devicepackage,0,8],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:04:41 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 39


Sep 24, 2016 2:04:44 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Sep 24 02:04:44 CEST 2016


Sep 24, 2016 2:04:44 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
uri([devicepackage,0,7],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
uri([devicepackage,0,8],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1)],'pwm$0184553484$2',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:04:44 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 23


Sep 24, 2016 2:04:44 AM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/15, /devicepackage/0/16, /devicepackage/0/1, /devicepackage/0/2]


Sep 24, 2016 2:04:46 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:04:46 CEST 2016


Sep 24, 2016 2:04:46 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
uri([devicepackage,0,7],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
uri([devicepackage,0,8],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
uri([devicepackage,0,1],'pwm$0184553484$2'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:04:46 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 43


Sep 24, 2016 2:04:47 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/2/pad/10, /pwm$01754918612$0, /p/2/pad/11, /pwm$01821925365$1, /devicepackage/0/1, /pwm$0184553484$2, /p/2/pad/0, /pwm$01888932118$2, /devicepackage/0/8, /pwm$0195869611$1, /devicepackage/0/7, /pwm$0207185738$0, /ccu4/0/cc4/3, /pwm$02122808441$1, /ccu4/0/cc4/2, /pwm$084752152$0, /ccu4/0/cc4/0, /pwm$134102566$2]


Sep 24, 2016 2:04:47 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /2, /p/2/pad/0/iocr_oe, /1, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /2, /p/2/pad/10/iocr_oe, /1, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /2, /p/2/pad/11/iocr_oe, /1, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Sep 24, 2016 2:30:04 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:30:04 CEST 2016


Sep 24, 2016 2:30:04 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
uri([devicepackage,0,7],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
uri([devicepackage,0,8],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
uri([devicepackage,0,1],'pwm$0184553484$2'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$01695105704$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$01695105703$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$1199990160$0'),
reserved([usic,_,channel,_],'uart$426864790$0'),
reserved([p,_,pad,_],'uart$1687104611$0'),
reserved([p,_,pad,_],'uart$1687104673$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506618$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506556$0'),
reserved([devicepackage,0,_],'uart$01114417107$0'),
reserved([devicepackage,0,_],'uart$01114417045$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('uart$426864790$0',dx0ins,'uart$426864790$0$dx0ins'),
signal('uart$426864790$0',dx3ins,'uart$426864790$0$dx3ins'),
signal('uart$426864790$0',dout0,'uart$426864790$0$dout0'),
signal('uart$1687104611$0',pad,'uart$1687104611$0$pad'),
signal('uart$1687104673$0',pad,'uart$1687104673$0$pad'),
signal('uart$426864790$0',protocol_specific_int,'uart$426864790$0$protocol_specific_int'),
signal('uart$426864790$0',standard_transmit_buffer_int,'uart$426864790$0$standard_transmit_buffer_int'),
signal('uart$426864790$0',standard_receive_buffer_int,'uart$426864790$0$standard_receive_buffer_int'),
signal('uart$426864790$0',alternate_receive_buffer_int,'uart$426864790$0$alternate_receive_buffer_int'),
signal('uart$608506618$0',signal_in,'uart$608506618$0$signal_in'),
signal('uart$608506556$0',signal_in,'uart$608506556$0$signal_in'),
signal('uart$01114417107$0',pin,'uart$01114417107$0$pin'),
signal('uart$01114417045$0',pin,'uart$01114417045$0$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1),
connected('uart$01114417107$0$pin','uart$1687104611$0$pad',1),
connected('uart$01114417045$0$pin','uart$1687104673$0$pad',1),
connected('uart$426864790$0$dout0','uart$1687104673$0$pad',1),
connected('uart$426864790$0$alternate_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_transmit_buffer_int','uart$608506618$0$signal_in',1),
connected('uart$1687104611$0$pad','uart$01114417107$0$pin',1),
connected('uart$1687104611$0$pad','uart$426864790$0$dx0ins',1),
connected('uart$1687104673$0$pad','uart$01114417045$0$pin',1),
register_value('uart$426864790$0',ccr_hpcen,0),
register_value('uart$426864790$0',tbctr_size,4),
register_value('uart$426864790$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:30:05 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 71


Sep 24, 2016 2:30:05 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /p/0/pad/15, /cpu_ctrl_xmc1$01695105703$0, /p/0/pad/14, /cpu_ctrl_xmc1$01695105704$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$1199990160$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/2/pad/10, /pwm$01754918612$0, /p/2/pad/11, /pwm$01821925365$1, /devicepackage/0/1, /pwm$0184553484$2, /p/2/pad/0, /pwm$01888932118$2, /devicepackage/0/8, /pwm$0195869611$1, /devicepackage/0/7, /pwm$0207185738$0, /ccu4/0/cc4/3, /pwm$02122808441$1, /ccu4/0/cc4/2, /pwm$084752152$0, /ccu4/0/cc4/0, /pwm$134102566$2, /devicepackage/0/14, /uart$01114417045$0, /devicepackage/0/13, /uart$01114417107$0, /p/1/pad/1, /uart$1687104611$0, /p/1/pad/0, /uart$1687104673$0, /usic/0/channel/0, /uart$426864790$0, /cpu/0/nvic/interrupt/10, /uart$608506556$0, /cpu/0/nvic/interrupt/11, /uart$608506618$0]


Sep 24, 2016 2:30:05 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /7, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /2, /p/2/pad/0/iocr_oe, /1, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /2, /p/2/pad/10/iocr_oe, /1, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /2, /p/2/pad/11/iocr_oe, /1, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /3, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Sep 24, 2016 2:30:08 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:30:08 CEST 2016


Sep 24, 2016 2:30:08 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
uri([devicepackage,0,7],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
uri([devicepackage,0,8],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
uri([devicepackage,0,1],'pwm$0184553484$2'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$01695105704$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$01695105703$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$1199990160$0'),
reserved([usic,_,channel,_],'uart$426864790$0'),
reserved([p,_,pad,_],'uart$1687104611$0'),
reserved([p,_,pad,_],'uart$1687104673$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506618$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506556$0'),
reserved([devicepackage,0,_],'uart$01114417107$0'),
reserved([devicepackage,0,_],'uart$01114417045$0'),
reserved([usic,_,channel,_],'uart$1934416599$1'),
reserved([p,_,pad,_],'uart$1620097858$1'),
reserved([p,_,pad,_],'uart$1620097920$1'),
reserved([cpu,0,nvic,interrupt,_],'uart$199682393$1'),
reserved([cpu,0,nvic,interrupt,_],'uart$199682331$1'),
reserved([devicepackage,0,_],'uart$01103100980$1'),
reserved([devicepackage,0,_],'uart$01103100918$1'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('uart$426864790$0',dx0ins,'uart$426864790$0$dx0ins'),
signal('uart$426864790$0',dx3ins,'uart$426864790$0$dx3ins'),
signal('uart$426864790$0',dout0,'uart$426864790$0$dout0'),
signal('uart$1687104611$0',pad,'uart$1687104611$0$pad'),
signal('uart$1687104673$0',pad,'uart$1687104673$0$pad'),
signal('uart$426864790$0',protocol_specific_int,'uart$426864790$0$protocol_specific_int'),
signal('uart$426864790$0',standard_transmit_buffer_int,'uart$426864790$0$standard_transmit_buffer_int'),
signal('uart$426864790$0',standard_receive_buffer_int,'uart$426864790$0$standard_receive_buffer_int'),
signal('uart$426864790$0',alternate_receive_buffer_int,'uart$426864790$0$alternate_receive_buffer_int'),
signal('uart$608506618$0',signal_in,'uart$608506618$0$signal_in'),
signal('uart$608506556$0',signal_in,'uart$608506556$0$signal_in'),
signal('uart$01114417107$0',pin,'uart$01114417107$0$pin'),
signal('uart$01114417045$0',pin,'uart$01114417045$0$pin'),
signal('uart$1934416599$1',dx0ins,'uart$1934416599$1$dx0ins'),
signal('uart$1934416599$1',dx3ins,'uart$1934416599$1$dx3ins'),
signal('uart$1934416599$1',dout0,'uart$1934416599$1$dout0'),
signal('uart$1620097858$1',pad,'uart$1620097858$1$pad'),
signal('uart$1620097920$1',pad,'uart$1620097920$1$pad'),
signal('uart$1934416599$1',protocol_specific_int,'uart$1934416599$1$protocol_specific_int'),
signal('uart$1934416599$1',standard_transmit_buffer_int,'uart$1934416599$1$standard_transmit_buffer_int'),
signal('uart$1934416599$1',standard_receive_buffer_int,'uart$1934416599$1$standard_receive_buffer_int'),
signal('uart$1934416599$1',alternate_receive_buffer_int,'uart$1934416599$1$alternate_receive_buffer_int'),
signal('uart$199682393$1',signal_in,'uart$199682393$1$signal_in'),
signal('uart$199682331$1',signal_in,'uart$199682331$1$signal_in'),
signal('uart$01103100980$1',pin,'uart$01103100980$1$pin'),
signal('uart$01103100918$1',pin,'uart$01103100918$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1),
connected('uart$01114417107$0$pin','uart$1687104611$0$pad',1),
connected('uart$01114417045$0$pin','uart$1687104673$0$pad',1),
connected('uart$426864790$0$dout0','uart$1687104673$0$pad',1),
connected('uart$426864790$0$alternate_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_transmit_buffer_int','uart$608506618$0$signal_in',1),
connected('uart$1687104611$0$pad','uart$01114417107$0$pin',1),
connected('uart$1687104611$0$pad','uart$426864790$0$dx0ins',1),
connected('uart$1687104673$0$pad','uart$01114417045$0$pin',1),
connected('uart$01103100980$1$pin','uart$1620097858$1$pad',1),
connected('uart$01103100918$1$pin','uart$1620097920$1$pad',1),
connected('uart$1934416599$1$dout0','uart$1620097920$1$pad',1),
connected('uart$1934416599$1$alternate_receive_buffer_int','uart$199682331$1$signal_in',1),
connected('uart$1934416599$1$standard_receive_buffer_int','uart$199682331$1$signal_in',1),
connected('uart$1934416599$1$standard_transmit_buffer_int','uart$199682393$1$signal_in',1),
connected('uart$1620097858$1$pad','uart$01103100980$1$pin',1),
connected('uart$1620097858$1$pad','uart$1934416599$1$dx0ins',1),
connected('uart$1620097920$1$pad','uart$01103100918$1$pin',1),
register_value('uart$426864790$0',ccr_hpcen,0),
register_value('uart$426864790$0',tbctr_size,4),
register_value('uart$426864790$0',rbctr_size,4),
register_value('uart$1934416599$1',ccr_hpcen,0),
register_value('uart$1934416599$1',tbctr_size,4),
register_value('uart$1934416599$1',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:30:08 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 86


Sep 24, 2016 2:30:08 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /p/0/pad/15, /cpu_ctrl_xmc1$01695105703$0, /p/0/pad/14, /cpu_ctrl_xmc1$01695105704$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$1199990160$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/2/pad/10, /pwm$01754918612$0, /p/2/pad/11, /pwm$01821925365$1, /devicepackage/0/1, /pwm$0184553484$2, /p/2/pad/0, /pwm$01888932118$2, /devicepackage/0/8, /pwm$0195869611$1, /devicepackage/0/7, /pwm$0207185738$0, /ccu4/0/cc4/3, /pwm$02122808441$1, /ccu4/0/cc4/2, /pwm$084752152$0, /ccu4/0/cc4/0, /pwm$134102566$2, /devicepackage/0/12, /uart$01103100918$1, /devicepackage/0/11, /uart$01103100980$1, /devicepackage/0/14, /uart$01114417045$0, /devicepackage/0/13, /uart$01114417107$0, /p/1/pad/3, /uart$1620097858$1, /p/1/pad/2, /uart$1620097920$1, /p/1/pad/1, /uart$1687104611$0, /p/1/pad/0, /uart$1687104673$0, /usic/0/channel/1, /uart$1934416599$1, /cpu/0/nvic/interrupt/11, /uart$199682331$1, /cpu/0/nvic/interrupt/13, /uart$199682393$1, /usic/0/channel/0, /uart$426864790$0, /cpu/0/nvic/interrupt/10, /uart$608506556$0, /cpu/0/nvic/interrupt/12, /uart$608506618$0]


Sep 24, 2016 2:30:08 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /7, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /7, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /2, /p/2/pad/0/iocr_oe, /1, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /2, /p/2/pad/10/iocr_oe, /1, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /2, /p/2/pad/11/iocr_oe, /1, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /1, /cpu/0/nvic/interrupt/13/iser_setena, /1, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /3, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /3, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /32, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /48, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/rbctr_arbinp, /2, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /2, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /1, /usic/0/channel/1/tbctr_stbinp, /4, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_dptr, /16, /usic/0/channel/1/tbctr_size, /4, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Sep 24, 2016 2:30:16 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:30:16 CEST 2016


Sep 24, 2016 2:30:16 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
uri([devicepackage,0,7],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
uri([devicepackage,0,8],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
uri([devicepackage,0,1],'pwm$0184553484$2'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$01695105704$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$01695105703$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$1199990160$0'),
reserved([usic,_,channel,_],'uart$426864790$0'),
reserved([p,_,pad,_],'uart$1687104611$0'),
reserved([p,_,pad,_],'uart$1687104673$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506618$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506556$0'),
reserved([devicepackage,0,_],'uart$01114417107$0'),
reserved([devicepackage,0,_],'uart$01114417045$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('uart$426864790$0',dx0ins,'uart$426864790$0$dx0ins'),
signal('uart$426864790$0',dx3ins,'uart$426864790$0$dx3ins'),
signal('uart$426864790$0',dout0,'uart$426864790$0$dout0'),
signal('uart$1687104611$0',pad,'uart$1687104611$0$pad'),
signal('uart$1687104673$0',pad,'uart$1687104673$0$pad'),
signal('uart$426864790$0',protocol_specific_int,'uart$426864790$0$protocol_specific_int'),
signal('uart$426864790$0',standard_transmit_buffer_int,'uart$426864790$0$standard_transmit_buffer_int'),
signal('uart$426864790$0',standard_receive_buffer_int,'uart$426864790$0$standard_receive_buffer_int'),
signal('uart$426864790$0',alternate_receive_buffer_int,'uart$426864790$0$alternate_receive_buffer_int'),
signal('uart$608506618$0',signal_in,'uart$608506618$0$signal_in'),
signal('uart$608506556$0',signal_in,'uart$608506556$0$signal_in'),
signal('uart$01114417107$0',pin,'uart$01114417107$0$pin'),
signal('uart$01114417045$0',pin,'uart$01114417045$0$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1),
connected('uart$01114417107$0$pin','uart$1687104611$0$pad',1),
connected('uart$01114417045$0$pin','uart$1687104673$0$pad',1),
connected('uart$426864790$0$dout0','uart$1687104673$0$pad',1),
connected('uart$426864790$0$alternate_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_transmit_buffer_int','uart$608506618$0$signal_in',1),
connected('uart$1687104611$0$pad','uart$01114417107$0$pin',1),
connected('uart$1687104611$0$pad','uart$426864790$0$dx0ins',1),
connected('uart$1687104673$0$pad','uart$01114417045$0$pin',1),
register_value('uart$426864790$0',ccr_hpcen,0),
register_value('uart$426864790$0',tbctr_size,4),
register_value('uart$426864790$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:30:16 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 51


Sep 24, 2016 2:30:16 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /p/0/pad/15, /cpu_ctrl_xmc1$01695105703$0, /p/0/pad/14, /cpu_ctrl_xmc1$01695105704$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$1199990160$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/2/pad/10, /pwm$01754918612$0, /p/2/pad/11, /pwm$01821925365$1, /devicepackage/0/1, /pwm$0184553484$2, /p/2/pad/0, /pwm$01888932118$2, /devicepackage/0/8, /pwm$0195869611$1, /devicepackage/0/7, /pwm$0207185738$0, /ccu4/0/cc4/3, /pwm$02122808441$1, /ccu4/0/cc4/2, /pwm$084752152$0, /ccu4/0/cc4/0, /pwm$134102566$2, /devicepackage/0/14, /uart$01114417045$0, /devicepackage/0/13, /uart$01114417107$0, /p/1/pad/1, /uart$1687104611$0, /p/1/pad/0, /uart$1687104673$0, /usic/0/channel/0, /uart$426864790$0, /cpu/0/nvic/interrupt/10, /uart$608506556$0, /cpu/0/nvic/interrupt/11, /uart$608506618$0]


Sep 24, 2016 2:30:16 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /7, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /2, /p/2/pad/0/iocr_oe, /1, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /2, /p/2/pad/10/iocr_oe, /1, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /2, /p/2/pad/11/iocr_oe, /1, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /3, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Sep 24, 2016 2:30:40 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Sep 24 02:30:40 CEST 2016


Sep 24, 2016 2:30:40 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
uri([devicepackage,0,7],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
uri([devicepackage,0,8],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
uri([devicepackage,0,1],'pwm$0184553484$2'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$01695105704$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$01695105703$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$1199990160$0'),
reserved([usic,_,channel,_],'uart$426864790$0'),
reserved([p,_,pad,_],'uart$1687104611$0'),
reserved([p,_,pad,_],'uart$1687104673$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506618$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506556$0'),
reserved([devicepackage,0,_],'uart$01114417107$0'),
reserved([devicepackage,0,_],'uart$01114417045$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('uart$426864790$0',dx0ins,'uart$426864790$0$dx0ins'),
signal('uart$426864790$0',dx3ins,'uart$426864790$0$dx3ins'),
signal('uart$426864790$0',dout0,'uart$426864790$0$dout0'),
signal('uart$1687104611$0',pad,'uart$1687104611$0$pad'),
signal('uart$1687104673$0',pad,'uart$1687104673$0$pad'),
signal('uart$426864790$0',protocol_specific_int,'uart$426864790$0$protocol_specific_int'),
signal('uart$426864790$0',standard_transmit_buffer_int,'uart$426864790$0$standard_transmit_buffer_int'),
signal('uart$426864790$0',standard_receive_buffer_int,'uart$426864790$0$standard_receive_buffer_int'),
signal('uart$426864790$0',alternate_receive_buffer_int,'uart$426864790$0$alternate_receive_buffer_int'),
signal('uart$608506618$0',signal_in,'uart$608506618$0$signal_in'),
signal('uart$608506556$0',signal_in,'uart$608506556$0$signal_in'),
signal('uart$01114417107$0',pin,'uart$01114417107$0$pin'),
signal('uart$01114417045$0',pin,'uart$01114417045$0$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1),
connected('uart$01114417107$0$pin','uart$1687104611$0$pad',1),
connected('uart$01114417045$0$pin','uart$1687104673$0$pad',1),
connected('uart$426864790$0$dout0','uart$1687104673$0$pad',1),
connected('uart$426864790$0$alternate_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_transmit_buffer_int','uart$608506618$0$signal_in',1),
connected('uart$1687104611$0$pad','uart$01114417107$0$pin',1),
connected('uart$1687104611$0$pad','uart$426864790$0$dx0ins',1),
connected('uart$1687104673$0$pad','uart$01114417045$0$pin',1),
register_value('uart$426864790$0',ccr_hpcen,0),
register_value('uart$426864790$0',tbctr_size,4),
register_value('uart$426864790$0',rbctr_size,4)],'uart$01114417107$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:30:40 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 26


Sep 24, 2016 2:30:40 AM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/5, /devicepackage/0/4, /devicepackage/0/6, /devicepackage/0/3, /devicepackage/0/2]


Sep 24, 2016 2:30:42 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:30:42 CEST 2016


Sep 24, 2016 2:30:42 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
uri([devicepackage,0,7],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
uri([devicepackage,0,8],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
uri([devicepackage,0,1],'pwm$0184553484$2'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$01695105704$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$01695105703$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$1199990160$0'),
reserved([usic,_,channel,_],'uart$426864790$0'),
reserved([p,_,pad,_],'uart$1687104611$0'),
reserved([p,_,pad,_],'uart$1687104673$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506618$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506556$0'),
reserved([devicepackage,0,_],'uart$01114417107$0'),
uri([devicepackage,0,3],'uart$01114417107$0'),
reserved([devicepackage,0,_],'uart$01114417045$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('uart$426864790$0',dx0ins,'uart$426864790$0$dx0ins'),
signal('uart$426864790$0',dx3ins,'uart$426864790$0$dx3ins'),
signal('uart$426864790$0',dout0,'uart$426864790$0$dout0'),
signal('uart$1687104611$0',pad,'uart$1687104611$0$pad'),
signal('uart$1687104673$0',pad,'uart$1687104673$0$pad'),
signal('uart$426864790$0',protocol_specific_int,'uart$426864790$0$protocol_specific_int'),
signal('uart$426864790$0',standard_transmit_buffer_int,'uart$426864790$0$standard_transmit_buffer_int'),
signal('uart$426864790$0',standard_receive_buffer_int,'uart$426864790$0$standard_receive_buffer_int'),
signal('uart$426864790$0',alternate_receive_buffer_int,'uart$426864790$0$alternate_receive_buffer_int'),
signal('uart$608506618$0',signal_in,'uart$608506618$0$signal_in'),
signal('uart$608506556$0',signal_in,'uart$608506556$0$signal_in'),
signal('uart$01114417107$0',pin,'uart$01114417107$0$pin'),
signal('uart$01114417045$0',pin,'uart$01114417045$0$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1),
connected('uart$01114417107$0$pin','uart$1687104611$0$pad',1),
connected('uart$01114417045$0$pin','uart$1687104673$0$pad',1),
connected('uart$426864790$0$dout0','uart$1687104673$0$pad',1),
connected('uart$426864790$0$alternate_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_transmit_buffer_int','uart$608506618$0$signal_in',1),
connected('uart$1687104611$0$pad','uart$01114417107$0$pin',1),
connected('uart$1687104611$0$pad','uart$426864790$0$dx0ins',1),
connected('uart$1687104673$0$pad','uart$01114417045$0$pin',1),
register_value('uart$426864790$0',ccr_hpcen,0),
register_value('uart$426864790$0',tbctr_size,4),
register_value('uart$426864790$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:30:43 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 60


Sep 24, 2016 2:30:44 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Sep 24 02:30:44 CEST 2016


Sep 24, 2016 2:30:44 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
uri([devicepackage,0,7],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
uri([devicepackage,0,8],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
uri([devicepackage,0,1],'pwm$0184553484$2'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$01695105704$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$01695105703$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$1199990160$0'),
reserved([usic,_,channel,_],'uart$426864790$0'),
reserved([p,_,pad,_],'uart$1687104611$0'),
reserved([p,_,pad,_],'uart$1687104673$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506618$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506556$0'),
reserved([devicepackage,0,_],'uart$01114417107$0'),
uri([devicepackage,0,3],'uart$01114417107$0'),
reserved([devicepackage,0,_],'uart$01114417045$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('uart$426864790$0',dx0ins,'uart$426864790$0$dx0ins'),
signal('uart$426864790$0',dx3ins,'uart$426864790$0$dx3ins'),
signal('uart$426864790$0',dout0,'uart$426864790$0$dout0'),
signal('uart$1687104611$0',pad,'uart$1687104611$0$pad'),
signal('uart$1687104673$0',pad,'uart$1687104673$0$pad'),
signal('uart$426864790$0',protocol_specific_int,'uart$426864790$0$protocol_specific_int'),
signal('uart$426864790$0',standard_transmit_buffer_int,'uart$426864790$0$standard_transmit_buffer_int'),
signal('uart$426864790$0',standard_receive_buffer_int,'uart$426864790$0$standard_receive_buffer_int'),
signal('uart$426864790$0',alternate_receive_buffer_int,'uart$426864790$0$alternate_receive_buffer_int'),
signal('uart$608506618$0',signal_in,'uart$608506618$0$signal_in'),
signal('uart$608506556$0',signal_in,'uart$608506556$0$signal_in'),
signal('uart$01114417107$0',pin,'uart$01114417107$0$pin'),
signal('uart$01114417045$0',pin,'uart$01114417045$0$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1),
connected('uart$01114417107$0$pin','uart$1687104611$0$pad',1),
connected('uart$01114417045$0$pin','uart$1687104673$0$pad',1),
connected('uart$426864790$0$dout0','uart$1687104673$0$pad',1),
connected('uart$426864790$0$alternate_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_transmit_buffer_int','uart$608506618$0$signal_in',1),
connected('uart$1687104611$0$pad','uart$01114417107$0$pin',1),
connected('uart$1687104611$0$pad','uart$426864790$0$dx0ins',1),
connected('uart$1687104673$0$pad','uart$01114417045$0$pin',1),
register_value('uart$426864790$0',ccr_hpcen,0),
register_value('uart$426864790$0',tbctr_size,4),
register_value('uart$426864790$0',rbctr_size,4)],'uart$01114417045$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:30:44 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 32


Sep 24, 2016 2:30:44 AM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/2]


Sep 24, 2016 2:30:47 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Sep 24 02:30:47 CEST 2016


Sep 24, 2016 2:30:47 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([ccu4,_,cc4,_],'pwm$084752152$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
uri([devicepackage,0,7],'pwm$0207185738$0'),
reserved([ccu4,_,cc4,_],'pwm$02122808441$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
uri([devicepackage,0,8],'pwm$0195869611$1'),
reserved([ccu4,_,cc4,_],'pwm$134102566$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
uri([devicepackage,0,1],'pwm$0184553484$2'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$01695105704$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$01695105703$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$1199990160$0'),
reserved([usic,_,channel,_],'uart$426864790$0'),
reserved([p,_,pad,_],'uart$1687104611$0'),
reserved([p,_,pad,_],'uart$1687104673$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506618$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$608506556$0'),
reserved([devicepackage,0,_],'uart$01114417107$0'),
uri([devicepackage,0,3],'uart$01114417107$0'),
reserved([devicepackage,0,_],'uart$01114417045$0'),
uri([devicepackage,0,2],'uart$01114417045$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('pwm$084752152$0',global_signal,'pwm$084752152$0$global_signal'),
signal('pwm$084752152$0',cmds_cmus,'pwm$084752152$0$cmds_cmus'),
signal('pwm$084752152$0',pmus_omds,'pwm$084752152$0$pmus_omds'),
signal('pwm$084752152$0',st,'pwm$084752152$0$st'),
signal('pwm$084752152$0',out,'pwm$084752152$0$out'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$02122808441$1',global_signal,'pwm$02122808441$1$global_signal'),
signal('pwm$02122808441$1',cmds_cmus,'pwm$02122808441$1$cmds_cmus'),
signal('pwm$02122808441$1',pmus_omds,'pwm$02122808441$1$pmus_omds'),
signal('pwm$02122808441$1',st,'pwm$02122808441$1$st'),
signal('pwm$02122808441$1',out,'pwm$02122808441$1$out'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$134102566$2',global_signal,'pwm$134102566$2$global_signal'),
signal('pwm$134102566$2',cmds_cmus,'pwm$134102566$2$cmds_cmus'),
signal('pwm$134102566$2',pmus_omds,'pwm$134102566$2$pmus_omds'),
signal('pwm$134102566$2',st,'pwm$134102566$2$st'),
signal('pwm$134102566$2',out,'pwm$134102566$2$out'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('uart$426864790$0',dx0ins,'uart$426864790$0$dx0ins'),
signal('uart$426864790$0',dx3ins,'uart$426864790$0$dx3ins'),
signal('uart$426864790$0',dout0,'uart$426864790$0$dout0'),
signal('uart$1687104611$0',pad,'uart$1687104611$0$pad'),
signal('uart$1687104673$0',pad,'uart$1687104673$0$pad'),
signal('uart$426864790$0',protocol_specific_int,'uart$426864790$0$protocol_specific_int'),
signal('uart$426864790$0',standard_transmit_buffer_int,'uart$426864790$0$standard_transmit_buffer_int'),
signal('uart$426864790$0',standard_receive_buffer_int,'uart$426864790$0$standard_receive_buffer_int'),
signal('uart$426864790$0',alternate_receive_buffer_int,'uart$426864790$0$alternate_receive_buffer_int'),
signal('uart$608506618$0',signal_in,'uart$608506618$0$signal_in'),
signal('uart$608506556$0',signal_in,'uart$608506556$0$signal_in'),
signal('uart$01114417107$0',pin,'uart$01114417107$0$pin'),
signal('uart$01114417045$0',pin,'uart$01114417045$0$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$084752152$0$out','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$084752152$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$02122808441$1$out','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$02122808441$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$134102566$2$out','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$134102566$2$global_signal',1),
connected('uart$01114417107$0$pin','uart$1687104611$0$pad',1),
connected('uart$01114417045$0$pin','uart$1687104673$0$pad',1),
connected('uart$426864790$0$dout0','uart$1687104673$0$pad',1),
connected('uart$426864790$0$alternate_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_receive_buffer_int','uart$608506556$0$signal_in',1),
connected('uart$426864790$0$standard_transmit_buffer_int','uart$608506618$0$signal_in',1),
connected('uart$1687104611$0$pad','uart$01114417107$0$pin',1),
connected('uart$1687104611$0$pad','uart$426864790$0$dx0ins',1),
connected('uart$1687104673$0$pad','uart$01114417045$0$pin',1),
register_value('uart$426864790$0',ccr_hpcen,0),
register_value('uart$426864790$0',tbctr_size,4),
register_value('uart$426864790$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 24, 2016 2:30:47 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 48


Sep 24, 2016 2:30:48 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /p/0/pad/15, /cpu_ctrl_xmc1$01695105703$0, /p/0/pad/14, /cpu_ctrl_xmc1$01695105704$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$1199990160$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/2/pad/10, /pwm$01754918612$0, /p/2/pad/11, /pwm$01821925365$1, /devicepackage/0/1, /pwm$0184553484$2, /p/2/pad/0, /pwm$01888932118$2, /devicepackage/0/8, /pwm$0195869611$1, /devicepackage/0/7, /pwm$0207185738$0, /ccu4/0/cc4/3, /pwm$02122808441$1, /ccu4/0/cc4/2, /pwm$084752152$0, /ccu4/0/cc4/0, /pwm$134102566$2, /devicepackage/0/2, /uart$01114417045$0, /devicepackage/0/3, /uart$01114417107$0, /p/2/pad/2, /uart$1687104611$0, /p/2/pad/1, /uart$1687104673$0, /usic/0/channel/0, /uart$426864790$0, /cpu/0/nvic/interrupt/10, /uart$608506556$0, /cpu/0/nvic/interrupt/11, /uart$608506618$0]


Sep 24, 2016 2:30:48 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /2, /p/2/pad/0/iocr_oe, /1, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /2, /p/2/pad/10/iocr_oe, /1, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /2, /p/2/pad/11/iocr_oe, /1, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


