$date
	Sun Sep 04 00:31:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module is_prime_gates_tb $end
$var wire 1 ! prime $end
$var reg 3 " cba [2:0] $end
$scope module DUT_IPG $end
$var wire 1 ! P $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
b0 "
0!
$end
#1
1#
b1 "
#2
1!
1$
0#
b10 "
#3
1#
b11 "
#4
0!
1%
0$
0#
b100 "
#5
1!
1#
b101 "
#6
0!
1$
0#
b110 "
#7
1!
1#
b111 "
#8
