-------------------------------------------------------------------------------
Questa PropCheck Version 2019.2_1 linux_x86_64 18 May 2019
-------------------------------------------------------------------------------
Report Generated               : Tue Dec 17 20:33:45 2019
-------------------------------------------------------------------------------

Command-line arguments:
	-jobs 4 \ 
	-init qs_files/twoersofhanoi.init \ 
	-timeout 5m 

-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
clk : P


Port Constraints
-------------------------------------------------------------------------------
Type                 Clock Domain         Value         Port
-------------------------------------------------------------------------------
Clock                <n/a>                -            'clk'
Unconstrained        <none>               -            'from_rod'
Unconstrained        <none>               -            'rst'
Unconstrained        <none>               -            'to_rod'
-------------------------------------------------------------------------------



Using user-specified initialization sequence:

---------------- BEGIN RESET SEQUENCE --------------
$default_clock clk
$default_input_value 0
rst = 1'b1
##
rst = 1'b0

---------------- END RESET SEQUENCE ----------------


-------------------------------------------------------------------------------
Assumptions (0)
-------------------------------------------------------------------------------
<no assumptions>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (65)
-------------------------------------------------------------------------------
assert_bigsmall_disk_0_21_10
assert_bigsmall_disk_0_21_21
assert_bigsmall_disk_0_21_32
assert_bigsmall_disk_0_31_10
assert_bigsmall_disk_0_31_21
assert_bigsmall_disk_0_31_32
assert_bigsmall_disk_0_32_10
assert_bigsmall_disk_0_32_21
assert_bigsmall_disk_0_32_32
assert_bigsmall_disk_0_41_10
assert_bigsmall_disk_0_41_21
assert_bigsmall_disk_0_41_32
assert_bigsmall_disk_0_42_10
assert_bigsmall_disk_0_42_21
assert_bigsmall_disk_0_42_32
assert_bigsmall_disk_0_43_10
assert_bigsmall_disk_0_43_21
assert_bigsmall_disk_0_43_32
assert_bigsmall_disk_1_21_10
assert_bigsmall_disk_1_21_21
assert_bigsmall_disk_1_21_32
assert_bigsmall_disk_1_31_10
assert_bigsmall_disk_1_31_21
assert_bigsmall_disk_1_31_32
assert_bigsmall_disk_1_32_10
assert_bigsmall_disk_1_32_21
assert_bigsmall_disk_1_32_32
assert_bigsmall_disk_1_41_10
assert_bigsmall_disk_1_41_21
assert_bigsmall_disk_1_41_32
assert_bigsmall_disk_1_42_10
assert_bigsmall_disk_1_42_21
assert_bigsmall_disk_1_42_32
assert_bigsmall_disk_1_43_10
assert_bigsmall_disk_1_43_21
assert_bigsmall_disk_1_43_32
assert_bigsmall_disk_2_21_10
assert_bigsmall_disk_2_21_21
assert_bigsmall_disk_2_21_32
assert_bigsmall_disk_2_31_10
assert_bigsmall_disk_2_31_21
assert_bigsmall_disk_2_31_32
assert_bigsmall_disk_2_32_10
assert_bigsmall_disk_2_32_21
assert_bigsmall_disk_2_32_32
assert_bigsmall_disk_2_41_10
assert_bigsmall_disk_2_41_21
assert_bigsmall_disk_2_41_32
assert_bigsmall_disk_2_42_10
assert_bigsmall_disk_2_42_21
assert_bigsmall_disk_2_42_32
assert_bigsmall_disk_2_43_10
assert_bigsmall_disk_2_43_21
assert_bigsmall_disk_2_43_32
assert_top_disk_1_1
assert_top_disk_1_2
assert_top_disk_1_3
cover_test_rod_0_0
cover_test_rod_0_1
cover_test_rod_0_2
cover_test_rod_0_3
cover_top_disk_1_1
cover_top_disk_1_2
cover_top_disk_1_3
my_assert
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 18 in sequential fanin of properties)
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 18 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                   13
  DUT Input Bits                      4
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  0
  Modeling Bits                       9
State Bits                           54
  Counter State Bits                  9
  RAM State Bits                      0
  Register State Bits                45
  Property State Bits                 0
Logic Gates                         647
  Design Gates                      513
  Property Gates                    134
---------------------------------------


-------------------------------------------------------------------------------
Targets Proven (54)
-------------------------------------------------------------------------------
assert_bigsmall_disk_0_21_10
assert_bigsmall_disk_0_21_21
assert_bigsmall_disk_0_21_32
assert_bigsmall_disk_0_31_10
assert_bigsmall_disk_0_31_21
assert_bigsmall_disk_0_31_32
assert_bigsmall_disk_0_32_10
assert_bigsmall_disk_0_32_21
assert_bigsmall_disk_0_32_32
assert_bigsmall_disk_0_41_10
assert_bigsmall_disk_0_41_21
assert_bigsmall_disk_0_41_32
assert_bigsmall_disk_0_42_10
assert_bigsmall_disk_0_42_21
assert_bigsmall_disk_0_42_32
assert_bigsmall_disk_0_43_10
assert_bigsmall_disk_0_43_21
assert_bigsmall_disk_0_43_32
assert_bigsmall_disk_1_21_10
assert_bigsmall_disk_1_21_21
assert_bigsmall_disk_1_21_32
assert_bigsmall_disk_1_31_10
assert_bigsmall_disk_1_31_21
assert_bigsmall_disk_1_31_32
assert_bigsmall_disk_1_32_10
assert_bigsmall_disk_1_32_21
assert_bigsmall_disk_1_32_32
assert_bigsmall_disk_1_41_10
assert_bigsmall_disk_1_41_21
assert_bigsmall_disk_1_41_32
assert_bigsmall_disk_1_42_10
assert_bigsmall_disk_1_42_21
assert_bigsmall_disk_1_42_32
assert_bigsmall_disk_1_43_10
assert_bigsmall_disk_1_43_21
assert_bigsmall_disk_1_43_32
assert_bigsmall_disk_2_21_10
assert_bigsmall_disk_2_21_21
assert_bigsmall_disk_2_21_32
assert_bigsmall_disk_2_31_10
assert_bigsmall_disk_2_31_21
assert_bigsmall_disk_2_31_32
assert_bigsmall_disk_2_32_10
assert_bigsmall_disk_2_32_21
assert_bigsmall_disk_2_32_32
assert_bigsmall_disk_2_41_10
assert_bigsmall_disk_2_41_21
assert_bigsmall_disk_2_41_32
assert_bigsmall_disk_2_42_10
assert_bigsmall_disk_2_42_21
assert_bigsmall_disk_2_42_32
assert_bigsmall_disk_2_43_10
assert_bigsmall_disk_2_43_21
assert_bigsmall_disk_2_43_32
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Fired (4)
-------------------------------------------------------------------------------
assert_top_disk_1_1
assert_top_disk_1_2
assert_top_disk_1_3
my_assert
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Covered (7)
-------------------------------------------------------------------------------
cover_test_rod_0_0
cover_test_rod_0_1
cover_test_rod_0_2
cover_test_rod_0_3
cover_top_disk_1_1
cover_top_disk_1_2
cover_top_disk_1_3
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
<no assumptions used in proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in bounded unsatisfiable sanity checkss>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (11)
-------------------------------------------------------------------------------
  TB Time(ns) Dist  Target
-------------------------------------------------------------------------------
          170   16  assert_top_disk_1_1
          170   16  assert_top_disk_1_2
          170   16  assert_top_disk_1_3
           20    1  cover_test_rod_0_0
           20    1  cover_test_rod_0_1
           20    1  cover_test_rod_0_2
           20    1  cover_test_rod_0_3
           20    1  cover_top_disk_1_1
           20    1  cover_top_disk_1_2
           20    1  cover_top_disk_1_3
          170   16  my_assert
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
  1 cycle                             7
 16 cycles                            4
---------------------------------------
Total                                11
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Engine Performance
---------------------- Proofs -------------------------- Waveforms ------------
   Engine |  Safety Liveness Vacuity  Sanity |  Safety Liveness Vacuity  Sanity
-------------------------------------------------------------------------------
        0 |       3        0       0       0 |       0        0       0       0
        7 |       0        0       0       0 |       9        0       0       0
       10 |      48        0       0       0 |       2        0       0       0
       12 |       3        0       0       0 |       0        0       0       0
-------------------------------------------------------------------------------


---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               0
Proven                               54
Covered                               7
Inconclusive                          0
Fired                                 4
Uncoverable                           0
---------------------------------------
Total                                65
---------------------------------------


--------- Process Statistics ----------
Elapsed Time                       5 s 
-------- Orchestration Process --------
------------ cadpc14:4976 -------------
CPU Time                           0 s 
Peak Memory                      0.4 GB
---------- Engine Processes -----------
------------ cadpc14:4985 -------------
CPU Time                           6 s 
Peak Memory                      0.1 GB
CPU Utilization                  100 % 
------------ cadpc14:4988 -------------
CPU Time                           6 s 
Peak Memory                      0.3 GB
CPU Utilization                  100 % 
------------ cadpc14:4992 -------------
CPU Time                           6 s 
Peak Memory                      0.1 GB
CPU Utilization                  100 % 
------------ cadpc14:4995 -------------
CPU Time                           6 s 
Peak Memory                      0.1 GB
CPU Utilization                  100 % 
---------------------------------------

