<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Champsim-map: src/core_inst.cc File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Champsim-map
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">core_inst.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="cache_8h_source.html">cache.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="champsim_8h_source.html">champsim.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="dram__controller_8h_source.html">dram_controller.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ooo__cpu_8h_source.html">ooo_cpu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ptw_8h_source.html">ptw.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="vmem_8h_source.html">vmem.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="operable_8h_source.html">operable.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="champsim__constants_8h_source.html">champsim_constants.h</a>&quot;</code><br />
<code>#include &lt;array&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for core_inst.cc:</div>
<div class="dyncontent">
<div class="center"><img src="core__inst_8cc__incl.png" border="0" usemap="#src_2core__inst_8cc" alt=""/></div>
<map name="src_2core__inst_8cc" id="src_2core__inst_8cc">
<area shape="rect" title=" " alt="" coords="563,5,685,32"/>
<area shape="rect" href="cache_8h.html" title=" " alt="" coords="669,80,741,107"/>
<area shape="rect" title=" " alt="" coords="389,528,451,555"/>
<area shape="rect" href="champsim_8h.html" title=" " alt="" coords="359,304,462,331"/>
<area shape="rect" title=" " alt="" coords="327,453,383,480"/>
<area shape="rect" href="champsim__constants_8h.html" title=" " alt="" coords="1378,379,1550,405"/>
<area shape="rect" href="ooo__cpu_8h.html" title=" " alt="" coords="419,155,507,181"/>
<area shape="rect" href="operable_8h.html" title=" " alt="" coords="885,229,976,256"/>
<area shape="rect" href="dram__controller_8h.html" title=" " alt="" coords="1430,155,1567,181"/>
<area shape="rect" href="ptw_8h.html" title=" " alt="" coords="1114,80,1171,107"/>
<area shape="rect" href="vmem_8h.html" title=" " alt="" coords="1643,80,1719,107"/>
<area shape="rect" title=" " alt="" coords="774,229,861,256"/>
<area shape="rect" title=" " alt="" coords="1037,155,1080,181"/>
<area shape="rect" title=" " alt="" coords="955,155,1013,181"/>
<area shape="rect" href="delay__queue_8hpp.html" title=" " alt="" coords="976,304,1109,331"/>
<area shape="rect" href="memory__class_8h.html" title=" " alt="" coords="1051,229,1181,256"/>
<area shape="rect" href="cache__modules_8inc.html" title=" " alt="" coords="632,155,779,181"/>
<area shape="rect" title=" " alt="" coords="1355,528,1421,555"/>
<area shape="rect" title=" " alt="" coords="258,379,345,405"/>
<area shape="rect" title=" " alt="" coords="583,528,663,555"/>
<area shape="rect" href="util_8h.html" title=" " alt="" coords="1437,453,1491,480"/>
<area shape="rect" title=" " alt="" coords="852,379,937,405"/>
<area shape="rect" title=" " alt="" coords="1177,528,1247,555"/>
<area shape="rect" title=" " alt="" coords="1013,379,1073,405"/>
<area shape="rect" href="circular__buffer_8hpp.html" title=" " alt="" coords="929,453,1073,480"/>
<area shape="rect" title=" " alt="" coords="1061,528,1153,555"/>
<area shape="rect" title=" " alt="" coords="967,528,1036,555"/>
<area shape="rect" title=" " alt="" coords="884,528,943,555"/>
<area shape="rect" href="block_8h.html" title=" " alt="" coords="729,304,799,331"/>
<area shape="rect" href="instruction_8h.html" title=" " alt="" coords="623,379,726,405"/>
<area shape="rect" href="trace__instruction_8h.html" title=" " alt="" coords="711,453,854,480"/>
<area shape="rect" title=" " alt="" coords="297,229,359,256"/>
<area shape="rect" href="ooo__cpu__modules_8inc.html" title=" " alt="" coords="384,229,547,256"/>
<area shape="rect" title=" " alt="" coords="1398,229,1461,256"/>
<area shape="rect" title=" " alt="" coords="1355,155,1405,181"/>
<area shape="rect" title=" " alt="" coords="1256,155,1331,181"/>
<area shape="rect" title=" " alt="" coords="1643,155,1706,181"/>
</map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aa8bcff71bfb8ad26e2aefe5d0bdee3d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVirtualMemory.html">VirtualMemory</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#aa8bcff71bfb8ad26e2aefe5d0bdee3d8">vmem</a> (8589934592, 1&lt;&lt; 12, 5, 1, 200)</td></tr>
<tr class="separator:aa8bcff71bfb8ad26e2aefe5d0bdee3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4ae209403f4808719a39e5ca5706e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMEMORY__CONTROLLER.html">MEMORY_CONTROLLER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#a1c4ae209403f4808719a39e5ca5706e3">DRAM</a> (1.25)</td></tr>
<tr class="separator:a1c4ae209403f4808719a39e5ca5706e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b89a911ac2466f5ef998f23cb1362d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCACHE.html">CACHE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#a55b89a911ac2466f5ef998f23cb1362d">LLC</a> (&quot;LLC&quot;, 1.0, 6, 2048, 16, 32, 32, 32, 64, 19, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &amp;<a class="el" href="main_8cc.html#a1e0301e172253aa713cf238f07e3102d">DRAM</a>, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</td></tr>
<tr class="separator:a55b89a911ac2466f5ef998f23cb1362d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d7ee9057e095d6495a8e638c74c00b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCACHE.html">CACHE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#a7d7ee9057e095d6495a8e638c74c00b3">cpu0_L2C</a> (&quot;cpu0_L2C&quot;, 1.0, 5, 1024, 8, 32, 32, 16, 32, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &amp;<a class="el" href="core__inst_8cc.html#a55b89a911ac2466f5ef998f23cb1362d">LLC</a>, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</td></tr>
<tr class="separator:a7d7ee9057e095d6495a8e638c74c00b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868ee0debd0939dd11f9044506bdf940"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCACHE.html">CACHE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#a868ee0debd0939dd11f9044506bdf940">cpu0_L1D</a> (&quot;cpu0_L1D&quot;, 1.0, 4, 64, 12, 64, 64, 8, 16, 4, 1, 2, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &amp;<a class="el" href="core__inst_8cc.html#a7d7ee9057e095d6495a8e638c74c00b3">cpu0_L2C</a>, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</td></tr>
<tr class="separator:a868ee0debd0939dd11f9044506bdf940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55ff3558a3ce237383504e6ebd37e28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classPageTableWalker.html">PageTableWalker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#ab55ff3558a3ce237383504e6ebd37e28">cpu0_PTW</a> (&quot;cpu0_PTW&quot;, 0, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &amp;cpu0_L1D)</td></tr>
<tr class="separator:ab55ff3558a3ce237383504e6ebd37e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3575ba058b9e0f78d11590a57d2508e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCACHE.html">CACHE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#af3575ba058b9e0f78d11590a57d2508e">cpu0_STLB</a> (&quot;cpu0_STLB&quot;, 1.0, 2, 128, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &amp;<a class="el" href="core__inst_8cc.html#ab55ff3558a3ce237383504e6ebd37e28">cpu0_PTW</a>, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</td></tr>
<tr class="separator:af3575ba058b9e0f78d11590a57d2508e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620dc65af72634227c96672473282c60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCACHE.html">CACHE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#a620dc65af72634227c96672473282c60">cpu0_L1I</a> (&quot;cpu0_L1I&quot;, 1.0, 1, 64, 8, 64, 64, 32, 8, 3, 1, 2, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &amp;<a class="el" href="core__inst_8cc.html#a7d7ee9057e095d6495a8e638c74c00b3">cpu0_L2C</a>, CACHE::pref_t::CPU_REDIRECT_pprefetcherDno_instr_, CACHE::repl_t::rreplacementDlru)</td></tr>
<tr class="separator:a620dc65af72634227c96672473282c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456ef8548a68093504f3a696e544c74f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCACHE.html">CACHE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#a456ef8548a68093504f3a696e544c74f">cpu0_ITLB</a> (&quot;cpu0_ITLB&quot;, 1.0, 1, 16, 4, 16, 16, 0, 8, 0, 1, 2, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &amp;<a class="el" href="core__inst_8cc.html#af3575ba058b9e0f78d11590a57d2508e">cpu0_STLB</a>, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</td></tr>
<tr class="separator:a456ef8548a68093504f3a696e544c74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df4c71ff773abad0405fa68f863062d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCACHE.html">CACHE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#a1df4c71ff773abad0405fa68f863062d">cpu0_DTLB</a> (&quot;cpu0_DTLB&quot;, 1.0, 1, 16, 4, 16, 16, 0, 8, 0, 1, 2, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &amp;<a class="el" href="core__inst_8cc.html#af3575ba058b9e0f78d11590a57d2508e">cpu0_STLB</a>, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</td></tr>
<tr class="separator:a1df4c71ff773abad0405fa68f863062d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82aaf2c3740aa8ae228e595a4060c82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classO3__CPU.html">O3_CPU</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#ab82aaf2c3740aa8ae228e595a4060c82">cpu0</a> (0, 1.0, 32, 8, 16, 64, 32, 32, 352, 128, 72, 6, 6, 6, 128, 4, 2, 2, 5, 1, 1, 1, 0, 0, &amp;<a class="el" href="core__inst_8cc.html#a456ef8548a68093504f3a696e544c74f">cpu0_ITLB</a>, &amp;<a class="el" href="core__inst_8cc.html#a1df4c71ff773abad0405fa68f863062d">cpu0_DTLB</a>, &amp;<a class="el" href="core__inst_8cc.html#a620dc65af72634227c96672473282c60">cpu0_L1I</a>, &amp;<a class="el" href="core__inst_8cc.html#a868ee0debd0939dd11f9044506bdf940">cpu0_L1D</a>, O3_CPU::bpred_t::bbranchDbimodal, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDno_instr)</td></tr>
<tr class="separator:ab82aaf2c3740aa8ae228e595a4060c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30818f7144f8ea07a8844017e68a98ee"><td class="memItemLeft" align="right" valign="top">std::array&lt; <a class="el" href="classO3__CPU.html">O3_CPU</a> *, <a class="el" href="champsim__constants_8h.html#aa061b51fb2d77d7721a3882edf5cd84a">NUM_CPUS</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#a30818f7144f8ea07a8844017e68a98ee">ooo_cpu</a></td></tr>
<tr class="separator:a30818f7144f8ea07a8844017e68a98ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd44c1a0fdadcb0499307952b226c94"><td class="memItemLeft" align="right" valign="top">std::array&lt; <a class="el" href="classCACHE.html">CACHE</a> *, <a class="el" href="champsim__constants_8h.html#a583ed65d9dd7e3ab90cbfe21c9ed8aa9">NUM_CACHES</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#a3fd44c1a0fdadcb0499307952b226c94">caches</a></td></tr>
<tr class="separator:a3fd44c1a0fdadcb0499307952b226c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f5399bbe3109df7b8b6f57cfd4803d"><td class="memItemLeft" align="right" valign="top">std::array&lt; <a class="el" href="classchampsim_1_1operable.html">champsim::operable</a> *, <a class="el" href="champsim__constants_8h.html#af93f5a29fd87cf776fbbc5a84f3a051c">NUM_OPERABLES</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="core__inst_8cc.html#a94f5399bbe3109df7b8b6f57cfd4803d">operables</a></td></tr>
<tr class="separator:a94f5399bbe3109df7b8b6f57cfd4803d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a3fd44c1a0fdadcb0499307952b226c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd44c1a0fdadcb0499307952b226c94">&#9670;&nbsp;</a></span>caches</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::array&lt;<a class="el" href="classCACHE.html">CACHE</a>*, <a class="el" href="champsim__constants_8h.html#a583ed65d9dd7e3ab90cbfe21c9ed8aa9">NUM_CACHES</a>&gt; caches</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">&amp;<a class="code" href="core__inst_8cc.html#a55b89a911ac2466f5ef998f23cb1362d">LLC</a>, &amp;<a class="code" href="core__inst_8cc.html#a7d7ee9057e095d6495a8e638c74c00b3">cpu0_L2C</a>, &amp;<a class="code" href="core__inst_8cc.html#a868ee0debd0939dd11f9044506bdf940">cpu0_L1D</a>, &amp;<a class="code" href="core__inst_8cc.html#af3575ba058b9e0f78d11590a57d2508e">cpu0_STLB</a>, &amp;<a class="code" href="core__inst_8cc.html#a620dc65af72634227c96672473282c60">cpu0_L1I</a>, &amp;<a class="code" href="core__inst_8cc.html#a456ef8548a68093504f3a696e544c74f">cpu0_ITLB</a>, &amp;<a class="code" href="core__inst_8cc.html#a1df4c71ff773abad0405fa68f863062d">cpu0_DTLB</a></div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab82aaf2c3740aa8ae228e595a4060c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab82aaf2c3740aa8ae228e595a4060c82">&#9670;&nbsp;</a></span>cpu0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classO3__CPU.html">O3_CPU</a> cpu0(0, 1.0, 32, 8, 16, 64, 32, 32, 352, 128, 72, 6, 6, 6, 128, 4, 2, 2, 5, 1, 1, 1, 0, 0, &amp;<a class="el" href="core__inst_8cc.html#a456ef8548a68093504f3a696e544c74f">cpu0_ITLB</a>, &amp;<a class="el" href="core__inst_8cc.html#a1df4c71ff773abad0405fa68f863062d">cpu0_DTLB</a>, &amp;<a class="el" href="core__inst_8cc.html#a620dc65af72634227c96672473282c60">cpu0_L1I</a>, &amp;<a class="el" href="core__inst_8cc.html#a868ee0debd0939dd11f9044506bdf940">cpu0_L1D</a>, O3_CPU::bpred_t::bbranchDbimodal, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDno_instr)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1df4c71ff773abad0405fa68f863062d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df4c71ff773abad0405fa68f863062d">&#9670;&nbsp;</a></span>cpu0_DTLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCACHE.html">CACHE</a> cpu0_DTLB(&quot;cpu0_DTLB&quot;, 1.0, 1, 16, 4, 16, 16, 0, 8, 0, 1, 2, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &amp;<a class="el" href="core__inst_8cc.html#af3575ba058b9e0f78d11590a57d2508e">cpu0_STLB</a>, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a456ef8548a68093504f3a696e544c74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456ef8548a68093504f3a696e544c74f">&#9670;&nbsp;</a></span>cpu0_ITLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCACHE.html">CACHE</a> cpu0_ITLB(&quot;cpu0_ITLB&quot;, 1.0, 1, 16, 4, 16, 16, 0, 8, 0, 1, 2, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &amp;<a class="el" href="core__inst_8cc.html#af3575ba058b9e0f78d11590a57d2508e">cpu0_STLB</a>, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a868ee0debd0939dd11f9044506bdf940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a868ee0debd0939dd11f9044506bdf940">&#9670;&nbsp;</a></span>cpu0_L1D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCACHE.html">CACHE</a> cpu0_L1D(&quot;cpu0_L1D&quot;, 1.0, 4, 64, 12, 64, 64, 8, 16, 4, 1, 2, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &amp;<a class="el" href="core__inst_8cc.html#a7d7ee9057e095d6495a8e638c74c00b3">cpu0_L2C</a>, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a620dc65af72634227c96672473282c60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a620dc65af72634227c96672473282c60">&#9670;&nbsp;</a></span>cpu0_L1I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCACHE.html">CACHE</a> cpu0_L1I(&quot;cpu0_L1I&quot;, 1.0, 1, 64, 8, 64, 64, 32, 8, 3, 1, 2, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &amp;<a class="el" href="core__inst_8cc.html#a7d7ee9057e095d6495a8e638c74c00b3">cpu0_L2C</a>, CACHE::pref_t::CPU_REDIRECT_pprefetcherDno_instr_, CACHE::repl_t::rreplacementDlru)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d7ee9057e095d6495a8e638c74c00b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d7ee9057e095d6495a8e638c74c00b3">&#9670;&nbsp;</a></span>cpu0_L2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCACHE.html">CACHE</a> cpu0_L2C(&quot;cpu0_L2C&quot;, 1.0, 5, 1024, 8, 32, 32, 16, 32, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &amp;<a class="el" href="core__inst_8cc.html#a55b89a911ac2466f5ef998f23cb1362d">LLC</a>, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab55ff3558a3ce237383504e6ebd37e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab55ff3558a3ce237383504e6ebd37e28">&#9670;&nbsp;</a></span>cpu0_PTW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classPageTableWalker.html">PageTableWalker</a> cpu0_PTW(&quot;cpu0_PTW&quot;, 0, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &amp;cpu0_L1D)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3575ba058b9e0f78d11590a57d2508e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3575ba058b9e0f78d11590a57d2508e">&#9670;&nbsp;</a></span>cpu0_STLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCACHE.html">CACHE</a> cpu0_STLB(&quot;cpu0_STLB&quot;, 1.0, 2, 128, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &amp;<a class="el" href="core__inst_8cc.html#ab55ff3558a3ce237383504e6ebd37e28">cpu0_PTW</a>, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c4ae209403f4808719a39e5ca5706e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c4ae209403f4808719a39e5ca5706e3">&#9670;&nbsp;</a></span>DRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMEMORY__CONTROLLER.html">MEMORY_CONTROLLER</a> DRAM(1.25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55b89a911ac2466f5ef998f23cb1362d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b89a911ac2466f5ef998f23cb1362d">&#9670;&nbsp;</a></span>LLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCACHE.html">CACHE</a> LLC(&quot;LLC&quot;, 1.0, 6, 2048, 16, 32, 32, 32, 64, 19, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &amp;<a class="el" href="main_8cc.html#a1e0301e172253aa713cf238f07e3102d">DRAM</a>, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30818f7144f8ea07a8844017e68a98ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30818f7144f8ea07a8844017e68a98ee">&#9670;&nbsp;</a></span>ooo_cpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::array&lt;<a class="el" href="classO3__CPU.html">O3_CPU</a>*, <a class="el" href="champsim__constants_8h.html#aa061b51fb2d77d7721a3882edf5cd84a">NUM_CPUS</a>&gt; ooo_cpu</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">&amp;<a class="code" href="core__inst_8cc.html#ab82aaf2c3740aa8ae228e595a4060c82">cpu0</a></div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a94f5399bbe3109df7b8b6f57cfd4803d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f5399bbe3109df7b8b6f57cfd4803d">&#9670;&nbsp;</a></span>operables</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::array&lt;<a class="el" href="classchampsim_1_1operable.html">champsim::operable</a>*, <a class="el" href="champsim__constants_8h.html#af93f5a29fd87cf776fbbc5a84f3a051c">NUM_OPERABLES</a>&gt; operables</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">&amp;<a class="code" href="core__inst_8cc.html#ab82aaf2c3740aa8ae228e595a4060c82">cpu0</a>, &amp;<a class="code" href="core__inst_8cc.html#a55b89a911ac2466f5ef998f23cb1362d">LLC</a>, &amp;<a class="code" href="core__inst_8cc.html#a7d7ee9057e095d6495a8e638c74c00b3">cpu0_L2C</a>, &amp;<a class="code" href="core__inst_8cc.html#a868ee0debd0939dd11f9044506bdf940">cpu0_L1D</a>, &amp;<a class="code" href="core__inst_8cc.html#ab55ff3558a3ce237383504e6ebd37e28">cpu0_PTW</a>, &amp;<a class="code" href="core__inst_8cc.html#af3575ba058b9e0f78d11590a57d2508e">cpu0_STLB</a>, &amp;<a class="code" href="core__inst_8cc.html#a620dc65af72634227c96672473282c60">cpu0_L1I</a>, &amp;<a class="code" href="core__inst_8cc.html#a456ef8548a68093504f3a696e544c74f">cpu0_ITLB</a>, &amp;<a class="code" href="core__inst_8cc.html#a1df4c71ff773abad0405fa68f863062d">cpu0_DTLB</a>, &amp;<a class="code" href="core__inst_8cc.html#a1c4ae209403f4808719a39e5ca5706e3">DRAM</a></div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa8bcff71bfb8ad26e2aefe5d0bdee3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8bcff71bfb8ad26e2aefe5d0bdee3d8">&#9670;&nbsp;</a></span>vmem</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVirtualMemory.html">VirtualMemory</a> vmem(8589934592, 1&lt;&lt; 12, 5, 1, 200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="acore__inst_8cc_html_a456ef8548a68093504f3a696e544c74f"><div class="ttname"><a href="core__inst_8cc.html#a456ef8548a68093504f3a696e544c74f">cpu0_ITLB</a></div><div class="ttdeci">CACHE cpu0_ITLB(&quot;cpu0_ITLB&quot;, 1.0, 1, 16, 4, 16, 16, 0, 8, 0, 1, 2, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &amp;cpu0_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="acore__inst_8cc_html_a1c4ae209403f4808719a39e5ca5706e3"><div class="ttname"><a href="core__inst_8cc.html#a1c4ae209403f4808719a39e5ca5706e3">DRAM</a></div><div class="ttdeci">MEMORY_CONTROLLER DRAM(1.25)</div></div>
<div class="ttc" id="acore__inst_8cc_html_ab55ff3558a3ce237383504e6ebd37e28"><div class="ttname"><a href="core__inst_8cc.html#ab55ff3558a3ce237383504e6ebd37e28">cpu0_PTW</a></div><div class="ttdeci">PageTableWalker cpu0_PTW(&quot;cpu0_PTW&quot;, 0, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &amp;cpu0_L1D)</div></div>
<div class="ttc" id="acore__inst_8cc_html_a1df4c71ff773abad0405fa68f863062d"><div class="ttname"><a href="core__inst_8cc.html#a1df4c71ff773abad0405fa68f863062d">cpu0_DTLB</a></div><div class="ttdeci">CACHE cpu0_DTLB(&quot;cpu0_DTLB&quot;, 1.0, 1, 16, 4, 16, 16, 0, 8, 0, 1, 2, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &amp;cpu0_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="acore__inst_8cc_html_ab82aaf2c3740aa8ae228e595a4060c82"><div class="ttname"><a href="core__inst_8cc.html#ab82aaf2c3740aa8ae228e595a4060c82">cpu0</a></div><div class="ttdeci">O3_CPU cpu0(0, 1.0, 32, 8, 16, 64, 32, 32, 352, 128, 72, 6, 6, 6, 128, 4, 2, 2, 5, 1, 1, 1, 0, 0, &amp;cpu0_ITLB, &amp;cpu0_DTLB, &amp;cpu0_L1I, &amp;cpu0_L1D, O3_CPU::bpred_t::bbranchDbimodal, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDno_instr)</div></div>
<div class="ttc" id="acore__inst_8cc_html_a620dc65af72634227c96672473282c60"><div class="ttname"><a href="core__inst_8cc.html#a620dc65af72634227c96672473282c60">cpu0_L1I</a></div><div class="ttdeci">CACHE cpu0_L1I(&quot;cpu0_L1I&quot;, 1.0, 1, 64, 8, 64, 64, 32, 8, 3, 1, 2, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &amp;cpu0_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDno_instr_, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="acore__inst_8cc_html_a7d7ee9057e095d6495a8e638c74c00b3"><div class="ttname"><a href="core__inst_8cc.html#a7d7ee9057e095d6495a8e638c74c00b3">cpu0_L2C</a></div><div class="ttdeci">CACHE cpu0_L2C(&quot;cpu0_L2C&quot;, 1.0, 5, 1024, 8, 32, 32, 16, 32, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &amp;LLC, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="acore__inst_8cc_html_a55b89a911ac2466f5ef998f23cb1362d"><div class="ttname"><a href="core__inst_8cc.html#a55b89a911ac2466f5ef998f23cb1362d">LLC</a></div><div class="ttdeci">CACHE LLC(&quot;LLC&quot;, 1.0, 6, 2048, 16, 32, 32, 32, 64, 19, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &amp;DRAM, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="acore__inst_8cc_html_a868ee0debd0939dd11f9044506bdf940"><div class="ttname"><a href="core__inst_8cc.html#a868ee0debd0939dd11f9044506bdf940">cpu0_L1D</a></div><div class="ttdeci">CACHE cpu0_L1D(&quot;cpu0_L1D&quot;, 1.0, 4, 64, 12, 64, 64, 8, 16, 4, 1, 2, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &amp;cpu0_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="acore__inst_8cc_html_af3575ba058b9e0f78d11590a57d2508e"><div class="ttname"><a href="core__inst_8cc.html#af3575ba058b9e0f78d11590a57d2508e">cpu0_STLB</a></div><div class="ttdeci">CACHE cpu0_STLB(&quot;cpu0_STLB&quot;, 1.0, 2, 128, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &amp;cpu0_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
