// Seed: 3638154473
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3
);
  reg id_5;
  initial
    if (1)
      @(negedge 1) begin : LABEL_0
        id_5 <= 1;
      end
  assign module_1.type_20 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input supply1 id_2,
    output uwire id_3,
    input supply0 id_4,
    output wor id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    input supply1 id_9,
    input uwire id_10,
    output wand id_11,
    input tri0 id_12
    , id_17,
    input tri0 id_13,
    output supply0 id_14,
    input wor id_15
);
  assign id_14 = 1'b0 - 1'b0;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_13,
      id_12
  );
endmodule
