<def f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='377' ll='380' type='llvm::SlotIndex llvm::LiveRange::beginIndex() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='511' u='c' c='_ZNK4llvm9LiveRange7isLocalENS_9SlotIndexES1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='592' u='c' c='_ZNK4llvm9LiveRangeltERKS0_'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='593' u='c' c='_ZNK4llvm9LiveRangeltERKS0_'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='871' u='c' c='_ZNK4llvm12LiveIntervalltERKS0_'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='872' u='c' c='_ZNK4llvm12LiveIntervalltERKS0_'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='376'>/// beginIndex - Return the lowest numbered slot covered.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='1082' u='c' c='_ZN12_GLOBAL__N_19UserValue13splitLocationEjN4llvm8ArrayRefINS1_8RegisterEEERNS1_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='452' u='c' c='_ZNK4llvm9LiveRange8overlapsERKS0_RKNS_13CoalescerPairERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='841' u='c' c='_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1854' u='c' c='_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1866' u='c' c='_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1882' u='c' c='_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1917' u='c' c='_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='721' u='c' c='_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='291' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='291' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='366' u='c' c='_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='368' u='c' c='_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
