This is an exercise generated to multiply two N-bit numbers, implemented using Python.
Where the memory file is generated(exmp.rom_16x4.dat) . 
Also in the Pyhon script the multiply_prof_edition-final.py file is reading and writing Verilog code and updating N respectfully to the input.
Verilog code is written in the Verilog(Memory_code file + TestBench for it) using "Vivado HL WebPACK". 
