#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 16 19:41:11 2019
# Process ID: 46436
# Current directory: V:/hardware/m3_for_arty_a7/m3_for_arty_a7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent49824 V:\hardware\m3_for_arty_a7\m3_for_arty_a7\m3_for_arty_a7.xpr
# Log file: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/vivado.log
# Journal file: V:/hardware/m3_for_arty_a7/m3_for_arty_a7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_DAPLink_to_Arty_shield_0_0' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_DAPLink_to_Arty_shield_0_0' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_DAPLink_to_Arty_shield_0_0' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_DAPLink_to_Arty_shield_0_0' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_DAPLink_to_Arty_shield_0_0' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_display_lpr_boundary_0_0' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_display_lpr_boundary_0_0/m3_for_arty_a7_display_lpr_boundary_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_display_lpr_boundary_0_0' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_display_lpr_boundary_0_0/m3_for_arty_a7_display_lpr_boundary_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_display_lpr_boundary_0_0' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_display_lpr_boundary_0_0/m3_for_arty_a7_display_lpr_boundary_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_display_lpr_boundary_0_0' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_display_lpr_boundary_0_0/m3_for_arty_a7_display_lpr_boundary_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_display_lpr_boundary_0_0' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_display_lpr_boundary_0_0/m3_for_arty_a7_display_lpr_boundary_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_binary_image_etch_0_0' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_binary_image_etch_0_0/src/img_ram/img_ram.xci'. Please regenerate to continue.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'img_ram'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
CRITICAL WARNING: [IP_Flow 19-3577] Failed to recreate IP instance 'm3_for_arty_a7_binary_image_etch_0_0'. Error during subcore creation.
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_binary_image_swell_0_0' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_binary_image_swell_0_0/src/img_ram/img_ram.xci'. Please regenerate to continue.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'img_ram'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
CRITICAL WARNING: [IP_Flow 19-3577] Failed to recreate IP instance 'm3_for_arty_a7_binary_image_swell_0_0'. Error during subcore creation.
WARNING: [IP_Flow 19-3664] IP 'm3_for_arty_a7_binary_image_etch_1_1' generated file not found 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_binary_image_etch_1_1/src/img_ram/img_ram.xci'. Please regenerate to continue.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'img_ram'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
CRITICAL WARNING: [IP_Flow 19-3577] Failed to recreate IP instance 'm3_for_arty_a7_binary_image_etch_1_1'. Error during subcore creation.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'm3_for_arty_a7.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
m3_for_arty_a7_Vertical_Projection_0_0

open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1103.727 ; gain = 343.441
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
open_bd_design {V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd}
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- Arm.com:CortexM:CORTEXM3_AXI:1.0 - Cortex_M3_0
cell handle is /Cortex_M3_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - lcd_spi
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_1
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:module_ref:OV_Sensor_ML:1.0 - OV_Sensor_ML_2
Adding cell -- xilinx.com:module_ref:I2C_OV5640_Init_RGB565:1.0 - I2C_OV5640_Init_RGB5_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640/OV_Sensor_ML_2/vid_clk_ce(undef) and /ov5640/v_vid_in_axi4s_0/vid_io_in_ce(ce)
Adding cell -- xilinx.com:module_ref:rgb_change:1.0 - rgb_change_0
Adding cell -- xilinx.com:module_ref:sync_change:1.0 - sync_change_0
Adding cell -- xilinx.com:module_ref:HVcount:1.0 - HVcount_0
Adding cell -- xilinx.com:user:rgb2ycbcr:1.0 - rgb2ycbcr_0
Adding cell -- xilinx.com:user:car_id:1.0 - car_id_0
Adding cell -- xilinx.com:user:capture_lpr:1.0 - capture_lpr_0
Adding cell -- xilinx.com:user:rgb2ycbcr:1.0 - rgb2ycbcr_1
Adding cell -- xilinx.com:user:ycbcr_location:1.0 - ycbcr_location_0
Adding cell -- xilinx.com:user:display:1.0 - display_0
Adding cell -- xilinx.com:user:rgb_mux:1.0 - rgb_mux_0
Adding cell -- xilinx.com:module_ref:sync_change:1.0 - sync_change_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:user:Vertical_Projection8:1.0 - Vertical_Projection8_0
Adding cell -- xilinx.com:user:binary_image_etch:1.0 - binary_image_etch_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: m3_for_arty_a7_binary_image_etch_0_0 
Adding cell -- xilinx.com:user:binary_image_swell:1.0 - binary_image_swell_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: m3_for_arty_a7_binary_image_swell_0_0 
Adding cell -- xilinx.com:module_ref:HVcount:1.0 - HVcount_1
Adding cell -- xilinx.com:user:Vertical_Projection:1.0 - Vertical_Projection_0
Adding cell -- xilinx.com:user:Hcount_Send:1.0 - Hcount_Send_0
Adding cell -- xilinx.com:user:binary_image_etch:1.0 - binary_image_etch_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: m3_for_arty_a7_binary_image_etch_1_1 
Adding cell -- xilinx.com:user:binary_image_etch:1.0 - binary_image_etch_5
Adding cell -- xilinx.com:user:send_line_data:1.0 - send_line_data_0
Adding cell -- xilinx.com:user:char_recongize_5thing:1.0 - char_recongize_5thing_0
Adding cell -- xilinx.com:module_ref:display_lpr_boundary:1.0 - display_lpr_boundary_0
Adding cell -- xilinx.com:module_ref:capture_single:1.0 - capture_single_4
Adding cell -- xilinx.com:user:digital_recognition:1.0 - digital_recognition_4
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_4
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640/LPR_PROJ/char_recgonize/char_5/vid_io_out_clk_25M(clk) and /ov5640/LPR_PROJ/char_recgonize/char_5/capture_single_4/pixelclk(undef)
Adding cell -- xilinx.com:module_ref:capture_single:1.0 - capture_single_3
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_3
Adding cell -- xilinx.com:user:digital_recognition:1.0 - digital_recognition_3
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640/LPR_PROJ/char_recgonize/char_4/vid_io_out_clk_25M(clk) and /ov5640/LPR_PROJ/char_recgonize/char_4/capture_single_3/pixelclk(undef)
Adding cell -- xilinx.com:module_ref:capture_single:1.0 - capture_single_2
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- xilinx.com:user:digital_recognition:1.0 - digital_recognition_2
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640/LPR_PROJ/char_recgonize/char_3/vid_io_out_clk_25M(clk) and /ov5640/LPR_PROJ/char_recgonize/char_3/capture_single_2/pixelclk(undef)
Adding cell -- xilinx.com:module_ref:capture_single:1.0 - capture_single_1
Adding cell -- xilinx.com:user:digital_recognition:1.0 - digital_recognition_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640/LPR_PROJ/char_recgonize/char_2/vid_io_out_clk_25M(clk) and /ov5640/LPR_PROJ/char_recgonize/char_2/capture_single_1/pixelclk(undef)
Adding cell -- xilinx.com:module_ref:capture_single:1.0 - capture_single_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:digital_recognition:1.0 - digital_recognition_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640/LPR_PROJ/char_recgonize/char_1/vid_io_out_clk_25M(clk) and /ov5640/LPR_PROJ/char_recgonize/char_1/capture_single_0/pixelclk(undef)
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_single_spi_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_xip_quad_spi_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding cell -- Arm.com:user:DAPLink_to_Arty_shield:1.0 - DAPLink_to_Arty_shield_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_DAPLink
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_base
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - i_interconnect_aresetn
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - i_peripheral_aresetn1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - i_sysresetn_or
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - i_inv_dbgresetn
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - i_inv_sysresetn1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Successfully read diagram <m3_for_arty_a7> from BD file <V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <V:/hardware/m3_for_arty_a7/block_diagram/ui/bd_a2e86b50.ui> 
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.352 ; gain = 187.113
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Vertical_Projection:1.0 [get_ips  m3_for_arty_a7_Vertical_Projection_0_0] -log ip_upgrade.log
Upgrading 'V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd'
INFO: [IP_Flow 19-1972] Upgraded m3_for_arty_a7_Vertical_Projection_0_0 from Vertical_Projection_v8_0 1.0 to Vertical_Projection_v8_0 1.0
Wrote  : <V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd> 
Wrote  : <V:/hardware/m3_for_arty_a7/block_diagram/ui/bd_a2e86b50.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'V:/hardware/m3_for_arty_a7/m3_for_arty_a7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips m3_for_arty_a7_Vertical_Projection_0_0] -no_script -sync -force -quiet
generate_target all [get_files  V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd]
WARNING: [SMARTCONNECT-2] Port S02_AXI of /ov5640/smartconnect_0 is connected to an infrastructure IP (/axi_interconnect_0/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_interconnect_0/xbar.
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1423.840 ; gain = 63.988
WARNING: [Arm.com:CortexM:CORTEXM3_AXI:1.0-4] /Cortex_M3_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /ov5640/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:axi_vdma:6.3-155] /ov5640/axi_vdma_0 
                    To get the better performance, ensure AXI Memory Map clock frequency is greater than equal to AXI Streaming clock frequency.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_1 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_1 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /daplink_if_0/axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /daplink_if_0/axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /daplink_if_0/axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /daplink_if_0/axi_xip_quad_spi_0 
			##########################################################################
			INFO: AXI Quad SPI core is configured in XIP mode with synchronous clocks.
			##########################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /daplink_if_0/axi_xip_quad_spi_0 
			##########################################################################
			INFO: AXI Quad SPI core is configured in XIP mode with synchronous clocks.
			##########################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /daplink_if_0/axi_xip_quad_spi_0 
			##########################################################################
			INFO: AXI Quad SPI core is configured in XIP mode with synchronous clocks.
			##########################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /daplink_if_0/axi_single_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /daplink_if_0/axi_single_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /daplink_if_0/axi_single_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /daplink_if_0/axi_protocol_convert_0/S_AXI(0) and /Cortex_M3_0/CM3_CODE_AXI3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /daplink_if_0/axi_protocol_convert_0/S_AXI(0) and /Cortex_M3_0/CM3_CODE_AXI3(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m03_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M03_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m03_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M03_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m04_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M04_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m04_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M04_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m05_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M05_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m05_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M05_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m06_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M06_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m06_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M06_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m07_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M07_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m07_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M07_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m09_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M09_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m09_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M09_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m10_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M10_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m10_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M10_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m11_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M11_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m11_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M11_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m12_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M12_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m12_couplers/auto_pc/S_AXI(0) and /axi_interconnect_0/xbar/M12_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ov5640/mig_7series_0/S_AXI(0) and /ov5640/smartconnect_0/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ov5640/mig_7series_0/S_AXI(0) and /ov5640/smartconnect_0/M00_AXI(1)
WARNING: [BD 41-927] Following properties on pin /daplink_if_0/DAPLink_to_Arty_shield_0/ext_spi_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Clocks_and_Resets/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov5640/rgb2vga_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Clocks_and_Resets/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov5640/I2C_OV5640_Init_RGB5_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Clocks_and_Resets/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov5640/LPR_PROJ/rgb2ycbcr_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Clocks_and_Resets/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov5640/LPR_PROJ/car_id_0/pix_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Clocks_and_Resets/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov5640/LPR_PROJ/rgb2ycbcr_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Clocks_and_Resets/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/pixel_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Clocks_and_Resets/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/pixel_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Clocks_and_Resets/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/pixel_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Clocks_and_Resets/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/pixel_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Clocks_and_Resets/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/pixel_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Clocks_and_Resets/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov5640/LPR_PROJ/swell_etch/binary_image_etch_5/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Clocks_and_Resets/clk_wiz_0_clk_out1 
Wrote  : <V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ov5640/LPR_PROJ/Vertical_Projection8_0/i_binary'(8) to net 'HVcount_1_o_data'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : V:/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ov5640/LPR_PROJ/Vertical_Projection8_0/i_binary'(8) to net 'HVcount_1_o_data'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : V:/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v
VHDL Output written to : V:/hardware/m3_for_arty_a7/block_diagram/hdl/m3_for_arty_a7_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cortex_M3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block daplink_if_0/axi_single_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block daplink_if_0/axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block daplink_if_0/axi_xip_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block daplink_if_0/axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block daplink_if_0/axi_protocol_convert_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block daplink_if_0/DAPLink_to_Arty_shield_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block daplink_if_0/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/proc_sys_reset_DAPLink .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/proc_sys_reset_base .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/i_interconnect_aresetn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/i_peripheral_aresetn1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/i_sysresetn_or .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/i_inv_dbgresetn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/i_inv_sysresetn1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/OV_Sensor_ML_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/proc_sys_reset_0 .
Exporting to file v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_smartconnect_0_0/bd_0/hw_handoff/m3_for_arty_a7_smartconnect_0_0.hwh
Generated Block Design Tcl file v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_smartconnect_0_0/bd_0/hw_handoff/m3_for_arty_a7_smartconnect_0_0_bd.tcl
Generated Hardware Definition File v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_smartconnect_0_0/bd_0/synth/m3_for_arty_a7_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/rgb2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/I2C_OV5640_Init_RGB5_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/rgb_change_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/sync_change_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/HVcount_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/rgb2ycbcr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/car_id_0 .
INFO: [Device 21-403] Loading part xc7z020clg400-1
CRITICAL WARNING: [IP_Flow 19-4965] IP vpro_ram was packaged with board value 'tul.com.tw:pynq-z2:part0:1.0'. Current project's board value is 'digilentinc.com:nexys-a7-100t:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [IP_Flow 19-3420] Updated vpro_ram to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/Vertical_Projection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/capture_lpr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/rgb2ycbcr_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/ycbcr_location_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/HVcount_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/Vertical_Projection8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/display_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/rgb_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/sync_change_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_1/capture_single_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_recongize_5thing_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_1/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/display_lpr_boundary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/send_line_data_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_5/capture_single_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_5/xlconcat_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_4/capture_single_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_4/xlconcat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_3/capture_single_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_3/xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_2/capture_single_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/char_recgonize/char_2/xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lcd_spi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/swell_etch/binary_image_etch_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/Hcount_Send_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/binary_image_etch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/binary_image_swell_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640/LPR_PROJ/swell_etch/binary_image_etch_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_11/m3_for_arty_a7_auto_pc_11_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m12_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_10/m3_for_arty_a7_auto_pc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m11_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_9/m3_for_arty_a7_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m10_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_8/m3_for_arty_a7_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_7/m3_for_arty_a7_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_6/m3_for_arty_a7_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_5/m3_for_arty_a7_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_4/m3_for_arty_a7_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_3/m3_for_arty_a7_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_2/m3_for_arty_a7_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_1/m3_for_arty_a7_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_0/m3_for_arty_a7_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_12/m3_for_arty_a7_auto_pc_12_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file V:/hardware/m3_for_arty_a7/block_diagram/hw_handoff/m3_for_arty_a7.hwh
Generated Block Design Tcl file V:/hardware/m3_for_arty_a7/block_diagram/hw_handoff/m3_for_arty_a7_bd.tcl
Generated Hardware Definition File V:/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.hwdef
generate_target: Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 1997.262 ; gain = 663.910
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_axi_bram_ctrl_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_axi_bram_ctrl_0_0, cache-ID = 2aac024c5d01d9dd; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_axi_protocol_convert_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_axi_protocol_convert_0_0, cache-ID = 8edcfd0600cf4bb9; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_DAPLink_to_Arty_shield_0_0] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_mig_7series_0_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_mig_7series_0_2, cache-ID = 129b9c9bdcaad29d; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_Vertical_Projection_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_Vertical_Projection_0_0, cache-ID = 4ce67a45e9eff2a5; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_binary_image_etch_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_binary_image_etch_0_0, cache-ID = 38496c0d7b9649c5; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_binary_image_swell_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_binary_image_swell_0_0, cache-ID = ef5fd5a8a40d0141; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_binary_image_etch_1_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_binary_image_etch_1_1, cache-ID = 38496c0d7b9649c5; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_11] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_11, cache-ID = bcbceccade151222; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_10] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_10, cache-ID = bcbceccade151222; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_9] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_9, cache-ID = bcbceccade151222; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_8] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_8, cache-ID = bcbceccade151222; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_7] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_7, cache-ID = bcbceccade151222; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_6] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_6, cache-ID = bcbceccade151222; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_5] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_5, cache-ID = bcbceccade151222; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_4] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_4, cache-ID = bcbceccade151222; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_3, cache-ID = 5526bf4950d64b87; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_2, cache-ID = bcbceccade151222; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_1, cache-ID = bcbceccade151222; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_0, cache-ID = bcbceccade151222; cache size = 99.016 MB.
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_12] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP m3_for_arty_a7_auto_pc_12, cache-ID = 16d94b21c07d68fa; cache size = 99.016 MB.
export_ip_user_files -of_objects [get_files V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd]
launch_runs -jobs 8 {m3_for_arty_a7_DAPLink_to_Arty_shield_0_0_synth_1 m3_for_arty_a7_display_lpr_boundary_0_0_synth_1 m3_for_arty_a7_binary_image_etch_0_0_synth_1 m3_for_arty_a7_binary_image_swell_0_0_synth_1 m3_for_arty_a7_binary_image_etch_1_1_synth_1}
[Tue Jul 16 19:45:41 2019] Launched m3_for_arty_a7_DAPLink_to_Arty_shield_0_0_synth_1, m3_for_arty_a7_display_lpr_boundary_0_0_synth_1, m3_for_arty_a7_binary_image_etch_0_0_synth_1, m3_for_arty_a7_binary_image_swell_0_0_synth_1, m3_for_arty_a7_binary_image_etch_1_1_synth_1...
Run output will be captured here:
m3_for_arty_a7_DAPLink_to_Arty_shield_0_0_synth_1: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0_synth_1/runme.log
m3_for_arty_a7_display_lpr_boundary_0_0_synth_1: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/m3_for_arty_a7_display_lpr_boundary_0_0_synth_1/runme.log
m3_for_arty_a7_binary_image_etch_0_0_synth_1: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/m3_for_arty_a7_binary_image_etch_0_0_synth_1/runme.log
m3_for_arty_a7_binary_image_swell_0_0_synth_1: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/m3_for_arty_a7_binary_image_swell_0_0_synth_1/runme.log
m3_for_arty_a7_binary_image_etch_1_1_synth_1: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/m3_for_arty_a7_binary_image_etch_1_1_synth_1/runme.log
export_simulation -of_objects [get_files V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd] -directory V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.ip_user_files/sim_scripts -ip_user_files_dir V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.ip_user_files -ipstatic_source_dir V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.cache/compile_simlib/modelsim} {questa=V:/precompiled_sim_libs} {riviera=V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.cache/compile_simlib/riviera} {activehdl=V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd] -top
make_wrapper -files [get_files V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd] -top
generate_target all [get_files  V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'm3_for_arty_a7' - hence not re-generating.
export_ip_user_files -of_objects [get_files V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd]
launch_runs -jobs 8 {m3_for_arty_a7_binary_image_etch_0_0_synth_1 m3_for_arty_a7_binary_image_swell_0_0_synth_1 m3_for_arty_a7_binary_image_etch_1_1_synth_1}
[Tue Jul 16 19:49:08 2019] Launched m3_for_arty_a7_binary_image_etch_0_0_synth_1, m3_for_arty_a7_binary_image_swell_0_0_synth_1, m3_for_arty_a7_binary_image_etch_1_1_synth_1...
Run output will be captured here:
m3_for_arty_a7_binary_image_etch_0_0_synth_1: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/m3_for_arty_a7_binary_image_etch_0_0_synth_1/runme.log
m3_for_arty_a7_binary_image_swell_0_0_synth_1: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/m3_for_arty_a7_binary_image_swell_0_0_synth_1/runme.log
m3_for_arty_a7_binary_image_etch_1_1_synth_1: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/m3_for_arty_a7_binary_image_etch_1_1_synth_1/runme.log
export_simulation -of_objects [get_files V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd] -directory V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.ip_user_files/sim_scripts -ip_user_files_dir V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.ip_user_files -ipstatic_source_dir V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.cache/compile_simlib/modelsim} {questa=V:/precompiled_sim_libs} {riviera=V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.cache/compile_simlib/riviera} {activehdl=V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run m3_for_arty_a7_binary_image_etch_0_0_synth_1
reset_run m3_for_arty_a7_binary_image_swell_0_0_synth_1
reset_run m3_for_arty_a7_binary_image_etch_1_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jul 16 19:53:10 2019] Launched m3_for_arty_a7_binary_image_etch_0_0_synth_1, m3_for_arty_a7_binary_image_swell_0_0_synth_1, m3_for_arty_a7_binary_image_etch_1_1_synth_1, synth_1...
Run output will be captured here:
m3_for_arty_a7_binary_image_etch_0_0_synth_1: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/m3_for_arty_a7_binary_image_etch_0_0_synth_1/runme.log
m3_for_arty_a7_binary_image_swell_0_0_synth_1: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/m3_for_arty_a7_binary_image_swell_0_0_synth_1/runme.log
m3_for_arty_a7_binary_image_etch_1_1_synth_1: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/m3_for_arty_a7_binary_image_etch_1_1_synth_1/runme.log
synth_1: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/synth_1/runme.log
[Tue Jul 16 19:53:10 2019] Launched impl_1...
Run output will be captured here: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name binary_image_etch_v1_0_project -directory V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/binary_image_etch_v1_0_project v:/vivado/Arm_ipi_repository/binary_image_etch/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/binary_image_etch_v1_0_project'
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2046.113 ; gain = 1.395
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2068.516 ; gain = 23.797
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::bd::mig_utils::can_apply_mig_rule Line 5
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
    ::bd::mig_utils::can_apply_mig_rule Line 5
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  img_ram] -log ip_upgrade.log
Upgrading 'img_ram'
INFO: [IP_Flow 19-1972] Upgraded img_ram from Block Memory Generator 8.4 to Block Memory Generator 8.4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'img_ram'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/binary_image_etch_v1_0_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips img_ram] -no_script -sync -force -quiet
generate_target all [get_files  v:/vivado/Arm_ipi_repository/binary_image_etch/src/img_ram/img_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'img_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'img_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'img_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'img_ram'...
catch { config_ip_cache -export [get_ips -all img_ram] }
export_ip_user_files -of_objects [get_files v:/vivado/Arm_ipi_repository/binary_image_etch/src/img_ram/img_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] v:/vivado/Arm_ipi_repository/binary_image_etch/src/img_ram/img_ram.xci]
launch_runs -jobs 8 img_ram_synth_1
[Tue Jul 16 19:55:01 2019] Launched img_ram_synth_1...
Run output will be captured here: v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/binary_image_etch_v1_0_project/binary_image_etch_v1_0_project.runs/img_ram_synth_1/runme.log
export_simulation -of_objects [get_files v:/vivado/Arm_ipi_repository/binary_image_etch/src/img_ram/img_ram.xci] -directory v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/binary_image_etch_v1_0_project/binary_image_etch_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/binary_image_etch_v1_0_project/binary_image_etch_v1_0_project.ip_user_files -ipstatic_source_dir v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/binary_image_etch_v1_0_project/binary_image_etch_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/binary_image_etch_v1_0_project/binary_image_etch_v1_0_project.cache/compile_simlib/modelsim} {questa=v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/binary_image_etch_v1_0_project/binary_image_etch_v1_0_project.cache/compile_simlib/questa} {riviera=v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/binary_image_etch_v1_0_project/binary_image_etch_v1_0_project.cache/compile_simlib/riviera} {activehdl=v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/binary_image_etch_v1_0_project/binary_image_etch_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] img_ram has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'v:/vivado/Arm_ipi_repository/binary_image_etch/sim/fifo_linebuffer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'v:/vivado/Arm_ipi_repository/binary_image_etch/sim/line.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'v:/vivado/Arm_ipi_repository/binary_image_etch/sim/linebuffer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'v:/vivado/Arm_ipi_repository/binary_image_etch/sim/binary_image_etch.v'.
WARNING: [IP_Flow 19-5226] Project source file 'v:/vivado/Arm_ipi_repository/binary_image_etch/component.xml' ignored by IP packager.
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/Hcount_Send_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/send_line_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_recongize_5thing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/char_5_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/hardware/m3_for_arty_a7/ip_repo/one_char_read_40bit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:OV_Sensor_ML:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/OV_Sensor_ML' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/OV_Sensor_ML
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:rgb_change:1.0'. The one found in IP location 'v:/vivado/Arm_ipi_repository/rgb_change' will take precedence over the same IP in location v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.srcs/sources_1/bd/mref/rgb_change
report_ip_status -name ip_status
upgrade_ip [get_ips  {m3_for_arty_a7_binary_image_etch_1_1 m3_for_arty_a7_binary_image_etch_0_0 m3_for_arty_a7_binary_image_etch_1_0}] -log ip_upgrade.log
Upgrading 'V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd'
ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.

exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 20:17:01 2019...
