// Seed: 2982662408
module module_0 (
    id_1,
    id_2,
    id_3,
    .id_5(id_4)
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_6 = id_6[1'b0], id_7;
  wor id_8 = 1;
  id_9(
      .id_0(id_3), .id_1(id_8), .id_2((id_4))
  );
  tri1 id_10;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1;
  wire id_1, id_2;
  wire id_3;
  tri  id_4 = (1'b0);
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
