 
****************************************
Report : area
Design : SYSTEM_TOP
Version: K-2015.06
Date   : Tue Aug 23 04:02:19 2022
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          725
Number of nets:                          2209
Number of cells:                         1470
Number of combinational cells:           1157
Number of sequential cells:               280
Number of macros/black boxes:               0
Number of buf/inv:                        241
Number of references:                      15

Combinational area:              10746.801261
Buf/Inv area:                      907.235720
Noncombinational area:            6941.353222
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 17688.154483
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ------------------
SYSTEM_TOP                        17688.1545    100.0     25.8874     0.0000  0.0000  SYSTEM_TOP
U0_ALU                             5648.1600     31.9   1116.6883   440.0858  0.0000  ALU
U0_ALU/add_45                       231.8099      1.3    231.8099     0.0000  0.0000  ALU_DW01_add_0
U0_ALU/div_48                      1437.9274      8.1   1437.9274     0.0000  0.0000  ALU_DW_div_uns_0
U0_ALU/mult_47                     2155.7144     12.2   1914.4909     0.0000  0.0000  ALU_DW02_mult_0
U0_ALU/mult_47/FS_1                 241.2235      1.4    241.2235     0.0000  0.0000  ALU_DW01_add_1
U0_ALU/sub_46                       265.9342      1.5    265.9342     0.0000  0.0000  ALU_DW01_sub_0
U0_BIT_SYNC                          51.7748      0.3      0.0000    51.7748  0.0000  BIT_SYNC
U0_CLK_GATE                          40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
U0_ClkDiv                           444.7926      2.5    289.4682   155.3244  0.0000  ClkDiv
U0_DATA_SYNC                        395.3712      2.2     84.7224   310.6488  0.0000  DATA_SYNC_0
U0_RST_SYNC                          51.7748      0.3      0.0000    51.7748  0.0000  RST_SYNC_0
U0_Register_File                   6091.7759     34.4   2545.2022  3546.5738  0.0000  Register_File
U0_SYS_Controller                  2133.3571     12.1     11.7670     0.0000  0.0000  SYS_Controller
U0_SYS_Controller/U0_RX_Controller
                                   1043.7329      5.9    514.2179   529.5150  0.0000  RX_Controller
U0_SYS_Controller/U0_TX_Controller
                                   1077.8572      6.1    585.9966   491.8606  0.0000  TX_Controller
U0_UART_RX                         1512.0595      8.5      7.0602     0.0000  0.0000  UART_RX
U0_UART_RX/U0_Data_Sampler          393.0178      2.2    341.2430    51.7748  0.0000  Data_Sampler
U0_UART_RX/U0_Deseralizer           303.5886      1.7     96.4894   207.0992  0.0000  Deseralizer
U0_UART_RX/U0_Parity_Check          105.9030      0.6    105.9030     0.0000  0.0000  Parity_Check
U0_UART_RX/U0_RXFSM                 242.4002      1.4    164.7380    77.6622  0.0000  RXFSM
U0_UART_RX/U0_Stop_Check             12.9437      0.1     12.9437     0.0000  0.0000  Stop_Check
U0_UART_RX/U0_Strt_Check              7.0602      0.0      7.0602     0.0000  0.0000  Strt_Check
U0_UART_RX/U0_edge_bit_counter      440.0858      2.5    232.9866   207.0992  0.0000  edge_bit_counter
U0_Uart_TX_Top                      846.0473      4.8      0.0000     0.0000  0.0000  Uart_TX_Top
U0_Uart_TX_Top/U0_FSM               168.2681      1.0     88.2525    80.0156  0.0000  FSM
U0_Uart_TX_Top/U0_InputBuffer       361.2469      2.0    102.3729   258.8740  0.0000  InputBuffer
U0_Uart_TX_Top/U0_MUX                36.4777      0.2     36.4777     0.0000  0.0000  MUX
U0_Uart_TX_Top/U0_Parity_Calc        87.0758      0.5     87.0758     0.0000  0.0000  Parity_Calc
U0_Uart_TX_Top/U0_Seralizer         192.9788      1.1      0.0000     0.0000  0.0000  Seralizer
U0_Uart_TX_Top/U0_Seralizer/C0      124.7302      0.7     45.8913    78.8389  0.0000  counter
U0_Uart_TX_Top/U0_Seralizer/P0       68.2486      0.4     68.2486     0.0000  0.0000  Parallel_To_Serial
U1_DATA_SYNC                        395.3712      2.2     84.7224   310.6488  0.0000  DATA_SYNC_1
U1_RST_SYNC                          51.7748      0.3      0.0000    51.7748  0.0000  RST_SYNC_1
--------------------------------  ----------  -------  ----------  ---------  ------  ------------------
Total                                                  10746.8013  6941.3532  0.0000

1
