#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Apr 18 12:12:14 2025
# Process ID: 3792
# Current directory: /home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/pulp_platform/axi/include/axi
# Command line: vivado
# Log file: /home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/pulp_platform/axi/include/axi/vivado.log
# Journal file: /home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/pulp_platform/axi/include/axi/vivado.jou
# Running On: root1, OS: Linux, CPU Frequency: 3984.791 MHz, CPU Physical cores: 4, Host memory: 8008 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/root1/Jobanpreet/SAuria/SAuria.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/root1/Jobanpreet/SAuria/SAuria.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 7693.934 ; gain = 126.727 ; free physical = 3529 ; free virtual = 9851
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sauria_subsystem'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sauria_subsystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj sauria_subsystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/cf_math_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_demux_simple.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux_simple
INFO: [VRFC 10-311] analyzing module axi_demux_id_counters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_id_prepend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_id_prepend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_demux
ERROR: [VRFC 10-3195] cannot open include file 'axi/assign.svh' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:480]
ERROR: [VRFC 10-3195] cannot open include file 'axi/typedef.svh' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:481]
INFO: [VRFC 10-311] analyzing module axi_lite_demux_intf
ERROR: [VRFC 10-3805] use of undefined macro 'AXI_LITE_TYPEDEF_AW_CHAN_T' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:508]
ERROR: [VRFC 10-4982] syntax error near '(' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:508]
ERROR: [VRFC 10-2934] 'addr_t' is already declared [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:508]
ERROR: [VRFC 10-3805] use of undefined macro 'AXI_LITE_TYPEDEF_W_CHAN_T' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:509]
ERROR: [VRFC 10-2934] 'data_t' is already declared [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:509]
ERROR: [VRFC 10-4982] syntax error near ')' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:509]
ERROR: [VRFC 10-3805] use of undefined macro 'AXI_LITE_TYPEDEF_B_CHAN_T' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:510]
ERROR: [VRFC 10-3805] use of undefined macro 'AXI_LITE_TYPEDEF_AR_CHAN_T' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:511]
ERROR: [VRFC 10-2934] 'addr_t' is already declared [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:511]
ERROR: [VRFC 10-3805] use of undefined macro 'AXI_LITE_TYPEDEF_R_CHAN_T' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:512]
ERROR: [VRFC 10-2934] 'data_t' is already declared [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:512]
ERROR: [VRFC 10-3805] use of undefined macro 'AXI_LITE_TYPEDEF_REQ_T' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:513]
ERROR: [VRFC 10-4982] syntax error near ')' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:513]
ERROR: [VRFC 10-3805] use of undefined macro 'AXI_LITE_TYPEDEF_RESP_T' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:514]
ERROR: [VRFC 10-4982] syntax error near ')' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:514]
ERROR: [VRFC 10-2951] 'aw_chan_t' is not a constant [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:530]
ERROR: [VRFC 10-2951] 'w_chan_t' is not a constant [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv:531]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_atop_filter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_subsystem.sv:]
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sauria_subsystem'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sauria_subsystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj sauria_subsystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/cf_math_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_demux_simple.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux_simple
INFO: [VRFC 10-311] analyzing module axi_demux_id_counters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_id_prepend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_id_prepend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_demux
INFO: [VRFC 10-311] analyzing module axi_lite_demux_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_dw_converter.sv" into library xil_defaultlib
ERROR: [VRFC 10-3195] cannot open include file 'common_cells/registers.svh' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_dw_converter.sv:61]
INFO: [VRFC 10-311] analyzing module axi_lite_dw_converter
ERROR: [VRFC 10-8530] module 'axi_lite_dw_converter' is ignored due to previous errors [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_dw_converter.sv:62]
ERROR: [VRFC 10-3195] cannot open include file 'axi/typedef.svh' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_dw_converter.sv:488]
ERROR: [VRFC 10-3195] cannot open include file 'axi/assign.svh' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_dw_converter.sv:489]
INFO: [VRFC 10-311] analyzing module axi_lite_dw_converter_intf
ERROR: [VRFC 10-8530] module 'axi_lite_dw_converter_intf' is ignored due to previous errors [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_dw_converter.sv:490]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_atop_filter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_subsystem.sv:]
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_atop_filter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_subsystem.sv:]
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sauria_subsystem'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sauria_subsystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj sauria_subsystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/cf_math_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_demux_simple.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux_simple
INFO: [VRFC 10-311] analyzing module axi_demux_id_counters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_id_prepend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_id_prepend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_demux
INFO: [VRFC 10-311] analyzing module axi_lite_demux_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_dw_converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_dw_converter
INFO: [VRFC 10-311] analyzing module axi_lite_dw_converter_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_mux.sv" into library xil_defaultlib
ERROR: [VRFC 10-3195] cannot open include file 'common_cells/registers.svh' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_mux.sv:21]
INFO: [VRFC 10-311] analyzing module axi_lite_mux
ERROR: [VRFC 10-8530] module 'axi_lite_mux' is ignored due to previous errors [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_mux.sv:23]
ERROR: [VRFC 10-3195] cannot open include file 'axi/assign.svh' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_mux.sv:454]
ERROR: [VRFC 10-3195] cannot open include file 'axi/typedef.svh' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_mux.sv:455]
INFO: [VRFC 10-311] analyzing module axi_lite_mux_intf
ERROR: [VRFC 10-8530] module 'axi_lite_mux_intf' is ignored due to previous errors [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_mux.sv:457]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 7966.250 ; gain = 0.000 ; free physical = 2267 ; free virtual = 9200
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_atop_filter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_subsystem.sv:]
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_atop_filter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_subsystem.sv:]
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sauria_subsystem'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sauria_subsystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj sauria_subsystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/cf_math_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_demux_simple.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux_simple
INFO: [VRFC 10-311] analyzing module axi_demux_id_counters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_id_prepend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_id_prepend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_demux
INFO: [VRFC 10-311] analyzing module axi_lite_demux_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_dw_converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_dw_converter
INFO: [VRFC 10-311] analyzing module axi_lite_dw_converter_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_mux
INFO: [VRFC 10-311] analyzing module axi_lite_mux_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_to_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_to_axi
INFO: [VRFC 10-311] analyzing module axi_lite_to_axi_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_mux.sv" into library xil_defaultlib
ERROR: [VRFC 10-3195] cannot open include file 'common_cells/assertions.svh' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_mux.sv:25]
ERROR: [VRFC 10-3195] cannot open include file 'common_cells/registers.svh' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_mux.sv:26]
INFO: [VRFC 10-311] analyzing module axi_mux
ERROR: [VRFC 10-8530] module 'axi_mux' is ignored due to previous errors [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_mux.sv:28]
ERROR: [VRFC 10-3195] cannot open include file 'axi/assign.svh' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_mux.sv:498]
ERROR: [VRFC 10-3195] cannot open include file 'axi/typedef.svh' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_mux.sv:499]
INFO: [VRFC 10-311] analyzing module axi_mux_intf
ERROR: [VRFC 10-8530] module 'axi_mux_intf' is ignored due to previous errors [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_mux.sv:500]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/root1/Jobanpreet/SAuria/SAuria.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_atop_filter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_subsystem.sv:]
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_atop_filter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_subsystem.sv:]
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_atop_filter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_subsystem.sv:]
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 18 14:45:12 2025...
