Fitter report for my_vga
Sat Feb 25 14:59:37 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |my_vga|vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Feb 25 14:59:37 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; my_vga                                      ;
; Top-level Entity Name              ; my_vga                                      ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6F17C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,525 / 6,272 ( 24 % )                      ;
;     Total combinational functions  ; 1,252 / 6,272 ( 20 % )                      ;
;     Dedicated logic registers      ; 865 / 6,272 ( 14 % )                        ;
; Total registers                    ; 865                                         ;
; Total pins                         ; 65 / 180 ( 36 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 98,304 / 276,480 ( 36 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6F17C8                           ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; rgb[0]         ; Missing drive strength and slew rate ;
; rgb[1]         ; Missing drive strength and slew rate ;
; rgb[2]         ; Missing drive strength and slew rate ;
; rgb[3]         ; Missing drive strength and slew rate ;
; rgb[4]         ; Missing drive strength and slew rate ;
; rgb[5]         ; Missing drive strength and slew rate ;
; rgb[6]         ; Missing drive strength and slew rate ;
; rgb[7]         ; Missing drive strength and slew rate ;
; rgb[8]         ; Missing drive strength and slew rate ;
; rgb[9]         ; Missing drive strength and slew rate ;
; rgb[10]        ; Missing drive strength and slew rate ;
; rgb[11]        ; Missing drive strength and slew rate ;
; rgb[12]        ; Missing drive strength and slew rate ;
; rgb[13]        ; Missing drive strength and slew rate ;
; rgb[14]        ; Missing drive strength and slew rate ;
; rgb[15]        ; Missing drive strength and slew rate ;
; hsync          ; Missing drive strength and slew rate ;
; vsync          ; Missing drive strength and slew rate ;
; sd_clk         ; Missing drive strength and slew rate ;
; sd_cs          ; Missing drive strength and slew rate ;
; sd_mosi        ; Missing drive strength and slew rate ;
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_ba[0]    ; Missing drive strength and slew rate ;
; sdram_ba[1]    ; Missing drive strength and slew rate ;
; sdram_dqm[0]   ; Missing drive strength and slew rate ;
; sdram_dqm[1]   ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; sdram_addr[12] ; Missing drive strength and slew rate ;
; sdram_data[0]  ; Missing drive strength and slew rate ;
; sdram_data[1]  ; Missing drive strength and slew rate ;
; sdram_data[2]  ; Missing drive strength and slew rate ;
; sdram_data[3]  ; Missing drive strength and slew rate ;
; sdram_data[4]  ; Missing drive strength and slew rate ;
; sdram_data[5]  ; Missing drive strength and slew rate ;
; sdram_data[6]  ; Missing drive strength and slew rate ;
; sdram_data[7]  ; Missing drive strength and slew rate ;
; sdram_data[8]  ; Missing drive strength and slew rate ;
; sdram_data[9]  ; Missing drive strength and slew rate ;
; sdram_data[10] ; Missing drive strength and slew rate ;
; sdram_data[11] ; Missing drive strength and slew rate ;
; sdram_data[12] ; Missing drive strength and slew rate ;
; sdram_data[13] ; Missing drive strength and slew rate ;
; sdram_data[14] ; Missing drive strength and slew rate ;
; sdram_data[15] ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2328 ) ; 0.00 % ( 0 / 2328 )        ; 0.00 % ( 0 / 2328 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2328 ) ; 0.00 % ( 0 / 2328 )        ; 0.00 % ( 0 / 2328 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2312 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Quartus_FPGA_learning/my_vga_test/output_files/my_vga.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,525 / 6,272 ( 24 % )     ;
;     -- Combinational with no register       ; 660                        ;
;     -- Register only                        ; 273                        ;
;     -- Combinational with a register        ; 592                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 504                        ;
;     -- 3 input functions                    ; 318                        ;
;     -- <=2 input functions                  ; 430                        ;
;     -- Register only                        ; 273                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 856                        ;
;     -- arithmetic mode                      ; 396                        ;
;                                             ;                            ;
; Total registers*                            ; 865 / 7,124 ( 12 % )       ;
;     -- Dedicated logic registers            ; 865 / 6,272 ( 14 % )       ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 123 / 392 ( 31 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 65 / 180 ( 36 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; Global signals                              ; 9                          ;
; M9Ks                                        ; 12 / 30 ( 40 % )           ;
; Total block memory bits                     ; 98,304 / 276,480 ( 36 % )  ;
; Total block memory implementation bits      ; 110,592 / 276,480 ( 40 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global clocks                               ; 9 / 10 ( 90 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 4%               ;
; Peak interconnect usage (total/H/V)         ; 7% / 7% / 7%               ;
; Maximum fan-out                             ; 819                        ;
; Highest non-global fan-out                  ; 54                         ;
; Total fan-out                               ; 7630                       ;
; Average fan-out                             ; 3.02                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1525 / 6272 ( 24 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 660                  ; 0                              ;
;     -- Register only                        ; 273                  ; 0                              ;
;     -- Combinational with a register        ; 592                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 504                  ; 0                              ;
;     -- 3 input functions                    ; 318                  ; 0                              ;
;     -- <=2 input functions                  ; 430                  ; 0                              ;
;     -- Register only                        ; 273                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 856                  ; 0                              ;
;     -- arithmetic mode                      ; 396                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 865                  ; 0                              ;
;     -- Dedicated logic registers            ; 865 / 6272 ( 14 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 123 / 392 ( 31 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 65                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 98304                ; 0                              ;
; Total RAM block bits                        ; 110592               ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 12 / 30 ( 40 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 5 / 12 ( 41 % )      ; 5 / 12 ( 41 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 668                  ; 2                              ;
;     -- Registered Input Connections         ; 640                  ; 0                              ;
;     -- Output Connections                   ; 18                   ; 652                            ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 7627                 ; 665                            ;
;     -- Registered Connections               ; 3519                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 32                   ; 654                            ;
;     -- hard_block:auto_generated_inst       ; 654                  ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 5                    ; 2                              ;
;     -- Output Ports                         ; 44                   ; 6                              ;
;     -- Bidir Ports                          ; 16                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; key_in    ; E16   ; 6        ; 34           ; 12           ; 7            ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rx        ; M2    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sd_miso   ; K16   ; 5        ; 34           ; 9            ; 14           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk   ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n ; E15   ; 6        ; 34           ; 12           ; 0            ; 4                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; hsync          ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[0]         ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[10]        ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[11]        ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[12]        ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[13]        ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[14]        ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[15]        ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[1]         ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[2]         ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[3]         ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[4]         ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[5]         ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[6]         ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[7]         ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[8]         ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[9]         ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_clk         ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_cs          ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_mosi        ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; R8    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; T9    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; R9    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; L16   ; 5        ; 34           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; R7    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; T7    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; T5    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; T6    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; R6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; N1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vsync          ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                      ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; sdram_data[0]  ; G5    ; 1        ; 0            ; 19           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[10] ; R12   ; 4        ; 23           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[11] ; T12   ; 4        ; 25           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[12] ; T10   ; 4        ; 21           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[13] ; R10   ; 4        ; 21           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[14] ; T11   ; 4        ; 23           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[15] ; R11   ; 4        ; 23           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[1]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[2]  ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[3]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[4]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[5]  ; R1    ; 2        ; 0            ; 5            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[6]  ; P2    ; 2        ; 0            ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[7]  ; P1    ; 2        ; 0            ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[8]  ; R13   ; 4        ; 28           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[9]  ; T13   ; 4        ; 28           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; sd_mosi                 ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; sd_clk                  ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 17 ( 35 % )  ; 2.5V          ; --           ;
; 2        ; 6 / 19 ( 32 % )  ; 2.5V          ; --           ;
; 3        ; 12 / 26 ( 46 % ) ; 2.5V          ; --           ;
; 4        ; 14 / 27 ( 52 % ) ; 2.5V          ; --           ;
; 5        ; 11 / 25 ( 44 % ) ; 2.5V          ; --           ;
; 6        ; 7 / 14 ( 50 % )  ; 2.5V          ; --           ;
; 7        ; 13 / 26 ( 50 % ) ; 2.5V          ; --           ;
; 8        ; 1 / 26 ( 4 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; rgb[14]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; rgb[12]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; rgb[10]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; rgb[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; rgb[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; rgb[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; rgb[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; rgb[13]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; rgb[11]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; rgb[9]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; rgb[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; rgb[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; rgb[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; rgb[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; rgb[15]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; rgb[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; hsync                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; vsync                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; key_in                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; sdram_data[0]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; sd_clk                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; sd_mosi                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; sd_cs                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; sd_miso                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; rx                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; sdram_dqm[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; sdram_data[7]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; sdram_data[6]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; sdram_data[5]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; sdram_data[3]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; sdram_ba[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; sdram_data[13]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; sdram_data[15]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; sdram_data[10]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; sdram_data[8]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; sdram_data[4]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; sdram_data[2]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; sdram_data[1]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; sdram_ba[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; sdram_data[12]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; sdram_data[14]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; sdram_data[11]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; sdram_data[9]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; sdram_dqm[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; sdram_addr[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; clk_gen_inst|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ;
; Nominal VCO frequency         ; 600.0 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 208 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 25.0 MHz                                                                        ;
; Freq max lock                 ; 54.18 MHz                                                                       ;
; M VCO Tap                     ; 4                                                                               ;
; M Initial                     ; 3                                                                               ;
; M value                       ; 12                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 27                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                              ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_1                                                                           ;
; Inclk0 signal                 ; sys_clk                                                                         ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)       ; 1.88 (208 ps)    ; 50/50      ; C4      ; 24            ; 12/12 Even ; --            ; 3       ; 4       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 3.75 (208 ps)    ; 50/50      ; C2      ; 12            ; 6/6 Even   ; --            ; 3       ; 4       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 1   ; 50.0 MHz         ; 180 (10000 ps) ; 3.75 (208 ps)    ; 50/50      ; C3      ; 12            ; 6/6 Even   ; --            ; 9       ; 4       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 3       ; 4       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[4] ; clock4       ; 1    ; 1   ; 50.0 MHz         ; -75 (-4167 ps) ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                 ; Library Name ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |my_vga                                             ; 1525 (1)    ; 865 (0)                   ; 0 (0)         ; 98304       ; 12   ; 0            ; 0       ; 0         ; 65   ; 0            ; 660 (1)      ; 273 (0)           ; 592 (1)          ; |my_vga                                                                                                                                                                             ; work         ;
;    |clk_gen:clk_gen_inst|                           ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |my_vga|clk_gen:clk_gen_inst                                                                                                                                                        ; work         ;
;       |altpll:altpll_component|                     ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |my_vga|clk_gen:clk_gen_inst|altpll:altpll_component                                                                                                                                ; work         ;
;          |clk_gen_altpll:auto_generated|            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |my_vga|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated                                                                                                  ; work         ;
;    |data_ctrl:data_ctrl_inst|                       ; 105 (105)   ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 16 (16)           ; 36 (36)          ; |my_vga|data_ctrl:data_ctrl_inst                                                                                                                                                    ; work         ;
;    |key_filter:key_filter_inst|                     ; 28 (28)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; |my_vga|key_filter:key_filter_inst                                                                                                                                                  ; work         ;
;    |sd_ctrl_top:u_sd_ctrl_top|                      ; 319 (3)     ; 206 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (3)      ; 54 (0)            ; 152 (1)          ; |my_vga|sd_ctrl_top:u_sd_ctrl_top                                                                                                                                                   ; work         ;
;       |sd_init:u_sd_init|                           ; 159 (159)   ; 111 (111)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 38 (38)           ; 73 (73)          ; |my_vga|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init                                                                                                                                 ; work         ;
;       |sd_write:u_sd_write|                         ; 157 (157)   ; 95 (95)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 16 (16)           ; 79 (79)          ; |my_vga|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write                                                                                                                               ; work         ;
;    |sdram_top:u_sdram_top|                          ; 525 (0)     ; 336 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 189 (0)      ; 83 (0)            ; 253 (0)          ; |my_vga|sdram_top:u_sdram_top                                                                                                                                                       ; work         ;
;       |sdram_controller:u_sdram_controller|         ; 207 (0)     ; 102 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (0)      ; 32 (0)            ; 72 (0)           ; |my_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                   ; work         ;
;          |sdram_cmd:u_sdram_cmd|                    ; 66 (66)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 21 (21)          ; |my_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                             ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                  ; 106 (106)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 50 (50)          ; |my_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                           ; work         ;
;          |sdram_data:u_sdram_data|                  ; 35 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 32 (32)           ; 1 (1)            ; |my_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                           ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|           ; 320 (48)    ; 234 (38)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (10)      ; 51 (1)            ; 183 (37)         ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                     ; work         ;
;          |rdfifo:u_rdfifo|                          ; 134 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 23 (0)            ; 75 (0)           ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 134 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 23 (0)            ; 75 (0)           ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_aol1:auto_generated|         ; 134 (50)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (7)       ; 23 (18)           ; 75 (9)           ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 7 (0)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                       ; work         ;
;                      |dffpipe_re9:dffpipe4|         ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 7 (7)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4  ; work         ;
;                   |altsyncram_em31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                         ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; work         ;
;                   |dffpipe_pe9:ws_brp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                               ; work         ;
;                   |dffpipe_pe9:ws_bwp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |wrfifo:u_wrfifo|                          ; 138 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 27 (0)            ; 71 (0)           ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 138 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 27 (0)            ; 71 (0)           ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_nnl1:auto_generated|         ; 138 (49)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (6)       ; 27 (23)           ; 71 (9)           ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 17 (17)          ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 7 (0)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                       ; work         ;
;                      |dffpipe_qe9:dffpipe11|        ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 7 (7)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ; work         ;
;                   |altsyncram_em31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                         ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                     ; work         ;
;                   |dffpipe_pe9:rs_brp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                               ; work         ;
;                   |dffpipe_pe9:rs_bwp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 2 (2)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;    |uart_rx:uart_rx_inst|                           ; 53 (53)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 17 (17)           ; 24 (24)          ; |my_vga|uart_rx:uart_rx_inst                                                                                                                                                        ; work         ;
;    |vga_ctrl:vga_ctrl_inst|                         ; 117 (117)   ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (94)      ; 0 (0)             ; 23 (23)          ; |my_vga|vga_ctrl:vga_ctrl_inst                                                                                                                                                      ; work         ;
;    |vga_pic:vga_pic_inst|                           ; 383 (381)   ; 190 (189)                 ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 191 (190)    ; 103 (103)         ; 89 (88)          ; |my_vga|vga_pic:vga_pic_inst                                                                                                                                                        ; work         ;
;       |rom_pic:rom_pic_inst|                        ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |my_vga|vga_pic:vga_pic_inst|rom_pic:rom_pic_inst                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|          ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |my_vga|vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component                                                                                                   ; work         ;
;             |altsyncram_7hb1:auto_generated|        ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |my_vga|vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated                                                                    ; work         ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; rgb[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[8]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[9]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[10]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[11]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[12]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[13]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[14]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[15]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsync          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vsync          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_clk         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_cs          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_mosi        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sys_rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_clk        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sd_miso        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key_in         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rx             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_data[0]                                                                                                    ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]~feeder  ; 0                 ; 6       ;
; sdram_data[1]                                                                                                    ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]~feeder  ; 0                 ; 6       ;
; sdram_data[2]                                                                                                    ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]~feeder  ; 0                 ; 6       ;
; sdram_data[3]                                                                                                    ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]~feeder  ; 0                 ; 6       ;
; sdram_data[4]                                                                                                    ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]~feeder  ; 0                 ; 6       ;
; sdram_data[5]                                                                                                    ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]         ; 1                 ; 6       ;
; sdram_data[6]                                                                                                    ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]~feeder  ; 0                 ; 6       ;
; sdram_data[7]                                                                                                    ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]~feeder  ; 1                 ; 6       ;
; sdram_data[8]                                                                                                    ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]         ; 0                 ; 6       ;
; sdram_data[9]                                                                                                    ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]~feeder  ; 0                 ; 6       ;
; sdram_data[10]                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]~feeder ; 0                 ; 6       ;
; sdram_data[11]                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]        ; 1                 ; 6       ;
; sdram_data[12]                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]        ; 0                 ; 6       ;
; sdram_data[13]                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]~feeder ; 0                 ; 6       ;
; sdram_data[14]                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]~feeder ; 1                 ; 6       ;
; sdram_data[15]                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]~feeder ; 0                 ; 6       ;
; sys_rst_n                                                                                                        ;                   ;         ;
; sys_clk                                                                                                          ;                   ;         ;
; sd_miso                                                                                                          ;                   ;         ;
;      - sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data~0                                                    ; 0                 ; 6       ;
;      - sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag~0                                                    ; 0                 ; 6       ;
;      - sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt~0                                                 ; 0                 ; 6       ;
;      - sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt~1                                                 ; 0                 ; 6       ;
;      - sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data~7                                               ; 0                 ; 6       ;
;      - sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag~0                                                  ; 0                 ; 6       ;
;      - sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]~0                                            ; 0                 ; 6       ;
;      - sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt~1                                               ; 0                 ; 6       ;
;      - sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]                                                   ; 0                 ; 6       ;
; key_in                                                                                                           ;                   ;         ;
; rx                                                                                                               ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                     ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0]                                              ; PLL_1              ; 127     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1]                                              ; PLL_1              ; 239     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2]                                              ; PLL_1              ; 9       ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[3]                                              ; PLL_1              ; 273     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_locked                                              ; PLL_1              ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                   ; LCCOMB_X19_Y11_N30 ; 47      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[7]~0                                                                                                ; LCCOMB_X17_Y12_N30 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]~2                                                                                                ; LCCOMB_X17_Y12_N16 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key_filter:key_filter_inst|always0~0                                                                                                     ; LCCOMB_X33_Y14_N6  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key_in                                                                                                                                   ; PIN_E16            ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                  ; LCCOMB_X21_Y9_N6   ; 819     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]~2                                                                             ; LCCOMB_X26_Y19_N16 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle                                                                            ; FF_X25_Y19_N7      ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0                                                                       ; FF_X22_Y19_N7      ; 22      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                      ; FF_X33_Y12_N11     ; 102     ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en                                                                                 ; FF_X22_Y19_N25     ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]~18                                                                           ; LCCOMB_X21_Y19_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data~0                                                                                   ; LCCOMB_X25_Y17_N0  ; 54      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                                                                                       ; FF_X26_Y19_N25     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]~5                                                                               ; LCCOMB_X16_Y10_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]~1                                                                           ; LCCOMB_X16_Y9_N8   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]~8                                                                                ; LCCOMB_X18_Y10_N28 ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]~0                                                                              ; LCCOMB_X14_Y9_N20  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]~0                                                                           ; LCCOMB_X16_Y9_N30  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                             ; FF_X17_Y10_N1      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                             ; FF_X17_Y10_N21     ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]~1                                                                             ; LCCOMB_X14_Y9_N30  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]~0                                          ; LCCOMB_X19_Y7_N12  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                            ; LCCOMB_X24_Y9_N30  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                            ; LCCOMB_X19_Y13_N2  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~1                                            ; LCCOMB_X22_Y11_N20 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]~2                                       ; LCCOMB_X22_Y9_N2   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                               ; LCCOMB_X22_Y10_N10 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                              ; LCCOMB_X22_Y10_N20 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                           ; FF_X22_Y10_N21     ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan1~4                                                                      ; LCCOMB_X24_Y7_N30  ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan3~4                                                                      ; LCCOMB_X24_Y7_N10  ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~0 ; LCCOMB_X13_Y8_N20  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0 ; LCCOMB_X18_Y7_N16  ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                   ; LCCOMB_X16_Y4_N10  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0 ; LCCOMB_X26_Y10_N30 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0 ; LCCOMB_X24_Y11_N20 ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|write_done_flag                                                                  ; LCCOMB_X22_Y10_N2  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                  ; PIN_E1             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                ; PIN_E15            ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; uart_rx:uart_rx_inst|always5~0                                                                                                           ; LCCOMB_X26_Y15_N22 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|always8~0                                                                                                           ; LCCOMB_X26_Y15_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|po_flag                                                                                                             ; FF_X33_Y12_N9      ; 67      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; uart_rx:uart_rx_inst|rx_flag                                                                                                             ; FF_X26_Y15_N5      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_inst|catch_finish                                                                                                      ; FF_X22_Y16_N23     ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_pic:vga_pic_inst|Decoder0~0                                                                                                          ; LCCOMB_X23_Y15_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_pic:vga_pic_inst|Decoder0~1                                                                                                          ; LCCOMB_X24_Y14_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_pic:vga_pic_inst|Decoder0~2                                                                                                          ; LCCOMB_X24_Y14_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_pic:vga_pic_inst|Decoder0~3                                                                                                          ; LCCOMB_X19_Y14_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_pic:vga_pic_inst|Decoder0~4                                                                                                          ; LCCOMB_X22_Y14_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_pic:vga_pic_inst|Decoder0~5                                                                                                          ; LCCOMB_X24_Y14_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_pic:vga_pic_inst|Decoder0~6                                                                                                          ; LCCOMB_X23_Y14_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_pic:vga_pic_inst|Decoder0~7                                                                                                          ; LCCOMB_X24_Y15_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_pic:vga_pic_inst|always4~7                                                                                                           ; LCCOMB_X17_Y16_N2  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_pic:vga_pic_inst|my_flag                                                                                                             ; FF_X33_Y12_N13     ; 64      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; vga_pic:vga_pic_inst|rd_en~0                                                                                                             ; LCCOMB_X17_Y13_N6  ; 13      ; Read enable                ; no     ; --                   ; --               ; --                        ;
; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a0~0                  ; LCCOMB_X26_Y13_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1            ; 127     ; 9                                    ; Global Clock         ; GCLK2            ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1            ; 239     ; 35                                   ; Global Clock         ; GCLK0            ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1            ; 9       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[3] ; PLL_1            ; 273     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; rst_n~0                                                                                     ; LCCOMB_X21_Y9_N6 ; 819     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                         ; FF_X33_Y12_N11   ; 102     ; 1                                    ; Global Clock         ; GCLK5            ; --                        ;
; sys_rst_n                                                                                   ; PIN_E15          ; 2       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; uart_rx:uart_rx_inst|po_flag                                                                ; FF_X33_Y12_N9    ; 67      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; vga_pic:vga_pic_inst|my_flag                                                                ; FF_X33_Y12_N13   ; 64      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
+---------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data~0                                                                                                                                  ; 54      ;
; comb~0                                                                                                                                                                                  ; 47      ;
; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                                                                 ; 36      ;
; vga_ctrl:vga_ctrl_inst|pix_data_req~4                                                                                                                                                   ; 34      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]~8                                                                                                                               ; 33      ;
; vga_ctrl:vga_ctrl_inst|catch_finish                                                                                                                                                     ; 31      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~0                                                ; 27      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; 27      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0                                                ; 26      ;
; data_ctrl:data_ctrl_inst|neg_wr_busy                                                                                                                                                    ; 26      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0                                                ; 26      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0                                                ; 24      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; 24      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; 23      ;
; vga_pic:vga_pic_inst|always4~7                                                                                                                                                          ; 22      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]                                                                                                                            ; 22      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0                                                                                                                      ; 22      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]                                                                                                                            ; 22      ;
; key_in~input                                                                                                                                                                            ; 21      ;
; key_filter:key_filter_inst|always0~0                                                                                                                                                    ; 20      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; 20      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; 19      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; 19      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                              ; 18      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; 18      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en                                                                                                                                ; 18      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                             ; 17      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle                                                                                                                           ; 17      ;
; vga_ctrl:vga_ctrl_inst|pix_data_req~1                                                                                                                                                   ; 17      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                          ; 16      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]~1                                                                                                                            ; 16      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; 16      ;
; vga_pic:vga_pic_inst|pix_data_out~0                                                                                                                                                     ; 16      ;
; vga_pic:vga_pic_inst|pic_valid                                                                                                                                                          ; 16      ;
; vga_ctrl:vga_ctrl_inst|rgb_valid~0                                                                                                                                                      ; 16      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                           ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|write_done_flag                                                                                                                 ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan1~4                                                                                                                     ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                                  ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan3~4                                                                                                                     ; 15      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]~0                                                                                         ; 15      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                                            ; 14      ;
; uart_rx:uart_rx_inst|always5~0                                                                                                                                                          ; 13      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]~18                                                                                                                          ; 13      ;
; vga_pic:vga_pic_inst|rd_en~0                                                                                                                                                            ; 13      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]~3                                                                                        ; 13      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                                            ; 13      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                                            ; 13      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                                            ; 13      ;
; vga_pic:vga_pic_inst|rom_addr[0]~1                                                                                                                                                      ; 12      ;
; vga_pic:vga_pic_inst|rom_addr[1]~0                                                                                                                                                      ; 12      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]~1                                                                                        ; 12      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]                                                                                                                                ; 12      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                                                                ; 12      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                           ; 11      ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]~2                                                                                                                                               ; 11      ;
; vga_pic:vga_pic_inst|cnt[0]                                                                                                                                                             ; 11      ;
; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                                       ; 11      ;
; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                                                                       ; 11      ;
; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                                                                        ; 11      ;
; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                                                                        ; 11      ;
; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                                        ; 11      ;
; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                                                                        ; 11      ;
; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                                                                        ; 11      ;
; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                                        ; 11      ;
; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                                        ; 11      ;
; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                                        ; 11      ;
; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                                        ; 11      ;
; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                                        ; 11      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]                                                                                                                            ; 11      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]                                                                                                                              ; 11      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]                                                                                                                              ; 11      ;
; vga_pic:vga_pic_inst|pix_data[15]~24                                                                                                                                                    ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; 11      ;
; vga_ctrl:vga_ctrl_inst|Add2~14                                                                                                                                                          ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~1                                                                                           ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; 10      ;
; vga_pic:vga_pic_inst|cnt[1]                                                                                                                                                             ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; 10      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]                                                                                                                            ; 10      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]                                                                                                                            ; 10      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                                                                                                                                      ; 10      ;
; vga_ctrl:vga_ctrl_inst|cnt_v[8]~0                                                                                                                                                       ; 10      ;
; vga_ctrl:vga_ctrl_inst|Equal4~2                                                                                                                                                         ; 10      ;
; vga_ctrl:vga_ctrl_inst|pix_x[6]~1                                                                                                                                                       ; 10      ;
; sd_miso~input                                                                                                                                                                           ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; 9       ;
; uart_rx:uart_rx_inst|rx_flag                                                                                                                                                            ; 9       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                                          ; 9       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]~0                                                                                                                             ; 9       ;
; vga_pic:vga_pic_inst|cnt[2]                                                                                                                                                             ; 9       ;
; vga_pic:vga_pic_inst|always6~0                                                                                                                                                          ; 9       ;
; vga_pic:vga_pic_inst|always4~8                                                                                                                                                          ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; 9       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]                                                                                                                            ; 9       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                                                                ; 9       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                                                ; 9       ;
; vga_pic:vga_pic_inst|pix_data~25                                                                                                                                                        ; 9       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                                                         ; 9       ;
; vga_pic:vga_pic_inst|x_move[0]                                                                                                                                                          ; 9       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                            ; 9       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                            ; 9       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                            ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; 8       ;
; uart_rx:uart_rx_inst|always8~0                                                                                                                                                          ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; 8       ;
; vga_pic:vga_pic_inst|Decoder0~7                                                                                                                                                         ; 8       ;
; vga_pic:vga_pic_inst|Decoder0~6                                                                                                                                                         ; 8       ;
; vga_pic:vga_pic_inst|Decoder0~5                                                                                                                                                         ; 8       ;
; vga_pic:vga_pic_inst|Decoder0~4                                                                                                                                                         ; 8       ;
; vga_pic:vga_pic_inst|Decoder0~3                                                                                                                                                         ; 8       ;
; vga_pic:vga_pic_inst|Decoder0~2                                                                                                                                                         ; 8       ;
; uart_rx:uart_rx_inst|po_data[2]                                                                                                                                                         ; 8       ;
; uart_rx:uart_rx_inst|po_data[3]                                                                                                                                                         ; 8       ;
; uart_rx:uart_rx_inst|po_data[4]                                                                                                                                                         ; 8       ;
; uart_rx:uart_rx_inst|po_data[5]                                                                                                                                                         ; 8       ;
; uart_rx:uart_rx_inst|po_data[6]                                                                                                                                                         ; 8       ;
; vga_pic:vga_pic_inst|Decoder0~1                                                                                                                                                         ; 8       ;
; uart_rx:uart_rx_inst|po_data[7]                                                                                                                                                         ; 8       ;
; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                                         ; 8       ;
; vga_pic:vga_pic_inst|Decoder0~0                                                                                                                                                         ; 8       ;
; uart_rx:uart_rx_inst|po_data[1]                                                                                                                                                         ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; 8       ;
; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a0~0                                                                 ; 8       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]                                                                                                                              ; 8       ;
; vga_ctrl:vga_ctrl_inst|Add2~18                                                                                                                                                          ; 8       ;
; vga_ctrl:vga_ctrl_inst|Add2~16                                                                                                                                                          ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Selector12~0                                                                                            ; 7       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]                                                                                                                              ; 7       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]                                                                                                                              ; 7       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                                         ; 7       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                                         ; 7       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                                                         ; 7       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                            ; 7       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                            ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; 6       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]~0                                                                                                                          ; 6       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[7]~0                                                                                                                                               ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; 6       ;
; data_ctrl:data_ctrl_inst|wr_busy_d0                                                                                                                                                     ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; 6       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]~1                                                                                                                          ; 6       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]~2                                                                                                                            ; 6       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|Selector13~0                                                                                                                                ; 6       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]                                                                                                                                ; 6       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr~2                                                                                            ; 6       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]                                                                                                                              ; 6       ;
; vga_ctrl:vga_ctrl_inst|Equal4~1                                                                                                                                                         ; 6       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                                                                                                                ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                                         ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                                         ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                                                         ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                                                         ; 6       ;
; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                         ; 5       ;
; uart_rx:uart_rx_inst|bit_flag                                                                                                                                                           ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; 5       ;
; data_ctrl:data_ctrl_inst|Equal0~2                                                                                                                                                       ; 5       ;
; data_ctrl:data_ctrl_inst|Equal0~1                                                                                                                                                       ; 5       ;
; data_ctrl:data_ctrl_inst|Equal0~0                                                                                                                                                       ; 5       ;
; data_ctrl:data_ctrl_inst|wr_busy_d1                                                                                                                                                     ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~2                                                                                             ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; 5       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                                                                                                    ; 5       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|Equal6~1                                                                                                                                    ; 5       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|Equal6~0                                                                                                                                    ; 5       ;
; vga_pic:vga_pic_inst|pix_data[15]~26                                                                                                                                                    ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~3                                                                                                ; 5       ;
; vga_ctrl:vga_ctrl_inst|pix_x[0]~7                                                                                                                                                       ; 5       ;
; vga_ctrl:vga_ctrl_inst|pix_x[2]~5                                                                                                                                                       ; 5       ;
; vga_ctrl:vga_ctrl_inst|pix_x[3]~4                                                                                                                                                       ; 5       ;
; vga_ctrl:vga_ctrl_inst|pix_x[7]~0                                                                                                                                                       ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                                                         ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                                                         ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                                                         ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                                         ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                                         ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                                         ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                                         ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                                         ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                                         ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                                                         ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                                                         ; 5       ;
; vga_pic:vga_pic_inst|y_move[1]                                                                                                                                                          ; 5       ;
; vga_pic:vga_pic_inst|y_move[3]                                                                                                                                                          ; 5       ;
; vga_pic:vga_pic_inst|x_move[1]                                                                                                                                                          ; 5       ;
; vga_pic:vga_pic_inst|x_move[6]                                                                                                                                                          ; 5       ;
; vga_pic:vga_pic_inst|x_move[9]                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                            ; 5       ;
; vga_ctrl:vga_ctrl_inst|Add2~12                                                                                                                                                          ; 5       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]~5                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~4                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; 4       ;
; uart_rx:uart_rx_inst|always4~0                                                                                                                                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; 4       ;
; key_filter:key_filter_inst|key_flag                                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]~2                                                                                      ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                   ; 4       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag                                                                                                                                  ; 4       ;
; vga_pic:vga_pic_inst|y_flag                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal14~0                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~3                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~0                                                                                             ; 4       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                                                                    ; 4       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|Equal1~1                                                                                                                                    ; 4       ;
; vga_pic:vga_pic_inst|pix_data~27                                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]~0                                                                                        ; 4       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]~0                                                                                                                            ; 4       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0                                                                                                                      ; 4       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41                                                                                                                    ; 4       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55                                                                                                                     ; 4       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8                                                                                                                      ; 4       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|Equal0~1                                                                                                                                    ; 4       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|Equal0~0                                                                                                                                    ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~29                                                                                                                                                          ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~28                                                                                                                                                          ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~27                                                                                                                                                          ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~26                                                                                                                                                          ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~25                                                                                                                                                          ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~24                                                                                                                                                          ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~23                                                                                                                                                          ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~22                                                                                                                                                          ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~21                                                                                                                                                          ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~20                                                                                                                                                          ; 4       ;
; vga_ctrl:vga_ctrl_inst|pix_x[1]~6                                                                                                                                                       ; 4       ;
; vga_ctrl:vga_ctrl_inst|pix_x[4]~3                                                                                                                                                       ; 4       ;
; vga_ctrl:vga_ctrl_inst|pix_x[5]~2                                                                                                                                                       ; 4       ;
; vga_pic:vga_pic_inst|data_4[2]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|data_4[3]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|data_4[4]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|data_4[5]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|data_4[6]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|data_4[7]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|data_4[8]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|data_4[9]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|data_4[0]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|data_4[1]                                                                                                                                                          ; 4       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                                                   ; 4       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                                                         ; 4       ;
; vga_pic:vga_pic_inst|y_move[2]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|y_move[4]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|y_move[5]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|y_move[6]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|y_move[7]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|y_move[8]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|y_move[9]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|x_move[2]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|x_move[3]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|x_move[4]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|x_move[5]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|x_move[7]                                                                                                                                                          ; 4       ;
; vga_pic:vga_pic_inst|x_move[8]                                                                                                                                                          ; 4       ;
; uart_rx:uart_rx_inst|work_en                                                                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~2                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; 3       ;
; vga_ctrl:vga_ctrl_inst|always0~4                                                                                                                                                        ; 3       ;
; vga_ctrl:vga_ctrl_inst|catch_valid                                                                                                                                                      ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~3                                                                                        ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Equal0~1                                                                                                                                  ; 3       ;
; vga_pic:vga_pic_inst|x_flag                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~11                                                                                                 ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal13~0                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                                                                 ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                                                                 ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                                                                 ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                                                                 ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                                                                 ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[24]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[27]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[25]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[26]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[28]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[29]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[20]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[16]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[12]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[19]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[22]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[14]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[18]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[17]                                                                                                                                                ; 3       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                                                                ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|ram_address_a[9]                                             ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Mux5~1                                                                                                                                    ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]                                                                                                                               ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]                                                                                                                               ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Equal4~0                                                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~0                                                                                                ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Mux11~0                                                                                                                                   ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|WideOr10~2                                                                                                                                  ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]~7                                                                                                                               ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]~6                                                                                                                               ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done                                                                                                                      ; 3       ;
; vga_pic:vga_pic_inst|pix_data[15]                                                                                                                                                       ; 3       ;
; vga_pic:vga_pic_inst|pix_data[8]                                                                                                                                                        ; 3       ;
; vga_pic:vga_pic_inst|pix_data[4]                                                                                                                                                        ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                                                                   ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs                                                                                                                                     ; 3       ;
; vga_ctrl:vga_ctrl_inst|catch_valid~2                                                                                                                                                    ; 3       ;
; vga_ctrl:vga_ctrl_inst|catch_valid~0                                                                                                                                                    ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[12]                                                                                                                                                       ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[10]                                                                                                                                                       ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[6]                                                                                                                                                        ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[11]                                                                                                                                                       ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[9]                                                                                                                                                        ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[4]                                                                                                                                                        ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                                                                        ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[5]                                                                                                                                                        ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                                                                        ; 3       ;
; key_filter:key_filter_inst|cnt_20ms[1]                                                                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                       ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                          ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]                                                                                                                             ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]                                                                                                                             ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]                                                                                                                              ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]                                                                                                                             ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]                                                                                                                              ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]                                                                                                                              ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]                                                                                                                              ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]                                                                                                                              ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]                                                                                                                              ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]                                                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                                ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                                ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                            ; 3       ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_locked                                                                                             ; 3       ;
; sys_rst_n~input                                                                                                                                                                         ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0~_wirecell             ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0~_wirecell             ; 2       ;
; vga_pic:vga_pic_inst|pix_data~40                                                                                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                              ; 2       ;
; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                            ; 2       ;
; uart_rx:uart_rx_inst|Equal1~0                                                                                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~6                              ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|cntr_cout[0]~0                   ; 2       ;
; key_filter:key_filter_inst|Equal1~5                                                                                                                                                     ; 2       ;
; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                                            ; 2       ;
; uart_rx:uart_rx_inst|always4~1                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                                         ; 2       ;
; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                                                                         ; 2       ;
; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                                         ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                              ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|ram_address_a[9]                                             ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor1                         ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor1                         ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor1                         ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor1                         ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                              ; 2       ;
; vga_ctrl:vga_ctrl_inst|always0~2                                                                                                                                                        ; 2       ;
; vga_ctrl:vga_ctrl_inst|my_click                                                                                                                                                         ; 2       ;
; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                         ; 2       ;
; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                         ; 2       ;
; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                                         ; 2       ;
; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                         ; 2       ;
; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                                         ; 2       ;
; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                                                         ; 2       ;
; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|x_flag~0                                                                                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal8~0                                                                                              ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal7~0                                                                                              ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~7                              ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                           ; 2       ;
; data_ctrl:data_ctrl_inst|Equal0~3                                                                                                                                                       ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]                                                                                                                                                  ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]                                                                                                                                                  ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]                                                                                                                                                  ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]                                                                                                                                                  ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]                                                                                                                                                  ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]                                                                                                                                                  ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]                                                                                                                                                  ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]                                                                                                                                                  ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]                                                                                                                                                 ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]                                                                                                                                                  ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]                                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]                                                                                                                            ; 2       ;
; vga_pic:vga_pic_inst|Equal10~2                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|Equal10~1                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|Equal10~0                                                                                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]~0                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Mux0~0                                                                                                ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~8                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~7                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~5                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Mux5~2                                                                                                ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                    ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~4                                                                                             ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~1                                                                                             ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~0                                                                                             ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~1                                                                                             ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[4]                                                                                                                                                 ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[7]                                                                                                                                                 ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[6]                                                                                                                                                 ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[8]                                                                                                                                                 ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[10]                                                                                                                                                ; 2       ;
; data_ctrl:data_ctrl_inst|wr_sec_addr[9]                                                                                                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                              ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_req                                                                                                                                    ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan1~1                                                                                           ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Equal5~1                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Equal5~0                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Equal3~1                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]                                                                                                                               ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]                                                                                                                               ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]                                                                                                                               ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]                                                                                                                               ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Equal3~0                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]                                                                                                                               ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]                                                                                                                               ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]                                                                                                                               ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Mux5~0                                                                                                                                    ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|Equal2~3                                                                                                                                    ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|Equal4~0                                                                                                                                    ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|Equal5~0                                                                                                                                    ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]                                                                                                                                ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]                                                                                                                                ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]                                                                                                                                ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]                                                                                                                                ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|Equal3~0                                                                                                                                    ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]                                                                                                                              ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]                                                                                                                              ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]                                                                                                                              ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]                                                                                                                              ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]                                                                                                                              ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]                                                                                                                              ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]                                                                                                                                ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]                                                                                                                                ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]                                                                                                                                ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]                                                                                                                                ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]                                                                                                                                ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]                                                                                                                                ; 2       ;
; vga_pic:vga_pic_inst|pix_data~38                                                                                                                                                        ; 2       ;
; vga_pic:vga_pic_inst|pix_data~35                                                                                                                                                        ; 2       ;
; vga_pic:vga_pic_inst|pix_data~31                                                                                                                                                        ; 2       ;
; vga_pic:vga_pic_inst|pix_data~29                                                                                                                                                        ; 2       ;
; vga_pic:vga_pic_inst|LessThan14~0                                                                                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~0                                                                                         ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]~0                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~1                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]                                                                                                                                 ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Equal1~0                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]~2                                                                                                                              ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]~1                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]~0                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|LessThan1~0                                                                                                                                 ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]                                                                                                                                  ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]                                                                                                                                  ; 2       ;
; vga_pic:vga_pic_inst|pix_data[13]                                                                                                                                                       ; 2       ;
; vga_pic:vga_pic_inst|pix_data[9]                                                                                                                                                        ; 2       ;
; vga_ctrl:vga_ctrl_inst|always0~1                                                                                                                                                        ; 2       ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll_lock_sync                                                                                                ; 2       ;
; vga_ctrl:vga_ctrl_inst|pix_data_req~2                                                                                                                                                   ; 2       ;
; vga_pic:vga_pic_inst|data_3[0]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_3[1]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_3[2]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_3[3]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_3[4]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_3[5]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_3[6]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_3[7]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_3[8]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_3[9]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_3[10]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_3[11]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_3[12]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_3[13]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_3[14]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_3[15]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_2[0]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_2[1]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_2[2]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_2[3]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_2[4]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_2[5]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_2[6]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_2[7]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_2[8]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_2[9]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_2[10]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_2[11]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_2[12]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_2[13]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_2[14]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_2[15]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_1[0]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_1[1]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_1[2]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_1[3]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_1[4]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_1[5]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_1[6]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_1[7]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_1[8]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_1[9]                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_1[10]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_1[11]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_1[12]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_1[13]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_1[14]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_1[15]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|always8~2                                                                                                                                                          ; 2       ;
; vga_pic:vga_pic_inst|data_4[10]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_4[11]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_4[12]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_4[13]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_4[14]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|data_4[15]                                                                                                                                                         ; 2       ;
; vga_pic:vga_pic_inst|pix_data[2]                                                                                                                                                        ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                                                                                                                                       ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                     ; 2       ;
; vga_ctrl:vga_ctrl_inst|catch_valid~3                                                                                                                                                    ; 2       ;
; vga_ctrl:vga_ctrl_inst|always0~0                                                                                                                                                        ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[15]                                                                                                                                                   ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[14]                                                                                                                                                   ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[13]                                                                                                                                                   ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[12]                                                                                                                                                   ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[11]                                                                                                                                                   ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[10]                                                                                                                                                   ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[9]                                                                                                                                                    ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[8]                                                                                                                                                    ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[7]                                                                                                                                                    ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[6]                                                                                                                                                    ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[5]                                                                                                                                                    ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[4]                                                                                                                                                    ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[3]                                                                                                                                                    ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[2]                                                                                                                                                    ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[1]                                                                                                                                                    ; 2       ;
; vga_ctrl:vga_ctrl_inst|catch_valid~1                                                                                                                                                    ; 2       ;
; vga_pic:vga_pic_inst|pix_data_out[0]                                                                                                                                                    ; 2       ;
; uart_rx:uart_rx_inst|baud_cnt[8]                                                                                                                                                        ; 2       ;
; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                                                                        ; 2       ;
; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                                                                        ; 2       ;
; uart_rx:uart_rx_inst|baud_cnt[0]                                                                                                                                                        ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[19]                                                                                                                                                 ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[18]                                                                                                                                                 ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[17]                                                                                                                                                 ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[16]                                                                                                                                                 ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[15]                                                                                                                                                 ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[14]                                                                                                                                                 ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[13]                                                                                                                                                 ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[12]                                                                                                                                                 ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[11]                                                                                                                                                 ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[10]                                                                                                                                                 ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[9]                                                                                                                                                  ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[8]                                                                                                                                                  ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[7]                                                                                                                                                  ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[6]                                                                                                                                                  ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[5]                                                                                                                                                  ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[4]                                                                                                                                                  ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[2]                                                                                                                                                  ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[0]                                                                                                                                                  ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[3]                                                                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|op_1~18                                                      ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]                                                                                                                           ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]                                                                                                                           ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]                                                                                                                           ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]                                                                                                                           ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]                                                                                                                           ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]                                                                                                                           ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]                                                                                                                            ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]                                                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                             ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]                                                                                                                              ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]                                                                                                                              ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]                                                                                                                              ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add3~18                                                                                                                                                          ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add3~16                                                                                                                                                          ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add3~14                                                                                                                                                          ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add3~12                                                                                                                                                          ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add3~10                                                                                                                                                          ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add3~8                                                                                                                                                           ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add3~6                                                                                                                                                           ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add3~4                                                                                                                                                           ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add3~2                                                                                                                                                           ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add3~0                                                                                                                                                           ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add2~10                                                                                                                                                          ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add2~8                                                                                                                                                           ; 2       ;
; vga_ctrl:vga_ctrl_inst|Add2~2                                                                                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1~feeder                                                                                                            ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]~feeder                                                                                                                          ; 1       ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll_lock_sync~feeder                                                                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]~feeder                                                                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]~feeder                                                                                   ; 1       ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[4]~clkctrl_e_sdram_clk                                                                         ; 1       ;
; rx~input                                                                                                                                                                                ; 1       ;
; sys_clk~input                                                                                                                                                                           ; 1       ;
; sdram_data[15]~input                                                                                                                                                                    ; 1       ;
; sdram_data[14]~input                                                                                                                                                                    ; 1       ;
; sdram_data[13]~input                                                                                                                                                                    ; 1       ;
; sdram_data[12]~input                                                                                                                                                                    ; 1       ;
; sdram_data[11]~input                                                                                                                                                                    ; 1       ;
; sdram_data[10]~input                                                                                                                                                                    ; 1       ;
; sdram_data[9]~input                                                                                                                                                                     ; 1       ;
; sdram_data[8]~input                                                                                                                                                                     ; 1       ;
; sdram_data[7]~input                                                                                                                                                                     ; 1       ;
; sdram_data[6]~input                                                                                                                                                                     ; 1       ;
; sdram_data[5]~input                                                                                                                                                                     ; 1       ;
; sdram_data[4]~input                                                                                                                                                                     ; 1       ;
; sdram_data[3]~input                                                                                                                                                                     ; 1       ;
; sdram_data[2]~input                                                                                                                                                                     ; 1       ;
; sdram_data[1]~input                                                                                                                                                                     ; 1       ;
; sdram_data[0]~input                                                                                                                                                                     ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]~_wirecell                                                                                                                  ; 1       ;
; uart_rx:uart_rx_inst|rx_reg1~0                                                                                                                                                          ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; uart_rx:uart_rx_inst|rx_data[7]~0                                                                                                                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; vga_pic:vga_pic_inst|cnt[0]~2                                                                                                                                                           ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|rden_a_store~0                                                                 ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[12]~14                                                                                                                             ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[15]~13                                                                                                                             ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[14]~12                                                                                                                             ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[16]~11                                                                                                                             ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[18]~10                                                                                                                             ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[17]~9                                                                                                                              ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Mux6~3                                                                                                                                    ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Mux6~2                                                                                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~0                                                                                           ; 1       ;
; vga_pic:vga_pic_inst|pix_data~45                                                                                                                                                        ; 1       ;
; vga_pic:vga_pic_inst|pix_data~44                                                                                                                                                        ; 1       ;
; data_ctrl:data_ctrl_inst|Selector1~2                                                                                                                                                    ; 1       ;
; data_ctrl:data_ctrl_inst|wr_sec_cnt~6                                                                                                                                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt~6                                                                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req~2                                                                                                                  ; 1       ;
; data_ctrl:data_ctrl_inst|Selector2~2                                                                                                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Mux5~5                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|Mux7~2                                                                                                                                    ; 1       ;
; vga_pic:vga_pic_inst|pix_data~43                                                                                                                                                        ; 1       ;
; vga_pic:vga_pic_inst|pix_data~42                                                                                                                                                        ; 1       ;
; vga_pic:vga_pic_inst|pix_data~41                                                                                                                                                        ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]                                                                                                                                 ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]                                                                                                                                 ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]                                                                                                                                 ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]                                                                                                                                 ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]                                                                                                                                 ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]                                                                                                                                 ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]                                                                                                                                 ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]                                                                                                                                 ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]                                                                                                                                 ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]                                                                                                                                 ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]                                                                                                                                ; 1       ;
; uart_rx:uart_rx_inst|always3~0                                                                                                                                                          ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~10                             ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~9                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~8                              ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]                                                                                                                                ; 1       ;
; uart_rx:uart_rx_inst|work_en~0                                                                                                                                                          ; 1       ;
; uart_rx:uart_rx_inst|start_nedge                                                                                                                                                        ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~10                             ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~9                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~8                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~7                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]                                                                                                                                ; 1       ;
; uart_rx:uart_rx_inst|rx_reg1                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx_inst|Equal1~3                                                                                                                                                           ; 1       ;
; uart_rx:uart_rx_inst|Equal1~2                                                                                                                                                           ; 1       ;
; uart_rx:uart_rx_inst|Equal1~1                                                                                                                                                           ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~7                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10~0                    ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~3                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~2                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~10                             ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~9                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~8                              ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]                                                                                                                                ; 1       ;
; uart_rx:uart_rx_inst|bit_cnt~1                                                                                                                                                          ; 1       ;
; uart_rx:uart_rx_inst|bit_cnt~0                                                                                                                                                          ; 1       ;
; uart_rx:uart_rx_inst|Equal2~2                                                                                                                                                           ; 1       ;
; uart_rx:uart_rx_inst|Equal2~1                                                                                                                                                           ; 1       ;
; uart_rx:uart_rx_inst|Equal2~0                                                                                                                                                           ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10~0                    ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1~0                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~1                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~6               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~5               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~4               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~3               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~2               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~1               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~0               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~7               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~6               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb|data_wire[1]~0                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~5               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~4               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~3               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~2               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~1               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~0               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~6              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~5              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~4              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~3              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~2              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~1              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~0              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~8              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~7              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~6              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~5              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~4              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~3              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~2              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~1              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~0              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~11                             ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~10                             ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~9                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~7                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; 1       ;
; key_filter:key_filter_inst|Equal1~6                                                                                                                                                     ; 1       ;
; key_filter:key_filter_inst|Equal1~4                                                                                                                                                     ; 1       ;
; key_filter:key_filter_inst|Equal1~3                                                                                                                                                     ; 1       ;
; key_filter:key_filter_inst|Equal1~2                                                                                                                                                     ; 1       ;
; key_filter:key_filter_inst|Equal1~1                                                                                                                                                     ; 1       ;
; key_filter:key_filter_inst|Equal1~0                                                                                                                                                     ; 1       ;
; vga_ctrl:vga_ctrl_inst|catch_valid~7                                                                                                                                                    ; 1       ;
; vga_ctrl:vga_ctrl_inst|catch_valid~6                                                                                                                                                    ; 1       ;
; vga_ctrl:vga_ctrl_inst|catch_valid~5                                                                                                                                                    ; 1       ;
; vga_ctrl:vga_ctrl_inst|catch_valid~4                                                                                                                                                    ; 1       ;
; vga_ctrl:vga_ctrl_inst|my_click~0                                                                                                                                                       ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]                                                                                                                                ; 1       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]                                                                                                                                ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal7~3                                                                                              ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~0                                                                                           ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor0                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor0                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[1]  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor2                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor2                         ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                    ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None                   ; M9K_X15_Y7_N0, M9K_X15_Y8_N0                                                                                                   ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None                   ; M9K_X27_Y11_N0, M9K_X27_Y10_N0                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ALTSYNCRAM                                            ; AUTO ; ROM              ; Single Clock ; 4096         ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 4096                        ; 16                          ; --                          ; --                          ; 65536               ; 8    ; ../../matlab/image.mif ; M9K_X27_Y15_N0, M9K_X15_Y12_N0, M9K_X15_Y13_N0, M9K_X27_Y14_N0, M9K_X27_Y12_N0, M9K_X27_Y13_N0, M9K_X15_Y15_N0, M9K_X15_Y14_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |my_vga|vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ALTSYNCRAM                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;8;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;16;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;24;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;32;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;40;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;48;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;56;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;64;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;72;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;80;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;88;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;96;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;104;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;112;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;120;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;128;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;136;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;144;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;152;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;160;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;168;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;176;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;184;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;192;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;200;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;208;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;216;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;224;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;232;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;240;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;248;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;256;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;264;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;272;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;280;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;288;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;296;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;304;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;312;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;320;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;328;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;336;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;344;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;352;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;360;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;368;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111011111) (177737) (65503) (FFDF)   ;(1111111111011111) (177737) (65503) (FFDF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;376;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;384;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;392;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;400;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;408;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;416;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100010110110110) (142666) (50614) (C5B6)   ;(1010010001101101) (122155) (42093) (A46D)   ;(1010010000101001) (122051) (42025) (A429)   ;(1001101110100011) (115643) (39843) (9BA3)   ;(1010110000000011) (126003) (44035) (AC03)   ;(1010110000100011) (126043) (44067) (AC23)   ;
;424;(1010001111000011) (121703) (41923) (A3C3)    ;(1010010000100111) (122047) (42023) (A427)   ;(1001001110101001) (111651) (37801) (93A9)   ;(1011110101110100) (136564) (48500) (BD74)   ;(1110111101011110) (167536) (61278) (EF5E)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;432;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;440;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;448;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;456;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;464;(1111111111111111) (177777) (65535) (FFFF)    ;(1110011100011100) (163434) (59164) (E71C)   ;(1001110000101101) (116055) (39981) (9C2D)   ;(1010110001000100) (126104) (44100) (AC44)   ;(1110010111000011) (162703) (58819) (E5C3)   ;(1111111011000101) (177305) (65221) (FEC5)   ;(1111111100000101) (177405) (65285) (FF05)   ;(1111111100000110) (177406) (65286) (FF06)   ;
;472;(1111111011100110) (177346) (65254) (FEE6)    ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111100000110) (177406) (65286) (FF06)   ;(1111111100000101) (177405) (65285) (FF05)   ;(1110111000100011) (167043) (60963) (EE23)   ;(1011110011000011) (136303) (48323) (BCC3)   ;(1001001111001000) (111710) (37832) (93C8)   ;
;480;(1100111000011000) (147030) (52760) (CE18)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;488;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;496;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;504;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;512;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1010010010010000) (122220) (42128) (A490)   ;(1011110010100011) (136243) (48291) (BCA3)   ;(1111111011100101) (177345) (65253) (FEE5)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;520;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;528;(1111111011000110) (177306) (65222) (FEC6)    ;(1111111100000101) (177405) (65285) (FF05)   ;(1101110110100011) (156643) (56739) (DDA3)   ;(1000101110000111) (105607) (35719) (8B87)   ;(1110011100011100) (163434) (59164) (E71C)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;536;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;544;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;552;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;560;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1110011100111110) (163476) (59198) (E73E)   ;(1001001110100100) (111644) (37796) (93A4)   ;(1111111010100100) (177244) (65188) (FEA4)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;568;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;576;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111100100101) (177445) (65317) (FF25)   ;(1011010010000011) (132203) (46211) (B483)   ;(1010110011110011) (126363) (44275) (ACF3)   ;
;584;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;592;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;600;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;608;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100110111111000) (146770) (52728) (CDF8)   ;(1010110000000001) (126001) (44033) (AC01)   ;(1111111101000110) (177506) (65350) (FF46)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;616;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;624;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;632;(1111111100000110) (177406) (65286) (FF06)    ;(1110010111100011) (162743) (58851) (E5E3)   ;(1001110000101110) (116056) (39982) (9C2E)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;640;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;648;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;656;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100010111110111) (142767) (50679) (C5F7)   ;(1011110010100010) (136242) (48290) (BCA2)   ;(1111111100100110) (177446) (65318) (FF26)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;664;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;672;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;680;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111011001000011) (173103) (63043) (F643)   ;(1010010010010000) (122220) (42128) (A490)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;688;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;696;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;704;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1110011100011101) (163435) (59165) (E71D)   ;(1011010001000011) (132103) (46147) (B443)   ;(1111111100000110) (177406) (65286) (FF06)   ;
;712;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;720;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;728;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1110110111100011) (166743) (60899) (EDE3)   ;
;736;(1010110011010001) (126321) (44241) (ACD1)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;744;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;752;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1001101111000110) (115706) (39878) (9BC6)   ;
;760;(1111111100100101) (177445) (65317) (FF25)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;768;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;776;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;784;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111011100110) (177346) (65254) (FEE6)   ;(1011110010100001) (136241) (48289) (BCA1)   ;(1101111010111011) (157273) (57019) (DEBB)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;792;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;800;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;808;(1010010010010000) (122220) (42128) (A490)    ;(1111111010000100) (177204) (65156) (FE84)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;816;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;824;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;832;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111100100110) (177446) (65318) (FF26)   ;(1000101101100101) (105545) (35685) (8B65)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1101011000110111) (153067) (54839) (D637)   ;
;840;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;848;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;856;(1111111111111111) (177777) (65535) (FFFF)    ;(1111011110111111) (173677) (63423) (F7BF)   ;(1010110001000011) (126103) (44099) (AC43)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;864;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;872;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;880;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1110010111100010) (162742) (58850) (E5E2)   ;
;888;(1100010111111000) (142770) (50680) (C5F8)    ;(1100010110110100) (142664) (50612) (C5B4)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;896;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;904;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1001110001001111) (116117) (40015) (9C4F)   ;(1111111010100100) (177244) (65188) (FEA4)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;912;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111100100110) (177446) (65318) (FF26)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;920;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111011100110) (177346) (65254) (FEE6)   ;
;928;(1111111100000110) (177406) (65286) (FF06)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;
;936;(1111111010000110) (177206) (65158) (FE86)    ;(1111111100100110) (177446) (65318) (FF26)   ;(1010010000100111) (122047) (42023) (A427)   ;(0111101011000100) (75304) (31428) (7AC4)   ;(1101111010011001) (157231) (56985) (DE99)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;944;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;952;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1011010010000101) (132205) (46213) (B485)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111011010000110) (173206) (63110) (F686)   ;
;960;(1111111010000110) (177206) (65158) (FE86)    ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111011010000110) (173206) (63110) (F686)   ;(1111111011100111) (177347) (65255) (FEE7)   ;(1100110100100110) (146446) (52518) (CD26)   ;(0111101011000101) (75305) (31429) (7AC5)   ;
;968;(1110010111100110) (162746) (58854) (E5E6)    ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;
;976;(1110010111100110) (162746) (58854) (E5E6)    ;(0101100111100101) (54745) (23013) (59E5)   ;(0110001000100101) (61045) (25125) (6225)   ;(1111011001100110) (173146) (63078) (F666)   ;(1111111010000111) (177207) (65159) (FE87)   ;(1111111010000111) (177207) (65159) (FE87)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;
;984;(1111111010000111) (177207) (65159) (FE87)    ;(1111111010000111) (177207) (65159) (FE87)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111101000110) (177506) (65350) (FF46)   ;(1010010000000110) (122006) (41990) (A406)   ;(1110011000100100) (163044) (58916) (E624)   ;(1010110010101011) (126253) (44203) (ACAB)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;992;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1000;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1101011010011011) (153233) (54939) (D69B)   ;(1101110110100010) (156642) (56738) (DDA2)   ;
;1008;(1111111010000111) (177207) (65159) (FE87)    ;(1111111010000111) (177207) (65159) (FE87)   ;(1111011001100111) (173147) (63079) (F667)   ;(1111111010000111) (177207) (65159) (FE87)   ;(1111111010000111) (177207) (65159) (FE87)   ;(1111111001100111) (177147) (65127) (FE67)   ;(1111111010000111) (177207) (65159) (FE87)   ;(1111011001000111) (173107) (63047) (F647)   ;
;1016;(0110001000000101) (61005) (25093) (6205)    ;(0111101011000101) (75305) (31429) (7AC5)   ;(0101101000000101) (55005) (23045) (5A05)   ;(1111111100100110) (177446) (65318) (FF26)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1024;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111100100110) (177446) (65318) (FF26)   ;(1000001011100101) (101345) (33509) (82E5)   ;(0111101011000101) (75305) (31429) (7AC5)   ;(0111001010100101) (71245) (29349) (72A5)   ;(1001101111000110) (115706) (39878) (9BC6)   ;(1111111011000111) (177307) (65223) (FEC7)   ;(1111011001100111) (173147) (63079) (F667)   ;
;1032;(1111011001100110) (173146) (63078) (F666)    ;(1111011001100110) (173146) (63078) (F666)   ;(1111011001100110) (173146) (63078) (F666)   ;(1111111010100111) (177247) (65191) (FEA7)   ;(1111111011000111) (177307) (65223) (FEC7)   ;(1010010000100110) (122046) (42022) (A426)   ;(1010110001000110) (126106) (44102) (AC46)   ;(1111111100000110) (177406) (65286) (FF06)   ;
;1040;(1111011001100100) (173144) (63076) (F664)    ;(1010010001001100) (122114) (42060) (A44C)   ;(1111111111011111) (177737) (65503) (FFDF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1048;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1056;(1011010100010010) (132422) (46354) (B512)    ;(1111111010100101) (177245) (65189) (FEA5)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111011001100111) (173147) (63079) (F667)   ;(1111011001000110) (173106) (63046) (F646)   ;(1111011001000110) (173106) (63046) (F646)   ;(1111011001000110) (173106) (63046) (F646)   ;(1111011001000110) (173106) (63046) (F646)   ;
;1064;(1111111010000111) (177207) (65159) (FE87)    ;(1100010011100110) (142346) (50406) (C4E6)   ;(0111001010000101) (71205) (29317) (7285)   ;(0111101011100101) (75345) (31461) (7AE5)   ;(0110101001100101) (65145) (27237) (6A65)   ;(1110011000000110) (163006) (58886) (E606)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1072;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111101000110) (177506) (65350) (FF46)   ;(0110101001100101) (65145) (27237) (6A65)   ;(0111101011100101) (75345) (31461) (7AE5)   ;(0111101011000101) (75305) (31429) (7AC5)   ;(1000101101000110) (105506) (35654) (8B46)   ;
;1080;(1111111011000111) (177307) (65223) (FEC7)    ;(1111011000100110) (173046) (63014) (F626)   ;(1111011000100110) (173046) (63014) (F626)   ;(1111111000000110) (177006) (65030) (FE06)   ;(1111111001000110) (177106) (65094) (FE46)   ;(1101110101100110) (156546) (56678) (DD66)   ;(0101101000000101) (55005) (23045) (5A05)   ;(1001001111000101) (111705) (37829) (93C5)   ;
;1088;(1111111110100110) (177646) (65446) (FFA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111010000011) (177203) (65155) (FE83)   ;(0111101011100110) (75346) (31462) (7AE6)   ;(1101111010111001) (157271) (57017) (DEB9)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1096;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1104;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1010010000101010) (122052) (42026) (A42A)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111011001000111) (173107) (63047) (F647)   ;(1111011001000110) (173106) (63046) (F646)   ;(1111011000100110) (173046) (63014) (F626)   ;(1111111000000110) (177006) (65030) (FE06)   ;
;1112;(1111011000000110) (173006) (62982) (F606)    ;(1111111000000110) (177006) (65030) (FE06)   ;(1111111001000110) (177106) (65094) (FE46)   ;(1101110110000110) (156606) (56710) (DD86)   ;(0110101001000101) (65105) (27205) (6A45)   ;(0111101011100101) (75345) (31461) (7AE5)   ;(0110001000000101) (61005) (25093) (6205)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1120;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111100000110) (177406) (65286) (FF06)   ;(1001001110100110) (111646) (37798) (93A6)   ;(0111001010100101) (71245) (29349) (72A5)   ;
;1128;(0110101010000101) (65205) (27269) (6A85)    ;(1011010001000110) (132106) (46150) (B446)   ;(1111111001000110) (177106) (65094) (FE46)   ;(1111010111100110) (172746) (62950) (F5E6)   ;(1111010111100110) (172746) (62950) (F5E6)   ;(1111010111000110) (172706) (62918) (F5C6)   ;(1111010111000101) (172705) (62917) (F5C5)   ;(1111111010101101) (177255) (65197) (FEAD)   ;
;1136;(1111111010000101) (177205) (65157) (FE85)    ;(1100010011100110) (142346) (50406) (C4E6)   ;(1000001100000101) (101405) (33541) (8305)   ;(1111111100100110) (177446) (65318) (FF26)   ;(1111011001100100) (173144) (63076) (F664)   ;(1010110011110001) (126361) (44273) (ACF1)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1144;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1152;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1010001111100101) (121745) (41957) (A3E5)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111011000000110) (173006) (62982) (F606)   ;(1111011000000110) (173006) (62982) (F606)   ;
;1160;(1111010111000110) (172706) (62918) (F5C6)    ;(1111010111000110) (172706) (62918) (F5C6)   ;(1111010110100110) (172646) (62886) (F5A6)   ;(1111010111000110) (172706) (62918) (F5C6)   ;(1111010111100101) (172745) (62949) (F5E5)   ;(1111111001100110) (177146) (65126) (FE66)   ;(1000001100000101) (101405) (33541) (8305)   ;(0110001000100101) (61045) (25125) (6225)   ;
;1168;(1001001110100110) (111646) (37798) (93A6)    ;(1111111100000110) (177406) (65286) (FF06)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100111) (177247) (65191) (FEA7)   ;(1111111010000111) (177207) (65159) (FE87)   ;
;1176;(1111111010000111) (177207) (65159) (FE87)    ;(1000001100000101) (101405) (33541) (8305)   ;(1000101101000101) (105505) (35653) (8B45)   ;(1111111000100110) (177046) (65062) (FE26)   ;(1111010111000110) (172706) (62918) (F5C6)   ;(1111010110000110) (172606) (62854) (F586)   ;(1111010110000110) (172606) (62854) (F586)   ;(1111010110000110) (172606) (62854) (F586)   ;
;1184;(1111010110000101) (172605) (62853) (F585)    ;(1111011000001010) (173012) (62986) (F60A)   ;(1111010111100101) (172745) (62949) (F5E5)   ;(1111111001100110) (177146) (65126) (FE66)   ;(1100110100100110) (146446) (52518) (CD26)   ;(1011010010100101) (132245) (46245) (B4A5)   ;(1011010010100110) (132246) (46246) (B4A6)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1192;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1200;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1011010001000111) (132107) (46151) (B447)   ;(1111111001100110) (177146) (65126) (FE66)   ;
;1208;(1111010111100110) (172746) (62950) (F5E6)    ;(1111010110100110) (172646) (62886) (F5A6)   ;(1111010110000110) (172606) (62854) (F586)   ;(1111010101100110) (172546) (62822) (F566)   ;(1111010101100110) (172546) (62822) (F566)   ;(1111010101100110) (172546) (62822) (F566)   ;(1111010110000110) (172606) (62854) (F586)   ;(1111010111000110) (172706) (62918) (F5C6)   ;
;1216;(1111111001100110) (177146) (65126) (FE66)    ;(1110010111000110) (162706) (58822) (E5C6)   ;(1111111011100111) (177347) (65255) (FEE7)   ;(1111111010000111) (177207) (65159) (FE87)   ;(1111111010000111) (177207) (65159) (FE87)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1224;(1111111010000110) (177206) (65158) (FE86)    ;(1111111010000111) (177207) (65159) (FE87)   ;(1111111010000111) (177207) (65159) (FE87)   ;(1111111011000111) (177307) (65223) (FEC7)   ;(1111111001100110) (177146) (65126) (FE66)   ;(1111010110100110) (172646) (62886) (F5A6)   ;(1111010101100110) (172546) (62822) (F566)   ;(1111010101000110) (172506) (62790) (F546)   ;
;1232;(1111010101000110) (172506) (62790) (F546)    ;(1111010100100110) (172446) (62758) (F526)   ;(1111010101000110) (172506) (62790) (F546)   ;(1111010101000101) (172505) (62789) (F545)   ;(1111010110100110) (172646) (62886) (F5A6)   ;(1111010111100110) (172746) (62950) (F5E6)   ;(1111111011100111) (177347) (65255) (FEE7)   ;(0111101011100011) (75343) (31459) (7AE3)   ;
;1240;(1100010110110100) (142664) (50612) (C5B4)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1248;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1256;(1011010001000101) (132105) (46149) (B445)    ;(1111111000100110) (177046) (65062) (FE26)   ;(1111010111000110) (172706) (62918) (F5C6)   ;(1111010101100101) (172545) (62821) (F565)   ;(1111010100100110) (172446) (62758) (F526)   ;(1111010100100110) (172446) (62758) (F526)   ;(1111010100100110) (172446) (62758) (F526)   ;(1111010100100110) (172446) (62758) (F526)   ;
;1264;(1111010101000101) (172505) (62789) (F545)    ;(1111010110100110) (172646) (62886) (F5A6)   ;(1111010111000110) (172706) (62918) (F5C6)   ;(1111111000100110) (177046) (65062) (FE26)   ;(1111011001100111) (173147) (63079) (F667)   ;(1111111010000111) (177207) (65159) (FE87)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1272;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111011001100110) (173146) (63078) (F666)   ;(1111111000100110) (177046) (65062) (FE26)   ;(1111111000000110) (177006) (65030) (FE06)   ;(1111110111000110) (176706) (64966) (FDC6)   ;
;1280;(1111110110000110) (176606) (64902) (FD86)    ;(1111110101000101) (176505) (64837) (FD45)   ;(1110010011000110) (162306) (58566) (E4C6)   ;(1111010100000110) (172406) (62726) (F506)   ;(1111010100000110) (172406) (62726) (F506)   ;(1111010101000110) (172506) (62790) (F546)   ;(1111010110000110) (172606) (62854) (F586)   ;(1111010111000110) (172706) (62918) (F5C6)   ;
;1288;(1111111001100110) (177146) (65126) (FE66)    ;(1010101111100011) (125743) (44003) (ABE3)   ;(1100111000010111) (147027) (52759) (CE17)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1296;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1304;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1010101111100110) (125746) (44006) (ABE6)   ;(1111111000100101) (177045) (65061) (FE25)   ;(1111010110100110) (172646) (62886) (F5A6)   ;(1111010101000111) (172507) (62791) (F547)   ;(1111010100000110) (172406) (62726) (F506)   ;(1111010011100110) (172346) (62694) (F4E6)   ;
;1312;(1111010011100110) (172346) (62694) (F4E6)    ;(1110110011100110) (166346) (60646) (ECE6)   ;(1110110100000111) (166407) (60679) (ED07)   ;(1111110110100110) (176646) (64934) (FDA6)   ;(1111111000100101) (177045) (65061) (FE25)   ;(1111111010000101) (177205) (65157) (FE85)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111011100110) (177346) (65254) (FEE6)   ;
;1320;(1111111100000110) (177406) (65286) (FF06)    ;(1111111100100101) (177445) (65317) (FF25)   ;(1111111100100101) (177445) (65317) (FF25)   ;(1111111100100110) (177446) (65318) (FF26)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111011010000111) (173207) (63111) (F687)   ;(1110111000000111) (167007) (60935) (EE07)   ;(1101010100000101) (152405) (54533) (D505)   ;
;1328;(1010110000000110) (126006) (44038) (AC06)    ;(1001101100100010) (115442) (39714) (9B22)   ;(0111101011100110) (75346) (31462) (7AE6)   ;(1000001110001010) (101612) (33674) (838A)   ;(0110001011001000) (61310) (25288) (62C8)   ;(1111010011000110) (172306) (62662) (F4C6)   ;(1111010011100110) (172346) (62694) (F4E6)   ;(1111010100000110) (172406) (62726) (F506)   ;
;1336;(1111010101100110) (172546) (62822) (F566)    ;(1111010111000110) (172706) (62918) (F5C6)   ;(1111111001000110) (177106) (65094) (FE46)   ;(1011010000000011) (132003) (46083) (B403)   ;(1101011001111000) (153170) (54904) (D678)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1344;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1352;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1010001110100110) (121646) (41894) (A3A6)   ;(1111111000100101) (177045) (65061) (FE25)   ;(1111010101100110) (172546) (62822) (F566)   ;(1111010100100110) (172446) (62758) (F526)   ;
;1360;(1111010100000110) (172406) (62726) (F506)    ;(1111010011000110) (172306) (62662) (F4C6)   ;(1111110100000110) (176406) (64774) (FD06)   ;(0110001010000110) (61206) (25222) (6286)   ;(1001110001101110) (116156) (40046) (9C6E)   ;(1000001101001001) (101511) (33609) (8349)   ;(0111101011100110) (75346) (31462) (7AE6)   ;(1000001100101000) (101450) (33576) (8328)   ;
;1368;(1000001101001000) (101510) (33608) (8348)    ;(1000001100101000) (101450) (33576) (8328)   ;(1000001100100111) (101447) (33575) (8327)   ;(1000001101001000) (101510) (33608) (8348)   ;(1000001100101000) (101450) (33576) (8328)   ;(0111101100000111) (75407) (31495) (7B07)   ;(0111101100001000) (75410) (31496) (7B08)   ;(1000101110001011) (105613) (35723) (8B8B)   ;
;1376;(1010010010010000) (122220) (42128) (A490)    ;(1011010100110011) (132463) (46387) (B533)   ;(1101011001011000) (153130) (54872) (D658)   ;(1111011110111110) (173676) (63422) (F7BE)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(0111101011100101) (75345) (31461) (7AE5)   ;(1111110011100110) (176346) (64742) (FCE6)   ;
;1384;(1111010011100110) (172346) (62694) (F4E6)    ;(1111010100000110) (172406) (62726) (F506)   ;(1111010101100110) (172546) (62822) (F566)   ;(1111010110100110) (172646) (62886) (F5A6)   ;(1111111000100110) (177046) (65062) (FE26)   ;(1100010010100101) (142245) (50341) (C4A5)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1392;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1400;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1011010011110001) (132361) (46321) (B4F1)   ;(1111111000000100) (177004) (65028) (FE04)   ;
;1408;(1111010110000110) (172606) (62854) (F586)    ;(1111010100100110) (172446) (62758) (F526)   ;(1111010100000110) (172406) (62726) (F506)   ;(1111010011000110) (172306) (62662) (F4C6)   ;(1111110011100110) (176346) (64742) (FCE6)   ;(1010001100100010) (121442) (41762) (A322)   ;(1110111110011110) (167636) (61342) (EF9E)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1416;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1424;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1010110011010001) (126321) (44241) (ACD1)   ;
;1432;(1010101101100011) (125543) (43875) (AB63)    ;(1111110100000110) (176406) (64774) (FD06)   ;(1111010011100110) (172346) (62694) (F4E6)   ;(1111010101000110) (172506) (62790) (F546)   ;(1111010110000110) (172606) (62854) (F586)   ;(1111010111000110) (172706) (62918) (F5C6)   ;(1111111001100110) (177146) (65126) (FE66)   ;(1010110000000101) (126005) (44037) (AC05)   ;
;1440;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111011110111111) (173677) (63423) (F7BF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1448;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1456;(1100010111010111) (142727) (50647) (C5D7)    ;(1110110101100011) (166543) (60771) (ED63)   ;(1111010110100110) (172646) (62886) (F5A6)   ;(1111010101000110) (172506) (62790) (F546)   ;(1111010100100110) (172446) (62758) (F526)   ;(1111010100000110) (172406) (62726) (F506)   ;(1111010011100110) (172346) (62694) (F4E6)   ;(1111110100100101) (176445) (64805) (FD25)   ;
;1464;(0110101001100101) (65145) (27237) (6A65)    ;(1001110000001110) (116016) (39950) (9C0E)   ;(1011010011110010) (132362) (46322) (B4F2)   ;(1011110100110011) (136463) (48435) (BD33)   ;(1100010110110101) (142665) (50613) (C5B5)   ;(1100111000010111) (147027) (52759) (CE17)   ;(1101111001111001) (157171) (56953) (DE79)   ;(1101011001011000) (153130) (54872) (D658)   ;
;1472;(1101011000010111) (153027) (54807) (D617)    ;(1100110111010110) (146726) (52694) (CDD6)   ;(1011110101110100) (136564) (48500) (BD74)   ;(1011010011110010) (132362) (46322) (B4F2)   ;(1010010000101110) (122056) (42030) (A42E)   ;(1000101101001010) (105512) (35658) (8B4A)   ;(0110101000000100) (65004) (27140) (6A04)   ;(0101000100100000) (50440) (20768) (5120)   ;
;1480;(0011100001000000) (34100) (14400) (3840)    ;(0101100111100011) (54743) (23011) (59E3)   ;(1111110101100111) (176547) (64871) (FD67)   ;(1111010100000110) (172406) (62726) (F506)   ;(1111110101000110) (176506) (64838) (FD46)   ;(1111110110000110) (176606) (64902) (FD86)   ;(1110110101000101) (166505) (60741) (ED45)   ;(1111010111000110) (172706) (62918) (F5C6)   ;
;1488;(1111111011000110) (177306) (65222) (FEC6)    ;(1011010010101110) (132256) (46254) (B4AE)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100010001000101) (142105) (50245) (C445)   ;(1110010101100001) (162541) (58721) (E561)   ;(1100010001000101) (142105) (50245) (C445)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1496;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1504;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111011111011111) (173737) (63455) (F7DF)   ;(1011110000100011) (136043) (48163) (BC23)   ;(1111110111100101) (176745) (64997) (FDE5)   ;(1111010110000110) (172606) (62854) (F586)   ;(1111010101000110) (172506) (62790) (F546)   ;(1111010100100110) (172446) (62758) (F526)   ;
;1512;(1111010100000111) (172407) (62727) (F507)    ;(1111110101100110) (176546) (64870) (FD66)   ;(1100110010000110) (146206) (52358) (CC86)   ;(0100100101000010) (44502) (18754) (4942)   ;(0101000011100000) (50340) (20704) (50E0)   ;(0101000100000000) (50400) (20736) (5100)   ;(0101000100000000) (50400) (20736) (5100)   ;(0100100011100000) (44340) (18656) (48E0)   ;
;1520;(0100100011000000) (44300) (18624) (48C0)    ;(0100100011000000) (44300) (18624) (48C0)   ;(0100100011100000) (44340) (18656) (48E0)   ;(0100100011100000) (44340) (18656) (48E0)   ;(0101000100000000) (50400) (20736) (5100)   ;(0101000100100000) (50440) (20768) (5120)   ;(0101000100100000) (50440) (20768) (5120)   ;(0101100101000001) (54501) (22849) (5941)   ;
;1528;(0101100110000010) (54602) (22914) (5982)    ;(0101100101100010) (54542) (22882) (5962)   ;(0101000110100100) (50644) (20900) (51A4)   ;(1101010011000110) (152306) (54470) (D4C6)   ;(1111110110000110) (176606) (64902) (FD86)   ;(1111110110100111) (176647) (64935) (FDA7)   ;(1101010000100011) (152043) (54307) (D423)   ;(1010101101100001) (125541) (43873) (AB61)   ;
;1536;(1100110010100011) (146243) (52387) (CCA3)    ;(1100010001000011) (142103) (50243) (C443)   ;(1011001101000000) (131500) (45888) (B340)   ;(1100110110110110) (146666) (52662) (CDB6)   ;(1101010110001111) (152617) (54671) (D58F)   ;(1111111011000100) (177304) (65220) (FEC4)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1110110111000001) (166701) (60865) (EDC1)   ;
;1544;(1101111001010110) (157126) (56918) (DE56)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1552;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1011010010101110) (132256) (46254) (B4AE)   ;(1111111000100101) (177045) (65061) (FE25)   ;(1111010111000110) (172706) (62918) (F5C6)   ;
;1560;(1111010110000110) (172606) (62854) (F586)    ;(1111010110000110) (172606) (62854) (F586)   ;(1111010110000110) (172606) (62854) (F586)   ;(1111010110000110) (172606) (62854) (F586)   ;(1111111000100110) (177046) (65062) (FE26)   ;(1010001111100110) (121746) (41958) (A3E6)   ;(0101000110000011) (50603) (20867) (5183)   ;(0101100101100010) (54542) (22882) (5962)   ;
;1568;(0110000110100010) (60642) (24994) (61A2)    ;(0110000110100010) (60642) (24994) (61A2)   ;(0110000110100010) (60642) (24994) (61A2)   ;(0110000110100010) (60642) (24994) (61A2)   ;(0110000110100010) (60642) (24994) (61A2)   ;(0110000110100010) (60642) (24994) (61A2)   ;(0110000110100010) (60642) (24994) (61A2)   ;(0110000110100010) (60642) (24994) (61A2)   ;
;1576;(0110000110100010) (60642) (24994) (61A2)    ;(0101100110000010) (54602) (22914) (5982)   ;(0101100101100010) (54542) (22882) (5962)   ;(0101000110000011) (50603) (20867) (5183)   ;(1011010001000110) (132106) (46150) (B446)   ;(1111111001000110) (177106) (65094) (FE46)   ;(1111110111000110) (176706) (64966) (FDC6)   ;(1100110001000011) (146103) (52291) (CC43)   ;
;1584;(1100110011100100) (146344) (52452) (CCE4)    ;(1111111101000111) (177507) (65351) (FF47)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111100100111) (177447) (65319) (FF27)   ;(1101110100100010) (156442) (56610) (DD22)   ;(1010101101000000) (125500) (43840) (AB40)   ;(1111011001100110) (173146) (63078) (F666)   ;
;1592;(1111111100000111) (177407) (65287) (FF07)    ;(1100110001000000) (146100) (52288) (CC40)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1600;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1101011001111010) (153172) (54906) (D67A)   ;
;1608;(1101010100000010) (152402) (54530) (D502)    ;(1111111000000110) (177006) (65030) (FE06)   ;(1111010111100110) (172746) (62950) (F5E6)   ;(1111010111000110) (172706) (62918) (F5C6)   ;(1111010111000110) (172706) (62918) (F5C6)   ;(1111010111100110) (172746) (62950) (F5E6)   ;(1111010111100110) (172746) (62950) (F5E6)   ;(1111111010000110) (177206) (65158) (FE86)   ;
;1616;(1010110000100110) (126046) (44070) (AC26)    ;(0101100110000100) (54604) (22916) (5984)   ;(0101100101000010) (54502) (22850) (5942)   ;(0101100110000010) (54602) (22914) (5982)   ;(0101100110000010) (54602) (22914) (5982)   ;(0101100110000010) (54602) (22914) (5982)   ;(0101100110000010) (54602) (22914) (5982)   ;(0101100110000010) (54602) (22914) (5982)   ;
;1624;(0101100110000010) (54602) (22914) (5982)    ;(0101100110000010) (54602) (22914) (5982)   ;(0101100101100010) (54542) (22882) (5962)   ;(0101100101100010) (54542) (22882) (5962)   ;(0110000111100100) (60744) (25060) (61E4)   ;(1100010011100111) (142347) (50407) (C4E7)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111011000000110) (173006) (62982) (F606)   ;
;1632;(1111111000100110) (177046) (65062) (FE26)    ;(1011001110100010) (131642) (45986) (B3A2)   ;(1111111100100111) (177447) (65319) (FF27)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;
;1640;(1111111100100111) (177447) (65319) (FF27)    ;(1010101101000010) (125502) (43842) (AB42)   ;(1111011001000011) (173103) (63043) (F643)   ;(1101010110110011) (152663) (54707) (D5B3)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1648;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1656;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1011010010101101) (132255) (46253) (B4AD)   ;(1111111001100101) (177145) (65125) (FE65)   ;(1111011000100110) (173046) (63014) (F626)   ;(1111011000000110) (173006) (62982) (F606)   ;(1111011000000110) (173006) (62982) (F606)   ;(1111011000000110) (173006) (62982) (F606)   ;
;1664;(1111111000100110) (177046) (65062) (FE26)    ;(1111011000100110) (173046) (63014) (F626)   ;(1111111011100111) (177347) (65255) (FEE7)   ;(1110010111100111) (162747) (58855) (E5E7)   ;(1000001100100110) (101446) (33574) (8326)   ;(0101100110100100) (54644) (22948) (59A4)   ;(0101100110000011) (54603) (22915) (5983)   ;(0101100101100010) (54542) (22882) (5962)   ;
;1672;(0101100101100010) (54542) (22882) (5962)    ;(0101100101100010) (54542) (22882) (5962)   ;(0101100101100010) (54542) (22882) (5962)   ;(0101100110000011) (54603) (22915) (5983)   ;(0110001000000101) (61005) (25093) (6205)   ;(1001101111100110) (115746) (39910) (9BE6)   ;(1111011010000111) (173207) (63111) (F687)   ;(1111111011000111) (177307) (65223) (FEC7)   ;
;1680;(1111011001000111) (173107) (63047) (F647)    ;(1111111001100111) (177147) (65127) (FE67)   ;(1101110100000100) (156404) (56580) (DD04)   ;(1110010110000100) (162604) (58756) (E584)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1688;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1010001011000000) (121300) (41664) (A2C0)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1696;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1704;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1110111101011110) (167536) (61278) (EF5E)   ;(1100010011000100) (142304) (50372) (C4C4)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111011001000110) (173106) (63046) (F646)   ;
;1712;(1111111001000110) (177106) (65094) (FE46)    ;(1111011001100110) (173146) (63078) (F666)   ;(1111011001100111) (173147) (63079) (F667)   ;(1111111001100111) (177147) (65127) (FE67)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111100000111) (177407) (65287) (FF07)   ;(1111011010000110) (173206) (63110) (F686)   ;
;1720;(1100010100100110) (142446) (50470) (C526)    ;(1011010010100110) (132246) (46246) (B4A6)   ;(1001101111000101) (115705) (39877) (9BC5)   ;(1001101111000101) (115705) (39877) (9BC5)   ;(1011010010100110) (132246) (46246) (B4A6)   ;(1101010110000110) (152606) (54662) (D586)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111100000110) (177406) (65286) (FF06)   ;
;1728;(1111111010000110) (177206) (65158) (FE86)    ;(1111111010000111) (177207) (65159) (FE87)   ;(1111111001100111) (177147) (65127) (FE67)   ;(1111111011100111) (177347) (65255) (FEE7)   ;(1011001110100010) (131642) (45986) (B3A2)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1736;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100101) (177245) (65189) (FEA5)   ;(1101010101101111) (152557) (54639) (D56F)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1744;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1752;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100010110110101) (142665) (50613) (C5B5)   ;
;1760;(1111011000000100) (173004) (62980) (F604)    ;(1111111010000111) (177207) (65159) (FE87)   ;(1111011001100111) (173147) (63079) (F667)   ;(1111111001100111) (177147) (65127) (FE67)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1768;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111100000110) (177406) (65286) (FF06)   ;(1111111100000110) (177406) (65286) (FF06)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;
;1776;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000111) (177207) (65159) (FE87)   ;(1011101111000010) (135702) (48066) (BBC2)   ;(1111111100000111) (177407) (65287) (FF07)   ;
;1784;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111011010000100) (173204) (63108) (F684)   ;
;1792;(1101010101110001) (152561) (54641) (D571)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1800;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1808;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1011010011110000) (132360) (46320) (B4F0)   ;(1111011001100011) (173143) (63075) (F663)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111011010000110) (173206) (63110) (F686)   ;(1111111010000110) (177206) (65158) (FE86)   ;(1111111010000110) (177206) (65158) (FE86)   ;
;1816;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1824;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1110010110000101) (162605) (58757) (E585)   ;
;1832;(1101110101000100) (156504) (56644) (DD44)    ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1840;(1111111011000110) (177306) (65222) (FEC6)    ;(1101010011000000) (152300) (54464) (D4C0)   ;(1111011110011110) (173636) (63390) (F79E)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1848;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1856;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1010110010001110) (126216) (44174) (AC8E)   ;(1110111000100100) (167044) (60964) (EE24)   ;(1111111011100110) (177346) (65254) (FEE6)   ;
;1864;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1872;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1880;(1111111011100110) (177346) (65254) (FEE6)    ;(1100110011000011) (146303) (52419) (CCC3)   ;(1110111000100101) (167045) (60965) (EE25)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1888;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1100010010000111) (142207) (50311) (C487)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1896;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1904;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1912;(1011010101010101) (132525) (46421) (B555)    ;(1010110000000001) (126001) (44033) (AC01)   ;(1111111100100101) (177445) (65317) (FF25)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1920;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1928;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1110010101100100) (162544) (58724) (E564)   ;(1110010111000101) (162705) (58821) (E5C5)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1936;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111011001000011) (173103) (63043) (F643)   ;(1101110111110100) (156764) (56820) (DDF4)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1944;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1952;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;1960;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1110011100111101) (163475) (59197) (E73D)   ;(1000101101100111) (105547) (35687) (8B67)   ;(1101110110100011) (156643) (56739) (DDA3)   ;(1111111100100110) (177446) (65318) (FF26)   ;(1111111011000110) (177306) (65222) (FEC6)   ;
;1968;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;
;1976;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111100000110) (177406) (65286) (FF06)   ;(1111111010000100) (177204) (65156) (FE84)   ;(1010001111100101) (121745) (41957) (A3E5)   ;(1100010001000010) (142102) (50242) (C442)   ;(1111111100100110) (177446) (65318) (FF26)   ;
;1984;(1111111010100110) (177246) (65190) (FEA6)    ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111010100110) (177246) (65190) (FEA6)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1101010011000001) (152301) (54465) (D4C1)   ;(1111111111011111) (177737) (65503) (FFDF)   ;
;1992;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2000;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2008;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100010110110101) (142665) (50613) (C5B5)   ;
;2016;(1001001110000110) (111606) (37766) (9386)    ;(1100110100100011) (146443) (52515) (CD23)   ;(1111111010000100) (177204) (65156) (FE84)   ;(1111111100000101) (177405) (65285) (FF05)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;
;2024;(1111111011000110) (177306) (65222) (FEC6)    ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111100000110) (177406) (65286) (FF06)   ;(1111111011100101) (177345) (65253) (FEE5)   ;(1110010111000011) (162703) (58819) (E5C3)   ;(1010110001000110) (126106) (44102) (AC46)   ;(1010010001001111) (122117) (42063) (A44F)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2032;(1110111011011001) (167331) (61145) (EED9)    ;(1100110010000001) (146201) (52353) (CC81)   ;(1111111010100100) (177244) (65188) (FEA4)   ;(1111111011100110) (177346) (65254) (FEE6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111111011000110) (177306) (65222) (FEC6)   ;(1111011001100011) (173143) (63075) (F663)   ;
;2040;(1100110011001100) (146314) (52428) (CCCC)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2048;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2056;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2064;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1101111010111011) (157273) (57019) (DEBB)   ;(1010110011110001) (126361) (44273) (ACF1)   ;(1010010000101001) (122051) (42025) (A429)   ;(1010010000000010) (122002) (41986) (A402)   ;(1011010010100011) (132243) (46243) (B4A3)   ;
;2072;(1100010100000011) (142403) (50435) (C503)    ;(1100010100000010) (142402) (50434) (C502)   ;(1100010011100011) (142343) (50403) (C4E3)   ;(1010110000100010) (126042) (44066) (AC22)   ;(1010010000000111) (122007) (41991) (A407)   ;(1001101111101011) (115753) (39915) (9BEB)   ;(1100010111010111) (142727) (50647) (C5D7)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2080;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111011101111101) (173575) (63357) (F77D)   ;(1100110100001101) (146415) (52493) (CD0D)   ;(1100010001100100) (142144) (50276) (C464)   ;(1101010011000001) (152301) (54465) (D4C1)   ;(1110010110100010) (162642) (58786) (E5A2)   ;
;2088;(1101010100000001) (152401) (54529) (D501)    ;(1100110011101100) (146354) (52460) (CCEC)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2096;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2104;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2112;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2120;(1111111111011111) (177737) (65503) (FFDF)    ;(1111011110011111) (173637) (63391) (F79F)   ;(1110011011111100) (163374) (59132) (E6FC)   ;(1101011001011001) (153131) (54873) (D659)   ;(1111011110011111) (173637) (63391) (F79F)   ;(1111011110011110) (173636) (63390) (F79E)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2128;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2136;(1111011110011110) (173636) (63390) (F79E)    ;(1110111100011100) (167434) (61212) (EF1C)   ;(1111011110011110) (173636) (63390) (F79E)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2144;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2152;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2160;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2168;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2176;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2184;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2192;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2200;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2208;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2216;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2224;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2232;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2240;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2248;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2256;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2264;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2272;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2280;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2288;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2296;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2304;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2312;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2320;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2328;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2336;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2344;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2352;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2360;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2368;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2376;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2384;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2392;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2400;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2408;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2416;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2424;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2432;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2440;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2448;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2456;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2464;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2472;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2480;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2488;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;2496;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2504;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2512;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2520;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2528;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2536;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2544;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2552;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2560;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2568;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2576;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2584;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2592;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2600;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2608;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2616;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2624;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2632;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2640;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2648;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2656;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2664;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2672;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2680;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2688;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2696;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2704;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2712;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2720;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2728;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2736;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2744;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2752;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2760;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2768;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2776;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2784;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2792;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2800;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2808;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2816;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2824;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2832;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2840;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2848;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2856;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2864;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2872;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2880;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2888;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2896;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2904;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2912;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2920;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2928;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2936;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2944;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2952;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2960;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2968;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2976;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2984;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2992;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3000;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3008;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3016;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3024;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3032;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3040;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3048;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3056;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3064;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3072;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3080;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3088;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3096;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3104;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3112;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3120;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3128;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3136;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3144;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3152;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3160;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3168;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3176;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3184;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3192;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3200;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3208;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3216;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3224;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3232;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3240;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3248;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3256;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3264;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3272;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3280;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3288;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3296;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3304;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3312;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3320;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3328;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3336;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3344;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3352;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3360;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3368;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3376;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3384;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3392;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3400;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3408;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3416;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3424;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3432;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3440;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3448;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3456;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3464;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3472;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3480;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3488;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3496;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3504;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3512;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3520;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3528;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3536;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3544;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3552;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3560;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3568;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3576;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3584;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3592;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3600;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3608;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3616;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3624;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3632;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3640;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3648;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3656;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3664;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3672;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3680;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3688;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3696;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3704;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3712;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3720;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3728;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3736;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3744;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3752;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3760;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3768;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3776;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3784;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3792;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3800;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3808;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3816;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3824;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3832;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3840;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3848;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3856;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3864;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3872;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3880;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3888;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3896;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3904;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3912;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3920;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3928;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3936;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3944;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3952;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3960;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3968;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3976;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3984;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;3992;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;4000;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;4008;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;4016;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;4024;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;4032;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;4040;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;4048;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;4056;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;4064;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;4072;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;4080;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;4088;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,901 / 32,401 ( 6 % ) ;
; C16 interconnects     ; 19 / 1,326 ( 1 % )     ;
; C4 interconnects      ; 906 / 21,816 ( 4 % )   ;
; Direct links          ; 393 / 32,401 ( 1 % )   ;
; Global clocks         ; 9 / 10 ( 90 % )        ;
; Local interconnects   ; 869 / 10,320 ( 8 % )   ;
; R24 interconnects     ; 53 / 1,289 ( 4 % )     ;
; R4 interconnects      ; 1,081 / 28,186 ( 4 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.40) ; Number of LABs  (Total = 123) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 10                            ;
; 2                                           ; 4                             ;
; 3                                           ; 4                             ;
; 4                                           ; 2                             ;
; 5                                           ; 0                             ;
; 6                                           ; 2                             ;
; 7                                           ; 2                             ;
; 8                                           ; 2                             ;
; 9                                           ; 1                             ;
; 10                                          ; 3                             ;
; 11                                          ; 3                             ;
; 12                                          ; 3                             ;
; 13                                          ; 10                            ;
; 14                                          ; 8                             ;
; 15                                          ; 9                             ;
; 16                                          ; 60                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.22) ; Number of LABs  (Total = 123) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 101                           ;
; 1 Clock                            ; 87                            ;
; 1 Clock enable                     ; 45                            ;
; 1 Sync. clear                      ; 8                             ;
; 2 Async. clears                    ; 5                             ;
; 2 Clock enables                    ; 7                             ;
; 2 Clocks                           ; 20                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.37) ; Number of LABs  (Total = 123) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 12                            ;
; 3                                            ; 2                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 1                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 4                             ;
; 12                                           ; 3                             ;
; 13                                           ; 1                             ;
; 14                                           ; 2                             ;
; 15                                           ; 1                             ;
; 16                                           ; 6                             ;
; 17                                           ; 3                             ;
; 18                                           ; 4                             ;
; 19                                           ; 5                             ;
; 20                                           ; 5                             ;
; 21                                           ; 6                             ;
; 22                                           ; 7                             ;
; 23                                           ; 7                             ;
; 24                                           ; 7                             ;
; 25                                           ; 3                             ;
; 26                                           ; 5                             ;
; 27                                           ; 2                             ;
; 28                                           ; 5                             ;
; 29                                           ; 6                             ;
; 30                                           ; 7                             ;
; 31                                           ; 4                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.78) ; Number of LABs  (Total = 123) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 15                            ;
; 2                                               ; 9                             ;
; 3                                               ; 9                             ;
; 4                                               ; 9                             ;
; 5                                               ; 6                             ;
; 6                                               ; 8                             ;
; 7                                               ; 3                             ;
; 8                                               ; 9                             ;
; 9                                               ; 3                             ;
; 10                                              ; 13                            ;
; 11                                              ; 13                            ;
; 12                                              ; 4                             ;
; 13                                              ; 3                             ;
; 14                                              ; 2                             ;
; 15                                              ; 6                             ;
; 16                                              ; 7                             ;
; 17                                              ; 1                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.36) ; Number of LABs  (Total = 123) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 5                             ;
; 3                                            ; 6                             ;
; 4                                            ; 14                            ;
; 5                                            ; 7                             ;
; 6                                            ; 4                             ;
; 7                                            ; 3                             ;
; 8                                            ; 6                             ;
; 9                                            ; 5                             ;
; 10                                           ; 2                             ;
; 11                                           ; 5                             ;
; 12                                           ; 3                             ;
; 13                                           ; 2                             ;
; 14                                           ; 9                             ;
; 15                                           ; 4                             ;
; 16                                           ; 6                             ;
; 17                                           ; 4                             ;
; 18                                           ; 4                             ;
; 19                                           ; 2                             ;
; 20                                           ; 6                             ;
; 21                                           ; 5                             ;
; 22                                           ; 2                             ;
; 23                                           ; 2                             ;
; 24                                           ; 3                             ;
; 25                                           ; 2                             ;
; 26                                           ; 4                             ;
; 27                                           ; 1                             ;
; 28                                           ; 2                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 2                             ;
; 33                                           ; 0                             ;
; 34                                           ; 1                             ;
; 35                                           ; 0                             ;
; 36                                           ; 0                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 65        ; 0            ; 65        ; 0            ; 0            ; 65        ; 65        ; 0            ; 65        ; 65        ; 0            ; 60           ; 0            ; 0            ; 21           ; 0            ; 60           ; 21           ; 0            ; 0            ; 0            ; 60           ; 0            ; 0            ; 0            ; 0            ; 0            ; 65        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 65           ; 0         ; 65           ; 65           ; 0         ; 0         ; 65           ; 0         ; 0         ; 65           ; 5            ; 65           ; 65           ; 44           ; 65           ; 5            ; 44           ; 65           ; 65           ; 65           ; 5            ; 65           ; 65           ; 65           ; 65           ; 65           ; 0         ; 65           ; 65           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; rgb[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[12]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[13]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[14]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[15]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsync              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vsync              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_clk             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_cs              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_mosi            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_miso            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_in             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                           ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
; Source Clock(s)                                          ; Destination Clock(s)                                     ; Delay Added in ns ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag                             ; 58.0              ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.2               ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.5               ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                    ; Destination Register                                                                                                                                                                 ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; uart_rx:uart_rx_inst|po_data[7]                                                                                                                                    ; vga_pic:vga_pic_inst|temp_7[7]                                                                                                                                                       ; 1.273             ;
; uart_rx:uart_rx_inst|po_data[5]                                                                                                                                    ; vga_pic:vga_pic_inst|temp_7[5]                                                                                                                                                       ; 1.273             ;
; uart_rx:uart_rx_inst|po_data[3]                                                                                                                                    ; vga_pic:vga_pic_inst|temp_5[3]                                                                                                                                                       ; 1.267             ;
; uart_rx:uart_rx_inst|po_data[4]                                                                                                                                    ; vga_pic:vga_pic_inst|temp_6[4]                                                                                                                                                       ; 1.265             ;
; uart_rx:uart_rx_inst|po_data[1]                                                                                                                                    ; vga_pic:vga_pic_inst|temp_6[1]                                                                                                                                                       ; 1.265             ;
; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                    ; vga_pic:vga_pic_inst|temp_6[0]                                                                                                                                                       ; 1.265             ;
; uart_rx:uart_rx_inst|po_data[2]                                                                                                                                    ; vga_pic:vga_pic_inst|pix_data_out[15]                                                                                                                                                ; 1.222             ;
; uart_rx:uart_rx_inst|po_data[6]                                                                                                                                    ; vga_pic:vga_pic_inst|temp_6[6]                                                                                                                                                       ; 0.953             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a7~portb_address_reg0  ; 0.360             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0  ; 0.354             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0  ; 0.354             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0  ; 0.354             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0  ; 0.354             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0  ; 0.354             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0  ; 0.354             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a15~porta_address_reg0 ; 0.342             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0  ; 0.249             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0  ; 0.141             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0  ; 0.141             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0  ; 0.141             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                    ; 0.141             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a15~porta_address_reg0 ; 0.139             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a15~porta_address_reg0 ; 0.138             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0  ; 0.137             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0  ; 0.137             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0  ; 0.137             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a15~porta_address_reg0 ; 0.133             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]               ; 0.131             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]               ; 0.128             ;
; uart_rx:uart_rx_inst|po_flag                                                                                                                                       ; vga_pic:vga_pic_inst|my_flag                                                                                                                                                         ; 0.097             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                             ; 0.081             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[2]                             ; 0.081             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ; 0.080             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                             ; 0.078             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ; 0.066             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                   ; 0.064             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                   ; 0.062             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ; 0.061             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a15~porta_address_reg0 ; 0.026             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a15~porta_address_reg0 ; 0.026             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a15~porta_address_reg0 ; 0.026             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a15~porta_address_reg0 ; 0.026             ;
; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                   ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                            ; 0.014             ;
; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                   ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                            ; 0.011             ;
; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                   ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                            ; 0.010             ;
; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                            ; 0.010             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 46 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE6F17C8 for design "my_vga"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[3] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -75 degrees (-4167 ps) for clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[4] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'my_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C4 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C3 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[4] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sd_ctrl_top:u_sd_ctrl_top|sd_clk~0
        Info (176357): Destination node sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk~0
Info (176353): Automatically promoted node uart_rx:uart_rx_inst|po_flag 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vga_pic:vga_pic_inst|my_flag
Info (176353): Automatically promoted node vga_pic:vga_pic_inst|my_flag 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rst_n~0
        Info (176357): Destination node sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~2
Info (176353): Automatically promoted node rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node comb~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.50 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file E:/Quartus_FPGA_learning/my_vga_test/output_files/my_vga.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5397 megabytes
    Info: Processing ended: Sat Feb 25 14:59:38 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Quartus_FPGA_learning/my_vga_test/output_files/my_vga.fit.smsg.


