
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/Vivado_2018.1/install/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/Vivado_2018.1/install/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'root' on host '192-168-1-203' (Linux_x86_64 version 3.10.0-693.11.1.el7.x86_64) on Fri Apr 12 15:28:12 CST 2019
INFO: [HLS 200-10] In directory '/home/liudong16/research/tcp_offload/fpga-network-stack/hls_128bit/iperf_udp_client'
INFO: [HLS 200-10] Opening project '/home/liudong16/research/tcp_offload/fpga-network-stack/hls_128bit/iperf_udp_client/iperf_udp_client_prj'.
INFO: [HLS 200-10] Adding design file 'iperf_udp_client.hpp' to the project
INFO: [HLS 200-10] Adding design file 'iperf_udp_client.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_iperf_udp_client.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/liudong16/research/tcp_offload/fpga-network-stack/hls_128bit/iperf_udp_client/iperf_udp_client_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-e'
INFO: [HLS 200-10] Analyzing design file 'iperf_udp_client.cpp' ...
WARNING: [HLS 200-40] In file included from iperf_udp_client.cpp:1:
In file included from iperf_udp_client.cpp:27:
In file included from ./iperf_udp_client.hpp:32:
./../axi_utils.cpp:209:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
In file included from iperf_udp_client.cpp:1:
iperf_udp_client.cpp:91:10: warning: enumeration values 'START_PKG', 'START_PKG2', and 'START_PKG3' not handled in switch [-Wswitch]
 switch (iperfFsmState)
         ^
2 warnings generated.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&rxMetaData' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&rxData' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&txMetaData' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&txData' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 460.516 ; gain = 18.984 ; free physical = 925 ; free virtual = 13684
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 460.516 ; gain = 18.984 ; free physical = 919 ; free virtual = 13684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 460.910 ; gain = 19.379 ; free physical = 899 ; free virtual = 13674
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 588.859 ; gain = 147.328 ; free physical = 888 ; free virtual = 13666
INFO: [XFORM 203-1101] Packing variable 'rxMetaData.V' (iperf_udp_client.cpp:377) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'txMetaData.V' (iperf_udp_client.cpp:379) into a 80-bit variable.
INFO: [XFORM 203-712] Applying dataflow to function 'iperf_udp_client', detected/extracted 3 process function(s): 
	 'client'
	 'check_for_response'
	 'clock'.
INFO: [XFORM 203-602] Inlining function 'lenToKeep' into 'client' (iperf_udp_client.cpp:266) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'client' (iperf_udp_client.cpp:30)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 588.859 ; gain = 147.328 ; free physical = 853 ; free virtual = 13638
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 588.859 ; gain = 147.328 ; free physical = 826 ; free virtual = 13613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'iperf_udp_client' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'client'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'client'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (5.2695ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.4ns, effective delay budget: 2.8ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('PKG_SIZE_V_load') on static variable 'PKG_SIZE_V' (0 ns)
	'icmp' operation ('tmp_i', iperf_udp_client.cpp:229) (0.909 ns)
	'select' operation ('tmp_1_cast_i_cast_ca', iperf_udp_client.cpp:229) (0 ns)
	'select' operation ('tmp_6_i4', iperf_udp_client.cpp:229) (0.418 ns)
	'select' operation ('tmp_1_i', iperf_udp_client.cpp:229) (0.337 ns)
	'select' operation ('tmp_11_i9', iperf_udp_client.cpp:229) (0.337 ns)
	'select' operation ('tmp_15_i1', iperf_udp_client.cpp:229) (0.337 ns)
	'select' operation ('tmp_19_i', iperf_udp_client.cpp:229) (0.372 ns)
	'select' operation ('tmp_23_i', iperf_udp_client.cpp:229) (0.395 ns)
	'select' operation ('currWord.keep.V', iperf_udp_client.cpp:229) (0.411 ns)
	multiplexor before 'phi' operation ('wordCount_V_new_i', iperf_udp_client.cpp:231) with incoming values : ('tmp_15_i', iperf_udp_client.cpp:231) (0.835 ns)
	'phi' operation ('wordCount_V_new_i', iperf_udp_client.cpp:231) with incoming values : ('tmp_15_i', iperf_udp_client.cpp:231) (0 ns)
	multiplexor before 'phi' operation ('microsecondCounter_V_1', iperf_udp_client.cpp:79) with incoming values : ('tmp_5_i', iperf_udp_client.cpp:79) (0.918 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.03 seconds; current allocated memory: 119.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 120.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'check_for_response'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 120.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 120.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clock'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clock'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 120.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 120.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iperf_udp_client'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 120.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 121.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'client'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'cycleCounter_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'microsecondCounter_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'secondCounter_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'iperfFsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'PKG_SIZE_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'PKG_WORDS_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wordCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waitCounter_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'packetGapCounter_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'client'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 122.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'check_for_response'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'check_for_response'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 126.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clock'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'startClock' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'time_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clock'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 126.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iperf_udp_client'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/rxMetaData_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/rxData_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/rxData_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/rxData_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/txMetaData_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/txData_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/txData_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/txData_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/runExperiment_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/size_4_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/size_16_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/size_64_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/size_256_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/size_512_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/size_1024_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/size_2048_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/regTargetIpAddress_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iperf_udp_client/regPacketGap_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'iperf_udp_client' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'iperf_udp_client'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 127.549 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w1_d2_A' using Shift Registers.
INFO: [IMPL 213-200] Port 'txData_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'txData_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'txData_V_last_V' is mapped to 'TLAST' by default.
WARNING: [IMPL 213-402] The data fields of packed port 'txMetaData_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.
INFO: [IMPL 213-200] Port 'rxData_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'rxData_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'rxData_V_last_V' is mapped to 'TLAST' by default.
WARNING: [IMPL 213-402] The data fields of packed port 'rxMetaData_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 652.430 ; gain = 210.898 ; free physical = 803 ; free virtual = 13596
INFO: [SYSC 207-301] Generating SystemC RTL for iperf_udp_client.
INFO: [VHDL 208-304] Generating VHDL RTL for iperf_udp_client.
INFO: [VLOG 209-307] Generating Verilog RTL for iperf_udp_client.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-200] Port 'txData_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'txData_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'txData_V_last_V' is mapped to 'TLAST' by default.
WARNING: [IMPL 213-402] The data fields of packed port 'txMetaData_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.
INFO: [IMPL 213-200] Port 'rxData_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'rxData_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'rxData_V_last_V' is mapped to 'TLAST' by default.
WARNING: [IMPL 213-402] The data fields of packed port 'rxMetaData_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Vivado_2018.1/install/Vivado/2018.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 15:29:08 2019...
INFO: [HLS 200-112] Total elapsed time: 58.37 seconds; peak allocated memory: 127.549 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Apr 12 15:29:09 2019...
