$date
	Thu Apr 14 00:18:49 2016
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module vaddsws_tb $end
$var wire 32 ! vrt [31:0] $end
$var wire 1 " sat $end
$var reg 32 # vra [31:0] $end
$var reg 32 $ vrb [31:0] $end
$scope module add $end
$var wire 32 % vra [31:0] $end
$var wire 32 & vrb [31:0] $end
$var wire 32 ' vrt [31:0] $end
$var wire 32 ( sum [31:0] $end
$var wire 1 " sat $end
$var wire 1 ) co $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
b10000000000000000000000000000000 (
b10000000000000000000000000000000 '
b1 &
b1111111111111111111111111111111 %
b1 $
b1111111111111111111111111111111 #
0"
b10000000000000000000000000000000 !
$end
#1000
