å¥½çš„ï¼æˆ‘ä»¬å°†åŸºäºä½ æä¾›çš„ `req2.md` å†…å®¹ï¼Œ**è¯¦ç»†æè¿°è¯¥æ¡†æ¶ä¸­æ•°æ®æµå›¾ï¼ˆIRï¼‰çš„ä»¿çœŸæ‰§è¡Œè¿‡ç¨‹**ï¼ŒåŒ…æ‹¬ï¼š

- ä»¿çœŸå¦‚ä½•å¯åŠ¨
- å¦‚ä½•éå† IR èŠ‚ç‚¹
- å¦‚ä½•ç”Ÿæˆæ‰§è¡ŒæŒ‡ä»¤ï¼ˆ`instr_*`ï¼‰
- å¦‚ä½•æŒ‰èŠ‚æ‹ï¼ˆtickï¼‰æ¨è¿›ä»¿çœŸ
- å…³é”®æ•°æ®ç»“æ„ä¸ä»£ç ä½ç½®

---

## ğŸ§± ä¸€ã€å‰æï¼šIR å·²æ„å»ºå®Œæˆ

åœ¨ `ch_device<T>` æ„é€ æœŸé—´ï¼Œ`T::describe()` å·²æ‰§è¡Œï¼Œæ„å»ºäº†å®Œæ•´çš„ **èŠ‚ç‚¹å›¾ï¼ˆ`lnodeimpl` å­ç±»ç»„æˆçš„ DAGï¼‰**ï¼Œå­˜å‚¨åœ¨ `context` ä¸­ã€‚

ä¾‹å¦‚ `Counter<4>` çš„ IR åŒ…å«ï¼š
- `litimpl`ï¼ˆå¸¸é‡ 2ã€1ï¼‰
- `regimpl`ï¼ˆå¯„å­˜å™¨ï¼‰
- `opimpl`ï¼ˆåŠ æ³•ï¼‰
- `proxyimpl`ï¼ˆä»£ç†ï¼‰
- `outputimpl`ï¼ˆè¾“å‡ºç«¯å£ï¼‰

è¿™äº›èŠ‚ç‚¹é€šè¿‡ `src(i)` ç›¸äº’è¿æ¥ï¼Œå½¢æˆæ•°æ®æµå›¾ã€‚

---

## âš™ï¸ äºŒã€ä»¿çœŸå¯åŠ¨ï¼š`ch_tracer` / `ch_simulator` åˆå§‹åŒ–

### 1. åˆ›å»º `tracerimpl`ï¼ˆç»§æ‰¿è‡ª `simulatorimpl`ï¼‰

```cpp
ch_tracer::ch_tracer(const std::vector<device_base>& devices)
  : ch_simulator(new tracerimpl(devices)) {
  impl_->initialize();  // â† å…³é”®åˆå§‹åŒ–
}
```

### 2. `tracerimpl::initialize()` åšäº†ä»€ä¹ˆï¼Ÿ

#### ä»£ç ä½ç½®ï¼š`src/sim/tracerimpl.cpp`

```cpp
void tracerimpl::initialize() {
  simulatorimpl::initialize();  // â† æ ¸å¿ƒï¼šæ„å»ºæ‰§è¡Œè®¡åˆ’
  // æ·»åŠ ä¿¡å·åˆ° trace åˆ—è¡¨ï¼ˆç”¨äº VCD/æ‰“å°ï¼‰
  for (auto node : eval_ctx_->outputs()) {
    signals_.emplace_back(reinterpret_cast<ioportimpl*>(node));
  }
}
```

---

## ğŸ”§ ä¸‰ã€æ ¸å¿ƒï¼š`simulatorimpl::initialize()` â€”â€” æ„å»ºæ‰§è¡Œè®¡åˆ’ï¼ˆLoweringï¼‰

è¿™æ˜¯**å°† IR èŠ‚ç‚¹å›¾è½¬æ¢ä¸ºå¯æ‰§è¡ŒæŒ‡ä»¤åºåˆ—**çš„å…³é”®æ­¥éª¤ã€‚

### 1. éå†æ‰€æœ‰èŠ‚ç‚¹ï¼ŒæŒ‰ç±»å‹ç”Ÿæˆ `instr_*` å¯¹è±¡

#### ä»£ç ä½ç½®ï¼š`src/sim/simulatorimpl.cpp`

```cpp
for (auto node : eval_list) {
  instr_base* instr = nullptr;
  switch (node->type()) {
    case type_reg:
      instr = instr_reg_base::create(...);
      break;
    case type_mem:
      // ...
    case type_op:
      instr = instr_op_base::create(...);
      break;
    case type_proxy:
      instr = instr_proxy_base::create(...);
      break;
    case type_input:
      instr = instr_input_base::create(...);
      break;
    case type_output:
      instr = instr_output_base::create(...);
      break;
    // ...
  }
  instr_map[node->id()] = instr;
}
```

> âœ… **æ¯ä¸ª `lnodeimpl` èŠ‚ç‚¹ â†’ å¯¹åº”ä¸€ä¸ª `instr_*` æ‰§è¡Œå¯¹è±¡**

---

### 2. æŒ‡ä»¤å¯¹è±¡çš„ä½œç”¨

| èŠ‚ç‚¹ç±»å‹ | æŒ‡ä»¤ç±»å‹ | ä½œç”¨ |
|--------|--------|------|
| `regimpl` | `instr_reg` | åœ¨ `eval()` ä¸­ï¼š`if (enable) dst = next` |
| `opimpl` | `instr_op` | æ‰§è¡ŒåŠ æ³•ã€æ¯”è¾ƒç­‰æ“ä½œ |
| `proxyimpl` | `instr_proxy` | å¤åˆ¶ä½æ®µï¼ˆ`bv_copy`ï¼‰ |
| `outputimpl` | `instr_output` | å°†å€¼å†™å…¥è¾“å‡ºç¼“å†²åŒº |
| `inputimpl` | `instr_input` | ä»è¾“å…¥ç¼“å†²åŒºè¯»å–å€¼ |

è¿™äº›æŒ‡ä»¤å†…éƒ¨æŒæœ‰æŒ‡å‘**ä»¿çœŸæ•°æ®ç¼“å†²åŒº**ï¼ˆ`block_t*`ï¼‰çš„æŒ‡é’ˆã€‚

---

### 3. æ•°æ®ç¼“å†²åŒºåˆ†é…

åœ¨ `instr_*::create()` ä¸­ï¼š

```cpp
// ä¸ºèŠ‚ç‚¹åˆ†é…ä»¿çœŸå­˜å‚¨ç©ºé—´
auto dst = (block_type*)buf_cur;
map[node->id()] = dst;  // data_map_t
bv_init(dst, dst_size);
```

> âœ… æ‰€æœ‰èŠ‚ç‚¹çš„ä»¿çœŸå€¼éƒ½å­˜å‚¨åœ¨è¿ç»­å†…å­˜ä¸­ï¼Œé€šè¿‡ `data_map` æ˜ å°„ `node->id()` â†’ `block_t*`

---

## â–¶ï¸ å››ã€ä»¿çœŸæ‰§è¡Œï¼š`simulatorimpl::eval()`

æ¯æ¬¡è°ƒç”¨ `eval()`ï¼Œæ‰§è¡Œä¸€ä¸ª**ä»¿çœŸèŠ‚æ‹ï¼ˆtickï¼‰**ã€‚

### 1. æ‰§è¡Œé¡ºåºï¼šæŒ‰æ‹“æ‰‘æ’åºï¼ˆ`eval_list`ï¼‰

`eval_list` æ˜¯åœ¨ `initialize()` ä¸­é€šè¿‡**æ‹“æ‰‘æ’åº**ç”Ÿæˆçš„èŠ‚ç‚¹åˆ—è¡¨ï¼Œç¡®ä¿ï¼š
- ç»„åˆé€»è¾‘å…ˆäºå¯„å­˜å™¨æ›´æ–°
- ä¾èµ–å…³ç³»æ»¡è¶³

### 2. æ‰§è¡Œæ¯ä¸ªæŒ‡ä»¤çš„ `eval()`

```cpp
void simulatorimpl::eval() {
  for (auto node : eval_list) {
    auto instr = instr_map.at(node->id());
    instr->eval();  // â† æ‰§è¡Œå…·ä½“æ“ä½œ
  }
}
```

#### ç¤ºä¾‹ï¼š`instr_reg::eval()`

```cpp
void eval() override {
  if constexpr (has_enable) {
    if (!static_cast<bool>(enable_[0])) return;
  }
  bv_copy_vector(dst_, next_, size_);  // reg = next
}
```

#### ç¤ºä¾‹ï¼š`instr_op::eval()`ï¼ˆåŠ æ³•ï¼‰

```cpp
void eval() override {
  bv_add(dst_, lhs_, rhs_, size_);  // dst = lhs + rhs
}
```

---

## ğŸ•’ äº”ã€ä»¿çœŸèŠ‚æ‹æ¨è¿›ï¼ˆ`tracer.run()`ï¼‰

ç”¨æˆ·ä»£ç ï¼š

```cpp
tracer.run([&](ch_tick t)->bool {
  std::cout << "t" << t << ": out=" << counter.io.out << std::endl;
  return t != 20;
}, 2);
```

### å†…éƒ¨æµç¨‹ï¼š

1. `t = 0`ï¼šè°ƒç”¨ `eval()` â†’ æ‰§è¡Œæ‰€æœ‰æŒ‡ä»¤ï¼ˆåŒ…æ‹¬å¯„å­˜å™¨åˆå§‹åŒ–ï¼‰
2. æ‰“å° `counter.io.out`ï¼ˆä» `outputimpl` çš„ç¼“å†²åŒºè¯»å–ï¼‰
3. `t = 1`ï¼šå†æ¬¡ `eval()` â†’ ç»„åˆé€»è¾‘è®¡ç®— `reg+1`ï¼Œå¯„å­˜å™¨æ›´æ–°
4. é‡å¤ç›´åˆ°è¿”å› `false`

> âœ… **æ¯ä¸ª `eval()` è°ƒç”¨ = 1 ä¸ªæ—¶é’Ÿå‘¨æœŸ**

---

## ğŸ“¦ å…­ã€å…³é”®æ•°æ®ç»“æ„

| ç»“æ„ | ä½œç”¨ | ä»£ç ä½ç½® |
|------|------|--------|
| `lnodeimpl` | IR èŠ‚ç‚¹åŸºç±» | `include/lnodeimpl.h` |
| `context` | å­˜å‚¨æ‰€æœ‰èŠ‚ç‚¹ | `src/core/context.cpp` |
| `instr_base` | ä»¿çœŸæŒ‡ä»¤åŸºç±» | `src/sim/instr.h` |
| `data_map_t` | `node_id â†’ block_t*` | `simulatorimpl.cpp` |
| `eval_list` | æ‹“æ‰‘æ’åºçš„æ‰§è¡Œåˆ—è¡¨ | `simulatorimpl.cpp` |

---

## ğŸ” ä¸ƒã€ä»¿çœŸæ‰§è¡Œæµç¨‹å›¾

```
[IR èŠ‚ç‚¹å›¾]
     â†“
simulatorimpl::initialize()
     â†“
éå†èŠ‚ç‚¹ â†’ ç”Ÿæˆ instr_* å¯¹è±¡
     â†“
åˆ†é…ä»¿çœŸç¼“å†²åŒºï¼ˆdata_mapï¼‰
     â†“
æ‹“æ‰‘æ’åº â†’ eval_list
     â†“
æ¯ tick è°ƒç”¨ simulatorimpl::eval()
     â†“
for (node in eval_list):
    instr = instr_map[node.id]
    instr->eval()  // æ›´æ–°ç¼“å†²åŒº
     â†“
ç”¨æˆ·è¯»å– io.outï¼ˆä» outputimpl ç¼“å†²åŒºï¼‰
```

---

## âœ… æ€»ç»“

è¯¥æ¡†æ¶çš„ä»¿çœŸæ‰§è¡Œè¿‡ç¨‹æ˜¯å…¸å‹çš„ **â€œç¼–è¯‘å¼ä»¿çœŸå™¨â€** è®¾è®¡ï¼š

1. **å»ºæ¨¡æœŸ**ï¼šæ„å»ºé™æ€ IRï¼ˆèŠ‚ç‚¹å›¾ï¼‰
2. **åˆå§‹åŒ–æœŸ**ï¼šå°† IR â€œç¼–è¯‘â€ä¸ºæŒ‡ä»¤åºåˆ—ï¼ˆ`instr_*`ï¼‰ + åˆ†é…æ•°æ®ç¼“å†²åŒº
3. **è¿è¡ŒæœŸ**ï¼šæŒ‰èŠ‚æ‹æ‰§è¡ŒæŒ‡ä»¤ï¼Œæ›´æ–°ç¼“å†²åŒºå€¼

> **ä¸ä¾èµ–å¤–éƒ¨å·¥å…·ï¼ˆå¦‚ Verilatorï¼‰**ï¼Œçº¯ C++ åŸç”Ÿæ‰§è¡Œï¼Œä½†ä¹Ÿå¯ç”Ÿæˆ Verilog ä¾›å¤–éƒ¨ä»¿çœŸã€‚

è¿™ç§è®¾è®¡å…¼é¡¾äº†**ä»¿çœŸé€Ÿåº¦**å’Œ**ä»£ç ç”Ÿæˆçµæ´»æ€§**ã€‚
