Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Aug 19 17:43:27 2024
| Host         : ykpc running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DSPTest_timing_summary_routed.rpt -pb DSPTest_timing_summary_routed.pb -rpx DSPTest_timing_summary_routed.rpx -warn_on_violation
| Design       : DSPTest
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   20          inf        0.000                      0                   20           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_1[2]
                            (input port)
  Destination:            data_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.097ns  (logic 7.397ns (61.148%)  route 4.700ns (38.852%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  data_in_1[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_1[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  data_in_1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.961     2.896    data_in_1_IBUF[2]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[19])
                                                      3.841     6.737 r  data_out__0/P[19]
                         net (fo=1, routed)           2.739     9.475    data_out_OBUF[19]
    G17                  OBUF (Prop_obuf_I_O)         2.622    12.097 r  data_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    12.097    data_out[19]
    G17                                                               r  data_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_1[2]
                            (input port)
  Destination:            data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.955ns  (logic 7.378ns (61.713%)  route 4.577ns (38.287%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  data_in_1[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_1[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  data_in_1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.961     2.896    data_in_1_IBUF[2]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841     6.737 r  data_out__0/P[18]
                         net (fo=1, routed)           2.616     9.353    data_out_OBUF[18]
    K19                  OBUF (Prop_obuf_I_O)         2.603    11.955 r  data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000    11.955    data_out[18]
    K19                                                               r  data_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_1[2]
                            (input port)
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.927ns  (logic 7.392ns (61.981%)  route 4.534ns (38.019%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  data_in_1[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_1[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  data_in_1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.961     2.896    data_in_1_IBUF[2]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      3.841     6.737 r  data_out__0/P[17]
                         net (fo=1, routed)           2.573     9.310    data_out_OBUF[17]
    J19                  OBUF (Prop_obuf_I_O)         2.617    11.927 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000    11.927    data_out[17]
    J19                                                               r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_1[2]
                            (input port)
  Destination:            data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.917ns  (logic 7.389ns (62.007%)  route 4.528ns (37.993%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  data_in_1[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_1[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  data_in_1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.961     2.896    data_in_1_IBUF[2]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     6.737 r  data_out__0/P[16]
                         net (fo=1, routed)           2.566     9.303    data_out_OBUF[16]
    J17                  OBUF (Prop_obuf_I_O)         2.614    11.917 r  data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000    11.917    data_out[16]
    J17                                                               r  data_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_1[2]
                            (input port)
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.913ns  (logic 7.393ns (62.057%)  route 4.520ns (37.943%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  data_in_1[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_1[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  data_in_1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.961     2.896    data_in_1_IBUF[2]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841     6.737 r  data_out__0/P[15]
                         net (fo=1, routed)           2.559     9.295    data_out_OBUF[15]
    J18                  OBUF (Prop_obuf_I_O)         2.618    11.913 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.913    data_out[15]
    J18                                                               r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_1[2]
                            (input port)
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.904ns  (logic 7.372ns (61.926%)  route 4.532ns (38.074%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  data_in_1[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_1[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  data_in_1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.961     2.896    data_in_1_IBUF[2]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841     6.737 r  data_out__0/P[14]
                         net (fo=1, routed)           2.571     9.308    data_out_OBUF[14]
    L18                  OBUF (Prop_obuf_I_O)         2.596    11.904 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.904    data_out[14]
    L18                                                               r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_1[2]
                            (input port)
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.892ns  (logic 7.387ns (62.118%)  route 4.505ns (37.882%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  data_in_1[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_1[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  data_in_1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.961     2.896    data_in_1_IBUF[2]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841     6.737 r  data_out__0/P[13]
                         net (fo=1, routed)           2.544     9.280    data_out_OBUF[13]
    K18                  OBUF (Prop_obuf_I_O)         2.612    11.892 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.892    data_out[13]
    K18                                                               r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_1[2]
                            (input port)
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.870ns  (logic 7.371ns (62.096%)  route 4.499ns (37.904%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  data_in_1[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_1[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  data_in_1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.961     2.896    data_in_1_IBUF[2]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[11])
                                                      3.841     6.737 r  data_out__0/P[11]
                         net (fo=1, routed)           2.538     9.274    data_out_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         2.595    11.870 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.870    data_out[11]
    N19                                                               r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_1[2]
                            (input port)
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.854ns  (logic 7.364ns (62.116%)  route 4.491ns (37.884%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  data_in_1[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_1[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  data_in_1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.961     2.896    data_in_1_IBUF[2]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[12])
                                                      3.841     6.737 r  data_out__0/P[12]
                         net (fo=1, routed)           2.530     9.266    data_out_OBUF[12]
    N18                  OBUF (Prop_obuf_I_O)         2.588    11.854 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.854    data_out[12]
    N18                                                               r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_1[2]
                            (input port)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.747ns  (logic 7.405ns (63.038%)  route 4.342ns (36.962%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  data_in_1[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_1[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  data_in_1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.961     2.896    data_in_1_IBUF[2]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841     6.737 r  data_out__0/P[5]
                         net (fo=1, routed)           2.381     9.117    data_out_OBUF[5]
    K17                  OBUF (Prop_obuf_I_O)         2.630    11.747 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.747    data_out[5]
    K17                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_2[3]
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.033ns  (logic 1.837ns (60.565%)  route 1.196ns (39.435%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data_in_2[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_2[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.656     0.811    data_in_2_IBUF[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[1])
                                                      0.571     1.382 r  data_out__0/P[1]
                         net (fo=1, routed)           0.541     1.923    data_out_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.111     3.033 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.033    data_out[1]
    R18                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_2[3]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.035ns  (logic 1.838ns (60.557%)  route 1.197ns (39.443%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data_in_2[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_2[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.656     0.811    data_in_2_IBUF[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[0])
                                                      0.571     1.382 r  data_out__0/P[0]
                         net (fo=1, routed)           0.541     1.923    data_out_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.111     3.035 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.035    data_out[0]
    U19                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_2[3]
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.108ns  (logic 1.851ns (59.549%)  route 1.257ns (40.451%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data_in_2[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_2[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.656     0.811    data_in_2_IBUF[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      0.571     1.382 r  data_out__0/P[2]
                         net (fo=1, routed)           0.601     1.984    data_out_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         1.124     3.108 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.108    data_out[2]
    P18                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_2[3]
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.108ns  (logic 1.833ns (58.990%)  route 1.275ns (41.010%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data_in_2[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_2[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.656     0.811    data_in_2_IBUF[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[3])
                                                      0.571     1.382 r  data_out__0/P[3]
                         net (fo=1, routed)           0.619     2.001    data_out_OBUF[3]
    P17                  OBUF (Prop_obuf_I_O)         1.107     3.108 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.108    data_out[3]
    P17                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_2[3]
                            (input port)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.137ns  (logic 1.829ns (58.302%)  route 1.308ns (41.698%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data_in_2[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_2[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.656     0.811    data_in_2_IBUF[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[4])
                                                      0.571     1.382 r  data_out__0/P[4]
                         net (fo=1, routed)           0.653     2.035    data_out_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         1.103     3.137 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.137    data_out[4]
    N17                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_2[3]
                            (input port)
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.148ns  (logic 1.840ns (58.455%)  route 1.308ns (41.545%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data_in_2[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_2[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.656     0.811    data_in_2_IBUF[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[9])
                                                      0.571     1.382 r  data_out__0/P[9]
                         net (fo=1, routed)           0.652     2.034    data_out_OBUF[9]
    R19                  OBUF (Prop_obuf_I_O)         1.113     3.148 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.148    data_out[9]
    R19                                                               r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_2[3]
                            (input port)
  Destination:            data_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.155ns  (logic 1.844ns (58.463%)  route 1.310ns (41.537%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data_in_2[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_2[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.656     0.811    data_in_2_IBUF[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[8])
                                                      0.571     1.382 r  data_out__0/P[8]
                         net (fo=1, routed)           0.655     2.037    data_out_OBUF[8]
    M18                  OBUF (Prop_obuf_I_O)         1.118     3.155 r  data_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.155    data_out[8]
    M18                                                               r  data_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_2[3]
                            (input port)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.165ns  (logic 1.855ns (58.626%)  route 1.309ns (41.374%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data_in_2[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_2[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.656     0.811    data_in_2_IBUF[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[7])
                                                      0.571     1.382 r  data_out__0/P[7]
                         net (fo=1, routed)           0.654     2.036    data_out_OBUF[7]
    M19                  OBUF (Prop_obuf_I_O)         1.129     3.165 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.165    data_out[7]
    M19                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_2[3]
                            (input port)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.177ns  (logic 1.867ns (58.774%)  route 1.310ns (41.226%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data_in_2[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_2[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.656     0.811    data_in_2_IBUF[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[6])
                                                      0.571     1.382 r  data_out__0/P[6]
                         net (fo=1, routed)           0.654     2.036    data_out_OBUF[6]
    L17                  OBUF (Prop_obuf_I_O)         1.141     3.177 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.177    data_out[6]
    L17                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_2[3]
                            (input port)
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.192ns  (logic 1.833ns (57.434%)  route 1.359ns (42.566%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data_in_2[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_2[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.656     0.811    data_in_2_IBUF[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      0.571     1.382 r  data_out__0/P[10]
                         net (fo=1, routed)           0.703     2.085    data_out_OBUF[10]
    P19                  OBUF (Prop_obuf_I_O)         1.107     3.192 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.192    data_out[10]
    P19                                                               r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------





