<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: CRG_TOP_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CRG_TOP_Type Struct Reference<div class="ingroups"><a class="el" href="group___dialog.html">Dialog</a> &raquo; <a class="el" href="group___d_a14680_b_a.html">DA14680BA</a> &raquo; <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html">Device_Peripheral_Registers_DA14680BA</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CRG_TOP registers (CRG_TOP)  
 <a href="struct_c_r_g___t_o_p___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a75d22cf20b3e01f3114974108457263b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a75d22cf20b3e01f3114974108457263b">CLK_AMBA_REG</a></td></tr>
<tr class="separator:a75d22cf20b3e01f3114974108457263b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f33ee015047348334dfc46b5cc4f703"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a7f33ee015047348334dfc46b5cc4f703">CLK_FREQ_TRIM_REG</a></td></tr>
<tr class="separator:a7f33ee015047348334dfc46b5cc4f703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325e7d8f804b02ff3f6698b7542a86ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a325e7d8f804b02ff3f6698b7542a86ad">RESERVED</a></td></tr>
<tr class="separator:a325e7d8f804b02ff3f6698b7542a86ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79c27d8494f765ecc96c2a03c30c996"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#af79c27d8494f765ecc96c2a03c30c996">CLK_RADIO_REG</a></td></tr>
<tr class="separator:af79c27d8494f765ecc96c2a03c30c996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c41c65de32b6d93f5907a506f56ee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a91c41c65de32b6d93f5907a506f56ee3">CLK_CTRL_REG</a></td></tr>
<tr class="separator:a91c41c65de32b6d93f5907a506f56ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d6d0bc0d6058e7073a943e98a68c34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a96d6d0bc0d6058e7073a943e98a68c34">CLK_TMR_REG</a></td></tr>
<tr class="separator:a96d6d0bc0d6058e7073a943e98a68c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b29c49e04023e29e101dbe3909aaea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a26b29c49e04023e29e101dbe3909aaea">RESERVED1</a></td></tr>
<tr class="separator:a26b29c49e04023e29e101dbe3909aaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c66acba98079d037c2bcc55236d5b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a99c66acba98079d037c2bcc55236d5b7">PMU_CTRL_REG</a></td></tr>
<tr class="separator:a99c66acba98079d037c2bcc55236d5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492c5c855ab2e3d0009c59775130d819"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a492c5c855ab2e3d0009c59775130d819">SYS_CTRL_REG</a></td></tr>
<tr class="separator:a492c5c855ab2e3d0009c59775130d819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5866ebf60fcb100d108fe3ee098a5600"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a5866ebf60fcb100d108fe3ee098a5600">SYS_STAT_REG</a></td></tr>
<tr class="separator:a5866ebf60fcb100d108fe3ee098a5600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633e12a0fb164b4524fce20a29d9d1a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a633e12a0fb164b4524fce20a29d9d1a3">TRIM_CTRL_REG</a></td></tr>
<tr class="separator:a633e12a0fb164b4524fce20a29d9d1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c89d8514e7f2732c6cb573cd4602af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a9c89d8514e7f2732c6cb573cd4602af2">RESERVED2</a> [2]</td></tr>
<tr class="separator:a9c89d8514e7f2732c6cb573cd4602af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ba7209720639ad90adafd1dbcbda35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a59ba7209720639ad90adafd1dbcbda35">CLK_32K_REG</a></td></tr>
<tr class="separator:a59ba7209720639ad90adafd1dbcbda35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc61d6262f33ded93c5c100c9cbdece"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a3cc61d6262f33ded93c5c100c9cbdece">CLK_16M_REG</a></td></tr>
<tr class="separator:a3cc61d6262f33ded93c5c100c9cbdece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afabaaf9bedff0de437ac0d610a96a528"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#afabaaf9bedff0de437ac0d610a96a528">CLK_RCX20K_REG</a></td></tr>
<tr class="separator:afabaaf9bedff0de437ac0d610a96a528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54f9a50269ac979edacc63263263af33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a54f9a50269ac979edacc63263263af33">RESERVED3</a></td></tr>
<tr class="separator:a54f9a50269ac979edacc63263263af33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7954231ad1f7f2ae7fee9644017bc6d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a7954231ad1f7f2ae7fee9644017bc6d5">BANDGAP_REG</a></td></tr>
<tr class="separator:a7954231ad1f7f2ae7fee9644017bc6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75043eb7d33975c0cc19d5c3a9282c30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a75043eb7d33975c0cc19d5c3a9282c30">ANA_STATUS_REG</a></td></tr>
<tr class="separator:a75043eb7d33975c0cc19d5c3a9282c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfbfe09f0ee4ef3082f7011702da5d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aadfbfe09f0ee4ef3082f7011702da5d7">STARTUP_STATUS_REG</a></td></tr>
<tr class="separator:aadfbfe09f0ee4ef3082f7011702da5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a265a22f38091c7114ffebcb44d63c87a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a265a22f38091c7114ffebcb44d63c87a">RESERVED4</a></td></tr>
<tr class="separator:a265a22f38091c7114ffebcb44d63c87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5c3d71ed60247618e2d0171871c311"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a2b5c3d71ed60247618e2d0171871c311">VBUS_IRQ_MASK_REG</a></td></tr>
<tr class="separator:a2b5c3d71ed60247618e2d0171871c311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be913099eaa029ea2384d33deccae73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a7be913099eaa029ea2384d33deccae73">VBUS_IRQ_CLEAR_REG</a></td></tr>
<tr class="separator:a7be913099eaa029ea2384d33deccae73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a252be56c98883cae3a1a9447b74be3eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a252be56c98883cae3a1a9447b74be3eb">BOD_CTRL_REG</a></td></tr>
<tr class="separator:a252be56c98883cae3a1a9447b74be3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac62c369e368796ebc5f732415d49e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a0ac62c369e368796ebc5f732415d49e6">BOD_CTRL2_REG</a></td></tr>
<tr class="separator:a0ac62c369e368796ebc5f732415d49e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7eca92ed4bda7a1d3f085a4898097e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a4b7eca92ed4bda7a1d3f085a4898097e">BOD_STATUS_REG</a></td></tr>
<tr class="separator:a4b7eca92ed4bda7a1d3f085a4898097e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09eb1fb415ea907e094e21c10f1f08c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a09eb1fb415ea907e094e21c10f1f08c6">LDO_CTRL1_REG</a></td></tr>
<tr class="separator:a09eb1fb415ea907e094e21c10f1f08c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d85c53ea4e6081c49f163cfc2e4ff93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a2d85c53ea4e6081c49f163cfc2e4ff93">LDO_CTRL2_REG</a></td></tr>
<tr class="separator:a2d85c53ea4e6081c49f163cfc2e4ff93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc51d375de30f969bbb3cffaa0e2cf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a6dc51d375de30f969bbb3cffaa0e2cf4">SLEEP_TIMER_REG</a></td></tr>
<tr class="separator:a6dc51d375de30f969bbb3cffaa0e2cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2b24f3c911dda6fa76312b810ec142"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a1a2b24f3c911dda6fa76312b810ec142">POWER_CTRL_REG</a></td></tr>
<tr class="separator:a1a2b24f3c911dda6fa76312b810ec142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa46fc754ced6822329f361adede356"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#acaa46fc754ced6822329f361adede356">POR_VBAT_CTRL_REG</a></td></tr>
<tr class="separator:acaa46fc754ced6822329f361adede356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15b5b526ff8ff6a4907b76ec4a83279"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aa15b5b526ff8ff6a4907b76ec4a83279">RESERVED5</a> [3]</td></tr>
<tr class="separator:aa15b5b526ff8ff6a4907b76ec4a83279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17e328c3ca0f2694ae3ba4647b49b3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#af17e328c3ca0f2694ae3ba4647b49b3f">XTALRDY_CTRL_REG</a></td></tr>
<tr class="separator:af17e328c3ca0f2694ae3ba4647b49b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776799c581a7f0b02c2abe020c52a740"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a776799c581a7f0b02c2abe020c52a740">XTALRDY_STAT_REG</a></td></tr>
<tr class="separator:a776799c581a7f0b02c2abe020c52a740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abadb7c930850e46494b0f3ee35b7ee97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#abadb7c930850e46494b0f3ee35b7ee97">LDO_CTRL3_REG</a></td></tr>
<tr class="separator:abadb7c930850e46494b0f3ee35b7ee97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a810a476370f5b0f682cfd3ce6c58cba3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a810a476370f5b0f682cfd3ce6c58cba3">RESERVED6</a></td></tr>
<tr class="separator:a810a476370f5b0f682cfd3ce6c58cba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fe9c33234632b09a471270ef03138b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a7fe9c33234632b09a471270ef03138b3">XTAL16M_START_REG</a></td></tr>
<tr class="separator:a7fe9c33234632b09a471270ef03138b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea66d396e07103de55848b5b52596b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aea66d396e07103de55848b5b52596b26">XTAL16M_RAMP_REG</a></td></tr>
<tr class="separator:aea66d396e07103de55848b5b52596b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ea18f906b89f0194b95ab2e7f89e57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ab8ea18f906b89f0194b95ab2e7f89e57">XTAL16M_TRSTAT_REG</a></td></tr>
<tr class="separator:ab8ea18f906b89f0194b95ab2e7f89e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00986d873d71c5f2557b4132a19c8b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ae00986d873d71c5f2557b4132a19c8b2">RESET_STAT_REG</a></td></tr>
<tr class="separator:ae00986d873d71c5f2557b4132a19c8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca72c71e20e4ef6d25f5617e9afdf923"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aca72c71e20e4ef6d25f5617e9afdf923">FORCE_SLEEP_REG</a></td></tr>
<tr class="separator:aca72c71e20e4ef6d25f5617e9afdf923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd27fcee8e1147e9598a8c0da28d0cbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#acd27fcee8e1147e9598a8c0da28d0cbb">LDOS_DISABLE_REG</a></td></tr>
<tr class="separator:acd27fcee8e1147e9598a8c0da28d0cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769551e98ce9c51e730a83b0f8cf9d6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a769551e98ce9c51e730a83b0f8cf9d6d">AON_SPARE_REG</a></td></tr>
<tr class="separator:a769551e98ce9c51e730a83b0f8cf9d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e5250749f63a29c7476b0f76ed818a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a60e5250749f63a29c7476b0f76ed818a">SECURE_BOOT_REG</a></td></tr>
<tr class="separator:a60e5250749f63a29c7476b0f76ed818a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1526d03f9bd609cc3b70ad7acfd3da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aec1526d03f9bd609cc3b70ad7acfd3da">PMU_RESET_RAIL_REG</a></td></tr>
<tr class="separator:aec1526d03f9bd609cc3b70ad7acfd3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34831a9476b55dc5a0d2c260493dfa2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a34831a9476b55dc5a0d2c260493dfa2f">DISCHARGE_RAIL_REG</a></td></tr>
<tr class="separator:a34831a9476b55dc5a0d2c260493dfa2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CRG_TOP registers (CRG_TOP) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a75043eb7d33975c0cc19d5c3a9282c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75043eb7d33975c0cc19d5c3a9282c30">&#9670;&nbsp;</a></span>ANA_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> ANA_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000002A) status bit of analog (power management) circuits </p>

</div>
</div>
<a id="a769551e98ce9c51e730a83b0f8cf9d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769551e98ce9c51e730a83b0f8cf9d6d">&#9670;&nbsp;</a></span>AON_SPARE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> AON_SPARE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000064) Spare register </p>

</div>
</div>
<a id="a7954231ad1f7f2ae7fee9644017bc6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7954231ad1f7f2ae7fee9644017bc6d5">&#9670;&nbsp;</a></span>BANDGAP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> BANDGAP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000028) bandgap trimming </p>

</div>
</div>
<a id="a0ac62c369e368796ebc5f732415d49e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ac62c369e368796ebc5f732415d49e6">&#9670;&nbsp;</a></span>BOD_CTRL2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> BOD_CTRL2_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000036) Brown Out Detection control register </p>

</div>
</div>
<a id="a252be56c98883cae3a1a9447b74be3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a252be56c98883cae3a1a9447b74be3eb">&#9670;&nbsp;</a></span>BOD_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> BOD_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000034) Brown Out Detection control register </p>

</div>
</div>
<a id="a4b7eca92ed4bda7a1d3f085a4898097e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7eca92ed4bda7a1d3f085a4898097e">&#9670;&nbsp;</a></span>BOD_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> BOD_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000038) Brown Out Detection status register </p>

</div>
</div>
<a id="a3cc61d6262f33ded93c5c100c9cbdece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc61d6262f33ded93c5c100c9cbdece">&#9670;&nbsp;</a></span>CLK_16M_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CLK_16M_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000022) 16 MHz RC and xtal oscillator register </p>

</div>
</div>
<a id="a59ba7209720639ad90adafd1dbcbda35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ba7209720639ad90adafd1dbcbda35">&#9670;&nbsp;</a></span>CLK_32K_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CLK_32K_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000020) 32 kHz oscillator register </p>

</div>
</div>
<a id="a75d22cf20b3e01f3114974108457263b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d22cf20b3e01f3114974108457263b">&#9670;&nbsp;</a></span>CLK_AMBA_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CLK_AMBA_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50000000) CRG_TOP Structure (@ 0x50000000) HCLK, PCLK, divider and clock gates </p>

</div>
</div>
<a id="a91c41c65de32b6d93f5907a506f56ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c41c65de32b6d93f5907a506f56ee3">&#9670;&nbsp;</a></span>CLK_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CLK_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000000A) Clock control register </p>

</div>
</div>
<a id="a7f33ee015047348334dfc46b5cc4f703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f33ee015047348334dfc46b5cc4f703">&#9670;&nbsp;</a></span>CLK_FREQ_TRIM_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CLK_FREQ_TRIM_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000002) Xtal frequency trimming register. </p>

</div>
</div>
<a id="af79c27d8494f765ecc96c2a03c30c996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af79c27d8494f765ecc96c2a03c30c996">&#9670;&nbsp;</a></span>CLK_RADIO_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CLK_RADIO_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000008) Radio PLL control register </p>

</div>
</div>
<a id="afabaaf9bedff0de437ac0d610a96a528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afabaaf9bedff0de437ac0d610a96a528">&#9670;&nbsp;</a></span>CLK_RCX20K_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CLK_RCX20K_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000024) 20KHz RXC-oscillator control register </p>

</div>
</div>
<a id="a96d6d0bc0d6058e7073a943e98a68c34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d6d0bc0d6058e7073a943e98a68c34">&#9670;&nbsp;</a></span>CLK_TMR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> CLK_TMR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000000C) Clock control for the timers </p>

</div>
</div>
<a id="a34831a9476b55dc5a0d2c260493dfa2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34831a9476b55dc5a0d2c260493dfa2f">&#9670;&nbsp;</a></span>DISCHARGE_RAIL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DISCHARGE_RAIL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000006A) Immediate rail resetting. There is no LDO/DCDC gating </p>

</div>
</div>
<a id="aca72c71e20e4ef6d25f5617e9afdf923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca72c71e20e4ef6d25f5617e9afdf923">&#9670;&nbsp;</a></span>FORCE_SLEEP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> FORCE_SLEEP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000060) Force FTDF/BLE to sleep </p>

</div>
</div>
<a id="a09eb1fb415ea907e094e21c10f1f08c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09eb1fb415ea907e094e21c10f1f08c6">&#9670;&nbsp;</a></span>LDO_CTRL1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> LDO_CTRL1_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000003A) LDO control register </p>

</div>
</div>
<a id="a2d85c53ea4e6081c49f163cfc2e4ff93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d85c53ea4e6081c49f163cfc2e4ff93">&#9670;&nbsp;</a></span>LDO_CTRL2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> LDO_CTRL2_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000003C) LDO control register </p>

</div>
</div>
<a id="abadb7c930850e46494b0f3ee35b7ee97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abadb7c930850e46494b0f3ee35b7ee97">&#9670;&nbsp;</a></span>LDO_CTRL3_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> LDO_CTRL3_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000054) Retention LDO control register </p>

</div>
</div>
<a id="acd27fcee8e1147e9598a8c0da28d0cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd27fcee8e1147e9598a8c0da28d0cbb">&#9670;&nbsp;</a></span>LDOS_DISABLE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> LDOS_DISABLE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000062) Force off all LDOs </p>

</div>
</div>
<a id="a99c66acba98079d037c2bcc55236d5b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99c66acba98079d037c2bcc55236d5b7">&#9670;&nbsp;</a></span>PMU_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PMU_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000010) Power Management Unit control register </p>

</div>
</div>
<a id="aec1526d03f9bd609cc3b70ad7acfd3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec1526d03f9bd609cc3b70ad7acfd3da">&#9670;&nbsp;</a></span>PMU_RESET_RAIL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PMU_RESET_RAIL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000068) Controls rail resetting when RST is pulsed </p>

</div>
</div>
<a id="acaa46fc754ced6822329f361adede356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaa46fc754ced6822329f361adede356">&#9670;&nbsp;</a></span>POR_VBAT_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> POR_VBAT_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000042) Controls the POR on VBAT </p>

</div>
</div>
<a id="a1a2b24f3c911dda6fa76312b810ec142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a2b24f3c911dda6fa76312b810ec142">&#9670;&nbsp;</a></span>POWER_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> POWER_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000040) Power control register </p>

</div>
</div>
<a id="a325e7d8f804b02ff3f6698b7542a86ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a325e7d8f804b02ff3f6698b7542a86ad">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26b29c49e04023e29e101dbe3909aaea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26b29c49e04023e29e101dbe3909aaea">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c89d8514e7f2732c6cb573cd4602af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c89d8514e7f2732c6cb573cd4602af2">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54f9a50269ac979edacc63263263af33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54f9a50269ac979edacc63263263af33">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a265a22f38091c7114ffebcb44d63c87a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a265a22f38091c7114ffebcb44d63c87a">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa15b5b526ff8ff6a4907b76ec4a83279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa15b5b526ff8ff6a4907b76ec4a83279">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED5[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a810a476370f5b0f682cfd3ce6c58cba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a810a476370f5b0f682cfd3ce6c58cba3">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae00986d873d71c5f2557b4132a19c8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00986d873d71c5f2557b4132a19c8b2">&#9670;&nbsp;</a></span>RESET_STAT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> RESET_STAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000005E) Reset status register </p>

</div>
</div>
<a id="a60e5250749f63a29c7476b0f76ed818a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e5250749f63a29c7476b0f76ed818a">&#9670;&nbsp;</a></span>SECURE_BOOT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> SECURE_BOOT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000066) Controls secure booting </p>

</div>
</div>
<a id="a6dc51d375de30f969bbb3cffaa0e2cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dc51d375de30f969bbb3cffaa0e2cf4">&#9670;&nbsp;</a></span>SLEEP_TIMER_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> SLEEP_TIMER_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000003E) Timer for regulated sleep </p>

</div>
</div>
<a id="aadfbfe09f0ee4ef3082f7011702da5d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfbfe09f0ee4ef3082f7011702da5d7">&#9670;&nbsp;</a></span>STARTUP_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> STARTUP_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000002C) Startup timeout bits </p>

</div>
</div>
<a id="a492c5c855ab2e3d0009c59775130d819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492c5c855ab2e3d0009c59775130d819">&#9670;&nbsp;</a></span>SYS_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> SYS_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000012) System Control register </p>

</div>
</div>
<a id="a5866ebf60fcb100d108fe3ee098a5600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5866ebf60fcb100d108fe3ee098a5600">&#9670;&nbsp;</a></span>SYS_STAT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> SYS_STAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000014) System status register </p>

</div>
</div>
<a id="a633e12a0fb164b4524fce20a29d9d1a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633e12a0fb164b4524fce20a29d9d1a3">&#9670;&nbsp;</a></span>TRIM_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> TRIM_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000016) Control trimming of the XTAL16M </p>

</div>
</div>
<a id="a7be913099eaa029ea2384d33deccae73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be913099eaa029ea2384d33deccae73">&#9670;&nbsp;</a></span>VBUS_IRQ_CLEAR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> VBUS_IRQ_CLEAR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000032) Clear pending IRQ register </p>

</div>
</div>
<a id="a2b5c3d71ed60247618e2d0171871c311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5c3d71ed60247618e2d0171871c311">&#9670;&nbsp;</a></span>VBUS_IRQ_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> VBUS_IRQ_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000030) IRQ masking </p>

</div>
</div>
<a id="aea66d396e07103de55848b5b52596b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea66d396e07103de55848b5b52596b26">&#9670;&nbsp;</a></span>XTAL16M_RAMP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> XTAL16M_RAMP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000005A) Xtal frequency trimming register during ramping </p>

</div>
</div>
<a id="a7fe9c33234632b09a471270ef03138b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fe9c33234632b09a471270ef03138b3">&#9670;&nbsp;</a></span>XTAL16M_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> XTAL16M_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000058) Xtal frequency trimming register during startup </p>

</div>
</div>
<a id="ab8ea18f906b89f0194b95ab2e7f89e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8ea18f906b89f0194b95ab2e7f89e57">&#9670;&nbsp;</a></span>XTAL16M_TRSTAT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> XTAL16M_TRSTAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000005C) Read back value of current XTAL trimming </p>

</div>
</div>
<a id="af17e328c3ca0f2694ae3ba4647b49b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af17e328c3ca0f2694ae3ba4647b49b3f">&#9670;&nbsp;</a></span>XTALRDY_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> XTALRDY_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000050) Control register for XTALRDY IRQ </p>

</div>
</div>
<a id="a776799c581a7f0b02c2abe020c52a740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776799c581a7f0b02c2abe020c52a740">&#9670;&nbsp;</a></span>XTALRDY_STAT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> XTALRDY_STAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000052) Difference between XTAL_OK and XTALRDY_IRQ in LP clock cycles </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>openthread-master/third_party/dialog/DialogSDK/bsp/include/<a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:08 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
