Title,Authors,Platform,Cited_url,Cited_count,Year
RB_DSOP: A rule based disjoint sum of products synthesis method,"P Balasubramanian, R Arisaka, HR Arabnia","12th International Conference on Computer Design, 39-43",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9518512165279908599,34,2012
High speed gate level synchronous full adder designs,"P Balasubramanian, NE Mastorakis","WSEAS Transactions on Circuits and Systems 8 (2), 290-300",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13616202775007331941,31,2009
A robust asynchronous early output full adder,P Balasubramanian,"WSEAS Transactions on Circuits and Systems 10 (7), 221-230",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1427688940464927184,30,2011
A delay efficient robust self-timed full adder,"P Balasubramanian, DA Edwards","IEEE 3rd International Design and Test Workshop, 129-134",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12338891879069041055,30,2008
Low power digital design using modified GDI method,"P Balasubramanian, J John",IEEE International Conference on Design and Test of Integrated Systems in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14008432109823110306,30,2006
QDI decomposed DIMS method featuring homogeneous/heterogeneous data encoding,"P Balasubramanian, NE Mastorakis","International Conference on Computers, Digital Communications and Computing …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18343576902398789281,29,2011
Self-timed realization of combinational logic,"P Balasubramanian, DA Edwards",19th International Workshop on Logic and Synthesis (Co-sponsored by ACM …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9265120246447226247,28,2010
A latency optimized biased implementation style weak-indication self-timed full adder,P Balasubramanian,"Facta Universitatis, Series: Electronics and Energetics 28 (4), 657-671",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=521517212223574335,27,2015
A distributed minority and majority voting based redundancy scheme,"P Balasubramanian, DL Maskell","Microelectronics Reliability 55 (9-10), 1373-1378",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11293881708494722151,26,2015
A new design technique for weakly indicating function blocks,"P Balasubramanian, DA Edwards",11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=717410307161809823,26,2008
Efficient realization of strongly indicating function blocks,"P Balasubramanian, DA Edwards","IEEE Computer Society Annual Symposium on VLSI, 429-432",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=29930305571428119,25,2008
Self-timed section-carry based carry lookahead adders and the concept of alias logic,"P Balasubramanian, DA Edwards, WB Toms","Journal of Circuits, Systems, and Computers 22 (4), 1350028-1 - 1350028-24",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9361493003253801519,24,2013
A fault tolerance improved majority voter for TMR system architectures,"P Balasubramanian, K Prasad","WSEAS Transactions on Circuits and Systems 15, Article #14, 108-122",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17215873571052549568,23,2016
Self-timed logic and the design of self-timed adders,P Balasubramanian,The University of Manchester,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5790349832399456376,23,2010
Redundant logic insertion and latency reduction in self-timed adders,"P Balasubramanian, DA Edwards, WB Toms","VLSI Design 2012, Article ID 575389, 1-13",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3716985167986739615,21,2012
A set theory based method to derive network reliability expressions of complex system topologies,"P Balasubramanian, NE Mastorakis","Applied Computing Conference, 108-114",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12251854000937111085,21,2010
Robust asynchronous implementation of Boolean functions on the basis of duality,"P Balasubramanian, K Prasad, NE Mastorakis","14th WSEAS International Conference on Circuits, 37-43",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8126412472954845702,19,2010
A set theory based factoring technique and its use for low power logic design,"P Balasubramanian, R Arisaka","International Journal of Electrical, Computer and Systems Engineering 1 (3 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1632152940199811484,18,2007
Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders,"P Balasubramanian, S Yamashita","SpringerPlus 5 (440 (1)), 1-26",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6419354988834136114,17,2016
Low power self-timed carry lookahead adders,"P Balasubramanian, D Dhivyaa, JP Jayakirthika, P Kaviyarasi, K Prasad","56th IEEE International Midwest Symposium on Circuits and Systems, 457-460",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1452595032102098492,17,2013
Robust asynchronous carry lookahead adders,"P Balasubramanian, DA Edwards, HR Arabnia","11th International Conference on Computer Design, 119-124",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2102766864173318659,14,2011
Comparative evaluation of quasi-delay-insensitive asynchronous adders corresponding to return-to-zero and return-to-one handshaking,P Balasubramanian,"Facta Universitatis, Series: Electronics and Energetics (INVITED PAPER) 31 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9997249833715375482,13,2018
ASIC-based design of NMR system health monitor for mission/safety–critical applications,P Balasubramanian,"SpringerPlus 5 (628 (1)), 1-16",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10248183156153745069,13,2016
"Power, delay and area comparisons of majority voters relevant to TMR architectures","P Balasubramanian, NE Mastorakis","10th International Conference on Circuits, Systems, Signal and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3656344311342446843,13,2016
"Comments on ""Dual-rail asynchronous logic multi-level implementation""",P Balasubramanian,"Integration, the VLSI Journal 52 (1), 34-40",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1147809835569520559,13,2016
FPGA-based synthesis of high-speed hybrid carry select adders,"V Kokilavani, K Preethi, P Balasubramanian","Advances in Electronics 2015, Article ID 713843, 1-13",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5799627705880064075,13,2015
Timing analysis of quasi-delay-insensitive ripple carry adders - a mathematical study,"P Balasubramanian, NE Mastorakis","3rd European Conference of Circuits Technology and Devices, 233-240","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12440045672867699211,13613343913443979893",13,2012
"Power, delay and area efficient self-timed multiplexer and demultiplexer designs","P Balasubramanian, DA Edwards",IEEE 4th International Conference on Design and Technology of Integrated …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6309789916079675294,13,2009
A delay improved gate level full adder design,"P Balasubramanian, NE Mastorakis","3rd European Computing Conference, 97-102",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9367821616308058557,13,2009
Design of combinational logic digital circuits using a mixed logic synthesis method,"P Balasubramanian, MRL Narayana, R Chinnadurai","IEEE International Conference on Emerging Technologies, 289-294",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18097851129753998324,13,2005
Asynchronous carry select adders,P Balasubramanian,"Engineering Science and Technology, an International Journal 20 (3), 1066-1074",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=424069022884866378,12,2017
Global versus local weak-indication self-timed function blocks – a comparative analysis,"P Balasubramanian, NE Mastorakis","10th International Conference on Circuits, Systems, Signal and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8421403702360027742,12,2016
FPGA implementation of synchronous section-carry based carry look-ahead adders,"K Preethi, P Balasubramanian","IEEE 2nd International Conference on Devices, Circuits and Systems, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2921624201682108700,12,2014
"Power, delay and area optimized 8-bit CMOS priority encoder for embedded applications","J Mohanraj, P Balasubramanian, K Prasad","10th International Conference on Embedded Systems and Applications, 111-113",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7822327460240809090,12,2012
A low power gate level full adder module,"P Balasubramanian, NE Mastorakis","3rd International Conference on Circuits, Systems and Signals (INVITED PAPER …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9793443828964783261,12,2009
A standard cell based voter for use in TMR implementation,"P Balasubramanian, NE Mastorakis","5th European Conference of Circuits Technology and Devices, 115-124",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9139785773296630849,11,2014
Dual-sum single-carry self-timed adder designs,"P Balasubramanian, DA Edwards","IEEE Computer Society Annual Symposium on VLSI, 121-126",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17525534063137606406,11,2009
Self-timed full adder designs based on hybrid input encoding,"P Balasubramanian, DA Edwards, C Brej",12th IEEE Symposium on Design and Diagnostics of Electronic Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4089002049657876522,11,2009
An asynchronous early output full adder and a relative-timed ripple carry adder,P Balasubramanian,"WSEAS Transactions on Circuits and Systems 15, Article #12, 91-101",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11231683611990319009,10,2016
Mathematical modeling of timing attributes of self-timed carry select adders,"P Balasubramanian, C Jacob Prathap Raj, S Anandhi, U Bhavanidevi, ...","4th European Conference of Circuits Technology and Devices, 228-243",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12976010870015767745,10,2013
Heterogeneously encoded dual-bit self-timed adder,"P Balasubramanian, DA Edwards","IEEE Ph.D. Research in Microelectronics and Electronics Conference, 120-123",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16409041769587263457,10,2009
Low power design of digital combinatorial circuits with complementary CMOS logic,"P Balasubramanian, CH Narayanan, K Anantha","International Journal of Electrical and Computer Engineering 2 (9), 580-588",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17411076986809884265,10,2007
Latency optimized asynchronous early output ripple carry adder based on delay-insensitive dual-rail data encoding,"P Balasubramanian, K Prasad","International Journal of Circuits, Systems and Signal Processing 11, 65-74",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3581150705804207692,9,2017
A comparison of quasi-delay-insensitive asynchronous adder designs corresponding to return-to-zero and return-to-one handshaking,"P Balasubramanian, C Dang","60th IEEE International Midwest Symposium on Circuits and Systems, 1192-1195",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11945313676888838554,9,2017
Early output hybrid input encoded asynchronous full adder and relative-timed ripple carry adder,"P Balasubramanian, K Prasad","14th International Conference on Embedded Systems, Cyber-physical Systems …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=367573239585261251,9,2016
Analyzing the impact of local and global indication on a self-timed system,"P Balasubramanian, NE Mastorakis","5th European Computing Conference, 85-91",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10393307860478242899,9,2011
Self-timed multi-operand addition,"P Balasubramanian, DA Edwards, WB Toms","International Journal of Circuits, Systems and Signal Processing 6 (1), 1-11",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14020489954071434803,8,2012
A standard cell based synchronous dual-bit adder with embedded carry look-ahead,"P Balasubramanian, K Prasad, NE Mastorakis","WSEAS Transactions on Circuits and Systems 9 (12), 736-745",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6721112582802980246,8,2010
Power and delay optimized graph representation for combinational logic circuits,"P Balasubramanian, K Anantha","International Journal of Computer Science 2 (1), 47-53",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6264355837097595434,8,2007
Minimization of dynamic power consumption in digital CMOS circuits by logic level optimization,"P Balasubramanian, R Chinnadurai, MRL Narayana","WSEAS Transactions on Circuits and Systems 4 (4), 257-266",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1136759585029821399,8,2005
Asynchronous early output section-carry based carry lookahead adder with alias carry logic,"P Balasubramanian, C Dang, DL Maskell, K Prasad","IEEE 30th International Conference on Microelectronics, 293-298",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14061060707455964600,7,2017
Asynchronous early output dual-bit full adders based on homogeneous and heterogeneous delay-insensitive data encoding,"P Balasubramanian, K Prasad","WSEAS Transactions on Circuits and Systems 16, 64-73",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17455837073806203445,7,2017
A standard cell based power-delay-area efficient 3-of-5 majority voter design,"P Balasubramanian, HR Arabnia","13th International Conference on Embedded Systems and Applications, 31-35",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7963826477968967364,7,2015
FPGA realization of hybrid carry select-cum-section-carry based carry lookahead adders,"V Kokilavani, P Balasubramanian, HR Arabnia","12th International Conference on Embedded Systems and Applications, 81-85",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7035713385376107098,7,2014
Low Power Robust Early Output Asynchronous Block Carry Lookahead Adder with Redundant Carry Logic,"P Balasubramanian, D Maskell, N Mastorakis","Electronics 7 (10), Article #243, 1-21",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1302933336425795351,6,2018
Analysis of effect of pre-logic factoring on cell based combinatorial logic synthesis,"P Balasubramanian, B Raghavendra","International Journal of Computer and Information Engineering 2 (5), 1468-1473",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9565157543930886551,6,2008
Low power synthesis of XOR-XNOR intensive combinational logic,"P Balasubramanian, DA Edwards, CH Narayanan",IEEE 20th Annual Canadian Conference on Electrical and Computer Engineering …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7786068612066113,6,2007
Redundant logic insertion and fault tolerance improvement in combinational circuits,"P Balasubramanian, RT Naayagi","IEEE International Conference on Circuits, System and Simulation, 6-13",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13514976895397916982,5,2017
Design of synchronous section-carry based carry lookahead adders with improved figure of merit,P Balasubramanian,"WSEAS Transactions on Circuits and Systems 15, Article #18, 155-164",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15057597994783198843,5,2016
Evaluation of logic network representations for Achilles heel Boolean functions,"P Balasubramanian, RT Naayagi, A Karthik, B Raghavendra","International Journal of Computers, Systems and Signals 9 (1), 42-55",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13932798856888045482,5,2008
Critical path delay and net delay reduced tree structure for combinational logic circuits,"P Balasubramanian, RT Naayagi","International Journal of Electronics, Circuits and Systems 1 (1), 19-29",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6097880745141168344,5,2007
Power optimized logic circuit design with a novel synthesis technique,"P Balasubramanian, MRL Narayana, R Chinnadurai","IEEE International Conference on Emerging Technologies, 306-311",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15224521662063215361,5,2005
Approximate early output asynchronous adders based on dual-rail data encoding and 4-phase return-to-zero and return-to-one handshaking,P Balasubramanian,"International Journal of Circuits, Systems and Signal Processing (INVITED …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12776314734715473229,4,2017
ASIC-based implementation of synchronous section-carry based carry lookahead adders,"P Balasubramanian, NE Mastorakis","10th International Conference on Circuits, Systems, Signal and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=532882575337873652,4,2016
On the error resiliency of combinational logic cells - Implications for nano-based digital design,"P Balasubramanian, S Yamashita","19th IEEE Pacific Rim International Symposium on Dependable Computing, 118-119",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12454164365732318335,4,2013
Design of 8-bit dynamic CMOS priority resolvers based on active-high and active-low logic,"P Panchal, C Vinitha, R Srivastava, P Balasubramanian, NE Mastorakis","International Conference on Electronics and Communication Systems, 82-86",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11926819290380320594,4,2013
Compact binary tree representation of logic function with enhanced throughput,"P Balasubramanian, C Ardil","International Journal of Computer and Information Engineering 1 (4), 1202-1208",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4424527766986140888,4,2007
Effecting power consumption reduction in digital CMOS circuits by a hybrid logic synthesis technique,"P Balasubramanian, R Chinnadurai, MRL Narayana","4th WSEAS International Conference on Electronics, Signal Processing and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4628320203404243609,4,2005
Performance Comparison of Carry-Lookahead and Carry-Select Adders Based on Accurate and Approximate Additions,"P Balasubramanian, N Mastorakis","Electronics 7 (12), Article #369, 1-12",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5238196817018874329,3,2018
Performance comparison of some synchronous adders,P Balasubramanian,arXiv preprint arXiv:1810.01115,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15744401412339207587,3,2018
"Critique of ""Asynchronous Logic Implementation Based on Factorized DIMS""",P Balasubramanian,arXiv preprint arXiv:1711.02333,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15227945804467115464,3,2017
Approximate quasi-delay-insensitive asynchronous adders: Design and analysis,"P Balasubramanian, C Dang, DL Maskell","60th IEEE International Midwest Symposium on Circuits and Systems, 1196-1199",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4246106888034156327,3,2017
Mathematical analysis of logical masking capability of logic gates,"P Balasubramanian, NE Mastorakis","5th European Conference of Circuits Technology and Devices, 144-147",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15988075600255450162,3,2014
Computation of error resiliency of Muller C-element,"P Balasubramanian, HR Arabnia",IEEE International Conference on Computational Science and Computational …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1625322829315965198,3,2014
Synthesis of power and delay optimized NIG structures,"P Balasubramanian, DA Edwards",IEEE 20th Annual Canadian Conference on Electrical and Computer Engineering …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3295806032927720035,3,2007
Synthesis of read-once digital hardware with reduced energy delay product,"P Balasubramanian, S Theja","International Journal of Computers, Systems and Signals 8 (1), 13-28",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5793904175669212872,3,2007
Generalized Majority Voter Design Method for N-Modular Redundant Systems Used in Mission-and Safety-Critical Applications,"J Choudhary, P Balasubramanian, DM Varghese, DP Singh, D Maskell","Computers 8 (1), Article #10, 1-17",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14210532129196920257,2,2019
Indicating Asynchronous Multipliers,"P Balasubramanian, DL Maskell, NE Mastorakis",IEEE 2nd European Conference on Electrical Engineering and Computer Science …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17628995250357590062,2,2018
Hardware Efficient Approximate Adder Design,"P Balasubramanian, D Maskell","IEEE Region 10 Conference (TENCON), 806-810",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7281296549322107674,2,2018
FPGA based implementation of distributed minority and majority voting based redundancy for mission and safety-critical applications,"P Balasubramanian, NE Mastorakis","International Journal of Circuits and Electronics 1, 185-190",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11411352302353926860,2,2016
"System reliability, fault tolerance and design metrics tradeoffs in the distributed minority and majority voting based redundancy scheme",P Balasubramanian,"WSEAS Transactions on Systems 15, Article #7, 59-62",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15924828775007351961,2,2016
Design of a dynamic CMOS incrementer/decrementer and a parallel cascading architecture,"B Archanadevi, V Anbumani, T Malathy, P Balasubramanian, ...","International Conference on Electronics and Communication Systems, 146-150",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1503727066449342407,2,2013
Factorized Carry Lookahead Adders,"P Balasubramanian, DL Maskell","IEEE 14th International Symposium on Signals, Circuits and Systems, 8-11",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13614012923179438744,1,2019
Speed and energy optimized quasi-delay-insensitive block carry lookahead adder,"P Balasubramanian, DL Maskell, NE Mastorakis","PLOS ONE 14 (6), Article ID e0218347, 1-27",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3365700706820179143,1,2019
A Self-Healing Redundancy Scheme for Mission/Safety-Critical Applications,"P Balasubramanian, DL Maskell","IEEE Access 6 (1), 69640-69649",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5812325796401095572,1,2018
Majority and Minority Voted Redundancy Scheme for Safety-Critical Applications with Error/No-Error Signaling Logic,"P Balasubramanian, D Maskell, N Mastorakis","Electronics 7 (11), Article #272, 1-15",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5134724232301931144,1,2018
Asynchronous ripple carry adder based on area optimized early output dual-bit full adder,P Balasubramanian,arXiv preprint arXiv:1807.09762,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13972011397778060478,1,2018
Majority and minority voted redundancy for safety-critical applications,"P Balasubramanian, DL Maskell, NE Mastorakis","61st IEEE International Midwest Symposium on Circuits and Systems, 1102-1105",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8450021972902275807,1,2018
Approximate ripple carry and carry lookahead adders – a comparative analysis,"P Balasubramanian, C Dang, DL Maskell, K Prasad","IEEE 30th International Conference on Microelectronics, 299-304",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18198416995219279180,1,2017
Dynamic CMOS incrementers-cum-decrementers based on least significant zero bit principle,"P Balasubramanian, NE Mastorakis",IEEE International Conference on Mathematics and Computers in Sciences and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10681089452883529694,1,2014
On deducing the clique potential of nanoscale combinational circuits,"P Balasubramanian, K Prasad","Current Nanoscience 9 (4), 514-520",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4728491665814301559,1,2013
Totally self-checking checker modules revisited,"P Balasubramanian, K Prasad","53rd IEEE International Midwest Symposium on Circuits and Systems, 1230-1233",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12156370977402801787,1,2010
EDP optimized synthesis scheme for Boolean read-once functions,"P Balasubramanian, S Theja",IEEE International Conference on Design and Test of Integrated Systems in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3607278030629641764,1,2006
Analysis of non-adjacency in K-maps and its impact on power consumption reduction in non-regenerative CMOS circuits,"P Balasubramanian, MR Lakshmi Narayana, R Chinnadurai","48th IEEE International Midwest Symposium on Circuits and Systems 1, 708-711",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15987458886068425248,1,2005
Quasi Delay Insensitive Majority Voters for Triple Modular Redundancy Applications,"P Balasubramanian, DL Maskell, NE Mastorakis","Applied Sciences (Section: Electrical, Electronics and Communications …",,0,2019
Hardware Optimized and Error Reduced Approximate Adder,"P Balasubramanian, DL Maskell","Electronics 8 (11), Article #1212, 1-15",,0,2019
Performance Comparison of Quasi-Delay-Insensitive Asynchronous Adders,P Balasubramanian,arXiv preprint arXiv:1907.10826,,0,2019
Early Output Quasi-Delay-Insensitive Array Multipliers,"P Balasubramanian, D Maskell, RT Naayagi, N Mastorakis","Electronics 8 (4), Article #444, 1-14",,0,2019
Approximate adder with reduced error,"P Balasubramanian, DL Maskell, K Prasad","IEEE 31st International Conference on Microelectronics, 293-296",,0,2019
Indicating Asynchronous Array Multipliers,"P Balasubramanian, DL Maskell","International Journal of Circuits, Systems and Signal Processing 13, 464-471",,0,2019
Comments on “Asynchronous Logic Implementation Based on Factorized DIMS”,P Balasubramanian,engrXiv,,0,2018
Asynchronous Early Output Block Carry Lookahead Adder with Improved Quality of Results,"P Balasubramanian, DL Maskell, NE Mastorakis","61st IEEE International Midwest Symposium on Circuits and Systems, 587-590",,0,2018
A System Health Indicator for the Distributed Minority and Majority Voting based Redundancy Scheme,"P Balasubramanian, D Maskell, K Prasad","IEEE Region 10 Conference (TENCON), 530-535",,0,2018
Asynchronous Early Output Dual-Bit Full Adder with Reduced Area,P Balasubramanian,,,0,2018
Mathematical estimation of logical masking capability of majority/minority gates used in nanoelectronic circuits,"P Balasubramanian, RT Naayagi","IEEE International Conference on Circuits, System and Simulation, 18-23",,0,2017
Library aware power conscious realization of complementary Boolean functions,"P Balasubramanian, C Ardil","International Journal of Energy and Power Engineering 2 (5), 1027-1036",,0,2008
Power-efficient AND-EXOR-INV based realization of Achilles’ heel logic functions,"P Balasubramanian, R Chinnadurai","International Journal of Electronics, Circuits and Systems 1 (3), 174-181",,0,2007
Matrix based synthesis of EXOR dominated combinational logic for low power,"P Balasubramanian, CH Narayanan","International Journal of Computer Science 2 (1), 39-46",,0,2007
Power aware minimization of complementary logic functions based on maximal HD,"P Balasubramanian, Y Sirisha",IEEE International Conference on Design and Test of Integrated Systems in …,,0,2006
Simultaneous delay optimization and depth reduction in logic trees with minimum resources,"P Balasubramanian, P Prathibha",IEEE International Conference on Design and Test of Integrated Systems in …,,0,2006
A high speed CMOS incrementer/decrementer circuit with reduced power delay product,"P Balasubramanian, R Chinnadurai","5th WSEAS International Conference on Instrumentation, Measurement, Control …",,0,2005
