INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UniWarwick/Year2/CSModules/ES2E3-15 Digital Systems Design/Labs/lab5/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UniWarwick/Year2/CSModules/ES2E3-15 Digital Systems Design/Labs/lab5/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UniWarwick/Year2/CSModules/ES2E3-15 Digital Systems Design/Labs/lab5/lab5.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UniWarwick/Year2/CSModules/ES2E3-15 Digital Systems Design/Labs/lab5/lab5.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
