Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jun  9 11:01:26 2023
| Host         : Edgar-Rincon running 64-bit Ubuntu 21.04
| Command      : report_control_sets -verbose -file DAPHNE2_control_sets_placed.rpt
| Design       : DAPHNE2
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   368 |
|    Minimum number of control sets                        |   282 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    86 |
| Unused register locations in slices containing registers |   994 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   368 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |    58 |
| >= 6 to < 8        |    29 |
| >= 8 to < 10       |    59 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    61 |
| >= 14 to < 16      |    17 |
| >= 16              |   102 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9508 |         3300 |
| No           | No                    | Yes                    |              57 |           19 |
| No           | Yes                   | No                     |             762 |          310 |
| Yes          | No                    | No                     |            2759 |         1044 |
| Yes          | No                    | Yes                    |             118 |           32 |
| Yes          | Yes                   | No                     |            2514 |          862 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                         Clock Signal                                        |                                                                       Enable Signal                                                                      |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_wdata[63]_i_1_n_0                                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_5                                                                                                        |                1 |              1 |         1.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                  |                1 |              1 |         1.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_port[15]_i_1_n_0                                                                       | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                1 |              1 |         1.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_ip[15]_i_1_n_0                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                1 |              1 |         1.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | eth_int_inst/reset_mgr/reset_reg_0_repN_4                                                                                                        |                1 |              1 |         1.00 |
|  phy_inst/U0/core_clocking_i/gtrefclk_bufg                                                  |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss                             |                1 |              1 |         1.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_wdata[63]_i_1_n_0                                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                2 |              2 |         1.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6_0                                   |                1 |              2 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[15]_i_1_n_0 | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                1 |              2 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg[63]_i_1_n_0                                                                           | eth_int_inst/reset_mgr/reset_reg_0_repN_5                                                                                                        |                1 |              2 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |                1 |              2 |         2.00 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[0].afe_inst/auto_fsm_inst/i___0_n_0                                                                                                      |                                                                                                                                                  |                1 |              2 |         2.00 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[1].afe_inst/auto_fsm_inst/i___0_n_0                                                                                                      |                                                                                                                                                  |                1 |              2 |         2.00 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[2].afe_inst/auto_fsm_inst/i___0_n_0                                                                                                      |                                                                                                                                                  |                1 |              2 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_ip[15]_i_1_n_0                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_5                                                                                                        |                1 |              2 |         2.00 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[3].afe_inst/auto_fsm_inst/i___0_n_0                                                                                                      |                                                                                                                                                  |                1 |              2 |         2.00 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/i___0_n_0                                                                                                      |                                                                                                                                                  |                1 |              2 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[63]_i_1_n_0                                                                                      | eth_int_inst/reset_mgr/reset_reg_0_repN                                                                                                          |                2 |              2 |         1.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/FSM_sequential_Sreg0[6]_i_1_n_0                                                            | eth_int_inst/reset_mgr/reset_reg_0_repN                                                                                                          |                1 |              2 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/Q[0]                                                                                                          | eth_int_inst/reset_mgr/reset_reg_0_repN                                                                                                          |                2 |              2 |         1.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_dest_ip[23]_i_1_n_0                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |                1 |              3 |         3.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/FSM_onehot_Sreg0[99]_i_1_n_0                                                                   | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                3 |              3 |         1.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[63]_i_1_n_0                                                                                      | eth_int_inst/reset_mgr/reset_reg_0_repN_5                                                                                                        |                3 |              3 |         1.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/four_bit_data[0]                                                                               |                                                                                                                                                  |                1 |              4 |         4.00 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/E[0]                                                                 | endpoint_inst/reset_async                                                                                                                        |                2 |              4 |         2.00 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/E[0]                                                                 | endpoint_inst/reset_async                                                                                                                        |                1 |              4 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[7]_i_1_n_0                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |                1 |              4 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[15]_i_1_n_0                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |                2 |              4 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | reset_inst/mmcm1_rst_count[3]_i_1_n_0                                                                                                                    | reset_inst/mmcm1_rst_decode_reg                                                                                                                  |                1 |              4 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | reset_inst/ep_rst_count[3]_i_1_n_0                                                                                                                       | reset_inst/ep_rst_decode_reg                                                                                                                     |                1 |              4 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/ChecksumCalcBlock/sel                                                                                        | eth_int_inst/ec_wrapper/ethernet_controller/ChecksumCalcBlock/cs_sig[16]_i_1_n_0                                                                 |                2 |              4 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[15]_i_1_n_0                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                3 |              4 |         1.33 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/four_bit_mode_out_reg_inv_0[0]                                                                 |                                                                                                                                                  |                1 |              4 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[7]_i_1_n_0                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                2 |              4 |         2.00 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_PLL0LOCK/E[0]                                                                 | endpoint_inst/reset_async                                                                                                                        |                2 |              4 |         2.00 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_PLL0LOCK/E[0]                                                                 | endpoint_inst/reset_async                                                                                                                        |                1 |              4 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_ip[31]_i_1_n_0                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |                1 |              4 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_ip[31]_i_1_n_0                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                2 |              4 |         2.00 |
|  endpoint_inst/sclk200                                                                      |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                            |                2 |              4 |         2.00 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/E[0]                                                        | phy_inst/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              4 |         2.00 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/q[7]_i_1_n_0                                                                                                 | endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/out[2]                                                                                      |                1 |              4 |         4.00 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/E[0]                                                                                                    | endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/out[2]                                                                                      |                2 |              4 |         2.00 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/rxphy/p_0_in__0                                                                                                      | endpoint_inst/pdts_endpoint_inst/ep/rxphy/sctr0                                                                                                  |                1 |              4 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/four_bit_data[7]                                                                               |                                                                                                                                                  |                2 |              4 |         2.00 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             | core_inst/sender1_inst/sample_count[3]_i_2__0_n_0                                                                                                        | core_inst/sender1_inst/sample_count[3]_i_1__0_n_0                                                                                                |                1 |              4 |         4.00 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             | core_inst/sender0_inst/sample_count[3]_i_2_n_0                                                                                                           | core_inst/sender0_inst/sample_count[3]_i_1_n_0                                                                                                   |                1 |              4 |         4.00 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             | core_inst/sender3_inst/sample_count[3]_i_2__2_n_0                                                                                                        | core_inst/sender3_inst/sample_count[3]_i_1__2_n_0                                                                                                |                2 |              4 |         2.00 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/tx/spctr[3]_i_2_n_0                                                                                                  | endpoint_inst/pdts_endpoint_inst/ep/merge/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/tx/sw0                                                                                                               |                                                                                                                                                  |                1 |              4 |         4.00 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/tx/sw0                                                                                                               | endpoint_inst/pdts_endpoint_inst/ep/tx/sw[7]_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/E[0]                                                        | phy_inst/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              4 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/four_bit_mode_out_reg_inv_1                                                                    |                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             | core_inst/sender2_inst/sample_count[3]_i_2__1_n_0                                                                                                        | core_inst/sender2_inst/sample_count[3]_i_1__1_n_0                                                                                                |                1 |              4 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0   |                2 |              4 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PREVIOUS_STATE                | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                2 |              5 |         2.50 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[3].afe_inst/auto_fsm_inst/i___6_n_0                                                                                                      |                                                                                                                                                  |                1 |              5 |         5.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_dest_ip[23]_i_1_n_0                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                2 |              5 |         2.50 |
|  phy_inst/U0/core_clocking_i/gtrefclk_bufg                                                  |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg_0                                                  |                1 |              5 |         5.00 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/i___0_n_0                                                                                                      | fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/i__n_0                                                                                                 |                2 |              5 |         2.50 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/i___6_n_0                                                                                                      |                                                                                                                                                  |                1 |              5 |         5.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                              | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                2 |              5 |         2.50 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[0].afe_inst/auto_fsm_inst/i___0_n_0                                                                                                      | fe_inst/gen_afe[0].afe_inst/auto_fsm_inst/i__n_0                                                                                                 |                2 |              5 |         2.50 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/FSM_sequential_Sreg0[6]_i_1_n_0                                                            | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                4 |              5 |         1.25 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/four_bit_count[4]_i_2_n_0                                                                      | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/four_bit_count                                                                         |                2 |              5 |         2.50 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2_n_0                                                                                                   | endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/ks                                                                                              |                2 |              5 |         2.50 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/rx/s_match_r                                                                                                         |                                                                                                                                                  |                3 |              5 |         1.67 |
|  endpoint_inst/sclk200                                                                      |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |                1 |              5 |         5.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/delay_count[10]_i_1__0_n_0                                                                 | eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/delay_count[15]_i_1__0_n_0                                                         |                2 |              5 |         2.50 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[3].afe_inst/auto_fsm_inst/i___0_n_0                                                                                                      | fe_inst/gen_afe[3].afe_inst/auto_fsm_inst/i__n_0                                                                                                 |                2 |              5 |         2.50 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN                           |                1 |              5 |         5.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | phy_inst/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                1 |              5 |         5.00 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[2].afe_inst/auto_fsm_inst/i___6_n_0                                                                                                      |                                                                                                                                                  |                2 |              5 |         2.50 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/flag_handling_gen[0].tmp_cnt[4]_i_2_n_0                                                                       | eth_int_inst/reset_mgr/SS[0]                                                                                                                     |                2 |              5 |         2.50 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[2].afe_inst/auto_fsm_inst/i___0_n_0                                                                                                      | fe_inst/gen_afe[2].afe_inst/auto_fsm_inst/i__n_0                                                                                                 |                2 |              5 |         2.50 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg[63]_i_1_n_0                                                                           | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                2 |              5 |         2.50 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[1].afe_inst/auto_fsm_inst/i___6_n_0                                                                                                      |                                                                                                                                                  |                1 |              5 |         5.00 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[1].afe_inst/auto_fsm_inst/i___0_n_0                                                                                                      | fe_inst/gen_afe[1].afe_inst/auto_fsm_inst/i__n_0                                                                                                 |                1 |              5 |         5.00 |
|  endpoint_inst/adn2814_clk                                                                  |                                                                                                                                                          | endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta                                                                                                   |                1 |              5 |         5.00 |
|  endpoint_inst/sclk200                                                                      |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                1 |              5 |         5.00 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[0].afe_inst/auto_fsm_inst/i___6_n_0                                                                                                      |                                                                                                                                                  |                2 |              5 |         2.50 |
|  phy_inst/U0/core_clocking_i/gtrefclk_bufg                                                  |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1                                                                |                1 |              5 |         5.00 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/init_wait_count[5]_i_1__1_n_0                                                      | endpoint_inst/reset_async                                                                                                                        |                1 |              6 |         6.00 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/init_wait_count[5]_i_1__0_n_0                                                      | endpoint_inst/reset_async                                                                                                                        |                1 |              6 |         6.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_ip[15]_i_1_n_0                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                3 |              6 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_wdata[63]_i_1_n_0                                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN                                                                                                          |                4 |              6 |         1.50 |
|  endpoint_inst/sclk200                                                                      | led0_reg0                                                                                                                                                | endpoint_inst/reset_async                                                                                                                        |                5 |              6 |         1.20 |
|  endpoint_inst/sclk200                                                                      |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                2 |              6 |         3.00 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             |                                                                                                                                                          | core_inst/sender0_spy_hi_inst/reset_reg                                                                                                          |                2 |              6 |         3.00 |
|  endpoint_inst/mclk                                                                         |                                                                                                                                                          | fe_inst/gen_afe[0].afe_inst/auto_fsm_inst/warn_reg                                                                                               |                2 |              6 |         3.00 |
|  endpoint_inst/mclk                                                                         |                                                                                                                                                          | fe_inst/gen_afe[1].afe_inst/auto_fsm_inst/warn_reg                                                                                               |                2 |              6 |         3.00 |
|  endpoint_inst/mclk                                                                         |                                                                                                                                                          | fe_inst/gen_afe[2].afe_inst/auto_fsm_inst/warn_reg                                                                                               |                2 |              6 |         3.00 |
|  endpoint_inst/mclk                                                                         |                                                                                                                                                          | fe_inst/gen_afe[3].afe_inst/auto_fsm_inst/warn_reg                                                                                               |                3 |              6 |         2.00 |
|  endpoint_inst/mclk                                                                         |                                                                                                                                                          | fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/warn_reg                                                                                               |                3 |              6 |         2.00 |
|  endpoint_inst/sclk200                                                                      |                                                                                                                                                          | led0_reg[5]_i_1_n_0                                                                                                                              |                6 |              6 |         1.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | reset_inst/sel                                                                                                                                           | reset_inst/fe_rst_decode_reg                                                                                                                     |                2 |              6 |         3.00 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/init_wait_count[5]_i_1__3_n_0                                                      | endpoint_inst/reset_async                                                                                                                        |                1 |              6 |         6.00 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/init_wait_count[5]_i_1__2_n_0                                                      | endpoint_inst/reset_async                                                                                                                        |                1 |              6 |         6.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[63]_i_1_n_0                                                                                      | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                5 |              7 |         1.40 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count                                                           | phy_inst/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              7 |         3.50 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_ip[15]_i_1_n_0                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                4 |              7 |         1.75 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_time_cnt[6]_i_2__1_n_0                                                        | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_time_cnt[6]_i_1__1_n_0                                                |                2 |              7 |         3.50 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_time_cnt[6]_i_2__0_n_0                                                        | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_time_cnt[6]_i_1__0_n_0                                                |                2 |              7 |         3.50 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sel                                                                                | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_time_cnt[6]_i_1_n_0                                                   |                3 |              7 |         2.33 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_2__0_n_0                                               | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_1_n_0                                          |                2 |              7 |         3.50 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sel                                                                       | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt0_0                                                  |                3 |              7 |         2.33 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count                                                           | phy_inst/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              7 |         3.50 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_port[15]_i_1_n_0                                                                       | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                2 |              7 |         3.50 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_RX_CTRL/info_fifo_wr_data[6]_i_1_n_0                                                                                   | eth_int_inst/reset_mgr/reset_reg_0_repN_4                                                                                                        |                3 |              7 |         2.33 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0[14]_i_1_n_0                                                                                  | eth_int_inst/reset_mgr/reset_reg_0_repN                                                                                                          |                1 |              7 |         7.00 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt[6]_i_2__2_n_0                                                        | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt[6]_i_1__2_n_0                                                |                2 |              7 |         3.50 |
|  endpoint_inst/sclk100                                                                      | endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][6]_1                                                                                         | reset_inst/ep_rst_sclk100_reg_reg_0[0]                                                                                                           |                2 |              8 |         4.00 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                    |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_countdown[7]_i_1_n_0                                                                       | eth_int_inst/reset_mgr/reset_reg_0_repN                                                                                                          |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_port[7]_i_1_n_0                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_dest_ip[15]_i_1_n_0                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_ip[7]_i_1_n_0                                                                          | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                4 |              8 |         2.00 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/core_gt_common_reset_i/init_wait_count[7]_i_1_n_0                                                                                            |                                                                                                                                                  |                2 |              8 |         4.00 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/mmcm_lock_count[7]_i_2__1_n_0                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                             |                2 |              8 |         4.00 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count[7]_i_1_n_0                                                                                     |                                                                                                                                                  |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_ip[23]_i_1_n_0                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                3 |              8 |         2.67 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                         | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                             |                2 |              8 |         4.00 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                             |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/dataout[7]_i_1__0_n_0                                                                      | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                5 |              8 |         1.60 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/mmcm_lock_count[7]_i_2__2_n_0                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                             |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_ip[31]_i_1_n_0                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_dest_ip[31]_i_1_n_0                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_dest_ip[7]_i_1_n_0                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |                3 |              8 |         2.67 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/ts/ctr0                                                                                                              | endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/out[2]                                                                                      |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/dataout[7]_i_1_n_0                                                                             | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                5 |              8 |         1.60 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[31]_i_1_n_0                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[23]_i_1_n_0                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/user_addr_byte0                                                                                               |                                                                                                                                                  |                4 |              8 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_ip[7]_i_1_n_0                                                                          | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_ip[23]_i_1_n_0                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                4 |              8 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_RX_CTRL/info_fifo_wr_data[15]_i_1_n_0                                                                                  |                                                                                                                                                  |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_RX_CTRL/q_w_count[7]_i_1_n_0                                                                                           | eth_int_inst/reset_mgr/reset_reg_0_repN_4                                                                                                        |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_RX_CTRL/q_w_counter[7]_i_1_n_0                                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_4                                                                                                        |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[39]_i_1_n_0                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/qw_count[7]_i_1_n_0                                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                    |                                                                                                                                                  |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                     |                                                                                                                                                  |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/seq_count[7]_i_1_n_0                                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/tx_data[7]_i_1_n_0                                                                                          |                                                                                                                                                  |                4 |              8 |         2.00 |
|  endpoint_inst/adn2814_clk                                                                  |                                                                                                                                                          | endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/SR[0]                                                                                         |                2 |              8 |         4.00 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/tx/p_8_in                                                                                                            |                                                                                                                                                  |                3 |              8 |         2.67 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/tx/E[0]                                                                                                              |                                                                                                                                                  |                4 |              8 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/icmp_checksum[15]_i_1_n_0                                                                      |                                                                                                                                                  |                2 |              8 |         4.00 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                             | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                    |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_countdown[15]_i_1_n_0                                                                      | eth_int_inst/reset_mgr/reset_reg_0_repN                                                                                                          |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac[7]_i_1_n_0                                                                             | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac[47]_i_1_n_0                                                                            | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac[39]_i_1_n_0                                                                            | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac[31]_i_1_n_0                                                                            | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac[23]_i_1_n_0                                                                            | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac[15]_i_1_n_0                                                                            | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                4 |              8 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/icmp_checksum[7]_i_1_n_0                                                                       |                                                                                                                                                  |                3 |              8 |         2.67 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             |                                                                                                                                                          | endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo                                                                                                   |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/decipher_clken                                                                                 | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/clken_reg_0                                                                            |                2 |              8 |         4.00 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/rx/E[0]                                                                                                              | endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/out[2]                                                                                      |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                5 |              8 |         1.60 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0[14]_i_1_n_0                                                                                  | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                3 |              8 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/mem_loc_count_reg[7]_i_1_n_0                                                                                  | eth_int_inst/reset_mgr/reset_reg_0_repN                                                                                                          |                4 |              8 |         2.00 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/rxphy/sel                                                                                                            | endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr0                                                                                                  |                2 |              8 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[47]_i_1_n_0                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |                3 |              8 |         2.67 |
|  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0 |                                                                                                                                                          |                                                                                                                                                  |                2 |              9 |         4.50 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[63]_i_1_n_0                                                                                      | eth_int_inst/reset_mgr/reset_reg_0_repN_6                                                                                                        |                5 |              9 |         1.80 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[63]_i_1_n_0                                                                                      | eth_int_inst/reset_mgr/reset_reg_0                                                                                                               |                5 |              9 |         1.80 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/decipher_clken                                                                                 |                                                                                                                                                  |                5 |              9 |         1.80 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_0                                                                                |                4 |              9 |         2.25 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/user_tx_size_in[10]_i_1_n_0                                                                                 | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                4 |             10 |         2.50 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/tx_data_count[10]_i_1_n_0                                                                                   | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                2 |             10 |         5.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/FSM_onehot_Sreg0[9]_i_1_n_0                                                                                 | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                3 |             10 |         3.33 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             |                                                                                                                                                          | endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/out[2]                                                                                      |                6 |             10 |         1.67 |
|  endpoint_inst/sclk100                                                                      | endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[4]_0                                                                                              | reset_inst/reset_ep                                                                                                                              |                3 |             10 |         3.33 |
|  endpoint_inst/sclk100                                                                      | endpoint_inst/pdts_endpoint_inst/ep/adj/sync/E[0]                                                                                                        |                                                                                                                                                  |                4 |             10 |         2.50 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo                                                                                                           |                                                                                                                                                  |                3 |             10 |         3.33 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                     | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  endpoint_inst/sclk100                                                                      | endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/E[0]                                                                                               | reset_inst/reset_ep                                                                                                                              |                3 |             11 |         3.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/delay_count[10]_i_1__0_n_0                                                                 |                                                                                                                                                  |                3 |             11 |         3.67 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             |                                                                                                                                                          | endpoint_inst/pdts_endpoint_inst/ep/rxphy/sctr0                                                                                                  |                4 |             11 |         2.75 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/q[10]                                                                                                    |                                                                                                                                                  |                6 |             11 |         1.83 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/length_count[10]_i_1_n_0                                                                   |                                                                                                                                                  |                7 |             11 |         1.57 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/length_count_out[10]_i_1_n_0                                                               |                                                                                                                                                  |                4 |             11 |         2.75 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg[63]_i_1_n_0                                                                           | eth_int_inst/reset_mgr/reset_reg_0_repN                                                                                                          |                3 |             11 |         3.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/zero_fill_count0                                                                           | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/SR[0]                                                                                  |                3 |             11 |         3.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/FSM_onehot_Sreg0_reg_n_0_[90]                                                                  | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_zeros[10]_i_1_n_0                                                                  |                3 |             11 |         3.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/tx_info_fifo_wr_data[15]_i_1_n_0                                                                              | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                8 |             11 |         1.38 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/ip_data_count[10]_i_1_n_0                                                                      |                                                                                                                                                  |                2 |             11 |         5.50 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[0].gen_spy_bit[1].spy_inst/addr_reg[11]_i_2__42_n_0                                                                                          | gen_spy_afe[0].gen_spy_bit[1].spy_inst/addr_reg[11]_i_1__42_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[2].gen_spy_bit[3].spy_inst/addr_reg[11]_i_2__22_n_0                                                                                          | gen_spy_afe[2].gen_spy_bit[3].spy_inst/addr_reg[11]_i_1__22_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[0].gen_spy_bit[3].spy_inst/addr_reg[11]_i_2__40_n_0                                                                                          | gen_spy_afe[0].gen_spy_bit[3].spy_inst/addr_reg[11]_i_1__40_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[2].gen_spy_bit[2].spy_inst/addr_reg[11]_i_2__23_n_0                                                                                          | gen_spy_afe[2].gen_spy_bit[2].spy_inst/addr_reg[11]_i_1__23_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[2].gen_spy_bit[1].spy_inst/addr_reg[11]_i_2__24_n_0                                                                                          | gen_spy_afe[2].gen_spy_bit[1].spy_inst/addr_reg[11]_i_1__24_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[2].gen_spy_bit[0].spy_inst/addr_reg[11]_i_2__25_n_0                                                                                          | gen_spy_afe[2].gen_spy_bit[0].spy_inst/addr_reg[11]_i_1__25_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[1].gen_spy_bit[8].spy_inst/addr_reg[11]_i_2__26_n_0                                                                                          | gen_spy_afe[1].gen_spy_bit[8].spy_inst/addr_reg[11]_i_1__26_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[1].gen_spy_bit[7].spy_inst/addr_reg[11]_i_2__27_n_0                                                                                          | gen_spy_afe[1].gen_spy_bit[7].spy_inst/addr_reg[11]_i_1__27_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg[11]_i_2__28_n_0                                                                                          | gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg[11]_i_1__28_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[1].gen_spy_bit[5].spy_inst/addr_reg[11]_i_2__29_n_0                                                                                          | gen_spy_afe[1].gen_spy_bit[5].spy_inst/addr_reg[11]_i_1__29_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[1].gen_spy_bit[4].spy_inst/addr_reg[11]_i_2__30_n_0                                                                                          | gen_spy_afe[1].gen_spy_bit[4].spy_inst/addr_reg[11]_i_1__30_n_0                                                                                  |                4 |             12 |         3.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_wdata[63]_i_1_n_0                                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[1].gen_spy_bit[3].spy_inst/addr_reg[11]_i_2__31_n_0                                                                                          | gen_spy_afe[1].gen_spy_bit[3].spy_inst/addr_reg[11]_i_1__31_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[1].gen_spy_bit[2].spy_inst/addr_reg[11]_i_2__32_n_0                                                                                          | gen_spy_afe[1].gen_spy_bit[2].spy_inst/addr_reg[11]_i_1__32_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | ts_spy_gen[1].ts_spy_inst/addr_reg[11]_i_2__46_n_0                                                                                                       | ts_spy_gen[1].ts_spy_inst/addr_reg[11]_i_1__46_n_0                                                                                               |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[0].gen_spy_bit[2].spy_inst/addr_reg[11]_i_2__41_n_0                                                                                          | gen_spy_afe[0].gen_spy_bit[2].spy_inst/addr_reg[11]_i_1__41_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[4].gen_spy_bit[8].spy_inst/addr_reg[11]_i_2_n_0                                                                                              | gen_spy_afe[4].gen_spy_bit[8].spy_inst/addr_reg[11]_i_1_n_0                                                                                      |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[0].gen_spy_bit[0].spy_inst/addr_reg[11]_i_2__43_n_0                                                                                          | gen_spy_afe[0].gen_spy_bit[0].spy_inst/addr_reg[11]_i_1__43_n_0                                                                                  |                3 |             12 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/Q[0]                                                                                                          | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                7 |             12 |         1.71 |
|  endpoint_inst/mclk                                                                         | ts_spy_gen[2].ts_spy_inst/addr_reg[11]_i_2__45_n_0                                                                                                       | ts_spy_gen[2].ts_spy_inst/addr_reg[11]_i_1__45_n_0                                                                                               |                4 |             12 |         3.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_RX_CTRL/FSM_onehot_Sreg0[11]_i_1_n_0                                                                                   | eth_int_inst/reset_mgr/reset_reg_0_repN_5                                                                                                        |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | ts_spy_gen[3].ts_spy_inst/addr_reg[11]_i_2__44_n_0                                                                                                       | ts_spy_gen[3].ts_spy_inst/addr_reg[11]_i_1__44_n_0                                                                                               |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[0].gen_spy_bit[6].spy_inst/addr_reg[11]_i_2__37_n_0                                                                                          | gen_spy_afe[0].gen_spy_bit[6].spy_inst/addr_reg[11]_i_1__37_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[0].gen_spy_bit[7].spy_inst/addr_reg[11]_i_2__36_n_0                                                                                          | gen_spy_afe[0].gen_spy_bit[7].spy_inst/addr_reg[11]_i_1__36_n_0                                                                                  |                3 |             12 |         4.00 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             | core_inst/sender0_spy_hi_inst/addr_reg[11]_i_2__48_n_0                                                                                                   | core_inst/sender0_spy_hi_inst/addr_reg[11]_i_1__48_n_0                                                                                           |                4 |             12 |         3.00 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             | core_inst/sender0_spy_lo_inst/addr_reg[11]_i_2__49_n_0                                                                                                   | core_inst/sender0_spy_lo_inst/addr_reg[11]_i_1__49_n_0                                                                                           |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[0].gen_spy_bit[8].spy_inst/addr_reg[11]_i_2__35_n_0                                                                                          | gen_spy_afe[0].gen_spy_bit[8].spy_inst/addr_reg[11]_i_1__35_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[1].gen_spy_bit[0].spy_inst/addr_reg[11]_i_2__34_n_0                                                                                          | gen_spy_afe[1].gen_spy_bit[0].spy_inst/addr_reg[11]_i_1__34_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/eqOp                                                                                        | phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                3 |             12 |         4.00 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg30                                                                               | phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[1].gen_spy_bit[1].spy_inst/addr_reg[11]_i_2__33_n_0                                                                                          | gen_spy_afe[1].gen_spy_bit[1].spy_inst/addr_reg[11]_i_1__33_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[3].gen_spy_bit[7].spy_inst/addr_reg[11]_i_2__9_n_0                                                                                           | gen_spy_afe[3].gen_spy_bit[7].spy_inst/addr_reg[11]_i_1__9_n_0                                                                                   |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[4].gen_spy_bit[2].spy_inst/addr_reg[11]_i_2__5_n_0                                                                                           | gen_spy_afe[4].gen_spy_bit[2].spy_inst/addr_reg[11]_i_1__5_n_0                                                                                   |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[4].gen_spy_bit[3].spy_inst/addr_reg[11]_i_2__4_n_0                                                                                           | gen_spy_afe[4].gen_spy_bit[3].spy_inst/addr_reg[11]_i_1__4_n_0                                                                                   |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[4].gen_spy_bit[4].spy_inst/addr_reg[11]_i_2__3_n_0                                                                                           | gen_spy_afe[4].gen_spy_bit[4].spy_inst/addr_reg[11]_i_1__3_n_0                                                                                   |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[4].gen_spy_bit[1].spy_inst/addr_reg[11]_i_2__6_n_0                                                                                           | gen_spy_afe[4].gen_spy_bit[1].spy_inst/addr_reg[11]_i_1__6_n_0                                                                                   |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[0].gen_spy_bit[5].spy_inst/addr_reg[11]_i_2__38_n_0                                                                                          | gen_spy_afe[0].gen_spy_bit[5].spy_inst/addr_reg[11]_i_1__38_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[4].gen_spy_bit[0].spy_inst/addr_reg[11]_i_2__7_n_0                                                                                           | gen_spy_afe[4].gen_spy_bit[0].spy_inst/addr_reg[11]_i_1__7_n_0                                                                                   |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg[11]_i_2__2_n_0                                                                                           | gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg[11]_i_1__2_n_0                                                                                   |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | ts_spy_gen[0].ts_spy_inst/addr_reg[11]_i_2__47_n_0                                                                                                       | ts_spy_gen[0].ts_spy_inst/addr_reg[11]_i_1__47_n_0                                                                                               |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[4].gen_spy_bit[6].spy_inst/addr_reg[11]_i_2__1_n_0                                                                                           | gen_spy_afe[4].gen_spy_bit[6].spy_inst/addr_reg[11]_i_1__1_n_0                                                                                   |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[4].gen_spy_bit[7].spy_inst/addr_reg[11]_i_2__0_n_0                                                                                           | gen_spy_afe[4].gen_spy_bit[7].spy_inst/addr_reg[11]_i_1__0_n_0                                                                                   |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[3].gen_spy_bit[8].spy_inst/addr_reg[11]_i_2__8_n_0                                                                                           | gen_spy_afe[3].gen_spy_bit[8].spy_inst/addr_reg[11]_i_1__8_n_0                                                                                   |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[2].gen_spy_bit[4].spy_inst/addr_reg[11]_i_2__21_n_0                                                                                          | gen_spy_afe[2].gen_spy_bit[4].spy_inst/addr_reg[11]_i_1__21_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[3].gen_spy_bit[6].spy_inst/addr_reg[11]_i_2__10_n_0                                                                                          | gen_spy_afe[3].gen_spy_bit[6].spy_inst/addr_reg[11]_i_1__10_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[3].gen_spy_bit[4].spy_inst/addr_reg[11]_i_2__12_n_0                                                                                          | gen_spy_afe[3].gen_spy_bit[4].spy_inst/addr_reg[11]_i_1__12_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[2].gen_spy_bit[5].spy_inst/addr_reg[11]_i_2__20_n_0                                                                                          | gen_spy_afe[2].gen_spy_bit[5].spy_inst/addr_reg[11]_i_1__20_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[2].gen_spy_bit[6].spy_inst/addr_reg[11]_i_2__19_n_0                                                                                          | gen_spy_afe[2].gen_spy_bit[6].spy_inst/addr_reg[11]_i_1__19_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg[11]_i_2__18_n_0                                                                                          | gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg[11]_i_1__18_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[2].gen_spy_bit[8].spy_inst/addr_reg[11]_i_2__17_n_0                                                                                          | gen_spy_afe[2].gen_spy_bit[8].spy_inst/addr_reg[11]_i_1__17_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[3].gen_spy_bit[0].spy_inst/addr_reg[11]_i_2__16_n_0                                                                                          | gen_spy_afe[3].gen_spy_bit[0].spy_inst/addr_reg[11]_i_1__16_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg[11]_i_2__15_n_0                                                                                          | gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg[11]_i_1__15_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[3].gen_spy_bit[2].spy_inst/addr_reg[11]_i_2__14_n_0                                                                                          | gen_spy_afe[3].gen_spy_bit[2].spy_inst/addr_reg[11]_i_1__14_n_0                                                                                  |                3 |             12 |         4.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[3].gen_spy_bit[3].spy_inst/addr_reg[11]_i_2__13_n_0                                                                                          | gen_spy_afe[3].gen_spy_bit[3].spy_inst/addr_reg[11]_i_1__13_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[0].gen_spy_bit[4].spy_inst/addr_reg[11]_i_2__39_n_0                                                                                          | gen_spy_afe[0].gen_spy_bit[4].spy_inst/addr_reg[11]_i_1__39_n_0                                                                                  |                4 |             12 |         3.00 |
|  endpoint_inst/mclk                                                                         | gen_spy_afe[3].gen_spy_bit[5].spy_inst/addr_reg[11]_i_2__11_n_0                                                                                          | gen_spy_afe[3].gen_spy_bit[5].spy_inst/addr_reg[11]_i_1__11_n_0                                                                                  |                4 |             12 |         3.00 |
|  phy_inst/U0/core_clocking_i/userclk                                                        | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                           | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                   |                4 |             13 |         3.25 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | eth_int_inst/reset_mgr/reset_reg_0_repN_5                                                                                                        |                8 |             13 |         1.62 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0           |                4 |             13 |         3.25 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[63]_i_1_n_0                                                                                      | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |               10 |             13 |         1.30 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6_0                                                | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                4 |             13 |         3.25 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/FSM_onehot_Sreg0[65]_i_1_n_0                                                                   | eth_int_inst/reset_mgr/reset_reg_0_repN_5                                                                                                        |                6 |             14 |         2.33 |
|  phy_inst/U0/core_clocking_i/gtrefclk_bufg                                                  |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_out                  |                4 |             14 |         3.50 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter                                                                     | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1                                                                |                4 |             14 |         3.50 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/old_reg[13]_i_1_n_0                                                                                            |                                                                                                                                                  |                3 |             14 |         4.67 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[4].afe_inst/auto_fsm_inst/i___1_n_0                                                                                                      |                                                                                                                                                  |                4 |             14 |         3.50 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[0].afe_inst/auto_fsm_inst/i___1_n_0                                                                                                      |                                                                                                                                                  |                4 |             14 |         3.50 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[3].afe_inst/auto_fsm_inst/old_reg[13]_i_1__0_n_0                                                                                         |                                                                                                                                                  |                4 |             14 |         3.50 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[3].afe_inst/auto_fsm_inst/i___1_n_0                                                                                                      |                                                                                                                                                  |                3 |             14 |         4.67 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[0].afe_inst/auto_fsm_inst/old_reg[13]_i_1__3_n_0                                                                                         |                                                                                                                                                  |                2 |             14 |         7.00 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[1].afe_inst/auto_fsm_inst/i___1_n_0                                                                                                      |                                                                                                                                                  |                2 |             14 |         7.00 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[1].afe_inst/auto_fsm_inst/old_reg[13]_i_1__2_n_0                                                                                         |                                                                                                                                                  |                4 |             14 |         3.50 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[2].afe_inst/auto_fsm_inst/i___1_n_0                                                                                                      |                                                                                                                                                  |                4 |             14 |         3.50 |
|  endpoint_inst/mclk                                                                         | fe_inst/gen_afe[2].afe_inst/auto_fsm_inst/old_reg[13]_i_1__1_n_0                                                                                         |                                                                                                                                                  |                3 |             14 |         4.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_RST_SM0                                                                 |                2 |             15 |         7.50 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TX_RST_SM0                                                                 |                3 |             15 |         5.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT            | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                4 |             15 |         3.75 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/ChecksumCalcBlock/p_2_in                                                                                     | eth_int_inst/ec_wrapper/ethernet_controller/ChecksumCalcBlock/cs_sig[16]_i_1_n_0                                                                 |                4 |             15 |         3.75 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                              | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/MGT_RESET.SRESET_reg[0]              |                3 |             16 |         5.33 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingChecksumCalcBlock/resp_chk_sum[15]_i_1_n_0                                                           |                                                                                                                                                  |                5 |             16 |         3.20 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/sleep_count[15]_i_1_n_0                                                                    | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |                3 |             16 |         5.33 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK_OUT              | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                    | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                            |                4 |             16 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/ChecksumCalcBlock/add_sig[15]_i_2_n_0                                                                        | eth_int_inst/ec_wrapper/ethernet_controller/ChecksumCalcBlock/add_sig[15]_i_1_n_0                                                                |                6 |             16 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/delay_count[15]_i_1_n_0                                                                        | eth_int_inst/reset_mgr/reset_reg_0_repN_5                                                                                                        |                5 |             16 |         3.20 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/cstb                                                                                                    | endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/SS[0]                                                                                           |                6 |             16 |         2.67 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/tx/FSM_sequential_state_reg[2]_0[0]                                                                                  | endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/out[2]                                                                                      |                5 |             16 |         3.20 |
|  endpoint_inst/sclk100                                                                      | endpoint_inst/pdts_endpoint_inst/ep/startup/cctr                                                                                                         | reset_inst/reset_ep                                                                                                                              |                3 |             16 |         5.33 |
|  endpoint_inst/sclk100                                                                      | endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/cctr0                                                                                                 | endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0                                                                                      |                4 |             16 |         4.00 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK_OUT              | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0                                                    | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_1__1_n_0                                            |                4 |             16 |         4.00 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK_OUT              | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                       | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/clear                                                                      |                4 |             16 |         4.00 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK_OUT              | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0                                                    | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_1__2_n_0                                            |                4 |             16 |         4.00 |
|  phy_inst/U0/core_clocking_i/gtrefclk_bufg                                                  | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0                                |                                                                                                                                                  |                3 |             16 |         5.33 |
|  phy_inst/U0/core_clocking_i/gtrefclk_bufg                                                  | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data                                     | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_out                  |                4 |             16 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[14]_0[0]                                                                                     |                                                                                                                                                  |                8 |             16 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/set_ctrl_dest_strobe_reg_1[0]                                                                                 |                                                                                                                                                  |                6 |             16 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/set_data_dest_strobe_reg_0[0]                                                                                 |                                                                                                                                                  |                8 |             16 |         2.00 |
|  phy_inst/U0/core_clocking_i/userclk                                                        | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                              | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/clear                                                             |                5 |             17 |         3.40 |
|  endpoint_inst/sclk100                                                                      |                                                                                                                                                          | reset_inst/reset_ep                                                                                                                              |                5 |             17 |         3.40 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingChecksumCalcBlock/req_chk_sum_sig[16]_i_1_n_0                                                        |                                                                                                                                                  |                5 |             17 |         3.40 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter                                                                   | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/reset_time_out_reg_n_0                                                     |                5 |             18 |         3.60 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter                                                                   | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/reset_time_out                                                             |                5 |             18 |         3.60 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter                                                                   | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/reset_time_out_reg_n_0                                                     |                5 |             18 |         3.60 |
|  endpoint_inst/sclk100                                                                      | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter                                                                   | core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/reset_time_out_reg_n_0                                                     |                5 |             18 |         3.60 |
|  phy_inst/U0/core_clocking_i/gtrefclk_bufg                                                  |                                                                                                                                                          |                                                                                                                                                  |                5 |             18 |         3.60 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SYNC_STATUS_REG0                     |                6 |             18 |         3.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |               11 |             18 |         1.64 |
|  endpoint_inst/sclk200                                                                      |                                                                                                                                                          | phy_inst/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |               11 |             19 |         1.73 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter                                                          | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out                                                    |                5 |             19 |         3.80 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             | core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_2__0_n_0                                                                                                    | core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_1__0_n_0                                                                                            |               13 |             20 |         1.54 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter                                                          | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                            |                5 |             20 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/clken_reg_1[0]                                                                                 |                                                                                                                                                  |                6 |             20 |         3.33 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             | core_inst/sender3_inst/crc_inst/lfsr_c[19]_i_2__2_n_0                                                                                                    | core_inst/sender3_inst/crc_inst/lfsr_c[19]_i_1__2_n_0                                                                                            |               11 |             20 |         1.82 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             | core_inst/sender0_inst/crc_inst/lfsr_c[19]_i_2_n_0                                                                                                       | core_inst/sender0_inst/crc_inst/lfsr_c[19]_i_1_n_0                                                                                               |               12 |             20 |         1.67 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             |                                                                                                                                                          | endpoint_inst/reset_async                                                                                                                        |               16 |             20 |         1.25 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             | core_inst/sender2_inst/crc_inst/lfsr_c[19]_i_2__1_n_0                                                                                                    | core_inst/sender2_inst/crc_inst/lfsr_c[19]_i_1__1_n_0                                                                                            |               12 |             20 |         1.67 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/stbo_reg[0]                                                                                             | endpoint_inst/pdts_endpoint_inst/ep/rx/cksum/crc/SS[0]                                                                                           |                7 |             21 |         3.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | eth_int_inst/reset_mgr/reset_reg_0_repN                                                                                                          |               15 |             21 |         1.40 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | phy_inst/U0/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                              | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                6 |             22 |         3.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/create_clken                                                                               |                                                                                                                                                  |                4 |             24 |         6.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/self_addr0                                                                                                    |                                                                                                                                                  |                9 |             24 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | phy_inst/U0/pcs_pma_block_i/transceiver_inst/toggle                                                                                                      | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |                9 |             26 |         2.89 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | eth_int_inst/data_manager_blk/RAM_COMM_DEC/internal_eth_dout[23]_i_4_0                                                                           |               11 |             26 |         2.36 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[12]_0[0]                                                                                     | endpoint_inst/reset_async                                                                                                                        |               13 |             30 |         2.31 |
|  endpoint_inst/sclk200                                                                      |                                                                                                                                                          | endpoint_inst/reset_async                                                                                                                        |                9 |             30 |         3.33 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/set_ctrl_dest_strobe_reg[0]                                                                                   |                                                                                                                                                  |               11 |             32 |         2.91 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/E[0]                                                                                           | eth_int_inst/reset_mgr/reset_reg_0_repN_5                                                                                                        |                9 |             32 |         3.56 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             | core_inst/sender0_spy_hi_inst/E[0]                                                                                                                       |                                                                                                                                                  |               17 |             32 |         1.88 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             |                                                                                                                                                          | core_inst/sender2_inst/dout_reg[31]_i_1__1_n_0                                                                                                   |               11 |             32 |         2.91 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             |                                                                                                                                                          | core_inst/sender3_inst/dout_reg[31]_i_1__2_n_0                                                                                                   |               11 |             32 |         2.91 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             |                                                                                                                                                          | core_inst/sender0_inst/dout_reg[31]_i_1_n_0                                                                                                      |               14 |             32 |         2.29 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             |                                                                                                                                                          | core_inst/sender1_inst/dout_reg[31]_i_1__0_n_0                                                                                                   |               12 |             32 |         2.67 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/E[0]                                                                                                          |                                                                                                                                                  |               11 |             32 |         2.91 |
|  endpoint_inst/sclk200                                                                      | phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count                                                       |                                                                                                                                                  |                8 |             32 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[63]_i_1_n_0                                                                                      | eth_int_inst/reset_mgr/reset_reg_0_repN_1                                                                                                        |               27 |             32 |         1.19 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/crc_gen_init_reg_0[0]                                                                      | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |               11 |             32 |         2.91 |
|  endpoint_inst/sclk100                                                                      |                                                                                                                                                          | endpoint_inst/reset_async                                                                                                                        |               20 |             33 |         1.65 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/FSM_onehot_Sreg0[99]_i_1_n_0                                                                   | eth_int_inst/reset_mgr/reset_reg_0_repN_5                                                                                                        |                9 |             37 |         4.11 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |               13 |             38 |         2.92 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_0                                                                                         |                                                                                                                                                  |               13 |             40 |         3.08 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_wdata[63]_i_1_n_0                                                                                         | eth_int_inst/reset_mgr/reset_reg_0_repN_4                                                                                                        |               17 |             43 |         2.53 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg[63]_i_1_n_0                                                                           | eth_int_inst/reset_mgr/reset_reg_0_repN_3                                                                                                        |               16 |             46 |         2.88 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/set_ctrl_dest_strobe_reg_0[0]                                                                                 |                                                                                                                                                  |               15 |             48 |         3.20 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/set_data_dest_strobe_reg[0]                                                                                   |                                                                                                                                                  |               15 |             48 |         3.20 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |               25 |             49 |         1.96 |
|  endpoint_inst/adn2814_clk                                                                  |                                                                                                                                                          |                                                                                                                                                  |               21 |             50 |         2.38 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          | phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |               19 |             51 |         2.68 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/FSM_onehot_Sreg0[65]_i_1_n_0                                                                   | eth_int_inst/reset_mgr/reset_reg_0_repN_2                                                                                                        |               13 |             52 |         4.00 |
|  endpoint_inst/mclk                                                                         | core_inst/sender3_inst/ch0_2_reg[13]_i_1__2_n_0                                                                                                          |                                                                                                                                                  |               21 |             56 |         2.67 |
|  endpoint_inst/mclk                                                                         | core_inst/sender0_inst/ch0_3_reg[13]_i_1_n_0                                                                                                             |                                                                                                                                                  |               13 |             56 |         4.31 |
|  endpoint_inst/mclk                                                                         | core_inst/sender0_inst/ch0_2_reg[13]_i_1_n_0                                                                                                             |                                                                                                                                                  |               16 |             56 |         3.50 |
|  endpoint_inst/mclk                                                                         | core_inst/sender0_inst/ch0_1_reg[13]_i_1_n_0                                                                                                             |                                                                                                                                                  |               24 |             56 |         2.33 |
|  endpoint_inst/mclk                                                                         | core_inst/sender2_inst/ch0_1_reg[13]_i_1__1_n_0                                                                                                          |                                                                                                                                                  |               20 |             56 |         2.80 |
|  endpoint_inst/mclk                                                                         | core_inst/sender2_inst/ch0_2_reg[13]_i_1__1_n_0                                                                                                          |                                                                                                                                                  |               16 |             56 |         3.50 |
|  endpoint_inst/mclk                                                                         | core_inst/sender2_inst/ch0_3_reg[13]_i_1__1_n_0                                                                                                          |                                                                                                                                                  |               15 |             56 |         3.73 |
|  endpoint_inst/mclk                                                                         | core_inst/sender1_inst/ch0_1_reg[13]_i_1__0_n_0                                                                                                          |                                                                                                                                                  |               20 |             56 |         2.80 |
|  endpoint_inst/mclk                                                                         | core_inst/sender1_inst/ch0_2_reg[13]_i_1__0_n_0                                                                                                          |                                                                                                                                                  |               23 |             56 |         2.43 |
|  endpoint_inst/mclk                                                                         | core_inst/sender1_inst/ch0_3_reg[13]_i_1__0_n_0                                                                                                          |                                                                                                                                                  |               24 |             56 |         2.33 |
|  endpoint_inst/mclk                                                                         | core_inst/sender3_inst/ch0_3_reg[13]_i_1__2_n_0                                                                                                          |                                                                                                                                                  |               11 |             56 |         5.09 |
|  endpoint_inst/mclk                                                                         | core_inst/sender3_inst/ch0_1_reg[13]_i_1__2_n_0                                                                                                          |                                                                                                                                                  |               16 |             56 |         3.50 |
|  endpoint_inst/mclk                                                                         |                                                                                                                                                          | reset_inst/SR[0]                                                                                                                                 |               18 |             57 |         3.17 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/FSM_onehot_Sreg0[99]_i_1_n_0                                                                   | eth_int_inst/reset_mgr/reset_reg_0_repN                                                                                                          |               15 |             60 |         4.00 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK_OUT              |                                                                                                                                                          |                                                                                                                                                  |               19 |             60 |         3.16 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/ts/sr_0                                                                                                              |                                                                                                                                                  |               19 |             64 |         3.37 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[31]_1[0]                                                                                     |                                                                                                                                                  |               26 |             64 |         2.46 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             | endpoint_inst/pdts_endpoint_inst/ep/ts/tstamp_i[0]_i_1_n_0                                                                                               | endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/out[2]                                                                                      |               16 |             64 |         4.00 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig[63]_i_1_n_0                                                                                | eth_int_inst/reset_mgr/reset_reg_0_repN_4                                                                                                        |               14 |             64 |         4.57 |
|  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT3_TXUSRCLK2_OUT             |                                                                                                                                                          |                                                                                                                                                  |               22 |             70 |         3.18 |
|  endpoint_inst/mclk                                                                         |                                                                                                                                                          | endpoint_inst/reset_async                                                                                                                        |               20 |             72 |         3.60 |
|  endpoint_inst/sclk200                                                                      |                                                                                                                                                          |                                                                                                                                                  |               24 |             77 |         3.21 |
|  phy_inst/U0/core_clocking_i/userclk                                                        |                                                                                                                                                          |                                                                                                                                                  |               26 |             80 |         3.08 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       | eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[63]_i_1_n_0                                                                                      | eth_int_inst/reset_mgr/reset_reg_0_repN_4                                                                                                        |               43 |            112 |         2.60 |
|  endpoint_inst/mclk                                                                         | core_inst/sender0_inst/ch0_0_reg[13]_i_1_n_0                                                                                                             |                                                                                                                                                  |               44 |            120 |         2.73 |
|  endpoint_inst/mclk                                                                         | core_inst/sender2_inst/ch0_0_reg[13]_i_1__1_n_0                                                                                                          |                                                                                                                                                  |               32 |            120 |         3.75 |
|  endpoint_inst/mclk                                                                         | core_inst/sender1_inst/ch0_0_reg[13]_i_1__0_n_0                                                                                                          |                                                                                                                                                  |               48 |            120 |         2.50 |
|  endpoint_inst/mclk                                                                         | core_inst/sender3_inst/ch0_0_reg[13]_i_1__2_n_0                                                                                                          |                                                                                                                                                  |               29 |            120 |         4.14 |
|  endpoint_inst/sclk100                                                                      |                                                                                                                                                          |                                                                                                                                                  |               44 |            142 |         3.23 |
|  phy_inst/U0/core_clocking_i/userclk2                                                       |                                                                                                                                                          |                                                                                                                                                  |              111 |            238 |         2.14 |
|  endpoint_inst/mclk                                                                         | ts_spy_gen[3].ts_spy_inst/E[0]                                                                                                                           |                                                                                                                                                  |              365 |            694 |         1.90 |
|  endpoint_inst/pdts_endpoint_inst/ep/clkgen/clk                                             |                                                                                                                                                          |                                                                                                                                                  |              215 |            733 |         3.41 |
|  endpoint_inst/mclk                                                                         |                                                                                                                                                          |                                                                                                                                                  |             3194 |          10628 |         3.33 |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


