$date
	Fri Aug 08 09:42:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu_4bit $end
$var wire 1 ! ZeroFlag $end
$var wire 1 " CarryOut $end
$var wire 4 # ALU_Out [3:0] $end
$var reg 4 $ A [3:0] $end
$var reg 4 % ALU_Sel [3:0] $end
$var reg 4 & B [3:0] $end
$scope module uut $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( ALU_Sel [3:0] $end
$var wire 4 ) B [3:0] $end
$var wire 1 ! ZeroFlag $end
$var reg 4 * ALU_Out [3:0] $end
$var reg 1 " CarryOut $end
$var reg 5 + temp_result [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 +
b1111 *
b1000 )
b0 (
b111 '
b1000 &
b0 %
b111 $
b1111 #
0"
0!
$end
#10000
b110 #
b110 *
b110 +
b1 %
b1 (
b11 &
b11 )
b1001 $
b1001 '
#20000
b1000 #
b1000 *
b10 %
b10 (
b1100 &
b1100 )
b1010 $
b1010 '
#30000
b1111 #
b1111 *
b11 %
b11 (
b101 &
b101 )
#40000
b101 #
b101 *
b100 %
b100 (
b1010 &
b1010 )
b1111 $
b1111 '
#50000
1"
b10 #
b10 *
b101 %
b101 (
b1001 $
b1001 '
#60000
b100 #
b100 *
1"
b110 %
b110 (
#70000
b11 #
b11 *
1"
b111 %
b111 (
#80000
b1100 #
b1100 *
1"
b1000 %
b1000 (
#90000
