C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/spdif_v2_0_26
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap spdif_v2_0_26 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/spdif_v2_0_26
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom  -93 -work spdif_v2_0_26 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/spdif_v2_0_26/.cxl.vhdl.spdif_v2_0_26.spdif_v2_0_26.nt64.cmf
