{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678699277736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678699277739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:21:17 2023 " "Processing started: Mon Mar 13 17:21:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678699277739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678699277739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP6 -c FPGA_EXP6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP6 -c FPGA_EXP6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678699277739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1678699278153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker-behave " "Found design unit 1: checker-behave" {  } { { "checker.vhd" "" { Text "E:/FPGA_EXP6/checker.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278565 ""} { "Info" "ISGN_ENTITY_NAME" "1 checker " "Found entity 1: checker" {  } { { "checker.vhd" "" { Text "E:/FPGA_EXP6/checker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699278565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "feqdev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file feqdev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 feqdev-behave " "Found design unit 1: feqdev-behave" {  } { { "feqdev.vhd" "" { Text "E:/FPGA_EXP6/feqdev.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278583 ""} { "Info" "ISGN_ENTITY_NAME" "1 feqdev " "Found entity 1: feqdev" {  } { { "feqdev.vhd" "" { Text "E:/FPGA_EXP6/feqdev.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699278583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter0to3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter0to3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter0to3-behave " "Found design unit 1: counter0to3-behave" {  } { { "counter0to3.vhd" "" { Text "E:/FPGA_EXP6/counter0to3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278600 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter0to3 " "Found entity 1: counter0to3" {  } { { "counter0to3.vhd" "" { Text "E:/FPGA_EXP6/counter0to3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699278600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod3to8-behave " "Found design unit 1: decod3to8-behave" {  } { { "decod3to8.vhd" "" { Text "E:/FPGA_EXP6/decod3to8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278617 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod3to8 " "Found entity 1: decod3to8" {  } { { "decod3to8.vhd" "" { Text "E:/FPGA_EXP6/decod3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699278617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter0to7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter0to7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter0to7-behave " "Found design unit 1: counter0to7-behave" {  } { { "counter0to7.vhd" "" { Text "E:/FPGA_EXP6/counter0to7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278642 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter0to7 " "Found entity 1: counter0to7" {  } { { "counter0to7.vhd" "" { Text "E:/FPGA_EXP6/counter0to7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699278642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4to7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod4to7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod4to7-behave " "Found design unit 1: decod4to7-behave" {  } { { "decod4to7.vhd" "" { Text "E:/FPGA_EXP6/decod4to7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278661 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod4to7 " "Found entity 1: decod4to7" {  } { { "decod4to7.vhd" "" { Text "E:/FPGA_EXP6/decod4to7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699278661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trans-behave " "Found design unit 1: trans-behave" {  } { { "trans.vhd" "" { Text "E:/FPGA_EXP6/trans.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278678 ""} { "Info" "ISGN_ENTITY_NAME" "1 trans " "Found entity 1: trans" {  } { { "trans.vhd" "" { Text "E:/FPGA_EXP6/trans.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699278678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trans2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trans2-behave " "Found design unit 1: trans2-behave" {  } { { "trans2.vhd" "" { Text "E:/FPGA_EXP6/trans2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278696 ""} { "Info" "ISGN_ENTITY_NAME" "1 trans2 " "Found entity 1: trans2" {  } { { "trans2.vhd" "" { Text "E:/FPGA_EXP6/trans2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699278696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "locker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file locker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 locker-behave " "Found design unit 1: locker-behave" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278720 ""} { "Info" "ISGN_ENTITY_NAME" "1 locker " "Found entity 1: locker" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699278720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP6-bahave " "Found design unit 1: FPGA_EXP6-bahave" {  } { { "FPGA_EXP6.vhd" "" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278750 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP6 " "Found entity 1: FPGA_EXP6" {  } { { "FPGA_EXP6.vhd" "" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699278750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp6_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp6_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_EXP6_tb-arch " "Found design unit 1: fpga_EXP6_tb-arch" {  } { { "FPGA_EXP6_tb.vhd" "" { Text "E:/FPGA_EXP6/FPGA_EXP6_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278768 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_EXP6_tb " "Found entity 1: fpga_EXP6_tb" {  } { { "FPGA_EXP6_tb.vhd" "" { Text "E:/FPGA_EXP6/FPGA_EXP6_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699278768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699278768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP6 " "Elaborating entity \"FPGA_EXP6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678699278854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feqdev feqdev:f " "Elaborating entity \"feqdev\" for hierarchy \"feqdev:f\"" {  } { { "FPGA_EXP6.vhd" "f" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699278858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter0to7 counter0to7:c2 " "Elaborating entity \"counter0to7\" for hierarchy \"counter0to7:c2\"" {  } { { "FPGA_EXP6.vhd" "c2" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699278860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod3to8 decod3to8:d1 " "Elaborating entity \"decod3to8\" for hierarchy \"decod3to8:d1\"" {  } { { "FPGA_EXP6.vhd" "d1" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699278862 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "three decod3to8.vhd(16) " "VHDL Process Statement warning at decod3to8.vhd(16): signal \"three\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decod3to8.vhd" "" { Text "E:/FPGA_EXP6/decod3to8.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699278862 "|FPGA_EXP6|decod3to8:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter0to3 counter0to3:c1 " "Elaborating entity \"counter0to3\" for hierarchy \"counter0to3:c1\"" {  } { { "FPGA_EXP6.vhd" "c1" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699278863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans trans:t1 " "Elaborating entity \"trans\" for hierarchy \"trans:t1\"" {  } { { "FPGA_EXP6.vhd" "t1" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699278864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans2 trans2:t2 " "Elaborating entity \"trans2\" for hierarchy \"trans2:t2\"" {  } { { "FPGA_EXP6.vhd" "t2" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699278868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "locker locker:l " "Elaborating entity \"locker\" for hierarchy \"locker:l\"" {  } { { "FPGA_EXP6.vhd" "l" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699278872 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav0 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav0\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699278875 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav1 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav1\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699278875 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav2 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav2\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699278875 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav3 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav3\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699278875 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav4 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav4\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699278876 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav5 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav5\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699278876 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav6 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav6\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699278878 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav7 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav7\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699278878 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav0 locker.vhd(60) " "VHDL Process Statement warning at locker.vhd(60): signal \"dat_sav0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699278878 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav1 locker.vhd(61) " "VHDL Process Statement warning at locker.vhd(61): signal \"dat_sav1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699278878 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav2 locker.vhd(62) " "VHDL Process Statement warning at locker.vhd(62): signal \"dat_sav2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699278878 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav3 locker.vhd(63) " "VHDL Process Statement warning at locker.vhd(63): signal \"dat_sav3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699278878 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav4 locker.vhd(64) " "VHDL Process Statement warning at locker.vhd(64): signal \"dat_sav4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699278878 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav5 locker.vhd(65) " "VHDL Process Statement warning at locker.vhd(65): signal \"dat_sav5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699278878 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav6 locker.vhd(66) " "VHDL Process Statement warning at locker.vhd(66): signal \"dat_sav6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699278881 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav7 locker.vhd(67) " "VHDL Process Statement warning at locker.vhd(67): signal \"dat_sav7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699278881 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav7\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav7\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278881 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav7\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav7\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278881 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav7\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav7\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278881 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav7\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav7\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278881 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav6\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav6\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278881 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav6\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav6\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278881 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav6\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav6\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278881 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav6\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav6\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278881 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav5\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav5\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278881 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav5\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav5\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav5\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav5\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav5\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav5\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav4\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav4\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav4\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav4\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav4\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav4\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav4\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav4\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav3\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav3\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav3\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav3\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav3\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav3\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav3\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav3\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav2\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav2\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav2\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav2\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278883 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav2\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav2\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278885 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav2\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav2\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278885 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav1\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav1\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278885 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav1\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav1\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278885 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav1\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav1\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278885 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav1\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav1\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278885 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav0\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav0\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278885 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav0\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav0\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278885 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav0\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav0\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278885 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav0\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav0\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699278885 "|FPGA_EXP6|locker:l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checker checker:c " "Elaborating entity \"checker\" for hierarchy \"checker:c\"" {  } { { "FPGA_EXP6.vhd" "c" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699278889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4to7 decod4to7:d2 " "Elaborating entity \"decod4to7\" for hierarchy \"decod4to7:d2\"" {  } { { "FPGA_EXP6.vhd" "d2" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699278930 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four decod4to7.vhd(16) " "VHDL Process Statement warning at decod4to7.vhd(16): signal \"four\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decod4to7.vhd" "" { Text "E:/FPGA_EXP6/decod4to7.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699278931 "|FPGA_EXP6|decod4to7:d2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678699280069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678699280703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678699280703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678699280955 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678699280955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678699280955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678699280955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678699281100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:21:21 2023 " "Processing ended: Mon Mar 13 17:21:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678699281100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678699281100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678699281100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678699281100 ""}
