
*** Running vivado
    with args -log Horizon.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Horizon.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Horizon.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 394.738 ; gain = 75.137
Command: read_checkpoint -auto_incremental -incremental {D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/utils_1/imports/synth_1/Horizon.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/utils_1/imports/synth_1/Horizon.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Horizon -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9824
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1232.938 ; gain = 408.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Horizon' [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/Horizon.vhd:53]
INFO: [Synth 8-3491] module 'AudioOut' declared at 'D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Audio/AudioOut.vhd:34' bound to instance 'Audio' of component 'AudioOut' [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/Horizon.vhd:189]
INFO: [Synth 8-638] synthesizing module 'AudioOut' [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Audio/AudioOut.vhd:43]
INFO: [Synth 8-3491] module 'PWMGenerator' declared at 'D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Audio/PWMGenerator.vhd:36' bound to instance 'composantAudio' of component 'PWMGenerator' [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Audio/AudioOut.vhd:66]
INFO: [Synth 8-638] synthesizing module 'PWMGenerator' [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Audio/PWMGenerator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'PWMGenerator' (0#1) [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Audio/PWMGenerator.vhd:42]
INFO: [Synth 8-3491] module 'PWMGenerator' declared at 'D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Audio/PWMGenerator.vhd:36' bound to instance 'composantBip' of component 'PWMGenerator' [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Audio/AudioOut.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'AudioOut' (0#1) [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Audio/AudioOut.vhd:43]
INFO: [Synth 8-3491] module 'CalRot' declared at 'D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Affichage/CalRot.vhd:26' bound to instance 'cal1' of component 'CalRot' [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/Horizon.vhd:195]
INFO: [Synth 8-638] synthesizing module 'CalRot' [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Affichage/CalRot.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'CalRot' (0#1) [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Affichage/CalRot.vhd:41]
INFO: [Synth 8-3491] module 'VGA' declared at 'D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/VGA.vhd:27' bound to instance 'VGA1' of component 'VGA' [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/Horizon.vhd:206]
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/VGA.vhd:52]
	Parameter WIDTH bound to: 1920 - type: integer 
	Parameter HEIGHT bound to: 1080 - type: integer 
WARNING: [Synth 8-614] signal 'video_on' is read in the process but is not in the sensitivity list [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/VGA.vhd:68]
WARNING: [Synth 8-614] signal 'VGA_HS_s' is read in the process but is not in the sensitivity list [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/VGA.vhd:68]
WARNING: [Synth 8-614] signal 'VGA_VS_s' is read in the process but is not in the sensitivity list [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/VGA.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'VGA' (0#1) [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/VGA.vhd:52]
INFO: [Synth 8-3491] module 'Display_Hor' declared at 'D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Affichage/Display_Hor.vhd:29' bound to instance 'D1' of component 'Display_Hor' [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/Horizon.vhd:221]
INFO: [Synth 8-638] synthesizing module 'Display_Hor' [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Affichage/Display_Hor.vhd:55]
	Parameter WIDTH bound to: 1920 - type: integer 
	Parameter HEIGHT bound to: 1080 - type: integer 
	Parameter Dp bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Display_Hor' (0#1) [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/Affichage/Display_Hor.vhd:55]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.runs/synth_1/.Xil/Vivado-26604-LAPTOP-92BOST6C/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'dll1' of component 'clk_wiz_0' [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/Horizon.vhd:234]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.runs/synth_1/.Xil/Vivado-26604-LAPTOP-92BOST6C/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/ADXL362/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/Horizon.vhd:254]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl' [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/ADXL362/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at 'D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/ADXL362/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/ADXL362/ADXL362Ctrl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/ADXL362/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (0#1) [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/ADXL362/SPI_If.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl' (0#1) [D:/vivado Projects/Projet 4A/HorizonVHDL/CodeSource/ADXL362/ADXL362Ctrl.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'Horizon' (0#1) [D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.srcs/sources_1/new/Horizon.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.047 ; gain = 506.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.047 ; gain = 506.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.047 ; gain = 506.328
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1331.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'dll1'
Finished Parsing XDC File [d:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'dll1'
Parsing XDC File [D:/vivado Projects/digilent-xdc-master/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/vivado Projects/digilent-xdc-master/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado Projects/digilent-xdc-master/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Horizon_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Horizon_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1368.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1368.254 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1368.254 ; gain = 543.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1368.254 ; gain = 543.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  {d:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  {d:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for dll1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1368.254 ; gain = 543.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'StC_reg' in module 'SPI_If'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_SendRec_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_Trans_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Adxl_Ctrl_reg' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                               00 |                         10100000
               stprepare |                               01 |                         00001001
                 stshift |                               10 |                         01011011
                  stdone |                               11 |                         00001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_reg' using encoding 'sequential' in module 'SPI_If'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        stspisendrecidle |                              000 |                          0000000
         stspipreparecmd |                              001 |                          1000001
         stspisendstartw |                              010 |                          0001011
        stspiwaitondonew |                              011 |                          0000111
         stspisendstartr |                              100 |                          0001110
        stspiwaitondoner |                              101 |                          0100100
        stspisendrecdone |                              110 |                          0010101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_SendRec_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stspitransidle |                              000 |                       0000000000
     stspiprepandsendcmd |                              001 |                       1111100001
       stspiwaitondonesr |                              010 |                       0000110011
     stspiwaitforssinact |                              011 |                       0000000010
          stspitransdone |                              100 |                       0000001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_Trans_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stadxlctrlidle |                             0000 |                     100100000000
      stadxlsendresetcmd |                             0001 |                     011001000001
     stadxlwaitresetdone |                             0010 |                     010000000011
    stadxlconf_remaining |                             0011 |                     011001000010
stadxlwaitsampleratetick |                             0100 |                     000100000110
       stadxlread_status |                             0101 |                     011001000111
         stadxlread_data |                             0110 |                     011000000101
      stadxlformatandsum |                             0111 |                     000010101101
         stadxlread_done |                             1000 |                     000001011111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Adxl_Ctrl_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1368.254 ; gain = 543.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Multipliers : 
	              11x32  Multipliers := 3     
	              32x32  Multipliers := 1     
+---Muxes : 
	  92 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 6     
	   9 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 23    
	   4 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP resulM20, operation Mode is: A*B.
DSP Report: operator resulM20 is absorbed into DSP resulM20.
DSP Report: operator resulM20 is absorbed into DSP resulM20.
DSP Report: Generating DSP resulM20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator resulM20 is absorbed into DSP resulM20.
DSP Report: operator resulM20 is absorbed into DSP resulM20.
DSP Report: Generating DSP resulM20, operation Mode is: A*B.
DSP Report: operator resulM20 is absorbed into DSP resulM20.
DSP Report: operator resulM20 is absorbed into DSP resulM20.
DSP Report: Generating DSP resulM20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator resulM20 is absorbed into DSP resulM20.
DSP Report: operator resulM20 is absorbed into DSP resulM20.
WARNING: [Synth 8-7129] Port Roll[7] in module Display_Hor is either unconnected or has no load
WARNING: [Synth 8-7129] Port Pitch[7] in module Display_Hor is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1368.254 ; gain = 543.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Display_Hor | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Display_Hor | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Display_Hor | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Display_Hor | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1376.676 ; gain = 551.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1468.738 ; gain = 644.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1475.480 ; gain = 650.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:58 . Memory (MB): peak = 1475.480 ; gain = 650.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:58 . Memory (MB): peak = 1475.480 ; gain = 650.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:58 . Memory (MB): peak = 1475.480 ; gain = 650.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:58 . Memory (MB): peak = 1475.480 ; gain = 650.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:58 . Memory (MB): peak = 1475.480 ; gain = 650.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:58 . Memory (MB): peak = 1475.480 ; gain = 650.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Horizon     | ADXL_Control/Data_Reg_reg[4][7] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|Horizon     | ADXL_Control/Data_Reg_reg[4][6] | 5      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Display_Hor | A*B          | 12     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Display_Hor | A*B          | 17     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Display_Hor | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |   596|
|4     |DSP48E1        |     3|
|5     |LUT1           |   288|
|6     |LUT2           |   950|
|7     |LUT3           |   740|
|8     |LUT4           |   232|
|9     |LUT5           |   280|
|10    |LUT6           |   686|
|11    |MUXF7          |    14|
|12    |SRL16E         |     8|
|13    |FDRE           |   696|
|14    |FDSE           |     5|
|15    |IBUF           |     2|
|16    |OBUF           |    19|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:58 . Memory (MB): peak = 1475.480 ; gain = 650.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:56 . Memory (MB): peak = 1475.480 ; gain = 613.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:58 . Memory (MB): peak = 1475.480 ; gain = 650.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1485.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 613 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1488.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e9fe94f8
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 1488.770 ; gain = 1060.215
INFO: [Common 17-1381] The checkpoint 'D:/vivado Projects/Projet 4A/HorizonVHDL/VGA/VGA.runs/synth_1/Horizon.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Horizon_utilization_synth.rpt -pb Horizon_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 31 09:20:50 2025...
