// Seed: 57319763
module module_0;
  always @(negedge id_1) begin
    assume #1  (1 | id_1);
    else $display;
  end
endmodule
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input wand id_2,
    input uwire id_3,
    output tri id_4
);
  wire id_6;
  supply0 id_7;
  wire id_8;
  module_1(
      .id_0(id_4 - 1 & 1'h0), .id_1(1), .id_2(1 == 1), .id_3(id_3)
  ); module_0(); id_9(
      id_7 == id_3, id_2
  );
  wire id_10;
  assign id_7 = 1;
  wire id_11;
endmodule
