/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -o cdefs -I defs/cc26xx/fcfg1.bf cdefs_use_reg_comment=0              \
     cdefs_use_field_comment=0 cdefs_use_field_get=0 cdefs_use_field_set=0     \
     cdefs_use_field_shift=1 cdefs_use_field_shifted_mask=1                    \
     cdefs_use_field_shifter=0 cdefs_use_reg_comment=0                         \
     cdefs_use_value_comment=0 doc_field_doc_column=0                          \
     doc_field_longname_column=0 doc_lsb_on_left=0 doc_reg_address_column=0    \
     doc_reg_direction_column=0 doc_reg_doc_column=0 doc_reg_longname_column=0 \
     doc_split_width=0
*/

#ifndef _CC26XX_FCFG1_BFGEN_DEFS_
#define _CC26XX_FCFG1_BFGEN_DEFS_

#define CC26XX_FCFG1_MISC_CONF_1_ADDR                0x000000a0
  #define CC26XX_FCFG1_MISC_CONF_1_DEVICE_MINOR_REV 0x000000ff
  #define CC26XX_FCFG1_MISC_CONF_1_DEVICE_MINOR_REV_SHIFT 0
  #define CC26XX_FCFG1_MISC_CONF_1_RESERVED        0xffffff00
  #define CC26XX_FCFG1_MISC_CONF_1_RESERVED_SHIFT  8

#define CC26XX_FCFG1_BAW_MEAS_5_ADDR                 0x000000b0
  #define CC26XX_FCFG1_BAW_MEAS_5_BAW_DT5          0x000000ff
  #define CC26XX_FCFG1_BAW_MEAS_5_BAW_DT5_SHIFT    0
  #define CC26XX_FCFG1_BAW_MEAS_5_BAW_T5           0x0000ff00
  #define CC26XX_FCFG1_BAW_MEAS_5_BAW_T5_SHIFT     8
  #define CC26XX_FCFG1_BAW_MEAS_5_BAW_D5           0xffff0000
  #define CC26XX_FCFG1_BAW_MEAS_5_BAW_D5_SHIFT     16

#define CC26XX_FCFG1_BAW_MEAS_4_ADDR                 0x000000b4
  #define CC26XX_FCFG1_BAW_MEAS_4_BAW_DT4          0x000000ff
  #define CC26XX_FCFG1_BAW_MEAS_4_BAW_DT4_SHIFT    0
  #define CC26XX_FCFG1_BAW_MEAS_4_BAW_T4           0x0000ff00
  #define CC26XX_FCFG1_BAW_MEAS_4_BAW_T4_SHIFT     8
  #define CC26XX_FCFG1_BAW_MEAS_4_BAW_D4           0xffff0000
  #define CC26XX_FCFG1_BAW_MEAS_4_BAW_D4_SHIFT     16

#define CC26XX_FCFG1_BAW_MEAS_3_ADDR                 0x000000b8
  #define CC26XX_FCFG1_BAW_MEAS_3_BAW_DT3          0x000000ff
  #define CC26XX_FCFG1_BAW_MEAS_3_BAW_DT3_SHIFT    0
  #define CC26XX_FCFG1_BAW_MEAS_3_BAW_T3           0x0000ff00
  #define CC26XX_FCFG1_BAW_MEAS_3_BAW_T3_SHIFT     8
  #define CC26XX_FCFG1_BAW_MEAS_3_BAW_D3           0xffff0000
  #define CC26XX_FCFG1_BAW_MEAS_3_BAW_D3_SHIFT     16

#define CC26XX_FCFG1_BAW_MEAS_2_ADDR                 0x000000bc
  #define CC26XX_FCFG1_BAW_MEAS_2_BAW_DT2          0x000000ff
  #define CC26XX_FCFG1_BAW_MEAS_2_BAW_DT2_SHIFT    0
  #define CC26XX_FCFG1_BAW_MEAS_2_BAW_T2           0x0000ff00
  #define CC26XX_FCFG1_BAW_MEAS_2_BAW_T2_SHIFT     8
  #define CC26XX_FCFG1_BAW_MEAS_2_BAW_D2           0xffff0000
  #define CC26XX_FCFG1_BAW_MEAS_2_BAW_D2_SHIFT     16

#define CC26XX_FCFG1_BAW_MEAS_1_ADDR                 0x000000c0
  #define CC26XX_FCFG1_BAW_MEAS_1_BAW_DT1          0x000000ff
  #define CC26XX_FCFG1_BAW_MEAS_1_BAW_DT1_SHIFT    0
  #define CC26XX_FCFG1_BAW_MEAS_1_BAW_T1           0x0000ff00
  #define CC26XX_FCFG1_BAW_MEAS_1_BAW_T1_SHIFT     8
  #define CC26XX_FCFG1_BAW_MEAS_1_BAW_D1           0xffff0000
  #define CC26XX_FCFG1_BAW_MEAS_1_BAW_D1_SHIFT     16

#define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_ADDR    0x000000c4
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_RFLDO_TRIM_OUTPUT 0x0000007f
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_RFLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_RESERVED 0x00003f80
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_RESERVED_SHIFT 7
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_CTL_PA0_TRIM 0x0007c000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_CTL_PA0_TRIM_SHIFT 14
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_IFAMP_TRIM 0x00f80000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_IFAMP_TRIM_SHIFT 19
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_LNA_IB 0x0f000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_LNA_IB_SHIFT 24
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_IFAMP_IB 0xf0000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV5_IFAMP_IB_SHIFT 28

#define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_ADDR    0x000000c8
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_RFLDO_TRIM_OUTPUT 0x0000007f
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_RFLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_RESERVED 0x00003f80
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_RESERVED_SHIFT 7
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_CTL_PA0_TRIM 0x0007c000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_CTL_PA0_TRIM_SHIFT 14
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_IFAMP_TRIM 0x00f80000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_IFAMP_TRIM_SHIFT 19
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_LNA_IB 0x0f000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_LNA_IB_SHIFT 24
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_IFAMP_IB 0xf0000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV6_IFAMP_IB_SHIFT 28

#define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_ADDR   0x000000cc
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_RFLDO_TRIM_OUTPUT 0x0000007f
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_RFLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_RESERVED 0x00003f80
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_RESERVED_SHIFT 7
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_CTL_PA0_TRIM 0x0007c000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_CTL_PA0_TRIM_SHIFT 14
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_IFAMP_TRIM 0x00f80000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_IFAMP_TRIM_SHIFT 19
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_LNA_IB 0x0f000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_LNA_IB_SHIFT 24
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_IFAMP_IB 0xf0000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV10_IFAMP_IB_SHIFT 28

#define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_ADDR   0x000000d0
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_RFLDO_TRIM_OUTPUT 0x0000007f
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_RFLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_RESERVED 0x00003f80
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_RESERVED_SHIFT 7
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_CTL_PA0_TRIM 0x0007c000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_CTL_PA0_TRIM_SHIFT 14
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_IFAMP_TRIM 0x00f80000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_IFAMP_TRIM_SHIFT 19
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_LNA_IB 0x0f000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_LNA_IB_SHIFT 24
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_IFAMP_IB 0xf0000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV12_IFAMP_IB_SHIFT 28

#define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_ADDR   0x000000d4
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_RFLDO_TRIM_OUTPUT 0x0000007f
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_RFLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_RESERVED 0x00003f80
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_RESERVED_SHIFT 7
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_CTL_PA0_TRIM 0x0007c000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_CTL_PA0_TRIM_SHIFT 14
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_IFAMP_TRIM 0x00f80000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_IFAMP_TRIM_SHIFT 19
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_LNA_IB 0x0f000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_LNA_IB_SHIFT 24
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_IFAMP_IB 0xf0000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV15_IFAMP_IB_SHIFT 28

#define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_ADDR   0x000000d8
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_RFLDO_TRIM_OUTPUT 0x0000007f
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_RFLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_RESERVED 0x00003f80
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_RESERVED_SHIFT 7
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_CTL_PA0_TRIM 0x0007c000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_CTL_PA0_TRIM_SHIFT 14
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_IFAMP_TRIM 0x00f80000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_IFAMP_TRIM_SHIFT 19
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_LNA_IB 0x0f000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_LNA_IB_SHIFT 24
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_IFAMP_IB 0xf0000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_DIV30_IFAMP_IB_SHIFT 28

#define CC26XX_FCFG1_CONFIG_SYNTH_DIV5_ADDR          0x000000dc
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV5_SLDO_TRIM_OUTPUT 0x0000003f
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV5_SLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV5_LDOVCO_TRIM_OUTPUT 0x00000fc0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV5_LDOVCO_TRIM_OUTPUT_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV5_RFC_MDM_DEMIQMC0 0x0ffff000
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV5_RFC_MDM_DEMIQMC0_SHIFT 12
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV5_RESERVED  0xf0000000
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV5_RESERVED_SHIFT 28

#define CC26XX_FCFG1_CONFIG_SYNTH_DIV6_ADDR          0x000000e0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV6_SLDO_TRIM_OUTPUT 0x0000003f
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV6_SLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV6_LDOVCO_TRIM_OUTPUT 0x00000fc0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV6_LDOVCO_TRIM_OUTPUT_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV6_RFC_MDM_DEMIQMC0 0x0ffff000
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV6_RFC_MDM_DEMIQMC0_SHIFT 12
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV6_RESERVED  0xf0000000
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV6_RESERVED_SHIFT 28

#define CC26XX_FCFG1_CONFIG_SYNTH_DIV10_ADDR         0x000000e4
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV10_SLDO_TRIM_OUTPUT 0x0000003f
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV10_SLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV10_LDOVCO_TRIM_OUTPUT 0x00000fc0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV10_LDOVCO_TRIM_OUTPUT_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV10_RFC_MDM_DEMIQMC0 0x0ffff000
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV10_RFC_MDM_DEMIQMC0_SHIFT 12
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV10_RESERVED 0xf0000000
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV10_RESERVED_SHIFT 28

#define CC26XX_FCFG1_CONFIG_SYNTH_DIV12_ADDR         0x000000e8
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV12_SLDO_TRIM_OUTPUT 0x0000003f
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV12_SLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV12_LDOVCO_TRIM_OUTPUT 0x00000fc0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV12_LDOVCO_TRIM_OUTPUT_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV12_RFC_MDM_DEMIQMC0 0x0ffff000
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV12_RFC_MDM_DEMIQMC0_SHIFT 12
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV12_RESERVED 0xf0000000
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV12_RESERVED_SHIFT 28

#define CC26XX_FCFG1_CONFIG_SYNTH_DIV15_ADDR         0x000000ec
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV15_SLDO_TRIM_OUTPUT 0x0000003f
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV15_SLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV15_LDOVCO_TRIM_OUTPUT 0x00000fc0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV15_LDOVCO_TRIM_OUTPUT_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV15_RFC_MDM_DEMIQMC0 0x0ffff000
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV15_RFC_MDM_DEMIQMC0_SHIFT 12
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV15_RESERVED 0xf0000000
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV15_RESERVED_SHIFT 28

#define CC26XX_FCFG1_CONFIG_SYNTH_DIV30_ADDR         0x000000f0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV30_SLDO_TRIM_OUTPUT 0x0000003f
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV30_SLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV30_LDOVCO_TRIM_OUTPUT 0x00000fc0
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV30_LDOVCO_TRIM_OUTPUT_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV30_RFC_MDM_DEMIQMC0 0x0ffff000
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV30_RFC_MDM_DEMIQMC0_SHIFT 12
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV30_RESERVED 0xf0000000
  #define CC26XX_FCFG1_CONFIG_SYNTH_DIV30_RESERVED_SHIFT 28

#define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV5_ADDR       0x000000f4
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV5_DACTRIM 0x0000003f
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV5_DACTRIM_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV5_QUANTCTLTHRES 0x000001c0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV5_QUANTCTLTHRES_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV5_RSSI_OFFSET 0x0001fe00
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV5_RSSI_OFFSET_SHIFT 9
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV5_RESERVED 0xfffe0000
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV5_RESERVED_SHIFT 17

#define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV6_ADDR       0x000000f8
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV6_DACTRIM 0x0000003f
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV6_DACTRIM_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV6_QUANTCTLTHRES 0x000001c0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV6_QUANTCTLTHRES_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV6_RSSI_OFFSET 0x0001fe00
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV6_RSSI_OFFSET_SHIFT 9
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV6_RESERVED 0xfffe0000
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV6_RESERVED_SHIFT 17

#define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV10_ADDR      0x000000fc
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV10_DACTRIM 0x0000003f
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV10_DACTRIM_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV10_QUANTCTLTHRES 0x000001c0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV10_QUANTCTLTHRES_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV10_RSSI_OFFSET 0x0001fe00
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV10_RSSI_OFFSET_SHIFT 9
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV10_RESERVED 0xfffe0000
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV10_RESERVED_SHIFT 17

#define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV12_ADDR      0x00000100
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV12_DACTRIM 0x0000003f
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV12_DACTRIM_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV12_QUANTCTLTHRES 0x000001c0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV12_QUANTCTLTHRES_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV12_RSSI_OFFSET 0x0001fe00
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV12_RSSI_OFFSET_SHIFT 9
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV12_RESERVED 0xfffe0000
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV12_RESERVED_SHIFT 17

#define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV15_ADDR      0x00000104
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV15_DACTRIM 0x0000003f
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV15_DACTRIM_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV15_QUANTCTLTHRES 0x000001c0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV15_QUANTCTLTHRES_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV15_RSSI_OFFSET 0x0001fe00
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV15_RSSI_OFFSET_SHIFT 9
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV15_RESERVED 0xfffe0000
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV15_RESERVED_SHIFT 17

#define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV30_ADDR      0x00000108
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV30_DACTRIM 0x0000003f
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV30_DACTRIM_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV30_QUANTCTLTHRES 0x000001c0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV30_QUANTCTLTHRES_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV30_RSSI_OFFSET 0x0001fe00
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV30_RSSI_OFFSET_SHIFT 9
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV30_RESERVED 0xfffe0000
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DIV30_RESERVED_SHIFT 17

#define CC26XX_FCFG1_SHDW_DIE_ID_0_ADDR              0x00000118
  #define CC26XX_FCFG1_SHDW_DIE_ID_0_ID_31_0       0xffffffff
  #define CC26XX_FCFG1_SHDW_DIE_ID_0_ID_31_0_SHIFT 0

#define CC26XX_FCFG1_SHDW_DIE_ID_1_ADDR              0x0000011c
  #define CC26XX_FCFG1_SHDW_DIE_ID_1_ID_63_32      0xffffffff
  #define CC26XX_FCFG1_SHDW_DIE_ID_1_ID_63_32_SHIFT 0

#define CC26XX_FCFG1_SHDW_DIE_ID_2_ADDR              0x00000120
  #define CC26XX_FCFG1_SHDW_DIE_ID_2_ID_95_64      0xffffffff
  #define CC26XX_FCFG1_SHDW_DIE_ID_2_ID_95_64_SHIFT 0

#define CC26XX_FCFG1_SHDW_DIE_ID_3_ADDR              0x00000124
  #define CC26XX_FCFG1_SHDW_DIE_ID_3_ID_127_96     0xffffffff
  #define CC26XX_FCFG1_SHDW_DIE_ID_3_ID_127_96_SHIFT 0

#define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_ADDR     0x00000138
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_RCOSCHF_CTRIM 0x000000ff
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_RCOSCHF_CTRIM_SHIFT 0
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_VTRIM_COARSE 0x00000f00
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_VTRIM_COARSE_SHIFT 8
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_VTRIM_DIG 0x0000f000
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_VTRIM_DIG_SHIFT 12
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_ITRIM_DIG_LDO 0x00030000
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_ITRIM_DIG_LDO_SHIFT 16
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_TRIMIREF 0x007c0000
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_TRIMIREF_SHIFT 18
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_TRIMMAG 0x07800000
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_TRIMMAG_SHIFT 23
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_SET_RCOSC_HF_COARSE_RESISTOR 0x18000000
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_SET_RCOSC_HF_COARSE_RESISTOR_SHIFT 27
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_RESERVED 0xe0000000
  #define CC26XX_FCFG1_SHDW_OSC_BIAS_LDO_TRIM_RESERVED_SHIFT 29

#define CC26XX_FCFG1_SHDW_ANA_TRIM_ADDR              0x0000013c
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_TRIMTEMP      0x0000003f
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_TRIMTEMP_SHIFT 0
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_TRIMBOD_EXTMODE 0x000007c0
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_TRIMBOD_EXTMODE_SHIFT 6
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_TRIMBOD_INTMODE 0x0000f800
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_TRIMBOD_INTMODE_SHIFT 11
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_VDDR_TRIM     0x001f0000
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_VDDR_TRIM_SHIFT 16
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_IPTAT_TRIM    0x00600000
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_IPTAT_TRIM_SHIFT 21
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_VDDR_OK_HYS   0x00800000
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_VDDR_OK_HYS_SHIFT 23
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_VDDR_ENABLE_PG1 0x01000000
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_VDDR_ENABLE_PG1_SHIFT 24
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_BOD_BANDGAP_TRIM_CNF 0x06000000
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_BOD_BANDGAP_TRIM_CNF_SHIFT 25
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_RESERVED      0xf8000000
  #define CC26XX_FCFG1_SHDW_ANA_TRIM_RESERVED_SHIFT 27

#define CC26XX_FCFG1_FLASH_NUMBER_ADDR               0x00000164
  #define CC26XX_FCFG1_FLASH_NUMBER_LOT_NUMBER     0xffffffff
  #define CC26XX_FCFG1_FLASH_NUMBER_LOT_NUMBER_SHIFT 0

#define CC26XX_FCFG1_FLASH_COORDINATE_ADDR           0x0000016c
  #define CC26XX_FCFG1_FLASH_COORDINATE_YCOORDINATE 0x0000ffff
  #define CC26XX_FCFG1_FLASH_COORDINATE_YCOORDINATE_SHIFT 0
  #define CC26XX_FCFG1_FLASH_COORDINATE_XCOORDINATE 0xffff0000
  #define CC26XX_FCFG1_FLASH_COORDINATE_XCOORDINATE_SHIFT 16

#define CC26XX_FCFG1_FLASH_E_P_ADDR                  0x00000170
  #define CC26XX_FCFG1_FLASH_E_P_EVSU              0x000000ff
  #define CC26XX_FCFG1_FLASH_E_P_EVSU_SHIFT        0
  #define CC26XX_FCFG1_FLASH_E_P_PVSU              0x0000ff00
  #define CC26XX_FCFG1_FLASH_E_P_PVSU_SHIFT        8
  #define CC26XX_FCFG1_FLASH_E_P_ESU               0x00ff0000
  #define CC26XX_FCFG1_FLASH_E_P_ESU_SHIFT         16
  #define CC26XX_FCFG1_FLASH_E_P_PSU               0xff000000
  #define CC26XX_FCFG1_FLASH_E_P_PSU_SHIFT         24

#define CC26XX_FCFG1_FLASH_C_E_P_R_ADDR              0x00000174
  #define CC26XX_FCFG1_FLASH_C_E_P_R_CVSU          0x00000fff
  #define CC26XX_FCFG1_FLASH_C_E_P_R_CVSU_SHIFT    0
  #define CC26XX_FCFG1_FLASH_C_E_P_R_A_EXEZ_SETUP  0x0000f000
  #define CC26XX_FCFG1_FLASH_C_E_P_R_A_EXEZ_SETUP_SHIFT 12
  #define CC26XX_FCFG1_FLASH_C_E_P_R_PV_ACCESS     0x00ff0000
  #define CC26XX_FCFG1_FLASH_C_E_P_R_PV_ACCESS_SHIFT 16
  #define CC26XX_FCFG1_FLASH_C_E_P_R_RVSU          0xff000000
  #define CC26XX_FCFG1_FLASH_C_E_P_R_RVSU_SHIFT    24

#define CC26XX_FCFG1_FLASH_P_R_PV_ADDR               0x00000178
  #define CC26XX_FCFG1_FLASH_P_R_PV_PVH2           0x000000ff
  #define CC26XX_FCFG1_FLASH_P_R_PV_PVH2_SHIFT     0
  #define CC26XX_FCFG1_FLASH_P_R_PV_PVH            0x0000ff00
  #define CC26XX_FCFG1_FLASH_P_R_PV_PVH_SHIFT      8
  #define CC26XX_FCFG1_FLASH_P_R_PV_RH             0x00ff0000
  #define CC26XX_FCFG1_FLASH_P_R_PV_RH_SHIFT       16
  #define CC26XX_FCFG1_FLASH_P_R_PV_PH             0xff000000
  #define CC26XX_FCFG1_FLASH_P_R_PV_PH_SHIFT       24

#define CC26XX_FCFG1_FLASH_EH_SEQ_ADDR               0x0000017c
  #define CC26XX_FCFG1_FLASH_EH_SEQ_SM_FREQUENCY   0x00000fff
  #define CC26XX_FCFG1_FLASH_EH_SEQ_SM_FREQUENCY_SHIFT 0
  #define CC26XX_FCFG1_FLASH_EH_SEQ_VSTAT          0x0000f000
  #define CC26XX_FCFG1_FLASH_EH_SEQ_VSTAT_SHIFT    12
  #define CC26XX_FCFG1_FLASH_EH_SEQ_SEQ            0x00ff0000
  #define CC26XX_FCFG1_FLASH_EH_SEQ_SEQ_SHIFT      16
  #define CC26XX_FCFG1_FLASH_EH_SEQ_EH             0xff000000
  #define CC26XX_FCFG1_FLASH_EH_SEQ_EH_SHIFT       24

#define CC26XX_FCFG1_FLASH_VHV_E_ADDR                0x00000180
  #define CC26XX_FCFG1_FLASH_VHV_E_VHV_E_STEP_HIGHT 0x0000ffff
  #define CC26XX_FCFG1_FLASH_VHV_E_VHV_E_STEP_HIGHT_SHIFT 0
  #define CC26XX_FCFG1_FLASH_VHV_E_VHV_E_START     0xffff0000
  #define CC26XX_FCFG1_FLASH_VHV_E_VHV_E_START_SHIFT 16

#define CC26XX_FCFG1_FLASH_PP_ADDR                   0x00000184
  #define CC26XX_FCFG1_FLASH_PP_MAX_PP             0x0000ffff
  #define CC26XX_FCFG1_FLASH_PP_MAX_PP_SHIFT       0
  #define CC26XX_FCFG1_FLASH_PP_RESERVED           0x00ff0000
  #define CC26XX_FCFG1_FLASH_PP_RESERVED_SHIFT     16
  #define CC26XX_FCFG1_FLASH_PP_PUMP_SU            0xff000000
  #define CC26XX_FCFG1_FLASH_PP_PUMP_SU_SHIFT      24

#define CC26XX_FCFG1_FLASH_PROG_EP_ADDR              0x00000188
  #define CC26XX_FCFG1_FLASH_PROG_EP_PROGRAM_PW    0x0000ffff
  #define CC26XX_FCFG1_FLASH_PROG_EP_PROGRAM_PW_SHIFT 0
  #define CC26XX_FCFG1_FLASH_PROG_EP_MAX_EP        0xffff0000
  #define CC26XX_FCFG1_FLASH_PROG_EP_MAX_EP_SHIFT  16

#define CC26XX_FCFG1_FLASH_ERA_PW_ADDR               0x0000018c
  #define CC26XX_FCFG1_FLASH_ERA_PW_ERASE_PW       0xffffffff
  #define CC26XX_FCFG1_FLASH_ERA_PW_ERASE_PW_SHIFT 0

#define CC26XX_FCFG1_FLASH_VHV_ADDR                  0x00000190
  #define CC26XX_FCFG1_FLASH_VHV_VHV_E             0x0000000f
  #define CC26XX_FCFG1_FLASH_VHV_VHV_E_SHIFT       0
  #define CC26XX_FCFG1_FLASH_VHV_RESERVED0         0x000000f0
  #define CC26XX_FCFG1_FLASH_VHV_RESERVED0_SHIFT   4
  #define CC26XX_FCFG1_FLASH_VHV_TRIM13_E          0x00000f00
  #define CC26XX_FCFG1_FLASH_VHV_TRIM13_E_SHIFT    8
  #define CC26XX_FCFG1_FLASH_VHV_RESERVED1         0x0000f000
  #define CC26XX_FCFG1_FLASH_VHV_RESERVED1_SHIFT   12
  #define CC26XX_FCFG1_FLASH_VHV_VHV_P             0x000f0000
  #define CC26XX_FCFG1_FLASH_VHV_VHV_P_SHIFT       16
  #define CC26XX_FCFG1_FLASH_VHV_RESERVED2         0x00f00000
  #define CC26XX_FCFG1_FLASH_VHV_RESERVED2_SHIFT   20
  #define CC26XX_FCFG1_FLASH_VHV_TRIM13_P          0x0f000000
  #define CC26XX_FCFG1_FLASH_VHV_TRIM13_P_SHIFT    24
  #define CC26XX_FCFG1_FLASH_VHV_RESERVED3         0xf0000000
  #define CC26XX_FCFG1_FLASH_VHV_RESERVED3_SHIFT   28

#define CC26XX_FCFG1_FLASH_VHV_PV_ADDR               0x00000194
  #define CC26XX_FCFG1_FLASH_VHV_PV_VINH           0x000000ff
  #define CC26XX_FCFG1_FLASH_VHV_PV_VINH_SHIFT     0
  #define CC26XX_FCFG1_FLASH_VHV_PV_VCG2P5         0x0000ff00
  #define CC26XX_FCFG1_FLASH_VHV_PV_VCG2P5_SHIFT   8
  #define CC26XX_FCFG1_FLASH_VHV_PV_VHV_PV         0x000f0000
  #define CC26XX_FCFG1_FLASH_VHV_PV_VHV_PV_SHIFT   16
  #define CC26XX_FCFG1_FLASH_VHV_PV_RESERVED0      0x00f00000
  #define CC26XX_FCFG1_FLASH_VHV_PV_RESERVED0_SHIFT 20
  #define CC26XX_FCFG1_FLASH_VHV_PV_TRIM13_PV      0x0f000000
  #define CC26XX_FCFG1_FLASH_VHV_PV_TRIM13_PV_SHIFT 24
  #define CC26XX_FCFG1_FLASH_VHV_PV_RESERVED1      0xf0000000
  #define CC26XX_FCFG1_FLASH_VHV_PV_RESERVED1_SHIFT 28

#define CC26XX_FCFG1_FLASH_V_ADDR                    0x00000198
  #define CC26XX_FCFG1_FLASH_V_RESERVED            0x000000ff
  #define CC26XX_FCFG1_FLASH_V_RESERVED_SHIFT      0
  #define CC26XX_FCFG1_FLASH_V_V_READ              0x0000ff00
  #define CC26XX_FCFG1_FLASH_V_V_READ_SHIFT        8
  #define CC26XX_FCFG1_FLASH_V_VWL_P               0x00ff0000
  #define CC26XX_FCFG1_FLASH_V_VWL_P_SHIFT         16
  #define CC26XX_FCFG1_FLASH_V_VSL_P               0xff000000
  #define CC26XX_FCFG1_FLASH_V_VSL_P_SHIFT         24

#define CC26XX_FCFG1_USER_ID_ADDR                    0x00000294
  #define CC26XX_FCFG1_USER_ID_RESERVED0           0x00000fff
  #define CC26XX_FCFG1_USER_ID_RESERVED0_SHIFT     0
  #define CC26XX_FCFG1_USER_ID_PROTOCOL            0x0000f000
  #define CC26XX_FCFG1_USER_ID_PROTOCOL_SHIFT      12
  #define CC26XX_FCFG1_USER_ID_PKG                 0x00070000
  #define CC26XX_FCFG1_USER_ID_PKG_SHIFT           16
  #define CC26XX_FCFG1_USER_ID_SEQUENCE            0x00780000
  #define CC26XX_FCFG1_USER_ID_SEQUENCE_SHIFT      19
  #define CC26XX_FCFG1_USER_ID_RESERVED23          0x03800000
  #define CC26XX_FCFG1_USER_ID_RESERVED23_SHIFT    23
  #define CC26XX_FCFG1_USER_ID_VER                 0x0c000000
  #define CC26XX_FCFG1_USER_ID_VER_SHIFT           26
  #define CC26XX_FCFG1_USER_ID_PG_REV              0xf0000000
  #define CC26XX_FCFG1_USER_ID_PG_REV_SHIFT        28

#define CC26XX_FCFG1_FLASH_OTP_DATA3_ADDR            0x000002b0
  #define CC26XX_FCFG1_FLASH_OTP_DATA3_WAIT_SYSCODE 0x000000ff
  #define CC26XX_FCFG1_FLASH_OTP_DATA3_WAIT_SYSCODE_SHIFT 0
  #define CC26XX_FCFG1_FLASH_OTP_DATA3_FLASH_SIZE  0x0000ff00
  #define CC26XX_FCFG1_FLASH_OTP_DATA3_FLASH_SIZE_SHIFT 8
  #define CC26XX_FCFG1_FLASH_OTP_DATA3_TRIM_1P7    0x00030000
  #define CC26XX_FCFG1_FLASH_OTP_DATA3_TRIM_1P7_SHIFT 16
  #define CC26XX_FCFG1_FLASH_OTP_DATA3_MAX_EC_LEVEL 0x003c0000
  #define CC26XX_FCFG1_FLASH_OTP_DATA3_MAX_EC_LEVEL_SHIFT 18
  #define CC26XX_FCFG1_FLASH_OTP_DATA3_DO_PRECOND  0x00400000
  #define CC26XX_FCFG1_FLASH_OTP_DATA3_DO_PRECOND_SHIFT 22
  #define CC26XX_FCFG1_FLASH_OTP_DATA3_EC_STEP_SIZE 0xff800000
  #define CC26XX_FCFG1_FLASH_OTP_DATA3_EC_STEP_SIZE_SHIFT 23

#define CC26XX_FCFG1_ANA2_TRIM_ADDR                  0x000002b4
  #define CC26XX_FCFG1_ANA2_TRIM_DCDC_HIGH_EN_SEL  0x00000007
  #define CC26XX_FCFG1_ANA2_TRIM_DCDC_HIGH_EN_SEL_SHIFT 0
  #define CC26XX_FCFG1_ANA2_TRIM_DCDC_LOW_EN_SEL   0x00000038
  #define CC26XX_FCFG1_ANA2_TRIM_DCDC_LOW_EN_SEL_SHIFT 3
  #define CC26XX_FCFG1_ANA2_TRIM_DEAD_TIME_TRIM    0x000000c0
  #define CC26XX_FCFG1_ANA2_TRIM_DEAD_TIME_TRIM_SHIFT 6
  #define CC26XX_FCFG1_ANA2_TRIM_DCDC_IPEAK        0x00000700
  #define CC26XX_FCFG1_ANA2_TRIM_DCDC_IPEAK_SHIFT  8
  #define CC26XX_FCFG1_ANA2_TRIM_DITHER_EN         0x00000800
  #define CC26XX_FCFG1_ANA2_TRIM_DITHER_EN_SHIFT   11
  #define CC26XX_FCFG1_ANA2_TRIM_RESERVED1         0x0000f000
  #define CC26XX_FCFG1_ANA2_TRIM_RESERVED1_SHIFT   12
  #define CC26XX_FCFG1_ANA2_TRIM_NANOAMP_RES_TRIM  0x003f0000
  #define CC26XX_FCFG1_ANA2_TRIM_NANOAMP_RES_TRIM_SHIFT 16
  #define CC26XX_FCFG1_ANA2_TRIM_ATESTLF_UDIGLDO_IBIAS_TRIM 0x00400000
  #define CC26XX_FCFG1_ANA2_TRIM_ATESTLF_UDIGLDO_IBIAS_TRIM_SHIFT 22
  #define CC26XX_FCFG1_ANA2_TRIM_SET_RCOSC_HF_FINE_RESISTOR 0x01800000
  #define CC26XX_FCFG1_ANA2_TRIM_SET_RCOSC_HF_FINE_RESISTOR_SHIFT 23
  #define CC26XX_FCFG1_ANA2_TRIM_RESERVED0         0x02000000
  #define CC26XX_FCFG1_ANA2_TRIM_RESERVED0_SHIFT   25
  #define CC26XX_FCFG1_ANA2_TRIM_RCOSCHFCTRIMFRACT 0x7c000000
  #define CC26XX_FCFG1_ANA2_TRIM_RCOSCHFCTRIMFRACT_SHIFT 26
  #define CC26XX_FCFG1_ANA2_TRIM_RCOSCHFCTRIMFRACT_EN 0x80000000
  #define CC26XX_FCFG1_ANA2_TRIM_RCOSCHFCTRIMFRACT_EN_SHIFT 31

#define CC26XX_FCFG1_LDO_TRIM_ADDR                   0x000002b8
  #define CC26XX_FCFG1_LDO_TRIM_VTRIM_DELTA        0x00000007
  #define CC26XX_FCFG1_LDO_TRIM_VTRIM_DELTA_SHIFT  0
  #define CC26XX_FCFG1_LDO_TRIM_RESERVED1          0x000000f8
  #define CC26XX_FCFG1_LDO_TRIM_RESERVED1_SHIFT    3
  #define CC26XX_FCFG1_LDO_TRIM_ITRIM_UDIGLDO      0x00000700
  #define CC26XX_FCFG1_LDO_TRIM_ITRIM_UDIGLDO_SHIFT 8
  #define CC26XX_FCFG1_LDO_TRIM_ITRIM_DIGLDO_LOAD  0x00001800
  #define CC26XX_FCFG1_LDO_TRIM_ITRIM_DIGLDO_LOAD_SHIFT 11
  #define CC26XX_FCFG1_LDO_TRIM_RESERVED2          0x0000e000
  #define CC26XX_FCFG1_LDO_TRIM_RESERVED2_SHIFT    13
  #define CC26XX_FCFG1_LDO_TRIM_GLDO_CURSRC        0x00070000
  #define CC26XX_FCFG1_LDO_TRIM_GLDO_CURSRC_SHIFT  16
  #define CC26XX_FCFG1_LDO_TRIM_RESERVED3          0x00f80000
  #define CC26XX_FCFG1_LDO_TRIM_RESERVED3_SHIFT    19
  #define CC26XX_FCFG1_LDO_TRIM_VDDR_TRIM_SLEEP    0x1f000000
  #define CC26XX_FCFG1_LDO_TRIM_VDDR_TRIM_SLEEP_SHIFT 24
  #define CC26XX_FCFG1_LDO_TRIM_RESERVED4          0xe0000000
  #define CC26XX_FCFG1_LDO_TRIM_RESERVED4_SHIFT    29

#define CC26XX_FCFG1_MAC_BLE_0_ADDR                  0x000002e8
  #define CC26XX_FCFG1_MAC_BLE_0_ADDR_0_31         0xffffffff
  #define CC26XX_FCFG1_MAC_BLE_0_ADDR_0_31_SHIFT   0

#define CC26XX_FCFG1_MAC_BLE_1_ADDR                  0x000002ec
  #define CC26XX_FCFG1_MAC_BLE_1_ADDR_32_63        0xffffffff
  #define CC26XX_FCFG1_MAC_BLE_1_ADDR_32_63_SHIFT  0

#define CC26XX_FCFG1_MAC_15_4_0_ADDR                 0x000002f0
  #define CC26XX_FCFG1_MAC_15_4_0_ADDR_0_31        0xffffffff
  #define CC26XX_FCFG1_MAC_15_4_0_ADDR_0_31_SHIFT  0

#define CC26XX_FCFG1_MAC_15_4_1_ADDR                 0x000002f4
  #define CC26XX_FCFG1_MAC_15_4_1_ADDR_32_63       0xffffffff
  #define CC26XX_FCFG1_MAC_15_4_1_ADDR_32_63_SHIFT 0

#define CC26XX_FCFG1_FLASH_OTP_DATA4_ADDR            0x00000308
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_VIN_AT_X_EXT_RD 0x00000007
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_VIN_AT_X_EXT_RD_SHIFT 0
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_IDLE_EXT_RD 0x00000008
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_IDLE_EXT_RD_SHIFT 3
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_STANDBY_EXT_RD 0x00000010
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_STANDBY_EXT_RD_SHIFT 4
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_PW_SEL_EXT_RD 0x00000060
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_PW_SEL_EXT_RD_SHIFT 5
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_MODE_SEL_EXT_RD 0x00000080
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_MODE_SEL_EXT_RD_SHIFT 7
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_VIN_AT_X_INT_RD 0x00000700
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_VIN_AT_X_INT_RD_SHIFT 8
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_IDLE_INT_RD 0x00000800
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_IDLE_INT_RD_SHIFT 11
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_STANDBY_INT_RD 0x00001000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_STANDBY_INT_RD_SHIFT 12
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_PW_SEL_INT_RD 0x00006000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_PW_SEL_INT_RD_SHIFT 13
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_MODE_SEL_INT_RD 0x00008000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_MODE_SEL_INT_RD_SHIFT 15
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_VIN_AT_X_EXT_WRT 0x00070000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_VIN_AT_X_EXT_WRT_SHIFT 16
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_IDLE_EXT_WRT 0x00080000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_IDLE_EXT_WRT_SHIFT 19
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_STANDBY_EXT_WRT 0x00100000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_STANDBY_EXT_WRT_SHIFT 20
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_PW_SEL_EXT_WRT 0x00600000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_PW_SEL_EXT_WRT_SHIFT 21
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_MODE_SEL_EXT_WRT 0x00800000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_MODE_SEL_EXT_WRT_SHIFT 23
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_VIN_AT_X_INT_WRT 0x07000000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_VIN_AT_X_INT_WRT_SHIFT 24
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_IDLE_INT_WRT 0x08000000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_IDLE_INT_WRT_SHIFT 27
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_STANDBY_INT_WRT 0x10000000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_DIS_STANDBY_INT_WRT_SHIFT 28
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_PW_SEL_INT_WRT 0x60000000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_PW_SEL_INT_WRT_SHIFT 29
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_MODE_SEL_INT_WRT 0x80000000
  #define CC26XX_FCFG1_FLASH_OTP_DATA4_STANDBY_MODE_SEL_INT_WRT_SHIFT 31

#define CC26XX_FCFG1_MISC_TRIM_ADDR                  0x0000030c
  #define CC26XX_FCFG1_MISC_TRIM_TEMPVSLOPE        0x000000ff
  #define CC26XX_FCFG1_MISC_TRIM_TEMPVSLOPE_SHIFT  0
  #define CC26XX_FCFG1_MISC_TRIM_RESERVED          0xffffff00
  #define CC26XX_FCFG1_MISC_TRIM_RESERVED_SHIFT    8

#define CC26XX_FCFG1_RCOSC_HF_TEMPCOMP_ADDR          0x00000310
  #define CC26XX_FCFG1_RCOSC_HF_TEMPCOMP_CTRIMFRACT_SLOPE 0x000000ff
  #define CC26XX_FCFG1_RCOSC_HF_TEMPCOMP_CTRIMFRACT_SLOPE_SHIFT 0
  #define CC26XX_FCFG1_RCOSC_HF_TEMPCOMP_CTRIMFRACT_QUAD 0x0000ff00
  #define CC26XX_FCFG1_RCOSC_HF_TEMPCOMP_CTRIMFRACT_QUAD_SHIFT 8
  #define CC26XX_FCFG1_RCOSC_HF_TEMPCOMP_CTRIM     0x00ff0000
  #define CC26XX_FCFG1_RCOSC_HF_TEMPCOMP_CTRIM_SHIFT 16
  #define CC26XX_FCFG1_RCOSC_HF_TEMPCOMP_FINE_RESISTOR 0xff000000
  #define CC26XX_FCFG1_RCOSC_HF_TEMPCOMP_FINE_RESISTOR_SHIFT 24

#define CC26XX_FCFG1_ICEPICK_DEVICE_ID_ADDR          0x00000318
  #define CC26XX_FCFG1_ICEPICK_DEVICE_ID_MANUFACTURER_ID 0x00000fff
  #define CC26XX_FCFG1_ICEPICK_DEVICE_ID_MANUFACTURER_ID_SHIFT 0
  #define CC26XX_FCFG1_ICEPICK_DEVICE_ID_WAFER_ID  0x0ffff000
  #define CC26XX_FCFG1_ICEPICK_DEVICE_ID_WAFER_ID_SHIFT 12
  #define CC26XX_FCFG1_ICEPICK_DEVICE_ID_PG_REV    0xf0000000
  #define CC26XX_FCFG1_ICEPICK_DEVICE_ID_PG_REV_SHIFT 28

#define CC26XX_FCFG1_FCFG1_REVISION_ADDR             0x0000031c
  #define CC26XX_FCFG1_FCFG1_REVISION_REV          0xffffffff
  #define CC26XX_FCFG1_FCFG1_REVISION_REV_SHIFT    0

#define CC26XX_FCFG1_MISC_OTP_DATA_ADDR              0x00000320
  #define CC26XX_FCFG1_MISC_OTP_DATA_TEST_PROGRAM_REV 0x000000ff
  #define CC26XX_FCFG1_MISC_OTP_DATA_TEST_PROGRAM_REV_SHIFT 0
  #define CC26XX_FCFG1_MISC_OTP_DATA_PO_TAIL_RES_TRIM 0x00000f00
  #define CC26XX_FCFG1_MISC_OTP_DATA_PO_TAIL_RES_TRIM_SHIFT 8
  #define CC26XX_FCFG1_MISC_OTP_DATA_PER_E         0x00007000
  #define CC26XX_FCFG1_MISC_OTP_DATA_PER_E_SHIFT   12
  #define CC26XX_FCFG1_MISC_OTP_DATA_PER_M         0x000f8000
  #define CC26XX_FCFG1_MISC_OTP_DATA_PER_M_SHIFT   15
  #define CC26XX_FCFG1_MISC_OTP_DATA_RCOSC_HF_CRIM 0x0ff00000
  #define CC26XX_FCFG1_MISC_OTP_DATA_RCOSC_HF_CRIM_SHIFT 20
  #define CC26XX_FCFG1_MISC_OTP_DATA_RCOSC_HF_ITUNE 0xf0000000
  #define CC26XX_FCFG1_MISC_OTP_DATA_RCOSC_HF_ITUNE_SHIFT 28

#define CC26XX_FCFG1_IOCONF_ADDR                     0x00000344
  #define CC26XX_FCFG1_IOCONF_GPIO_CNT             0x0000007f
  #define CC26XX_FCFG1_IOCONF_GPIO_CNT_SHIFT       0
  #define CC26XX_FCFG1_IOCONF_RESERVED7            0xffffff80
  #define CC26XX_FCFG1_IOCONF_RESERVED7_SHIFT      7

#define CC26XX_FCFG1_CONFIG_IF_ADC_ADDR              0x0000034c
  #define CC26XX_FCFG1_CONFIG_IF_ADC_IFANALDO_TRIM_OUTPUT 0x0000001f
  #define CC26XX_FCFG1_CONFIG_IF_ADC_IFANALDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_IF_ADC_IFDIGLDO_TRIM_OUTPUT 0x000003e0
  #define CC26XX_FCFG1_CONFIG_IF_ADC_IFDIGLDO_TRIM_OUTPUT_SHIFT 5
  #define CC26XX_FCFG1_CONFIG_IF_ADC_INT2ADJ       0x00003c00
  #define CC26XX_FCFG1_CONFIG_IF_ADC_INT2ADJ_SHIFT 10
  #define CC26XX_FCFG1_CONFIG_IF_ADC_AAFCAP        0x0000c000
  #define CC26XX_FCFG1_CONFIG_IF_ADC_AAFCAP_SHIFT  14
  #define CC26XX_FCFG1_CONFIG_IF_ADC_FF1ADJ        0x000f0000
  #define CC26XX_FCFG1_CONFIG_IF_ADC_FF1ADJ_SHIFT  16
  #define CC26XX_FCFG1_CONFIG_IF_ADC_INT3ADJ       0x00f00000
  #define CC26XX_FCFG1_CONFIG_IF_ADC_INT3ADJ_SHIFT 20
  #define CC26XX_FCFG1_CONFIG_IF_ADC_FF3ADJ        0x0f000000
  #define CC26XX_FCFG1_CONFIG_IF_ADC_FF3ADJ_SHIFT  24
  #define CC26XX_FCFG1_CONFIG_IF_ADC_FF2ADJ        0xf0000000
  #define CC26XX_FCFG1_CONFIG_IF_ADC_FF2ADJ_SHIFT  28

#define CC26XX_FCFG1_CONFIG_OSC_TOP_ADDR             0x00000350
  #define CC26XX_FCFG1_CONFIG_OSC_TOP_RCOSCLF_RTUNE_TRIM 0x00000003
  #define CC26XX_FCFG1_CONFIG_OSC_TOP_RCOSCLF_RTUNE_TRIM_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_OSC_TOP_RCOSCLF_CTUNE_TRIM 0x000003fc
  #define CC26XX_FCFG1_CONFIG_OSC_TOP_RCOSCLF_CTUNE_TRIM_SHIFT 2
  #define CC26XX_FCFG1_CONFIG_OSC_TOP_XOSC_HF_COLUMN_Q12 0x03fffc00
  #define CC26XX_FCFG1_CONFIG_OSC_TOP_XOSC_HF_COLUMN_Q12_SHIFT 10
  #define CC26XX_FCFG1_CONFIG_OSC_TOP_XOSC_HF_ROW_Q12 0x3c000000
  #define CC26XX_FCFG1_CONFIG_OSC_TOP_XOSC_HF_ROW_Q12_SHIFT 26
  #define CC26XX_FCFG1_CONFIG_OSC_TOP_RESERVED     0xc0000000
  #define CC26XX_FCFG1_CONFIG_OSC_TOP_RESERVED_SHIFT 30

#define CC26XX_FCFG1_CONFIG_RF_FRONTEND_ADDR         0x00000354
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_RFLDO_TRIM_OUTPUT 0x0000007f
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_RFLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_RESERVED 0x00001f80
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_RESERVED_SHIFT 7
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_PATRIMCOMPLETE_N 0x00002000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_PATRIMCOMPLETE_N_SHIFT 13
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_CTL_PA0_TRIM 0x0007c000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_CTL_PA0_TRIM_SHIFT 14
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_IFAMP_TRIM 0x00f80000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_IFAMP_TRIM_SHIFT 19
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_LNA_IB   0x0f000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_LNA_IB_SHIFT 24
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_IFAMP_IB 0xf0000000
  #define CC26XX_FCFG1_CONFIG_RF_FRONTEND_IFAMP_IB_SHIFT 28

#define CC26XX_FCFG1_CONFIG_SYNTH_ADDR               0x00000358
  #define CC26XX_FCFG1_CONFIG_SYNTH_SLDO_TRIM_OUTPUT 0x0000003f
  #define CC26XX_FCFG1_CONFIG_SYNTH_SLDO_TRIM_OUTPUT_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_SYNTH_LDOVCO_TRIM_OUTPUT 0x00000fc0
  #define CC26XX_FCFG1_CONFIG_SYNTH_LDOVCO_TRIM_OUTPUT_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_SYNTH_RFC_MDM_DEMIQMC0 0x0ffff000
  #define CC26XX_FCFG1_CONFIG_SYNTH_RFC_MDM_DEMIQMC0_SHIFT 12
  #define CC26XX_FCFG1_CONFIG_SYNTH_RESERVED       0xf0000000
  #define CC26XX_FCFG1_CONFIG_SYNTH_RESERVED_SHIFT 28

#define CC26XX_FCFG1_SOC_ADC_ABS_GAIN_ADDR           0x0000035c
  #define CC26XX_FCFG1_SOC_ADC_ABS_GAIN_SOC_ADC_ABS_GAIN_TEMP1 0x0000ffff
  #define CC26XX_FCFG1_SOC_ADC_ABS_GAIN_SOC_ADC_ABS_GAIN_TEMP1_SHIFT 0
  #define CC26XX_FCFG1_SOC_ADC_ABS_GAIN_RESERVED16 0xffff0000
  #define CC26XX_FCFG1_SOC_ADC_ABS_GAIN_RESERVED16_SHIFT 16

#define CC26XX_FCFG1_SOC_ADC_REL_GAIN_ADDR           0x00000360
  #define CC26XX_FCFG1_SOC_ADC_REL_GAIN_SOC_ADC_REL_GAIN_TEMP1 0x0000ffff
  #define CC26XX_FCFG1_SOC_ADC_REL_GAIN_SOC_ADC_REL_GAIN_TEMP1_SHIFT 0
  #define CC26XX_FCFG1_SOC_ADC_REL_GAIN_RESERVED16 0xffff0000
  #define CC26XX_FCFG1_SOC_ADC_REL_GAIN_RESERVED16_SHIFT 16

#define CC26XX_FCFG1_SOC_ADC_OFFSET_INT_ADDR         0x00000368
  #define CC26XX_FCFG1_SOC_ADC_OFFSET_INT_SOC_ADC_ABS_OFFSET_TEMP1 0x000000ff
  #define CC26XX_FCFG1_SOC_ADC_OFFSET_INT_SOC_ADC_ABS_OFFSET_TEMP1_SHIFT 0
  #define CC26XX_FCFG1_SOC_ADC_OFFSET_INT_RESERVED8 0x0000ff00
  #define CC26XX_FCFG1_SOC_ADC_OFFSET_INT_RESERVED8_SHIFT 8
  #define CC26XX_FCFG1_SOC_ADC_OFFSET_INT_SOC_ADC_REL_OFFSET_TEMP1 0x00ff0000
  #define CC26XX_FCFG1_SOC_ADC_OFFSET_INT_SOC_ADC_REL_OFFSET_TEMP1_SHIFT 16
  #define CC26XX_FCFG1_SOC_ADC_OFFSET_INT_RESERVED24 0xff000000
  #define CC26XX_FCFG1_SOC_ADC_OFFSET_INT_RESERVED24_SHIFT 24

#define CC26XX_FCFG1_SOC_ADC_REF_TRIM_AND_OFFSET_EXT_ADDR 0x0000036c
  #define CC26XX_FCFG1_SOC_ADC_REF_TRIM_AND_OFFSET_EXT_SOC_ADC_REF_VOLTAGE_TRIM_TEMP1 0x0000003f
  #define CC26XX_FCFG1_SOC_ADC_REF_TRIM_AND_OFFSET_EXT_SOC_ADC_REF_VOLTAGE_TRIM_TEMP1_SHIFT 0
  #define CC26XX_FCFG1_SOC_ADC_REF_TRIM_AND_OFFSET_EXT_RESERVED6 0xffffffc0
  #define CC26XX_FCFG1_SOC_ADC_REF_TRIM_AND_OFFSET_EXT_RESERVED6_SHIFT 6

#define CC26XX_FCFG1_AMPCOMP_TH1_ADDR                0x00000370
  #define CC26XX_FCFG1_AMPCOMP_TH1_HPMRAMP1_TH     0x0000003f
  #define CC26XX_FCFG1_AMPCOMP_TH1_HPMRAMP1_TH_SHIFT 0
  #define CC26XX_FCFG1_AMPCOMP_TH1_IBIASCAP_LPTOHP_OL_CNT 0x000003c0
  #define CC26XX_FCFG1_AMPCOMP_TH1_IBIASCAP_LPTOHP_OL_CNT_SHIFT 6
  #define CC26XX_FCFG1_AMPCOMP_TH1_HPMRAMP3_HTH    0x0000fc00
  #define CC26XX_FCFG1_AMPCOMP_TH1_HPMRAMP3_HTH_SHIFT 10
  #define CC26XX_FCFG1_AMPCOMP_TH1_RESERVED0       0x00030000
  #define CC26XX_FCFG1_AMPCOMP_TH1_RESERVED0_SHIFT 16
  #define CC26XX_FCFG1_AMPCOMP_TH1_HPMRAMP3_LTH    0x00fc0000
  #define CC26XX_FCFG1_AMPCOMP_TH1_HPMRAMP3_LTH_SHIFT 18
  #define CC26XX_FCFG1_AMPCOMP_TH1_RESERVED1       0xff000000
  #define CC26XX_FCFG1_AMPCOMP_TH1_RESERVED1_SHIFT 24

#define CC26XX_FCFG1_AMPCOMP_TH2_ADDR                0x00000374
  #define CC26XX_FCFG1_AMPCOMP_TH2_RESERVED0       0x00000003
  #define CC26XX_FCFG1_AMPCOMP_TH2_RESERVED0_SHIFT 0
  #define CC26XX_FCFG1_AMPCOMP_TH2_ADC_COMP_AMPTH_HPM 0x000000fc
  #define CC26XX_FCFG1_AMPCOMP_TH2_ADC_COMP_AMPTH_HPM_SHIFT 2
  #define CC26XX_FCFG1_AMPCOMP_TH2_RESERVED1       0x00000300
  #define CC26XX_FCFG1_AMPCOMP_TH2_RESERVED1_SHIFT 8
  #define CC26XX_FCFG1_AMPCOMP_TH2_ADC_COMP_AMPTH_LPM 0x0000fc00
  #define CC26XX_FCFG1_AMPCOMP_TH2_ADC_COMP_AMPTH_LPM_SHIFT 10
  #define CC26XX_FCFG1_AMPCOMP_TH2_RESERVED2       0x00030000
  #define CC26XX_FCFG1_AMPCOMP_TH2_RESERVED2_SHIFT 16
  #define CC26XX_FCFG1_AMPCOMP_TH2_LPMUPDATE_HTM   0x00fc0000
  #define CC26XX_FCFG1_AMPCOMP_TH2_LPMUPDATE_HTM_SHIFT 18
  #define CC26XX_FCFG1_AMPCOMP_TH2_RESERVED3       0x03000000
  #define CC26XX_FCFG1_AMPCOMP_TH2_RESERVED3_SHIFT 24
  #define CC26XX_FCFG1_AMPCOMP_TH2_LPMUPDATE_LTH   0xfc000000
  #define CC26XX_FCFG1_AMPCOMP_TH2_LPMUPDATE_LTH_SHIFT 26

#define CC26XX_FCFG1_AMPCOMP_CTRL1_ADDR              0x00000378
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_IBIASCAP_HPTOLP_OL_CNT 0x0000000f
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_IBIASCAP_HPTOLP_OL_CNT_SHIFT 0
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_CAP_STEP      0x000000f0
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_CAP_STEP_SHIFT 4
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_LPM_IBIAS_WAIT_CNT_FINAL 0x0000ff00
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_LPM_IBIAS_WAIT_CNT_FINAL_SHIFT 8
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_IBIAS_INIT    0x000f0000
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_IBIAS_INIT_SHIFT 16
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_IBIAS_OFFSET  0x00f00000
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_IBIAS_OFFSET_SHIFT 20
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_RESERVED0     0x3f000000
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_RESERVED0_SHIFT 24
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_AMPCOMP_REQ_MODE 0x40000000
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_AMPCOMP_REQ_MODE_SHIFT 30
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_RESERVED1     0x80000000
  #define CC26XX_FCFG1_AMPCOMP_CTRL1_RESERVED1_SHIFT 31

#define CC26XX_FCFG1_ANABYPASS_VALUE2_ADDR           0x0000037c
  #define CC26XX_FCFG1_ANABYPASS_VALUE2_XOSC_HF_IBIASTHERM 0x00003fff
  #define CC26XX_FCFG1_ANABYPASS_VALUE2_XOSC_HF_IBIASTHERM_SHIFT 0
  #define CC26XX_FCFG1_ANABYPASS_VALUE2_RESERVED   0xffffc000
  #define CC26XX_FCFG1_ANABYPASS_VALUE2_RESERVED_SHIFT 14

#define CC26XX_FCFG1_CONFIG_MISC_ADC_ADDR            0x00000380
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DACTRIM     0x0000003f
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_DACTRIM_SHIFT 0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_QUANTCTLTHRES 0x000001c0
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_QUANTCTLTHRES_SHIFT 6
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_RSSI_OFFSET 0x0001fe00
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_RSSI_OFFSET_SHIFT 9
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_RSSITRIMCOMPLETE_N 0x00020000
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_RSSITRIMCOMPLETE_N_SHIFT 17
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_RESERVED    0xfffc0000
  #define CC26XX_FCFG1_CONFIG_MISC_ADC_RESERVED_SHIFT 18

#define CC26XX_FCFG1_VOLT_TRIM_ADDR                  0x00000388
  #define CC26XX_FCFG1_VOLT_TRIM_TRIMBOD_H         0x0000001f
  #define CC26XX_FCFG1_VOLT_TRIM_TRIMBOD_H_SHIFT   0
  #define CC26XX_FCFG1_VOLT_TRIM_RESERVED0         0x000000e0
  #define CC26XX_FCFG1_VOLT_TRIM_RESERVED0_SHIFT   5
  #define CC26XX_FCFG1_VOLT_TRIM_VDDR_TRIM_SLEEP_H 0x00001f00
  #define CC26XX_FCFG1_VOLT_TRIM_VDDR_TRIM_SLEEP_H_SHIFT 8
  #define CC26XX_FCFG1_VOLT_TRIM_RESERVED1         0x0000e000
  #define CC26XX_FCFG1_VOLT_TRIM_RESERVED1_SHIFT   13
  #define CC26XX_FCFG1_VOLT_TRIM_VDDR_TRIM_H       0x001f0000
  #define CC26XX_FCFG1_VOLT_TRIM_VDDR_TRIM_H_SHIFT 16
  #define CC26XX_FCFG1_VOLT_TRIM_RESERVED2         0x00e00000
  #define CC26XX_FCFG1_VOLT_TRIM_RESERVED2_SHIFT   21
  #define CC26XX_FCFG1_VOLT_TRIM_VDDR_TRIM_HH      0x1f000000
  #define CC26XX_FCFG1_VOLT_TRIM_VDDR_TRIM_HH_SHIFT 24
  #define CC26XX_FCFG1_VOLT_TRIM_RESERVED3         0xe0000000
  #define CC26XX_FCFG1_VOLT_TRIM_RESERVED3_SHIFT   29

#define CC26XX_FCFG1_OSC_CONF_ADDR                   0x0000038c
  #define CC26XX_FCFG1_OSC_CONF_BAW_DIV3_BYPASS    0x00000001
  #define CC26XX_FCFG1_OSC_CONF_BAW_DIV3_BYPASS_SHIFT 0
  #define CC26XX_FCFG1_OSC_CONF_BAW_SERIES_CAP     0x00000006
  #define CC26XX_FCFG1_OSC_CONF_BAW_SERIES_CAP_SHIFT 1
  #define CC26XX_FCFG1_OSC_CONF_RESERVED2          0x00000018
  #define CC26XX_FCFG1_OSC_CONF_RESERVED2_SHIFT    3
  #define CC26XX_FCFG1_OSC_CONF_BAW_BIAS_RECHARGE_DELAY 0x00000060
  #define CC26XX_FCFG1_OSC_CONF_BAW_BIAS_RECHARGE_DELAY_SHIFT 5
  #define CC26XX_FCFG1_OSC_CONF_BAW_FILTER_EN      0x00000080
  #define CC26XX_FCFG1_OSC_CONF_BAW_FILTER_EN_SHIFT 7
  #define CC26XX_FCFG1_OSC_CONF_BAW_BIAS_RES_SET   0x00000f00
  #define CC26XX_FCFG1_OSC_CONF_BAW_BIAS_RES_SET_SHIFT 8
  #define CC26XX_FCFG1_OSC_CONF_BAW_CURRMIRR_RATIO 0x0000f000
  #define CC26XX_FCFG1_OSC_CONF_BAW_CURRMIRR_RATIO_SHIFT 12
  #define CC26XX_FCFG1_OSC_CONF_BAW_BIAS_HOLD_MODE_EN 0x00010000
  #define CC26XX_FCFG1_OSC_CONF_BAW_BIAS_HOLD_MODE_EN_SHIFT 16
  #define CC26XX_FCFG1_OSC_CONF_BAW_OPTION         0x00020000
  #define CC26XX_FCFG1_OSC_CONF_BAW_OPTION_SHIFT   17
  #define CC26XX_FCFG1_OSC_CONF_XOSC_OPTION        0x00040000
  #define CC26XX_FCFG1_OSC_CONF_XOSC_OPTION_SHIFT  18
  #define CC26XX_FCFG1_OSC_CONF_XOSC_HF_FAST_START 0x00180000
  #define CC26XX_FCFG1_OSC_CONF_XOSC_HF_FAST_START_SHIFT 19
  #define CC26XX_FCFG1_OSC_CONF_XOSCLF_CMIRRWR_RATIO 0x01e00000
  #define CC26XX_FCFG1_OSC_CONF_XOSCLF_CMIRRWR_RATIO_SHIFT 21
  #define CC26XX_FCFG1_OSC_CONF_XOSCLF_REGULATOR_TRIM 0x06000000
  #define CC26XX_FCFG1_OSC_CONF_XOSCLF_REGULATOR_TRIM_SHIFT 25
  #define CC26XX_FCFG1_OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM 0x08000000
  #define CC26XX_FCFG1_OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM_SHIFT 27
  #define CC26XX_FCFG1_OSC_CONF_ADC_SH_MODE_EN     0x10000000
  #define CC26XX_FCFG1_OSC_CONF_ADC_SH_MODE_EN_SHIFT 28
  #define CC26XX_FCFG1_OSC_CONF_ADC_SH_VBUF_EN     0x20000000
  #define CC26XX_FCFG1_OSC_CONF_ADC_SH_VBUF_EN_SHIFT 29
  #define CC26XX_FCFG1_OSC_CONF_RESERVED1          0xc0000000
  #define CC26XX_FCFG1_OSC_CONF_RESERVED1_SHIFT    30

#define CC26XX_FCFG1_CAP_TRIM_ADDR                   0x00000394
  #define CC26XX_FCFG1_CAP_TRIM_FLUX_CAP_0P4_TRIM  0x0000ffff
  #define CC26XX_FCFG1_CAP_TRIM_FLUX_CAP_0P4_TRIM_SHIFT 0
  #define CC26XX_FCFG1_CAP_TRIM_FLUX_CAP_0P28_TRIM 0xffff0000
  #define CC26XX_FCFG1_CAP_TRIM_FLUX_CAP_0P28_TRIM_SHIFT 16

#define CC26XX_FCFG1_MISC_OTP_DATA_1_ADDR            0x00000398
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_IDAC_STEP   0x0000000f
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_IDAC_STEP_SHIFT 0
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_LPM_IBIAS_WAIT_CNT 0x000003f0
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_LPM_IBIAS_WAIT_CNT_SHIFT 4
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_HPM_IBIAS_WAIT_CNT 0x000ffc00
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_HPM_IBIAS_WAIT_CNT_SHIFT 10
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_DBLR_LOOP_FILTER_RESET_VOLTAGE 0x00300000
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_DBLR_LOOP_FILTER_RESET_VOLTAGE_SHIFT 20
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_LP_BUF_ITRIM 0x00c00000
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_LP_BUF_ITRIM_SHIFT 22
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_HP_BUF_ITRIM 0x07000000
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_HP_BUF_ITRIM_SHIFT 24
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_PEAK_DET_ITRIM 0x18000000
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_PEAK_DET_ITRIM_SHIFT 27
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_RESERVED    0xe0000000
  #define CC26XX_FCFG1_MISC_OTP_DATA_1_RESERVED_SHIFT 29

#define CC26XX_FCFG1_PWD_CURR_20C_ADDR               0x0000039c
  #define CC26XX_FCFG1_PWD_CURR_20C_BASELINE       0x000000ff
  #define CC26XX_FCFG1_PWD_CURR_20C_BASELINE_SHIFT 0
  #define CC26XX_FCFG1_PWD_CURR_20C_DELTA_XOSC_LPM 0x0000ff00
  #define CC26XX_FCFG1_PWD_CURR_20C_DELTA_XOSC_LPM_SHIFT 8
  #define CC26XX_FCFG1_PWD_CURR_20C_DELTA_RFMEM_RET 0x00ff0000
  #define CC26XX_FCFG1_PWD_CURR_20C_DELTA_RFMEM_RET_SHIFT 16
  #define CC26XX_FCFG1_PWD_CURR_20C_DELTA_CACHE_REF 0xff000000
  #define CC26XX_FCFG1_PWD_CURR_20C_DELTA_CACHE_REF_SHIFT 24

#define CC26XX_FCFG1_PWD_CURR_35C_ADDR               0x000003a0
  #define CC26XX_FCFG1_PWD_CURR_35C_BASELINE       0x000000ff
  #define CC26XX_FCFG1_PWD_CURR_35C_BASELINE_SHIFT 0
  #define CC26XX_FCFG1_PWD_CURR_35C_DELTA_XOSC_LPM 0x0000ff00
  #define CC26XX_FCFG1_PWD_CURR_35C_DELTA_XOSC_LPM_SHIFT 8
  #define CC26XX_FCFG1_PWD_CURR_35C_DELTA_RFMEM_RET 0x00ff0000
  #define CC26XX_FCFG1_PWD_CURR_35C_DELTA_RFMEM_RET_SHIFT 16
  #define CC26XX_FCFG1_PWD_CURR_35C_DELTA_CACHE_REF 0xff000000
  #define CC26XX_FCFG1_PWD_CURR_35C_DELTA_CACHE_REF_SHIFT 24

#define CC26XX_FCFG1_PWD_CURR_50C_ADDR               0x000003a4
  #define CC26XX_FCFG1_PWD_CURR_50C_BASELINE       0x000000ff
  #define CC26XX_FCFG1_PWD_CURR_50C_BASELINE_SHIFT 0
  #define CC26XX_FCFG1_PWD_CURR_50C_DELTA_XOSC_LPM 0x0000ff00
  #define CC26XX_FCFG1_PWD_CURR_50C_DELTA_XOSC_LPM_SHIFT 8
  #define CC26XX_FCFG1_PWD_CURR_50C_DELTA_RFMEM_RET 0x00ff0000
  #define CC26XX_FCFG1_PWD_CURR_50C_DELTA_RFMEM_RET_SHIFT 16
  #define CC26XX_FCFG1_PWD_CURR_50C_DELTA_CACHE_REF 0xff000000
  #define CC26XX_FCFG1_PWD_CURR_50C_DELTA_CACHE_REF_SHIFT 24

#define CC26XX_FCFG1_PWD_CURR_65C_ADDR               0x000003a8
  #define CC26XX_FCFG1_PWD_CURR_65C_BASELINE       0x000000ff
  #define CC26XX_FCFG1_PWD_CURR_65C_BASELINE_SHIFT 0
  #define CC26XX_FCFG1_PWD_CURR_65C_DELTA_XOSC_LPM 0x0000ff00
  #define CC26XX_FCFG1_PWD_CURR_65C_DELTA_XOSC_LPM_SHIFT 8
  #define CC26XX_FCFG1_PWD_CURR_65C_DELTA_RFMEM_RET 0x00ff0000
  #define CC26XX_FCFG1_PWD_CURR_65C_DELTA_RFMEM_RET_SHIFT 16
  #define CC26XX_FCFG1_PWD_CURR_65C_DELTA_CACHE_REF 0xff000000
  #define CC26XX_FCFG1_PWD_CURR_65C_DELTA_CACHE_REF_SHIFT 24

#define CC26XX_FCFG1_PWD_CURR_80C_ADDR               0x000003ac
  #define CC26XX_FCFG1_PWD_CURR_80C_BASELINE       0x000000ff
  #define CC26XX_FCFG1_PWD_CURR_80C_BASELINE_SHIFT 0
  #define CC26XX_FCFG1_PWD_CURR_80C_DELTA_XOSC_LPM 0x0000ff00
  #define CC26XX_FCFG1_PWD_CURR_80C_DELTA_XOSC_LPM_SHIFT 8
  #define CC26XX_FCFG1_PWD_CURR_80C_DELTA_RFMEM_RET 0x00ff0000
  #define CC26XX_FCFG1_PWD_CURR_80C_DELTA_RFMEM_RET_SHIFT 16
  #define CC26XX_FCFG1_PWD_CURR_80C_DELTA_CACHE_REF 0xff000000
  #define CC26XX_FCFG1_PWD_CURR_80C_DELTA_CACHE_REF_SHIFT 24

#define CC26XX_FCFG1_PWD_CURR_95C_ADDR               0x000003b0
  #define CC26XX_FCFG1_PWD_CURR_95C_BASELINE       0x000000ff
  #define CC26XX_FCFG1_PWD_CURR_95C_BASELINE_SHIFT 0
  #define CC26XX_FCFG1_PWD_CURR_95C_DELTA_XOSC_LPM 0x0000ff00
  #define CC26XX_FCFG1_PWD_CURR_95C_DELTA_XOSC_LPM_SHIFT 8
  #define CC26XX_FCFG1_PWD_CURR_95C_DELTA_RFMEM_RET 0x00ff0000
  #define CC26XX_FCFG1_PWD_CURR_95C_DELTA_RFMEM_RET_SHIFT 16
  #define CC26XX_FCFG1_PWD_CURR_95C_DELTA_CACHE_REF 0xff000000
  #define CC26XX_FCFG1_PWD_CURR_95C_DELTA_CACHE_REF_SHIFT 24

#define CC26XX_FCFG1_PWD_CURR_110C_ADDR              0x000003b4
  #define CC26XX_FCFG1_PWD_CURR_110C_BASELINE      0x000000ff
  #define CC26XX_FCFG1_PWD_CURR_110C_BASELINE_SHIFT 0
  #define CC26XX_FCFG1_PWD_CURR_110C_DELTA_XOSC_LPM 0x0000ff00
  #define CC26XX_FCFG1_PWD_CURR_110C_DELTA_XOSC_LPM_SHIFT 8
  #define CC26XX_FCFG1_PWD_CURR_110C_DELTA_RFMEM_RET 0x00ff0000
  #define CC26XX_FCFG1_PWD_CURR_110C_DELTA_RFMEM_RET_SHIFT 16
  #define CC26XX_FCFG1_PWD_CURR_110C_DELTA_CACHE_REF 0xff000000
  #define CC26XX_FCFG1_PWD_CURR_110C_DELTA_CACHE_REF_SHIFT 24

#define CC26XX_FCFG1_PWD_CURR_125C_ADDR              0x000003b8
  #define CC26XX_FCFG1_PWD_CURR_125C_BASELINE      0x000000ff
  #define CC26XX_FCFG1_PWD_CURR_125C_BASELINE_SHIFT 0
  #define CC26XX_FCFG1_PWD_CURR_125C_DELTA_XOSC_LPM 0x0000ff00
  #define CC26XX_FCFG1_PWD_CURR_125C_DELTA_XOSC_LPM_SHIFT 8
  #define CC26XX_FCFG1_PWD_CURR_125C_DELTA_RFMEM_RET 0x00ff0000
  #define CC26XX_FCFG1_PWD_CURR_125C_DELTA_RFMEM_RET_SHIFT 16
  #define CC26XX_FCFG1_PWD_CURR_125C_DELTA_CACHE_REF 0xff000000
  #define CC26XX_FCFG1_PWD_CURR_125C_DELTA_CACHE_REF_SHIFT 24

#endif

