m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/17.1
vdual_port_ram
!s110 1644237698
!i10b 1
!s100 A>k@<[]0W7]XYzNJ:I^<71
I:Jn^dG@4K5BFW7;SoY_3]0
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/dual_port
w1643984103
8C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/dual_port/dualport_ram.v
FC:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/dual_port/dualport_ram.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1644237698.000000
!s107 C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/dual_port/dualport_ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/dual_port/dualport_ram.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vdual_port_ram_tb
!s110 1644237697
!i10b 1
!s100 A>?bYLc9Ba?ShF@G7@4LG1
I`6:f18BgKcFKPJ?gCiJzh2
R0
R1
w1644237690
8C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/dual_port/dual_port_ram_tb.v
FC:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/dual_port/dual_port_ram_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1644237697.000000
!s107 C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/dual_port/dual_port_ram_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/dual_port/dual_port_ram_tb.v|
!i113 1
R3
R4
