// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_56 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_392_p2;
reg   [0:0] icmp_ln86_reg_1360;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1360_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1239_fu_398_p2;
reg   [0:0] icmp_ln86_1239_reg_1367;
reg   [0:0] icmp_ln86_1239_reg_1367_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1240_fu_404_p2;
reg   [0:0] icmp_ln86_1240_reg_1373;
wire   [0:0] icmp_ln86_1241_fu_410_p2;
reg   [0:0] icmp_ln86_1241_reg_1379;
reg   [0:0] icmp_ln86_1241_reg_1379_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1242_fu_416_p2;
reg   [0:0] icmp_ln86_1242_reg_1385;
reg   [0:0] icmp_ln86_1242_reg_1385_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1243_fu_422_p2;
reg   [0:0] icmp_ln86_1243_reg_1391;
reg   [0:0] icmp_ln86_1243_reg_1391_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1243_reg_1391_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1243_reg_1391_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1244_fu_428_p2;
reg   [0:0] icmp_ln86_1244_reg_1397;
wire   [0:0] icmp_ln86_1245_fu_434_p2;
reg   [0:0] icmp_ln86_1245_reg_1403;
reg   [0:0] icmp_ln86_1245_reg_1403_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1246_fu_440_p2;
reg   [0:0] icmp_ln86_1246_reg_1410;
reg   [0:0] icmp_ln86_1246_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1246_reg_1410_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1247_fu_446_p2;
reg   [0:0] icmp_ln86_1247_reg_1416;
reg   [0:0] icmp_ln86_1247_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1247_reg_1416_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1247_reg_1416_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1248_fu_452_p2;
reg   [0:0] icmp_ln86_1248_reg_1422;
reg   [0:0] icmp_ln86_1248_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1248_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1248_reg_1422_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1249_fu_458_p2;
reg   [0:0] icmp_ln86_1249_reg_1428;
reg   [0:0] icmp_ln86_1249_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1249_reg_1428_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1249_reg_1428_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1249_reg_1428_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1250_fu_464_p2;
reg   [0:0] icmp_ln86_1250_reg_1434;
reg   [0:0] icmp_ln86_1250_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1250_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1250_reg_1434_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1250_reg_1434_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1250_reg_1434_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1251_fu_470_p2;
reg   [0:0] icmp_ln86_1251_reg_1440;
wire   [0:0] icmp_ln86_1252_fu_476_p2;
reg   [0:0] icmp_ln86_1252_reg_1446;
reg   [0:0] icmp_ln86_1252_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1252_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1252_reg_1446_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1252_reg_1446_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1252_reg_1446_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1252_reg_1446_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1253_fu_482_p2;
reg   [0:0] icmp_ln86_1253_reg_1452;
reg   [0:0] icmp_ln86_1253_reg_1452_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1254_fu_488_p2;
reg   [0:0] icmp_ln86_1254_reg_1457;
reg   [0:0] icmp_ln86_1254_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1254_reg_1457_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1255_fu_494_p2;
reg   [0:0] icmp_ln86_1255_reg_1462;
reg   [0:0] icmp_ln86_1255_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1255_reg_1462_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1256_fu_500_p2;
reg   [0:0] icmp_ln86_1256_reg_1467;
reg   [0:0] icmp_ln86_1256_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1256_reg_1467_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1257_fu_506_p2;
reg   [0:0] icmp_ln86_1257_reg_1472;
reg   [0:0] icmp_ln86_1257_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1257_reg_1472_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1257_reg_1472_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1258_fu_512_p2;
reg   [0:0] icmp_ln86_1258_reg_1477;
reg   [0:0] icmp_ln86_1258_reg_1477_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1258_reg_1477_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1258_reg_1477_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1259_fu_518_p2;
reg   [0:0] icmp_ln86_1259_reg_1482;
reg   [0:0] icmp_ln86_1259_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1259_reg_1482_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1259_reg_1482_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1260_fu_524_p2;
reg   [0:0] icmp_ln86_1260_reg_1487;
reg   [0:0] icmp_ln86_1260_reg_1487_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1260_reg_1487_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1260_reg_1487_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1260_reg_1487_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1261_fu_530_p2;
reg   [0:0] icmp_ln86_1261_reg_1492;
reg   [0:0] icmp_ln86_1261_reg_1492_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1261_reg_1492_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1261_reg_1492_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1261_reg_1492_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1262_fu_536_p2;
reg   [0:0] icmp_ln86_1262_reg_1497;
reg   [0:0] icmp_ln86_1262_reg_1497_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1262_reg_1497_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1262_reg_1497_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1262_reg_1497_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1263_fu_542_p2;
reg   [0:0] icmp_ln86_1263_reg_1502;
reg   [0:0] icmp_ln86_1263_reg_1502_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1263_reg_1502_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1263_reg_1502_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1263_reg_1502_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1263_reg_1502_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1264_fu_548_p2;
reg   [0:0] icmp_ln86_1264_reg_1507;
reg   [0:0] icmp_ln86_1264_reg_1507_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1264_reg_1507_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1264_reg_1507_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1264_reg_1507_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1264_reg_1507_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1265_fu_554_p2;
reg   [0:0] icmp_ln86_1265_reg_1512;
reg   [0:0] icmp_ln86_1265_reg_1512_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1265_reg_1512_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1265_reg_1512_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1265_reg_1512_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1265_reg_1512_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1266_fu_560_p2;
reg   [0:0] icmp_ln86_1266_reg_1517;
reg   [0:0] icmp_ln86_1266_reg_1517_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1266_reg_1517_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1266_reg_1517_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1266_reg_1517_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1266_reg_1517_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1266_reg_1517_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_566_p2;
reg   [0:0] xor_ln104_reg_1522;
wire   [0:0] and_ln102_fu_572_p2;
reg   [0:0] and_ln102_reg_1528;
wire   [0:0] and_ln102_1445_fu_576_p2;
reg   [0:0] and_ln102_1445_reg_1534;
reg   [0:0] and_ln102_1445_reg_1534_pp0_iter2_reg;
reg   [0:0] and_ln102_1445_reg_1534_pp0_iter3_reg;
reg   [0:0] and_ln102_1445_reg_1534_pp0_iter4_reg;
wire   [0:0] and_ln102_1446_fu_590_p2;
reg   [0:0] and_ln102_1446_reg_1541;
wire   [0:0] and_ln104_227_fu_605_p2;
reg   [0:0] and_ln104_227_reg_1549;
reg   [0:0] and_ln104_227_reg_1549_pp0_iter2_reg;
reg   [0:0] and_ln104_227_reg_1549_pp0_iter3_reg;
reg   [0:0] and_ln104_227_reg_1549_pp0_iter4_reg;
reg   [0:0] and_ln104_227_reg_1549_pp0_iter5_reg;
reg   [0:0] and_ln104_227_reg_1549_pp0_iter6_reg;
reg   [0:0] and_ln104_227_reg_1549_pp0_iter7_reg;
wire   [0:0] and_ln102_1456_fu_611_p2;
reg   [0:0] and_ln102_1456_reg_1556;
reg   [0:0] and_ln102_1456_reg_1556_pp0_iter2_reg;
reg   [0:0] and_ln102_1456_reg_1556_pp0_iter3_reg;
reg   [0:0] and_ln102_1456_reg_1556_pp0_iter4_reg;
reg   [0:0] and_ln102_1456_reg_1556_pp0_iter5_reg;
wire   [0:0] and_ln104_229_fu_621_p2;
reg   [0:0] and_ln104_229_reg_1562;
wire   [0:0] and_ln104_224_fu_642_p2;
reg   [0:0] and_ln104_224_reg_1570;
wire   [0:0] and_ln102_1447_fu_647_p2;
reg   [0:0] and_ln102_1447_reg_1575;
reg   [0:0] and_ln102_1447_reg_1575_pp0_iter3_reg;
wire   [0:0] and_ln104_225_fu_657_p2;
reg   [0:0] and_ln104_225_reg_1582;
reg   [0:0] and_ln104_225_reg_1582_pp0_iter3_reg;
wire   [0:0] and_ln102_1451_fu_673_p2;
reg   [0:0] and_ln102_1451_reg_1588;
wire   [0:0] or_ln117_1096_fu_720_p2;
reg   [0:0] or_ln117_1096_reg_1593;
wire   [2:0] select_ln117_1199_fu_736_p3;
reg   [2:0] select_ln117_1199_reg_1598;
wire   [0:0] or_ln117_1098_fu_744_p2;
reg   [0:0] or_ln117_1098_reg_1603;
wire   [0:0] or_ln117_1100_fu_750_p2;
reg   [0:0] or_ln117_1100_reg_1609;
wire   [0:0] or_ln117_1108_fu_754_p2;
reg   [0:0] or_ln117_1108_reg_1617;
reg   [0:0] or_ln117_1108_reg_1617_pp0_iter3_reg;
reg   [0:0] or_ln117_1108_reg_1617_pp0_iter4_reg;
wire   [0:0] and_ln102_1453_fu_767_p2;
reg   [0:0] and_ln102_1453_reg_1626;
wire   [0:0] or_ln117_1102_fu_838_p2;
reg   [0:0] or_ln117_1102_reg_1632;
wire   [3:0] select_ln117_1205_fu_851_p3;
reg   [3:0] select_ln117_1205_reg_1637;
wire   [0:0] or_ln117_1104_fu_859_p2;
reg   [0:0] or_ln117_1104_reg_1642;
wire   [0:0] and_ln102_1448_fu_863_p2;
reg   [0:0] and_ln102_1448_reg_1649;
wire   [0:0] and_ln104_226_fu_872_p2;
reg   [0:0] and_ln104_226_reg_1655;
reg   [0:0] and_ln104_226_reg_1655_pp0_iter5_reg;
wire   [0:0] and_ln102_1454_fu_887_p2;
reg   [0:0] and_ln102_1454_reg_1661;
wire   [4:0] select_ln117_1211_fu_978_p3;
reg   [4:0] select_ln117_1211_reg_1666;
wire   [0:0] or_ln117_1110_fu_985_p2;
reg   [0:0] or_ln117_1110_reg_1671;
wire   [0:0] or_ln117_1114_fu_1068_p2;
reg   [0:0] or_ln117_1114_reg_1677;
wire   [4:0] select_ln117_1217_fu_1082_p3;
reg   [4:0] select_ln117_1217_reg_1682;
wire   [0:0] or_ln117_1116_fu_1090_p2;
reg   [0:0] or_ln117_1116_reg_1687;
wire   [0:0] or_ln117_1118_fu_1146_p2;
reg   [0:0] or_ln117_1118_reg_1694;
reg   [0:0] or_ln117_1118_reg_1694_pp0_iter7_reg;
wire   [0:0] or_ln117_1120_fu_1172_p2;
reg   [0:0] or_ln117_1120_reg_1699;
wire   [4:0] select_ln117_1223_fu_1186_p3;
reg   [4:0] select_ln117_1223_reg_1704;
wire   [12:0] tmp_fu_1221_p63;
reg   [12:0] tmp_reg_1709;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_587_fu_580_p2;
wire   [0:0] and_ln104_223_fu_585_p2;
wire   [0:0] xor_ln104_591_fu_600_p2;
wire   [0:0] and_ln102_1449_fu_595_p2;
wire   [0:0] xor_ln104_598_fu_616_p2;
wire   [0:0] xor_ln104_586_fu_627_p2;
wire   [0:0] xor_ln104_588_fu_637_p2;
wire   [0:0] and_ln104_fu_632_p2;
wire   [0:0] xor_ln104_589_fu_652_p2;
wire   [0:0] xor_ln104_592_fu_663_p2;
wire   [0:0] and_ln102_1472_fu_678_p2;
wire   [0:0] and_ln104_228_fu_668_p2;
wire   [0:0] xor_ln117_fu_692_p2;
wire   [0:0] or_ln117_1094_fu_697_p2;
wire   [0:0] or_ln117_fu_687_p2;
wire   [0:0] and_ln102_1458_fu_682_p2;
wire   [1:0] zext_ln117_fu_702_p1;
wire   [0:0] or_ln117_1095_fu_706_p2;
wire   [1:0] select_ln117_fu_712_p3;
wire   [1:0] select_ln117_1198_fu_724_p3;
wire   [2:0] zext_ln117_130_fu_732_p1;
wire   [0:0] xor_ln104_593_fu_758_p2;
wire   [0:0] and_ln102_1473_fu_775_p2;
wire   [0:0] and_ln102_1452_fu_763_p2;
wire   [0:0] and_ln102_1459_fu_771_p2;
wire   [0:0] or_ln117_1097_fu_790_p2;
wire   [0:0] and_ln102_1460_fu_780_p2;
wire   [2:0] select_ln117_1200_fu_795_p3;
wire   [0:0] or_ln117_1099_fu_802_p2;
wire   [2:0] select_ln117_1201_fu_807_p3;
wire   [2:0] select_ln117_1202_fu_814_p3;
wire   [0:0] and_ln102_1461_fu_785_p2;
wire   [3:0] zext_ln117_131_fu_822_p1;
wire   [0:0] or_ln117_1101_fu_826_p2;
wire   [3:0] select_ln117_1203_fu_831_p3;
wire   [3:0] select_ln117_1204_fu_843_p3;
wire   [0:0] xor_ln104_590_fu_867_p2;
wire   [0:0] xor_ln104_594_fu_877_p2;
wire   [0:0] and_ln102_1474_fu_892_p2;
wire   [0:0] xor_ln104_595_fu_882_p2;
wire   [0:0] and_ln102_1475_fu_906_p2;
wire   [0:0] and_ln102_1462_fu_897_p2;
wire   [0:0] or_ln117_1103_fu_916_p2;
wire   [0:0] and_ln102_1463_fu_902_p2;
wire   [3:0] select_ln117_1206_fu_921_p3;
wire   [0:0] or_ln117_1105_fu_928_p2;
wire   [3:0] select_ln117_1207_fu_933_p3;
wire   [0:0] or_ln117_1106_fu_940_p2;
wire   [0:0] and_ln102_1464_fu_911_p2;
wire   [3:0] select_ln117_1208_fu_944_p3;
wire   [0:0] or_ln117_1107_fu_952_p2;
wire   [3:0] select_ln117_1209_fu_958_p3;
wire   [3:0] select_ln117_1210_fu_966_p3;
wire   [4:0] zext_ln117_132_fu_974_p1;
wire   [0:0] xor_ln104_596_fu_990_p2;
wire   [0:0] and_ln102_1476_fu_1003_p2;
wire   [0:0] and_ln102_1455_fu_995_p2;
wire   [0:0] and_ln102_1465_fu_999_p2;
wire   [0:0] or_ln117_1109_fu_1018_p2;
wire   [0:0] and_ln102_1466_fu_1008_p2;
wire   [4:0] select_ln117_1212_fu_1023_p3;
wire   [0:0] or_ln117_1111_fu_1030_p2;
wire   [4:0] select_ln117_1213_fu_1035_p3;
wire   [0:0] or_ln117_1112_fu_1042_p2;
wire   [0:0] and_ln102_1467_fu_1013_p2;
wire   [4:0] select_ln117_1214_fu_1046_p3;
wire   [0:0] or_ln117_1113_fu_1054_p2;
wire   [4:0] select_ln117_1215_fu_1060_p3;
wire   [4:0] select_ln117_1216_fu_1074_p3;
wire   [0:0] xor_ln104_597_fu_1094_p2;
wire   [0:0] and_ln102_1477_fu_1103_p2;
wire   [0:0] and_ln102_1457_fu_1099_p2;
wire   [0:0] and_ln102_1468_fu_1108_p2;
wire   [0:0] or_ln117_1115_fu_1122_p2;
wire   [0:0] and_ln102_1469_fu_1113_p2;
wire   [4:0] select_ln117_1218_fu_1127_p3;
wire   [0:0] or_ln117_1117_fu_1134_p2;
wire   [4:0] select_ln117_1219_fu_1139_p3;
wire   [0:0] and_ln102_1470_fu_1117_p2;
wire   [4:0] select_ln117_1220_fu_1150_p3;
wire   [0:0] or_ln117_1119_fu_1158_p2;
wire   [4:0] select_ln117_1221_fu_1164_p3;
wire   [4:0] select_ln117_1222_fu_1178_p3;
wire   [0:0] xor_ln104_599_fu_1194_p2;
wire   [0:0] and_ln102_1478_fu_1199_p2;
wire   [0:0] and_ln102_1471_fu_1204_p2;
wire   [0:0] or_ln117_1121_fu_1209_p2;
wire   [12:0] tmp_fu_1221_p61;
wire   [4:0] tmp_fu_1221_p62;
wire   [0:0] or_ln117_1122_fu_1349_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
wire   [4:0] tmp_fu_1221_p1;
wire   [4:0] tmp_fu_1221_p3;
wire   [4:0] tmp_fu_1221_p5;
wire   [4:0] tmp_fu_1221_p7;
wire   [4:0] tmp_fu_1221_p9;
wire   [4:0] tmp_fu_1221_p11;
wire   [4:0] tmp_fu_1221_p13;
wire   [4:0] tmp_fu_1221_p15;
wire   [4:0] tmp_fu_1221_p17;
wire   [4:0] tmp_fu_1221_p19;
wire   [4:0] tmp_fu_1221_p21;
wire   [4:0] tmp_fu_1221_p23;
wire   [4:0] tmp_fu_1221_p25;
wire   [4:0] tmp_fu_1221_p27;
wire   [4:0] tmp_fu_1221_p29;
wire   [4:0] tmp_fu_1221_p31;
wire  signed [4:0] tmp_fu_1221_p33;
wire  signed [4:0] tmp_fu_1221_p35;
wire  signed [4:0] tmp_fu_1221_p37;
wire  signed [4:0] tmp_fu_1221_p39;
wire  signed [4:0] tmp_fu_1221_p41;
wire  signed [4:0] tmp_fu_1221_p43;
wire  signed [4:0] tmp_fu_1221_p45;
wire  signed [4:0] tmp_fu_1221_p47;
wire  signed [4:0] tmp_fu_1221_p49;
wire  signed [4:0] tmp_fu_1221_p51;
wire  signed [4:0] tmp_fu_1221_p53;
wire  signed [4:0] tmp_fu_1221_p55;
wire  signed [4:0] tmp_fu_1221_p57;
wire  signed [4:0] tmp_fu_1221_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_61_5_13_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_61_5_13_1_1_x0_U1156(
    .din0(13'd7758),
    .din1(13'd6689),
    .din2(13'd8076),
    .din3(13'd642),
    .din4(13'd8183),
    .din5(13'd1151),
    .din6(13'd150),
    .din7(13'd2484),
    .din8(13'd7999),
    .din9(13'd192),
    .din10(13'd869),
    .din11(13'd127),
    .din12(13'd7930),
    .din13(13'd275),
    .din14(13'd7448),
    .din15(13'd8143),
    .din16(13'd29),
    .din17(13'd8110),
    .din18(13'd7948),
    .din19(13'd97),
    .din20(13'd237),
    .din21(13'd7750),
    .din22(13'd351),
    .din23(13'd8150),
    .din24(13'd10),
    .din25(13'd7819),
    .din26(13'd8165),
    .din27(13'd7915),
    .din28(13'd7550),
    .din29(13'd7982),
    .def(tmp_fu_1221_p61),
    .sel(tmp_fu_1221_p62),
    .dout(tmp_fu_1221_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1445_reg_1534 <= and_ln102_1445_fu_576_p2;
        and_ln102_1445_reg_1534_pp0_iter2_reg <= and_ln102_1445_reg_1534;
        and_ln102_1445_reg_1534_pp0_iter3_reg <= and_ln102_1445_reg_1534_pp0_iter2_reg;
        and_ln102_1445_reg_1534_pp0_iter4_reg <= and_ln102_1445_reg_1534_pp0_iter3_reg;
        and_ln102_1446_reg_1541 <= and_ln102_1446_fu_590_p2;
        and_ln102_1447_reg_1575 <= and_ln102_1447_fu_647_p2;
        and_ln102_1447_reg_1575_pp0_iter3_reg <= and_ln102_1447_reg_1575;
        and_ln102_1448_reg_1649 <= and_ln102_1448_fu_863_p2;
        and_ln102_1451_reg_1588 <= and_ln102_1451_fu_673_p2;
        and_ln102_1453_reg_1626 <= and_ln102_1453_fu_767_p2;
        and_ln102_1454_reg_1661 <= and_ln102_1454_fu_887_p2;
        and_ln102_1456_reg_1556 <= and_ln102_1456_fu_611_p2;
        and_ln102_1456_reg_1556_pp0_iter2_reg <= and_ln102_1456_reg_1556;
        and_ln102_1456_reg_1556_pp0_iter3_reg <= and_ln102_1456_reg_1556_pp0_iter2_reg;
        and_ln102_1456_reg_1556_pp0_iter4_reg <= and_ln102_1456_reg_1556_pp0_iter3_reg;
        and_ln102_1456_reg_1556_pp0_iter5_reg <= and_ln102_1456_reg_1556_pp0_iter4_reg;
        and_ln102_reg_1528 <= and_ln102_fu_572_p2;
        and_ln104_224_reg_1570 <= and_ln104_224_fu_642_p2;
        and_ln104_225_reg_1582 <= and_ln104_225_fu_657_p2;
        and_ln104_225_reg_1582_pp0_iter3_reg <= and_ln104_225_reg_1582;
        and_ln104_226_reg_1655 <= and_ln104_226_fu_872_p2;
        and_ln104_226_reg_1655_pp0_iter5_reg <= and_ln104_226_reg_1655;
        and_ln104_227_reg_1549 <= and_ln104_227_fu_605_p2;
        and_ln104_227_reg_1549_pp0_iter2_reg <= and_ln104_227_reg_1549;
        and_ln104_227_reg_1549_pp0_iter3_reg <= and_ln104_227_reg_1549_pp0_iter2_reg;
        and_ln104_227_reg_1549_pp0_iter4_reg <= and_ln104_227_reg_1549_pp0_iter3_reg;
        and_ln104_227_reg_1549_pp0_iter5_reg <= and_ln104_227_reg_1549_pp0_iter4_reg;
        and_ln104_227_reg_1549_pp0_iter6_reg <= and_ln104_227_reg_1549_pp0_iter5_reg;
        and_ln104_227_reg_1549_pp0_iter7_reg <= and_ln104_227_reg_1549_pp0_iter6_reg;
        and_ln104_229_reg_1562 <= and_ln104_229_fu_621_p2;
        icmp_ln86_1239_reg_1367 <= icmp_ln86_1239_fu_398_p2;
        icmp_ln86_1239_reg_1367_pp0_iter1_reg <= icmp_ln86_1239_reg_1367;
        icmp_ln86_1240_reg_1373 <= icmp_ln86_1240_fu_404_p2;
        icmp_ln86_1241_reg_1379 <= icmp_ln86_1241_fu_410_p2;
        icmp_ln86_1241_reg_1379_pp0_iter1_reg <= icmp_ln86_1241_reg_1379;
        icmp_ln86_1242_reg_1385 <= icmp_ln86_1242_fu_416_p2;
        icmp_ln86_1242_reg_1385_pp0_iter1_reg <= icmp_ln86_1242_reg_1385;
        icmp_ln86_1243_reg_1391 <= icmp_ln86_1243_fu_422_p2;
        icmp_ln86_1243_reg_1391_pp0_iter1_reg <= icmp_ln86_1243_reg_1391;
        icmp_ln86_1243_reg_1391_pp0_iter2_reg <= icmp_ln86_1243_reg_1391_pp0_iter1_reg;
        icmp_ln86_1243_reg_1391_pp0_iter3_reg <= icmp_ln86_1243_reg_1391_pp0_iter2_reg;
        icmp_ln86_1244_reg_1397 <= icmp_ln86_1244_fu_428_p2;
        icmp_ln86_1245_reg_1403 <= icmp_ln86_1245_fu_434_p2;
        icmp_ln86_1245_reg_1403_pp0_iter1_reg <= icmp_ln86_1245_reg_1403;
        icmp_ln86_1246_reg_1410 <= icmp_ln86_1246_fu_440_p2;
        icmp_ln86_1246_reg_1410_pp0_iter1_reg <= icmp_ln86_1246_reg_1410;
        icmp_ln86_1246_reg_1410_pp0_iter2_reg <= icmp_ln86_1246_reg_1410_pp0_iter1_reg;
        icmp_ln86_1247_reg_1416 <= icmp_ln86_1247_fu_446_p2;
        icmp_ln86_1247_reg_1416_pp0_iter1_reg <= icmp_ln86_1247_reg_1416;
        icmp_ln86_1247_reg_1416_pp0_iter2_reg <= icmp_ln86_1247_reg_1416_pp0_iter1_reg;
        icmp_ln86_1247_reg_1416_pp0_iter3_reg <= icmp_ln86_1247_reg_1416_pp0_iter2_reg;
        icmp_ln86_1248_reg_1422 <= icmp_ln86_1248_fu_452_p2;
        icmp_ln86_1248_reg_1422_pp0_iter1_reg <= icmp_ln86_1248_reg_1422;
        icmp_ln86_1248_reg_1422_pp0_iter2_reg <= icmp_ln86_1248_reg_1422_pp0_iter1_reg;
        icmp_ln86_1248_reg_1422_pp0_iter3_reg <= icmp_ln86_1248_reg_1422_pp0_iter2_reg;
        icmp_ln86_1249_reg_1428 <= icmp_ln86_1249_fu_458_p2;
        icmp_ln86_1249_reg_1428_pp0_iter1_reg <= icmp_ln86_1249_reg_1428;
        icmp_ln86_1249_reg_1428_pp0_iter2_reg <= icmp_ln86_1249_reg_1428_pp0_iter1_reg;
        icmp_ln86_1249_reg_1428_pp0_iter3_reg <= icmp_ln86_1249_reg_1428_pp0_iter2_reg;
        icmp_ln86_1249_reg_1428_pp0_iter4_reg <= icmp_ln86_1249_reg_1428_pp0_iter3_reg;
        icmp_ln86_1250_reg_1434 <= icmp_ln86_1250_fu_464_p2;
        icmp_ln86_1250_reg_1434_pp0_iter1_reg <= icmp_ln86_1250_reg_1434;
        icmp_ln86_1250_reg_1434_pp0_iter2_reg <= icmp_ln86_1250_reg_1434_pp0_iter1_reg;
        icmp_ln86_1250_reg_1434_pp0_iter3_reg <= icmp_ln86_1250_reg_1434_pp0_iter2_reg;
        icmp_ln86_1250_reg_1434_pp0_iter4_reg <= icmp_ln86_1250_reg_1434_pp0_iter3_reg;
        icmp_ln86_1250_reg_1434_pp0_iter5_reg <= icmp_ln86_1250_reg_1434_pp0_iter4_reg;
        icmp_ln86_1251_reg_1440 <= icmp_ln86_1251_fu_470_p2;
        icmp_ln86_1252_reg_1446 <= icmp_ln86_1252_fu_476_p2;
        icmp_ln86_1252_reg_1446_pp0_iter1_reg <= icmp_ln86_1252_reg_1446;
        icmp_ln86_1252_reg_1446_pp0_iter2_reg <= icmp_ln86_1252_reg_1446_pp0_iter1_reg;
        icmp_ln86_1252_reg_1446_pp0_iter3_reg <= icmp_ln86_1252_reg_1446_pp0_iter2_reg;
        icmp_ln86_1252_reg_1446_pp0_iter4_reg <= icmp_ln86_1252_reg_1446_pp0_iter3_reg;
        icmp_ln86_1252_reg_1446_pp0_iter5_reg <= icmp_ln86_1252_reg_1446_pp0_iter4_reg;
        icmp_ln86_1252_reg_1446_pp0_iter6_reg <= icmp_ln86_1252_reg_1446_pp0_iter5_reg;
        icmp_ln86_1253_reg_1452 <= icmp_ln86_1253_fu_482_p2;
        icmp_ln86_1253_reg_1452_pp0_iter1_reg <= icmp_ln86_1253_reg_1452;
        icmp_ln86_1254_reg_1457 <= icmp_ln86_1254_fu_488_p2;
        icmp_ln86_1254_reg_1457_pp0_iter1_reg <= icmp_ln86_1254_reg_1457;
        icmp_ln86_1254_reg_1457_pp0_iter2_reg <= icmp_ln86_1254_reg_1457_pp0_iter1_reg;
        icmp_ln86_1255_reg_1462 <= icmp_ln86_1255_fu_494_p2;
        icmp_ln86_1255_reg_1462_pp0_iter1_reg <= icmp_ln86_1255_reg_1462;
        icmp_ln86_1255_reg_1462_pp0_iter2_reg <= icmp_ln86_1255_reg_1462_pp0_iter1_reg;
        icmp_ln86_1256_reg_1467 <= icmp_ln86_1256_fu_500_p2;
        icmp_ln86_1256_reg_1467_pp0_iter1_reg <= icmp_ln86_1256_reg_1467;
        icmp_ln86_1256_reg_1467_pp0_iter2_reg <= icmp_ln86_1256_reg_1467_pp0_iter1_reg;
        icmp_ln86_1257_reg_1472 <= icmp_ln86_1257_fu_506_p2;
        icmp_ln86_1257_reg_1472_pp0_iter1_reg <= icmp_ln86_1257_reg_1472;
        icmp_ln86_1257_reg_1472_pp0_iter2_reg <= icmp_ln86_1257_reg_1472_pp0_iter1_reg;
        icmp_ln86_1257_reg_1472_pp0_iter3_reg <= icmp_ln86_1257_reg_1472_pp0_iter2_reg;
        icmp_ln86_1258_reg_1477 <= icmp_ln86_1258_fu_512_p2;
        icmp_ln86_1258_reg_1477_pp0_iter1_reg <= icmp_ln86_1258_reg_1477;
        icmp_ln86_1258_reg_1477_pp0_iter2_reg <= icmp_ln86_1258_reg_1477_pp0_iter1_reg;
        icmp_ln86_1258_reg_1477_pp0_iter3_reg <= icmp_ln86_1258_reg_1477_pp0_iter2_reg;
        icmp_ln86_1259_reg_1482 <= icmp_ln86_1259_fu_518_p2;
        icmp_ln86_1259_reg_1482_pp0_iter1_reg <= icmp_ln86_1259_reg_1482;
        icmp_ln86_1259_reg_1482_pp0_iter2_reg <= icmp_ln86_1259_reg_1482_pp0_iter1_reg;
        icmp_ln86_1259_reg_1482_pp0_iter3_reg <= icmp_ln86_1259_reg_1482_pp0_iter2_reg;
        icmp_ln86_1260_reg_1487 <= icmp_ln86_1260_fu_524_p2;
        icmp_ln86_1260_reg_1487_pp0_iter1_reg <= icmp_ln86_1260_reg_1487;
        icmp_ln86_1260_reg_1487_pp0_iter2_reg <= icmp_ln86_1260_reg_1487_pp0_iter1_reg;
        icmp_ln86_1260_reg_1487_pp0_iter3_reg <= icmp_ln86_1260_reg_1487_pp0_iter2_reg;
        icmp_ln86_1260_reg_1487_pp0_iter4_reg <= icmp_ln86_1260_reg_1487_pp0_iter3_reg;
        icmp_ln86_1261_reg_1492 <= icmp_ln86_1261_fu_530_p2;
        icmp_ln86_1261_reg_1492_pp0_iter1_reg <= icmp_ln86_1261_reg_1492;
        icmp_ln86_1261_reg_1492_pp0_iter2_reg <= icmp_ln86_1261_reg_1492_pp0_iter1_reg;
        icmp_ln86_1261_reg_1492_pp0_iter3_reg <= icmp_ln86_1261_reg_1492_pp0_iter2_reg;
        icmp_ln86_1261_reg_1492_pp0_iter4_reg <= icmp_ln86_1261_reg_1492_pp0_iter3_reg;
        icmp_ln86_1262_reg_1497 <= icmp_ln86_1262_fu_536_p2;
        icmp_ln86_1262_reg_1497_pp0_iter1_reg <= icmp_ln86_1262_reg_1497;
        icmp_ln86_1262_reg_1497_pp0_iter2_reg <= icmp_ln86_1262_reg_1497_pp0_iter1_reg;
        icmp_ln86_1262_reg_1497_pp0_iter3_reg <= icmp_ln86_1262_reg_1497_pp0_iter2_reg;
        icmp_ln86_1262_reg_1497_pp0_iter4_reg <= icmp_ln86_1262_reg_1497_pp0_iter3_reg;
        icmp_ln86_1263_reg_1502 <= icmp_ln86_1263_fu_542_p2;
        icmp_ln86_1263_reg_1502_pp0_iter1_reg <= icmp_ln86_1263_reg_1502;
        icmp_ln86_1263_reg_1502_pp0_iter2_reg <= icmp_ln86_1263_reg_1502_pp0_iter1_reg;
        icmp_ln86_1263_reg_1502_pp0_iter3_reg <= icmp_ln86_1263_reg_1502_pp0_iter2_reg;
        icmp_ln86_1263_reg_1502_pp0_iter4_reg <= icmp_ln86_1263_reg_1502_pp0_iter3_reg;
        icmp_ln86_1263_reg_1502_pp0_iter5_reg <= icmp_ln86_1263_reg_1502_pp0_iter4_reg;
        icmp_ln86_1264_reg_1507 <= icmp_ln86_1264_fu_548_p2;
        icmp_ln86_1264_reg_1507_pp0_iter1_reg <= icmp_ln86_1264_reg_1507;
        icmp_ln86_1264_reg_1507_pp0_iter2_reg <= icmp_ln86_1264_reg_1507_pp0_iter1_reg;
        icmp_ln86_1264_reg_1507_pp0_iter3_reg <= icmp_ln86_1264_reg_1507_pp0_iter2_reg;
        icmp_ln86_1264_reg_1507_pp0_iter4_reg <= icmp_ln86_1264_reg_1507_pp0_iter3_reg;
        icmp_ln86_1264_reg_1507_pp0_iter5_reg <= icmp_ln86_1264_reg_1507_pp0_iter4_reg;
        icmp_ln86_1265_reg_1512 <= icmp_ln86_1265_fu_554_p2;
        icmp_ln86_1265_reg_1512_pp0_iter1_reg <= icmp_ln86_1265_reg_1512;
        icmp_ln86_1265_reg_1512_pp0_iter2_reg <= icmp_ln86_1265_reg_1512_pp0_iter1_reg;
        icmp_ln86_1265_reg_1512_pp0_iter3_reg <= icmp_ln86_1265_reg_1512_pp0_iter2_reg;
        icmp_ln86_1265_reg_1512_pp0_iter4_reg <= icmp_ln86_1265_reg_1512_pp0_iter3_reg;
        icmp_ln86_1265_reg_1512_pp0_iter5_reg <= icmp_ln86_1265_reg_1512_pp0_iter4_reg;
        icmp_ln86_1266_reg_1517 <= icmp_ln86_1266_fu_560_p2;
        icmp_ln86_1266_reg_1517_pp0_iter1_reg <= icmp_ln86_1266_reg_1517;
        icmp_ln86_1266_reg_1517_pp0_iter2_reg <= icmp_ln86_1266_reg_1517_pp0_iter1_reg;
        icmp_ln86_1266_reg_1517_pp0_iter3_reg <= icmp_ln86_1266_reg_1517_pp0_iter2_reg;
        icmp_ln86_1266_reg_1517_pp0_iter4_reg <= icmp_ln86_1266_reg_1517_pp0_iter3_reg;
        icmp_ln86_1266_reg_1517_pp0_iter5_reg <= icmp_ln86_1266_reg_1517_pp0_iter4_reg;
        icmp_ln86_1266_reg_1517_pp0_iter6_reg <= icmp_ln86_1266_reg_1517_pp0_iter5_reg;
        icmp_ln86_reg_1360 <= icmp_ln86_fu_392_p2;
        icmp_ln86_reg_1360_pp0_iter1_reg <= icmp_ln86_reg_1360;
        or_ln117_1096_reg_1593 <= or_ln117_1096_fu_720_p2;
        or_ln117_1098_reg_1603 <= or_ln117_1098_fu_744_p2;
        or_ln117_1100_reg_1609 <= or_ln117_1100_fu_750_p2;
        or_ln117_1102_reg_1632 <= or_ln117_1102_fu_838_p2;
        or_ln117_1104_reg_1642 <= or_ln117_1104_fu_859_p2;
        or_ln117_1108_reg_1617 <= or_ln117_1108_fu_754_p2;
        or_ln117_1108_reg_1617_pp0_iter3_reg <= or_ln117_1108_reg_1617;
        or_ln117_1108_reg_1617_pp0_iter4_reg <= or_ln117_1108_reg_1617_pp0_iter3_reg;
        or_ln117_1110_reg_1671 <= or_ln117_1110_fu_985_p2;
        or_ln117_1114_reg_1677 <= or_ln117_1114_fu_1068_p2;
        or_ln117_1116_reg_1687 <= or_ln117_1116_fu_1090_p2;
        or_ln117_1118_reg_1694 <= or_ln117_1118_fu_1146_p2;
        or_ln117_1118_reg_1694_pp0_iter7_reg <= or_ln117_1118_reg_1694;
        or_ln117_1120_reg_1699 <= or_ln117_1120_fu_1172_p2;
        select_ln117_1199_reg_1598 <= select_ln117_1199_fu_736_p3;
        select_ln117_1205_reg_1637 <= select_ln117_1205_fu_851_p3;
        select_ln117_1211_reg_1666 <= select_ln117_1211_fu_978_p3;
        select_ln117_1217_reg_1682 <= select_ln117_1217_fu_1082_p3;
        select_ln117_1223_reg_1704 <= select_ln117_1223_fu_1186_p3;
        tmp_reg_1709 <= tmp_fu_1221_p63;
        xor_ln104_reg_1522 <= xor_ln104_fu_566_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_1445_fu_576_p2 = (xor_ln104_reg_1522 & icmp_ln86_1240_reg_1373);

assign and_ln102_1446_fu_590_p2 = (icmp_ln86_1241_reg_1379 & and_ln102_fu_572_p2);

assign and_ln102_1447_fu_647_p2 = (icmp_ln86_1242_reg_1385_pp0_iter1_reg & and_ln104_fu_632_p2);

assign and_ln102_1448_fu_863_p2 = (icmp_ln86_1243_reg_1391_pp0_iter3_reg & and_ln102_1445_reg_1534_pp0_iter3_reg);

assign and_ln102_1449_fu_595_p2 = (icmp_ln86_1244_reg_1397 & and_ln104_223_fu_585_p2);

assign and_ln102_1451_fu_673_p2 = (icmp_ln86_1246_reg_1410_pp0_iter1_reg & and_ln104_224_fu_642_p2);

assign and_ln102_1452_fu_763_p2 = (icmp_ln86_1247_reg_1416_pp0_iter2_reg & and_ln102_1447_reg_1575);

assign and_ln102_1453_fu_767_p2 = (icmp_ln86_1248_reg_1422_pp0_iter2_reg & and_ln104_225_reg_1582);

assign and_ln102_1454_fu_887_p2 = (icmp_ln86_1249_reg_1428_pp0_iter3_reg & and_ln102_1448_fu_863_p2);

assign and_ln102_1455_fu_995_p2 = (icmp_ln86_1250_reg_1434_pp0_iter4_reg & and_ln104_226_reg_1655);

assign and_ln102_1456_fu_611_p2 = (icmp_ln86_1251_reg_1440 & and_ln102_1449_fu_595_p2);

assign and_ln102_1457_fu_1099_p2 = (icmp_ln86_1252_reg_1446_pp0_iter5_reg & and_ln104_227_reg_1549_pp0_iter5_reg);

assign and_ln102_1458_fu_682_p2 = (icmp_ln86_1245_reg_1403_pp0_iter1_reg & and_ln102_1472_fu_678_p2);

assign and_ln102_1459_fu_771_p2 = (icmp_ln86_1254_reg_1457_pp0_iter2_reg & and_ln102_1451_reg_1588);

assign and_ln102_1460_fu_780_p2 = (and_ln104_224_reg_1570 & and_ln102_1473_fu_775_p2);

assign and_ln102_1461_fu_785_p2 = (icmp_ln86_1256_reg_1467_pp0_iter2_reg & and_ln102_1452_fu_763_p2);

assign and_ln102_1462_fu_897_p2 = (and_ln102_1474_fu_892_p2 & and_ln102_1447_reg_1575_pp0_iter3_reg);

assign and_ln102_1463_fu_902_p2 = (icmp_ln86_1258_reg_1477_pp0_iter3_reg & and_ln102_1453_reg_1626);

assign and_ln102_1464_fu_911_p2 = (and_ln104_225_reg_1582_pp0_iter3_reg & and_ln102_1475_fu_906_p2);

assign and_ln102_1465_fu_999_p2 = (icmp_ln86_1260_reg_1487_pp0_iter4_reg & and_ln102_1454_reg_1661);

assign and_ln102_1466_fu_1008_p2 = (and_ln102_1476_fu_1003_p2 & and_ln102_1448_reg_1649);

assign and_ln102_1467_fu_1013_p2 = (icmp_ln86_1262_reg_1497_pp0_iter4_reg & and_ln102_1455_fu_995_p2);

assign and_ln102_1468_fu_1108_p2 = (and_ln104_226_reg_1655_pp0_iter5_reg & and_ln102_1477_fu_1103_p2);

assign and_ln102_1469_fu_1113_p2 = (icmp_ln86_1264_reg_1507_pp0_iter5_reg & and_ln102_1456_reg_1556_pp0_iter5_reg);

assign and_ln102_1470_fu_1117_p2 = (icmp_ln86_1265_reg_1512_pp0_iter5_reg & and_ln102_1457_fu_1099_p2);

assign and_ln102_1471_fu_1204_p2 = (and_ln104_227_reg_1549_pp0_iter6_reg & and_ln102_1478_fu_1199_p2);

assign and_ln102_1472_fu_678_p2 = (icmp_ln86_1253_reg_1452_pp0_iter1_reg & and_ln102_1446_reg_1541);

assign and_ln102_1473_fu_775_p2 = (xor_ln104_593_fu_758_p2 & icmp_ln86_1255_reg_1462_pp0_iter2_reg);

assign and_ln102_1474_fu_892_p2 = (xor_ln104_594_fu_877_p2 & icmp_ln86_1257_reg_1472_pp0_iter3_reg);

assign and_ln102_1475_fu_906_p2 = (xor_ln104_595_fu_882_p2 & icmp_ln86_1259_reg_1482_pp0_iter3_reg);

assign and_ln102_1476_fu_1003_p2 = (xor_ln104_596_fu_990_p2 & icmp_ln86_1261_reg_1492_pp0_iter4_reg);

assign and_ln102_1477_fu_1103_p2 = (xor_ln104_597_fu_1094_p2 & icmp_ln86_1263_reg_1502_pp0_iter5_reg);

assign and_ln102_1478_fu_1199_p2 = (xor_ln104_599_fu_1194_p2 & icmp_ln86_1266_reg_1517_pp0_iter6_reg);

assign and_ln102_fu_572_p2 = (icmp_ln86_reg_1360 & icmp_ln86_1239_reg_1367);

assign and_ln104_223_fu_585_p2 = (xor_ln104_reg_1522 & xor_ln104_587_fu_580_p2);

assign and_ln104_224_fu_642_p2 = (xor_ln104_588_fu_637_p2 & and_ln102_reg_1528);

assign and_ln104_225_fu_657_p2 = (xor_ln104_589_fu_652_p2 & and_ln104_fu_632_p2);

assign and_ln104_226_fu_872_p2 = (xor_ln104_590_fu_867_p2 & and_ln102_1445_reg_1534_pp0_iter3_reg);

assign and_ln104_227_fu_605_p2 = (xor_ln104_591_fu_600_p2 & and_ln104_223_fu_585_p2);

assign and_ln104_228_fu_668_p2 = (xor_ln104_592_fu_663_p2 & and_ln102_1446_reg_1541);

assign and_ln104_229_fu_621_p2 = (xor_ln104_598_fu_616_p2 & and_ln102_1449_fu_595_p2);

assign and_ln104_fu_632_p2 = (xor_ln104_586_fu_627_p2 & icmp_ln86_reg_1360_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1122_fu_1349_p2[0:0] == 1'b1) ? tmp_reg_1709 : 13'd0);

assign icmp_ln86_1239_fu_398_p2 = (($signed(p_read13_int_reg) < $signed(18'd1962)) ? 1'b1 : 1'b0);

assign icmp_ln86_1240_fu_404_p2 = (($signed(p_read2_int_reg) < $signed(18'd94071)) ? 1'b1 : 1'b0);

assign icmp_ln86_1241_fu_410_p2 = (($signed(p_read11_int_reg) < $signed(18'd36)) ? 1'b1 : 1'b0);

assign icmp_ln86_1242_fu_416_p2 = (($signed(p_read6_int_reg) < $signed(18'd1034)) ? 1'b1 : 1'b0);

assign icmp_ln86_1243_fu_422_p2 = (($signed(p_read18_int_reg) < $signed(18'd92453)) ? 1'b1 : 1'b0);

assign icmp_ln86_1244_fu_428_p2 = (($signed(p_read21_int_reg) < $signed(18'd89187)) ? 1'b1 : 1'b0);

assign icmp_ln86_1245_fu_434_p2 = (($signed(p_read12_int_reg) < $signed(18'd334)) ? 1'b1 : 1'b0);

assign icmp_ln86_1246_fu_440_p2 = (($signed(p_read8_int_reg) < $signed(18'd260169)) ? 1'b1 : 1'b0);

assign icmp_ln86_1247_fu_446_p2 = (($signed(p_read16_int_reg) < $signed(18'd49)) ? 1'b1 : 1'b0);

assign icmp_ln86_1248_fu_452_p2 = (($signed(p_read15_int_reg) < $signed(18'd754)) ? 1'b1 : 1'b0);

assign icmp_ln86_1249_fu_458_p2 = (($signed(p_read1_int_reg) < $signed(18'd135003)) ? 1'b1 : 1'b0);

assign icmp_ln86_1250_fu_464_p2 = (($signed(p_read3_int_reg) < $signed(18'd43149)) ? 1'b1 : 1'b0);

assign icmp_ln86_1251_fu_470_p2 = (($signed(p_read19_int_reg) < $signed(18'd89129)) ? 1'b1 : 1'b0);

assign icmp_ln86_1252_fu_476_p2 = (($signed(p_read9_int_reg) < $signed(18'd4011)) ? 1'b1 : 1'b0);

assign icmp_ln86_1253_fu_482_p2 = (($signed(p_read10_int_reg) < $signed(18'd97)) ? 1'b1 : 1'b0);

assign icmp_ln86_1254_fu_488_p2 = (($signed(p_read17_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1255_fu_494_p2 = (($signed(p_read3_int_reg) < $signed(18'd5648)) ? 1'b1 : 1'b0);

assign icmp_ln86_1256_fu_500_p2 = (($signed(p_read4_int_reg) < $signed(18'd6794)) ? 1'b1 : 1'b0);

assign icmp_ln86_1257_fu_506_p2 = (($signed(p_read20_int_reg) < $signed(18'd96677)) ? 1'b1 : 1'b0);

assign icmp_ln86_1258_fu_512_p2 = (($signed(p_read15_int_reg) < $signed(18'd216)) ? 1'b1 : 1'b0);

assign icmp_ln86_1259_fu_518_p2 = (($signed(p_read14_int_reg) < $signed(18'd13650)) ? 1'b1 : 1'b0);

assign icmp_ln86_1260_fu_524_p2 = (($signed(p_read2_int_reg) < $signed(18'd89251)) ? 1'b1 : 1'b0);

assign icmp_ln86_1261_fu_530_p2 = (($signed(p_read5_int_reg) < $signed(18'd5336)) ? 1'b1 : 1'b0);

assign icmp_ln86_1262_fu_536_p2 = (($signed(p_read6_int_reg) < $signed(18'd837)) ? 1'b1 : 1'b0);

assign icmp_ln86_1263_fu_542_p2 = (($signed(p_read15_int_reg) < $signed(18'd851)) ? 1'b1 : 1'b0);

assign icmp_ln86_1264_fu_548_p2 = (($signed(p_read6_int_reg) < $signed(18'd813)) ? 1'b1 : 1'b0);

assign icmp_ln86_1265_fu_554_p2 = (($signed(p_read17_int_reg) < $signed(18'd14)) ? 1'b1 : 1'b0);

assign icmp_ln86_1266_fu_560_p2 = (($signed(p_read21_int_reg) < $signed(18'd97032)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_392_p2 = (($signed(p_read7_int_reg) < $signed(18'd255)) ? 1'b1 : 1'b0);

assign or_ln117_1094_fu_697_p2 = (xor_ln117_fu_692_p2 | icmp_ln86_1245_reg_1403_pp0_iter1_reg);

assign or_ln117_1095_fu_706_p2 = (or_ln117_fu_687_p2 | and_ln102_1458_fu_682_p2);

assign or_ln117_1096_fu_720_p2 = (and_ln104_229_reg_1562 | and_ln102_1446_reg_1541);

assign or_ln117_1097_fu_790_p2 = (or_ln117_1096_reg_1593 | and_ln102_1459_fu_771_p2);

assign or_ln117_1098_fu_744_p2 = (or_ln117_1096_fu_720_p2 | and_ln102_1451_fu_673_p2);

assign or_ln117_1099_fu_802_p2 = (or_ln117_1098_reg_1603 | and_ln102_1460_fu_780_p2);

assign or_ln117_1100_fu_750_p2 = (and_ln104_229_reg_1562 | and_ln102_reg_1528);

assign or_ln117_1101_fu_826_p2 = (or_ln117_1100_reg_1609 | and_ln102_1461_fu_785_p2);

assign or_ln117_1102_fu_838_p2 = (or_ln117_1100_reg_1609 | and_ln102_1452_fu_763_p2);

assign or_ln117_1103_fu_916_p2 = (or_ln117_1102_reg_1632 | and_ln102_1462_fu_897_p2);

assign or_ln117_1104_fu_859_p2 = (or_ln117_1100_reg_1609 | and_ln102_1447_reg_1575);

assign or_ln117_1105_fu_928_p2 = (or_ln117_1104_reg_1642 | and_ln102_1463_fu_902_p2);

assign or_ln117_1106_fu_940_p2 = (or_ln117_1104_reg_1642 | and_ln102_1453_reg_1626);

assign or_ln117_1107_fu_952_p2 = (or_ln117_1106_fu_940_p2 | and_ln102_1464_fu_911_p2);

assign or_ln117_1108_fu_754_p2 = (icmp_ln86_reg_1360_pp0_iter1_reg | and_ln104_229_reg_1562);

assign or_ln117_1109_fu_1018_p2 = (or_ln117_1108_reg_1617_pp0_iter4_reg | and_ln102_1465_fu_999_p2);

assign or_ln117_1110_fu_985_p2 = (or_ln117_1108_reg_1617_pp0_iter3_reg | and_ln102_1454_fu_887_p2);

assign or_ln117_1111_fu_1030_p2 = (or_ln117_1110_reg_1671 | and_ln102_1466_fu_1008_p2);

assign or_ln117_1112_fu_1042_p2 = (or_ln117_1108_reg_1617_pp0_iter4_reg | and_ln102_1448_reg_1649);

assign or_ln117_1113_fu_1054_p2 = (or_ln117_1112_fu_1042_p2 | and_ln102_1467_fu_1013_p2);

assign or_ln117_1114_fu_1068_p2 = (or_ln117_1112_fu_1042_p2 | and_ln102_1455_fu_995_p2);

assign or_ln117_1115_fu_1122_p2 = (or_ln117_1114_reg_1677 | and_ln102_1468_fu_1108_p2);

assign or_ln117_1116_fu_1090_p2 = (or_ln117_1108_reg_1617_pp0_iter4_reg | and_ln102_1445_reg_1534_pp0_iter4_reg);

assign or_ln117_1117_fu_1134_p2 = (or_ln117_1116_reg_1687 | and_ln102_1469_fu_1113_p2);

assign or_ln117_1118_fu_1146_p2 = (or_ln117_1116_reg_1687 | and_ln102_1456_reg_1556_pp0_iter5_reg);

assign or_ln117_1119_fu_1158_p2 = (or_ln117_1118_fu_1146_p2 | and_ln102_1470_fu_1117_p2);

assign or_ln117_1120_fu_1172_p2 = (or_ln117_1118_fu_1146_p2 | and_ln102_1457_fu_1099_p2);

assign or_ln117_1121_fu_1209_p2 = (or_ln117_1120_reg_1699 | and_ln102_1471_fu_1204_p2);

assign or_ln117_1122_fu_1349_p2 = (or_ln117_1118_reg_1694_pp0_iter7_reg | and_ln104_227_reg_1549_pp0_iter7_reg);

assign or_ln117_fu_687_p2 = (and_ln104_229_reg_1562 | and_ln104_228_fu_668_p2);

assign select_ln117_1198_fu_724_p3 = ((or_ln117_1095_fu_706_p2[0:0] == 1'b1) ? select_ln117_fu_712_p3 : 2'd3);

assign select_ln117_1199_fu_736_p3 = ((or_ln117_1096_fu_720_p2[0:0] == 1'b1) ? zext_ln117_130_fu_732_p1 : 3'd4);

assign select_ln117_1200_fu_795_p3 = ((or_ln117_1097_fu_790_p2[0:0] == 1'b1) ? select_ln117_1199_reg_1598 : 3'd5);

assign select_ln117_1201_fu_807_p3 = ((or_ln117_1098_reg_1603[0:0] == 1'b1) ? select_ln117_1200_fu_795_p3 : 3'd6);

assign select_ln117_1202_fu_814_p3 = ((or_ln117_1099_fu_802_p2[0:0] == 1'b1) ? select_ln117_1201_fu_807_p3 : 3'd7);

assign select_ln117_1203_fu_831_p3 = ((or_ln117_1100_reg_1609[0:0] == 1'b1) ? zext_ln117_131_fu_822_p1 : 4'd8);

assign select_ln117_1204_fu_843_p3 = ((or_ln117_1101_fu_826_p2[0:0] == 1'b1) ? select_ln117_1203_fu_831_p3 : 4'd9);

assign select_ln117_1205_fu_851_p3 = ((or_ln117_1102_fu_838_p2[0:0] == 1'b1) ? select_ln117_1204_fu_843_p3 : 4'd10);

assign select_ln117_1206_fu_921_p3 = ((or_ln117_1103_fu_916_p2[0:0] == 1'b1) ? select_ln117_1205_reg_1637 : 4'd11);

assign select_ln117_1207_fu_933_p3 = ((or_ln117_1104_reg_1642[0:0] == 1'b1) ? select_ln117_1206_fu_921_p3 : 4'd12);

assign select_ln117_1208_fu_944_p3 = ((or_ln117_1105_fu_928_p2[0:0] == 1'b1) ? select_ln117_1207_fu_933_p3 : 4'd13);

assign select_ln117_1209_fu_958_p3 = ((or_ln117_1106_fu_940_p2[0:0] == 1'b1) ? select_ln117_1208_fu_944_p3 : 4'd14);

assign select_ln117_1210_fu_966_p3 = ((or_ln117_1107_fu_952_p2[0:0] == 1'b1) ? select_ln117_1209_fu_958_p3 : 4'd15);

assign select_ln117_1211_fu_978_p3 = ((or_ln117_1108_reg_1617_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_132_fu_974_p1 : 5'd16);

assign select_ln117_1212_fu_1023_p3 = ((or_ln117_1109_fu_1018_p2[0:0] == 1'b1) ? select_ln117_1211_reg_1666 : 5'd17);

assign select_ln117_1213_fu_1035_p3 = ((or_ln117_1110_reg_1671[0:0] == 1'b1) ? select_ln117_1212_fu_1023_p3 : 5'd18);

assign select_ln117_1214_fu_1046_p3 = ((or_ln117_1111_fu_1030_p2[0:0] == 1'b1) ? select_ln117_1213_fu_1035_p3 : 5'd19);

assign select_ln117_1215_fu_1060_p3 = ((or_ln117_1112_fu_1042_p2[0:0] == 1'b1) ? select_ln117_1214_fu_1046_p3 : 5'd20);

assign select_ln117_1216_fu_1074_p3 = ((or_ln117_1113_fu_1054_p2[0:0] == 1'b1) ? select_ln117_1215_fu_1060_p3 : 5'd21);

assign select_ln117_1217_fu_1082_p3 = ((or_ln117_1114_fu_1068_p2[0:0] == 1'b1) ? select_ln117_1216_fu_1074_p3 : 5'd22);

assign select_ln117_1218_fu_1127_p3 = ((or_ln117_1115_fu_1122_p2[0:0] == 1'b1) ? select_ln117_1217_reg_1682 : 5'd23);

assign select_ln117_1219_fu_1139_p3 = ((or_ln117_1116_reg_1687[0:0] == 1'b1) ? select_ln117_1218_fu_1127_p3 : 5'd24);

assign select_ln117_1220_fu_1150_p3 = ((or_ln117_1117_fu_1134_p2[0:0] == 1'b1) ? select_ln117_1219_fu_1139_p3 : 5'd25);

assign select_ln117_1221_fu_1164_p3 = ((or_ln117_1118_fu_1146_p2[0:0] == 1'b1) ? select_ln117_1220_fu_1150_p3 : 5'd26);

assign select_ln117_1222_fu_1178_p3 = ((or_ln117_1119_fu_1158_p2[0:0] == 1'b1) ? select_ln117_1221_fu_1164_p3 : 5'd27);

assign select_ln117_1223_fu_1186_p3 = ((or_ln117_1120_fu_1172_p2[0:0] == 1'b1) ? select_ln117_1222_fu_1178_p3 : 5'd28);

assign select_ln117_fu_712_p3 = ((or_ln117_fu_687_p2[0:0] == 1'b1) ? zext_ln117_fu_702_p1 : 2'd2);

assign tmp_fu_1221_p61 = 'bx;

assign tmp_fu_1221_p62 = ((or_ln117_1121_fu_1209_p2[0:0] == 1'b1) ? select_ln117_1223_reg_1704 : 5'd29);

assign xor_ln104_586_fu_627_p2 = (icmp_ln86_1239_reg_1367_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_587_fu_580_p2 = (icmp_ln86_1240_reg_1373 ^ 1'd1);

assign xor_ln104_588_fu_637_p2 = (icmp_ln86_1241_reg_1379_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_589_fu_652_p2 = (icmp_ln86_1242_reg_1385_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_590_fu_867_p2 = (icmp_ln86_1243_reg_1391_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_591_fu_600_p2 = (icmp_ln86_1244_reg_1397 ^ 1'd1);

assign xor_ln104_592_fu_663_p2 = (icmp_ln86_1245_reg_1403_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_593_fu_758_p2 = (icmp_ln86_1246_reg_1410_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_594_fu_877_p2 = (icmp_ln86_1247_reg_1416_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_595_fu_882_p2 = (icmp_ln86_1248_reg_1422_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_596_fu_990_p2 = (icmp_ln86_1249_reg_1428_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_597_fu_1094_p2 = (icmp_ln86_1250_reg_1434_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_598_fu_616_p2 = (icmp_ln86_1251_reg_1440 ^ 1'd1);

assign xor_ln104_599_fu_1194_p2 = (icmp_ln86_1252_reg_1446_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_566_p2 = (icmp_ln86_fu_392_p2 ^ 1'd1);

assign xor_ln117_fu_692_p2 = (1'd1 ^ and_ln102_1446_reg_1541);

assign zext_ln117_130_fu_732_p1 = select_ln117_1198_fu_724_p3;

assign zext_ln117_131_fu_822_p1 = select_ln117_1202_fu_814_p3;

assign zext_ln117_132_fu_974_p1 = select_ln117_1210_fu_966_p3;

assign zext_ln117_fu_702_p1 = or_ln117_1094_fu_697_p2;

endmodule //conifer_jettag_accelerator_decision_function_56
