Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Dec  9 12:16:59 2024
| Host         : SecHex-FR54PQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pcileech_squirrel_top_timing_summary_routed.rpt -pb pcileech_squirrel_top_timing_summary_routed.pb -rpx pcileech_squirrel_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pcileech_squirrel_top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
LUTAR-1    Warning           LUT drives async reset alert   5           
TIMING-9   Warning           Unknown CDC Logic              1           
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5862)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (18248)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5862)
---------------------------
 There are 5862 register/latch pins with no clock driven by root clock pin: i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (18248)
----------------------------------------------------
 There are 18248 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.520        0.000                      0                62408        0.013        0.000                      0                62278        3.870        0.000                       0                 10452  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
net_clk         {0.000 5.000}      10.000          100.000         
net_ft601_clk   {0.000 5.000}      10.000          100.000         
pcie_sys_clk_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
net_clk               0.901        0.000                      0                15400        0.013        0.000                      0                15400        3.870        0.000                       0                  3654  
net_ft601_clk         0.520        0.000                      0                46420        0.036        0.000                      0                46420        3.870        0.000                       0                  6760  
pcie_sys_clk_p        7.920        0.000                      0                   33        0.215        0.000                      0                   33        4.146        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
               net_clk            998.747        0.000                      0                   49                                                                        
net_ft601_clk  net_clk              8.479        0.000                      0                   16                                                                        
net_clk        net_ft601_clk        8.891        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  net_clk            net_clk                  5.873        0.000                      0                  366        0.377        0.000                      0                  366  
**async_default**  net_ft601_clk      net_ft601_clk            7.433        0.000                      0                   59        0.431        0.000                      0                   59  
**default**        net_clk                                     8.752        0.000                      0                   49                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                                       
(none)         net_clk                       
(none)                        net_clk        
(none)         net_clk        net_clk        
(none)         net_ft601_clk  net_clk        
(none)                        net_ft601_clk  
(none)         net_clk        net_ft601_clk  
(none)         net_ft601_clk  net_ft601_clk  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          net_ft601_clk                   
(none)          pcie_sys_clk_p                  
(none)                          net_clk         
(none)                          net_ft601_clk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  net_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][22]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 3.393ns (38.161%)  route 5.498ns (61.839%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 14.344 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.378     4.574    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.699 r  <hidden>
                         net (fo=5, routed)           0.798     7.497    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.123     7.620 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.874     8.494    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.274     8.768 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.271     9.039    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.105     9.144 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.484     9.629    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.108     9.737 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.899    10.635    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.286    10.921 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.332    11.253    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.267    11.520 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.451    11.972    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I2_O)        0.105    12.077 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.389    13.465    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X58Y83         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.308    14.344    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X58Y83         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][22]/C
                         clock pessimism              0.225    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X58Y83         FDRE (Setup_fdre_C_CE)      -0.168    14.366    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][22]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][29]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 3.393ns (38.161%)  route 5.498ns (61.839%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 14.344 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.378     4.574    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.699 r  <hidden>
                         net (fo=5, routed)           0.798     7.497    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.123     7.620 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.874     8.494    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.274     8.768 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.271     9.039    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.105     9.144 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.484     9.629    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.108     9.737 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.899    10.635    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.286    10.921 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.332    11.253    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.267    11.520 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.451    11.972    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I2_O)        0.105    12.077 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.389    13.465    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X58Y83         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.308    14.344    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X58Y83         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][29]/C
                         clock pessimism              0.225    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X58Y83         FDRE (Setup_fdre_C_CE)      -0.168    14.366    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][29]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][30]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 3.393ns (38.161%)  route 5.498ns (61.839%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 14.344 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.378     4.574    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.699 r  <hidden>
                         net (fo=5, routed)           0.798     7.497    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.123     7.620 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.874     8.494    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.274     8.768 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.271     9.039    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.105     9.144 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.484     9.629    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.108     9.737 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.899    10.635    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.286    10.921 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.332    11.253    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.267    11.520 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.451    11.972    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I2_O)        0.105    12.077 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.389    13.465    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X58Y83         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.308    14.344    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X58Y83         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][30]/C
                         clock pessimism              0.225    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X58Y83         FDRE (Setup_fdre_C_CE)      -0.168    14.366    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][30]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][18]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 3.393ns (38.466%)  route 5.428ns (61.534%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.378     4.574    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.699 r  <hidden>
                         net (fo=5, routed)           0.798     7.497    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.123     7.620 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.874     8.494    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.274     8.768 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.271     9.039    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.105     9.144 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.484     9.629    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.108     9.737 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.899    10.635    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.286    10.921 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.332    11.253    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.267    11.520 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.451    11.972    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I2_O)        0.105    12.077 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.318    13.395    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X57Y85         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.243    14.279    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X57Y85         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][18]/C
                         clock pessimism              0.225    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X57Y85         FDRE (Setup_fdre_C_CE)      -0.168    14.301    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][18]
  -------------------------------------------------------------------
                         required time                         14.301    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][23]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.800ns  (logic 3.393ns (38.558%)  route 5.407ns (61.442%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.378     4.574    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.699 r  <hidden>
                         net (fo=5, routed)           0.798     7.497    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.123     7.620 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.874     8.494    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.274     8.768 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.271     9.039    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.105     9.144 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.484     9.629    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.108     9.737 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.899    10.635    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.286    10.921 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.332    11.253    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.267    11.520 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.451    11.972    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I2_O)        0.105    12.077 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.297    13.374    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X58Y71         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.302    14.338    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X58Y71         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][23]/C
                         clock pessimism              0.225    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X58Y71         FDRE (Setup_fdre_C_CE)      -0.168    14.360    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][23]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][24]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.800ns  (logic 3.393ns (38.558%)  route 5.407ns (61.442%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.378     4.574    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.699 r  <hidden>
                         net (fo=5, routed)           0.798     7.497    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.123     7.620 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.874     8.494    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.274     8.768 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.271     9.039    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.105     9.144 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.484     9.629    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.108     9.737 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.899    10.635    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.286    10.921 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.332    11.253    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.267    11.520 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.451    11.972    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I2_O)        0.105    12.077 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.297    13.374    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X59Y77         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.302    14.338    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X59Y77         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][24]/C
                         clock pessimism              0.225    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X59Y77         FDRE (Setup_fdre_C_CE)      -0.168    14.360    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][24]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][28]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.800ns  (logic 3.393ns (38.558%)  route 5.407ns (61.442%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.378     4.574    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.699 r  <hidden>
                         net (fo=5, routed)           0.798     7.497    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.123     7.620 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.874     8.494    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.274     8.768 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.271     9.039    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.105     9.144 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.484     9.629    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.108     9.737 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.899    10.635    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.286    10.921 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.332    11.253    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.267    11.520 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.451    11.972    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I2_O)        0.105    12.077 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.297    13.374    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X59Y77         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.302    14.338    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X59Y77         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][28]/C
                         clock pessimism              0.225    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X59Y77         FDRE (Setup_fdre_C_CE)      -0.168    14.360    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][28]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][17]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 3.393ns (38.932%)  route 5.322ns (61.068%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.378     4.574    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.699 r  <hidden>
                         net (fo=5, routed)           0.798     7.497    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.123     7.620 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.874     8.494    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.274     8.768 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.271     9.039    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.105     9.144 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.484     9.629    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.108     9.737 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.899    10.635    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.286    10.921 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.332    11.253    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.267    11.520 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.451    11.972    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I2_O)        0.105    12.077 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.213    13.289    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X57Y88         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.245    14.281    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X57Y88         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][17]/C
                         clock pessimism              0.225    14.506    
                         clock uncertainty           -0.035    14.471    
    SLICE_X57Y88         FDRE (Setup_fdre_C_CE)      -0.168    14.303    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][17]
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 3.393ns (39.374%)  route 5.224ns (60.626%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.378     4.574    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.699 r  <hidden>
                         net (fo=5, routed)           0.798     7.497    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.123     7.620 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.874     8.494    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.274     8.768 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.271     9.039    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.105     9.144 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.484     9.629    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.108     9.737 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.899    10.635    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.286    10.921 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.332    11.253    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.267    11.520 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.451    11.972    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I2_O)        0.105    12.077 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.115    13.191    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X13Y85         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.241    14.277    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X13Y85         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][1]/C
                         clock pessimism              0.166    14.443    
                         clock uncertainty           -0.035    14.408    
    SLICE_X13Y85         FDRE (Setup_fdre_C_CE)      -0.168    14.240    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -13.191    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 3.393ns (39.374%)  route 5.224ns (60.626%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.378     4.574    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.699 r  <hidden>
                         net (fo=5, routed)           0.798     7.497    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.123     7.620 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.874     8.494    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.274     8.768 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.271     9.039    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.105     9.144 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.484     9.629    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.108     9.737 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.899    10.635    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.286    10.921 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.332    11.253    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.267    11.520 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.451    11.972    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I2_O)        0.105    12.077 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.115    13.191    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X13Y85         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.241    14.277    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X13Y85         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][2]/C
                         clock pessimism              0.166    14.443    
                         clock uncertainty           -0.035    14.408    
    SLICE_X13Y85         FDRE (Setup_fdre_C_CE)      -0.168    14.240    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][2]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -13.191    
  -------------------------------------------------------------------
                         slack                                  1.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.565%)  route 0.163ns (52.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.637     1.557    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X8Y118         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_fdre_C_Q)         0.148     1.705 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[93]/Q
                         net (fo=1, routed)           0.163     1.868    <hidden>
    RAMB36_X0Y23         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.951     2.115    <hidden>
    RAMB36_X0Y23         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.504     1.612    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.243     1.855    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.556%)  route 0.245ns (63.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.641     1.561    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y112         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[106]/Q
                         net (fo=1, routed)           0.245     1.947    <hidden>
    RAMB36_X0Y23         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.951     2.115    <hidden>
    RAMB36_X0Y23         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.504     1.612    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.908    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_pcileech_fifo/_cmd_tx_din_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.144%)  route 0.069ns (32.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.644     1.564    i_pcileech_fifo/drp_clk
    SLICE_X51Y101        FDRE                                         r  i_pcileech_fifo/_cmd_tx_din_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  i_pcileech_fifo/_cmd_tx_din_reg[12]/Q
                         net (fo=8, routed)           0.069     1.774    <hidden>
    SLICE_X50Y101        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.918     2.083    <hidden>
    SLICE_X50Y101        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.506     1.577    
    SLICE_X50Y101        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.724    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_pcileech_com/tickcount64_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/tickcount64_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.392ns (75.994%)  route 0.124ns (24.006%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.592     1.512    i_pcileech_com/drp_clk
    SLICE_X1Y99          FDRE                                         r  i_pcileech_com/tickcount64_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  i_pcileech_com/tickcount64_reg[28]/Q
                         net (fo=4, routed)           0.123     1.776    i_pcileech_com/tickcount64_reg_0[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  i_pcileech_com/tickcount64_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.974    i_pcileech_com/tickcount64_reg[28]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  i_pcileech_com/tickcount64_reg[32]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.028    i_pcileech_com/tickcount64_reg[32]_i_1__0_n_7
    SLICE_X1Y100         FDRE                                         r  i_pcileech_com/tickcount64_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.949     2.114    i_pcileech_com/drp_clk
    SLICE_X1Y100         FDRE                                         r  i_pcileech_com/tickcount64_reg[32]/C
                         clock pessimism             -0.250     1.864    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.969    i_pcileech_com/tickcount64_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 tickcount64_reload_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reload_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.394ns (75.200%)  route 0.130ns (24.800%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.560     1.480    clk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  tickcount64_reload_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  tickcount64_reload_reg[34]/Q
                         net (fo=3, routed)           0.129     1.750    tickcount64_reload_reg[34]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.910 r  tickcount64_reload_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.910    tickcount64_reload_reg[32]_i_1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  tickcount64_reload_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.950    tickcount64_reload_reg[36]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.004 r  tickcount64_reload_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.004    tickcount64_reload_reg[40]_i_1_n_7
    SLICE_X40Y100        FDRE                                         r  tickcount64_reload_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.915     2.080    clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  tickcount64_reload_reg[40]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.935    tickcount64_reload_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.408%)  route 0.218ns (59.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.637     1.557    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X8Y118         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_fdre_C_Q)         0.148     1.705 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[95]/Q
                         net (fo=1, routed)           0.218     1.923    <hidden>
    RAMB36_X0Y23         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.951     2.115    <hidden>
    RAMB36_X0Y23         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.504     1.612    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.243     1.855    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_pcileech_com/tickcount64_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/tickcount64_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.403ns (76.496%)  route 0.124ns (23.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.592     1.512    i_pcileech_com/drp_clk
    SLICE_X1Y99          FDRE                                         r  i_pcileech_com/tickcount64_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  i_pcileech_com/tickcount64_reg[28]/Q
                         net (fo=4, routed)           0.123     1.776    i_pcileech_com/tickcount64_reg_0[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  i_pcileech_com/tickcount64_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.974    i_pcileech_com/tickcount64_reg[28]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.039 r  i_pcileech_com/tickcount64_reg[32]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.039    i_pcileech_com/tickcount64_reg[32]_i_1__0_n_5
    SLICE_X1Y100         FDRE                                         r  i_pcileech_com/tickcount64_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.949     2.114    i_pcileech_com/drp_clk
    SLICE_X1Y100         FDRE                                         r  i_pcileech_com/tickcount64_reg[34]/C
                         clock pessimism             -0.250     1.864    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.969    i_pcileech_com/tickcount64_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.468%)  route 0.257ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.586     1.506    <hidden>
    SLICE_X5Y87          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  <hidden>
                         net (fo=467, routed)         0.257     1.903    <hidden>
    SLICE_X6Y88          RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.858     2.022    <hidden>
    SLICE_X6Y88          RAMD64E                                      r  <hidden>
                         clock pessimism             -0.499     1.523    
    SLICE_X6Y88          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.468%)  route 0.257ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.586     1.506    <hidden>
    SLICE_X5Y87          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  <hidden>
                         net (fo=467, routed)         0.257     1.903    <hidden>
    SLICE_X6Y88          RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.858     2.022    <hidden>
    SLICE_X6Y88          RAMD64E                                      r  <hidden>
                         clock pessimism             -0.499     1.523    
    SLICE_X6Y88          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.468%)  route 0.257ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.586     1.506    <hidden>
    SLICE_X5Y87          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  <hidden>
                         net (fo=467, routed)         0.257     1.903    <hidden>
    SLICE_X6Y88          RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.858     2.022    <hidden>
    SLICE_X6Y88          RAMD64E                                      r  <hidden>
                         clock pessimism             -0.499     1.523    
    SLICE_X6Y88          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         net_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_2_1/DRPCLK     n/a            4.000         10.000      6.000      PCIE_X0Y0      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y12   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y9    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y8    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y5    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y8    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y5    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y7    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y4    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y122  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 2.125ns (23.429%)  route 6.945ns (76.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.394     4.591    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.716 r  <hidden>
                         net (fo=128, routed)         6.945    13.661    <hidden>
    SLICE_X30Y77         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.232    14.271    <hidden>
    SLICE_X30Y77         RAMD64E                                      r  <hidden>
                         clock pessimism              0.225    14.496    
                         clock uncertainty           -0.035    14.460    
    SLICE_X30Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.279    14.181    <hidden>
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 2.125ns (24.232%)  route 6.644ns (75.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.394     4.591    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.716 r  <hidden>
                         net (fo=128, routed)         6.644    13.361    <hidden>
    SLICE_X30Y70         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.234    14.273    <hidden>
    SLICE_X30Y70         RAMD64E                                      r  <hidden>
                         clock pessimism              0.225    14.498    
                         clock uncertainty           -0.035    14.462    
    SLICE_X30Y70         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.279    14.183    <hidden>
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                         -13.361    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 2.125ns (24.254%)  route 6.636ns (75.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.394     4.591    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.716 r  <hidden>
                         net (fo=128, routed)         6.636    13.353    <hidden>
    SLICE_X34Y63         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.237    14.276    <hidden>
    SLICE_X34Y63         RAMD64E                                      r  <hidden>
                         clock pessimism              0.225    14.501    
                         clock uncertainty           -0.035    14.465    
    SLICE_X34Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.279    14.186    <hidden>
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -13.353    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_pcileech_ft601/OE_reg/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft601_data[18]
                            (output port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (net_ft601_clk rise@20.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        13.518ns  (logic 3.275ns (24.226%)  route 10.243ns (75.774%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.365     4.562    i_pcileech_com/i_pcileech_ft601/CLK
    SLICE_X32Y10         FDRE                                         r  i_pcileech_com/i_pcileech_ft601/OE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.379     4.941 r  i_pcileech_com/i_pcileech_ft601/OE_reg/Q
                         net (fo=5, routed)           3.033     7.974    i_pcileech_com/i_pcileech_ft601/OE
    SLICE_X0Y12          LUT1 (Prop_lut1_I0_O)        0.105     8.079 f  i_pcileech_com/i_pcileech_ft601/ft601_be_OBUFT[3]_inst_i_1/O
                         net (fo=36, routed)          7.210    15.289    ft601_data_IOBUF[18]_inst/T
    T21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.791    18.080 r  ft601_data_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.080    ft601_data[18]
    T21                                                               r  ft601_data[18] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -18.080    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_pcileech_ft601/OE_reg/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft601_data[20]
                            (output port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (net_ft601_clk rise@20.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        13.408ns  (logic 3.275ns (24.425%)  route 10.133ns (75.575%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.365     4.562    i_pcileech_com/i_pcileech_ft601/CLK
    SLICE_X32Y10         FDRE                                         r  i_pcileech_com/i_pcileech_ft601/OE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.379     4.941 r  i_pcileech_com/i_pcileech_ft601/OE_reg/Q
                         net (fo=5, routed)           3.033     7.974    i_pcileech_com/i_pcileech_ft601/OE
    SLICE_X0Y12          LUT1 (Prop_lut1_I0_O)        0.105     8.079 f  i_pcileech_com/i_pcileech_ft601/ft601_be_OBUFT[3]_inst_i_1/O
                         net (fo=36, routed)          7.100    15.179    ft601_data_IOBUF[20]_inst/T
    U21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.791    17.970 r  ft601_data_IOBUF[20]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.970    ft601_data[20]
    U21                                                               r  ft601_data[20] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -17.970    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 2.125ns (24.940%)  route 6.395ns (75.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.394     4.591    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.716 r  <hidden>
                         net (fo=128, routed)         6.395    13.112    <hidden>
    SLICE_X30Y68         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.236    14.275    <hidden>
    SLICE_X30Y68         RAMD64E                                      r  <hidden>
                         clock pessimism              0.225    14.500    
                         clock uncertainty           -0.035    14.464    
    SLICE_X30Y68         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.279    14.185    <hidden>
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.744ns (32.652%)  route 3.598ns (67.348%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 14.344 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA8                                               0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA8                  IBUF (Prop_ibuf_I_O)         1.424     8.424 f  ft601_txe_n_IBUF_inst/O
                         net (fo=5, routed)           0.678     9.102    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.105     9.207 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.215     9.423    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X65Y6          LUT5 (Prop_lut5_I1_O)        0.105     9.528 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.877    11.405    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.110    11.515 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][1]_i_1/O
                         net (fo=1, routed)           0.827    12.342    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][1]_i_1_n_0
    OLOGIC_X0Y32         FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.305    14.344    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y32         FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][1]/C
                         clock pessimism              0.000    14.344    
                         clock uncertainty           -0.035    14.309    
    OLOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.870    13.439    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft601_data[27]
                            (output port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 3.219ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.446     4.643    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y29         FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.418     5.061 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][3]/Q
                         net (fo=1, routed)           0.001     5.062    ft601_data_IOBUF[27]_inst/I
    AB22                 OBUFT (Prop_obuft_I_O)       2.801     7.863 r  ft601_data_IOBUF[27]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.863    ft601_data[27]
    AB22                                                              r  ft601_data[27] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][2]/C
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft601_data[26]
                            (output port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 3.212ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.452     4.649    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y33         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDSE (Prop_fdse_C_Q)         0.418     5.067 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][2]/Q
                         net (fo=1, routed)           0.001     5.068    ft601_data_IOBUF[26]_inst/I
    AA21                 OBUFT (Prop_obuft_I_O)       2.794     7.862 r  ft601_data_IOBUF[26]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.862    ft601_data[26]
    AA21                                                              r  ft601_data[26] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft601_data[29]
                            (output port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 3.214ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.446     4.643    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y30         FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.418     5.061 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][5]/Q
                         net (fo=1, routed)           0.001     5.062    ft601_data_IOBUF[29]_inst/I
    AB21                 OBUFT (Prop_obuft_I_O)       2.796     7.858 r  ft601_data_IOBUF[29]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.858    ft601_data[29]
    AB21                                                              r  ft601_data[29] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  1.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_pcileech_com/com_rx_data64_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.592     1.512    i_pcileech_com/CLK
    SLICE_X3Y91          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  i_pcileech_com/com_rx_data64_reg[36]/Q
                         net (fo=1, routed)           0.055     1.708    <hidden>
    SLICE_X2Y91          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.862     2.028    <hidden>
    SLICE_X2Y91          RAMD32                                       r  <hidden>
                         clock pessimism             -0.503     1.525    
    SLICE_X2Y91          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.672    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_pcileech_com/com_rx_data64_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.593     1.513    i_pcileech_com/CLK
    SLICE_X3Y94          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  i_pcileech_com/com_rx_data64_reg[42]/Q
                         net (fo=1, routed)           0.055     1.709    <hidden>
    SLICE_X2Y94          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.029    <hidden>
    SLICE_X2Y94          RAMD32                                       r  <hidden>
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y94          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.673    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.556     1.476    <hidden>
    SLICE_X55Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  <hidden>
                         net (fo=320, routed)         0.259     1.876    <hidden>
    SLICE_X56Y27         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.824     1.989    <hidden>
    SLICE_X56Y27         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.480     1.510    
    SLICE_X56Y27         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.819    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.556     1.476    <hidden>
    SLICE_X55Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  <hidden>
                         net (fo=320, routed)         0.259     1.876    <hidden>
    SLICE_X56Y27         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.824     1.989    <hidden>
    SLICE_X56Y27         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.480     1.510    
    SLICE_X56Y27         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.819    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.556     1.476    <hidden>
    SLICE_X55Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  <hidden>
                         net (fo=320, routed)         0.259     1.876    <hidden>
    SLICE_X56Y27         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.824     1.989    <hidden>
    SLICE_X56Y27         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.480     1.510    
    SLICE_X56Y27         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.819    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.556     1.476    <hidden>
    SLICE_X55Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  <hidden>
                         net (fo=320, routed)         0.259     1.876    <hidden>
    SLICE_X56Y27         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.824     1.989    <hidden>
    SLICE_X56Y27         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.480     1.510    
    SLICE_X56Y27         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.819    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.378%)  route 0.150ns (51.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.556     1.476    <hidden>
    SLICE_X9Y69          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  <hidden>
                         net (fo=320, routed)         0.150     1.767    <hidden>
    SLICE_X10Y69         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.823     1.989    <hidden>
    SLICE_X10Y69         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.510    
    SLICE_X10Y69         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.710    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.378%)  route 0.150ns (51.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.556     1.476    <hidden>
    SLICE_X9Y69          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  <hidden>
                         net (fo=320, routed)         0.150     1.767    <hidden>
    SLICE_X10Y69         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.823     1.989    <hidden>
    SLICE_X10Y69         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.510    
    SLICE_X10Y69         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.710    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.378%)  route 0.150ns (51.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.556     1.476    <hidden>
    SLICE_X9Y69          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  <hidden>
                         net (fo=320, routed)         0.150     1.767    <hidden>
    SLICE_X10Y69         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.823     1.989    <hidden>
    SLICE_X10Y69         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.510    
    SLICE_X10Y69         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.710    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.378%)  route 0.150ns (51.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.556     1.476    <hidden>
    SLICE_X9Y69          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  <hidden>
                         net (fo=320, routed)         0.150     1.767    <hidden>
    SLICE_X10Y69         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.823     1.989    <hidden>
    SLICE_X10Y69         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.510    
    SLICE_X10Y69         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.710    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         net_ft601_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ft601_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y12  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y6   <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y81  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y81  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y79  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y81  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y81  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pcie_sys_clk_p
  To Clock:  pcie_sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.920ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 1.679ns (80.937%)  route 0.395ns (19.063%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 12.595 - 10.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.368     3.723    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379     4.102 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.498    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.603 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.603    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.043 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.043    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.141 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.141    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.239 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.337 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.435 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.533 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.533    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.798 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.798    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1_n_6
    SLICE_X49Y108        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.177    12.595    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y108        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                         clock pessimism              1.099    13.694    
                         clock uncertainty           -0.035    13.659    
    SLICE_X49Y108        FDRE (Setup_fdre_C_D)        0.059    13.718    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]
  -------------------------------------------------------------------
                         required time                         13.718    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  7.920    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 1.595ns (80.133%)  route 0.395ns (19.867%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 12.595 - 10.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.368     3.723    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379     4.102 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.498    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.603 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.603    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.043 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.043    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.141 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.141    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.239 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.337 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.435 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.533 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.533    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.714 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.714    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1_n_7
    SLICE_X49Y108        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.177    12.595    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y108        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/C
                         clock pessimism              1.099    13.694    
                         clock uncertainty           -0.035    13.659    
    SLICE_X49Y108        FDRE (Setup_fdre_C_D)        0.059    13.718    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]
  -------------------------------------------------------------------
                         required time                         13.718    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.581ns (79.992%)  route 0.395ns (20.008%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.368     3.723    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379     4.102 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.498    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.603 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.603    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.043 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.043    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.141 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.141    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.239 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.337 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.435 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.700 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.700    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_6
    SLICE_X49Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.178    12.596    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/C
                         clock pessimism              1.099    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X49Y107        FDRE (Setup_fdre_C_D)        0.059    13.719    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.576ns (79.941%)  route 0.395ns (20.059%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.368     3.723    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379     4.102 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.498    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.603 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.603    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.043 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.043    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.141 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.141    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.239 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.337 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.435 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.695 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.695    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_4
    SLICE_X49Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.178    12.596    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
                         clock pessimism              1.099    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X49Y107        FDRE (Setup_fdre_C_D)        0.059    13.719    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.084ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 1.516ns (79.312%)  route 0.395ns (20.688%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.368     3.723    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379     4.102 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.498    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.603 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.603    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.043 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.043    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.141 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.141    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.239 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.337 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.435 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.635 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.635    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_5
    SLICE_X49Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.178    12.596    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/C
                         clock pessimism              1.099    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X49Y107        FDRE (Setup_fdre_C_D)        0.059    13.719    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  8.084    

Slack (MET) :             8.103ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 1.497ns (79.104%)  route 0.395ns (20.896%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.368     3.723    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379     4.102 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.498    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.603 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.603    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.043 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.043    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.141 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.141    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.239 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.337 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.435 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.616 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.616    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_7
    SLICE_X49Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.178    12.596    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/C
                         clock pessimism              1.099    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X49Y107        FDRE (Setup_fdre_C_D)        0.059    13.719    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                  8.103    

Slack (MET) :             8.117ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 1.483ns (78.948%)  route 0.395ns (21.052%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.368     3.723    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379     4.102 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.498    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.603 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.603    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.043 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.043    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.141 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.141    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.239 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.337 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.602 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.602    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_6
    SLICE_X49Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.178    12.596    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/C
                         clock pessimism              1.099    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X49Y106        FDRE (Setup_fdre_C_D)        0.059    13.719    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  8.117    

Slack (MET) :             8.122ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 1.478ns (78.892%)  route 0.395ns (21.108%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.368     3.723    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379     4.102 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.498    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.603 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.603    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.043 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.043    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.141 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.141    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.239 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.337 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.597 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.597    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_4
    SLICE_X49Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.178    12.596    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                         clock pessimism              1.099    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X49Y106        FDRE (Setup_fdre_C_D)        0.059    13.719    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  8.122    

Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 1.418ns (78.194%)  route 0.395ns (21.806%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.368     3.723    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379     4.102 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.498    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.603 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.603    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.043 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.043    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.141 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.141    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.239 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.337 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.537 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.537    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_5
    SLICE_X49Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.178    12.596    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/C
                         clock pessimism              1.099    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X49Y106        FDRE (Setup_fdre_C_D)        0.059    13.719    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.201ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.399ns (77.963%)  route 0.395ns (22.037%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.368     3.723    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.379     4.102 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.498    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.603 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.603    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.043 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.043    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.141 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.141    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.239 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.337 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.518 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.518    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_7
    SLICE_X49Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.178    12.596    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/C
                         clock pessimism              1.099    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X49Y106        FDRE (Setup_fdre_C_D)        0.059    13.719    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                  8.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.474     0.915    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.941 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.645     1.586    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y147        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y147        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.918 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.918    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X56Y147        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.509     1.241    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.270 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.918     2.188    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y147        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.602     1.586    
    SLICE_X56Y147        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.703    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.474     0.915    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.941 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.634     1.575    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y122        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.907 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.907    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X56Y122        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.509     1.241    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.270 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.904     2.174    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y122        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.599     1.575    
    SLICE_X56Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.692    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.474     0.915    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.941 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.645     1.586    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y147        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y147        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.917 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.917    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X56Y147        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.509     1.241    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.270 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.918     2.188    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y147        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.602     1.586    
    SLICE_X56Y147        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.474     0.915    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.941 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.634     1.575    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y122        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.906 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.906    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X56Y122        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.509     1.241    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.270 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.904     2.174    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y122        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.599     1.575    
    SLICE_X56Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.690    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.474     0.915    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.941 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.645     1.586    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y147        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y147        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.918 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.918    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X56Y147        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.509     1.241    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.270 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.918     2.188    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y147        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.602     1.586    
    SLICE_X56Y147        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.695    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.481     0.922    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y104        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     1.063 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/Q
                         net (fo=1, routed)           0.107     1.170    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[11]
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.278 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.278    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_4
    SLICE_X49Y104        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.754     1.486    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y104        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
                         clock pessimism             -0.564     0.922    
    SLICE_X49Y104        FDRE (Hold_fdre_C_D)         0.105     1.027    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.481     0.922    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y105        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.063 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/Q
                         net (fo=1, routed)           0.107     1.170    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[15]
    SLICE_X49Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.278 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.278    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_4
    SLICE_X49Y105        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.754     1.486    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y105        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
                         clock pessimism             -0.564     0.922    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.105     1.027    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.481     0.922    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.063 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/Q
                         net (fo=1, routed)           0.107     1.170    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[19]
    SLICE_X49Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.278 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.278    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_4
    SLICE_X49Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.754     1.486    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                         clock pessimism             -0.564     0.922    
    SLICE_X49Y106        FDRE (Hold_fdre_C_D)         0.105     1.027    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.481     0.922    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y103        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     1.063 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]/Q
                         net (fo=1, routed)           0.107     1.170    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[7]
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.278 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.278    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_4
    SLICE_X49Y103        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.754     1.486    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y103        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]/C
                         clock pessimism             -0.564     0.922    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.105     1.027    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.482     0.923    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/Q
                         net (fo=1, routed)           0.107     1.171    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[3]
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.279 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.279    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_4
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.755     1.487    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/C
                         clock pessimism             -0.564     0.923    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.105     1.028    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_sys_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_clk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFG/I                  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y0  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         10.000      8.592      IBUFDS_GTE2_X0Y0   i_pcileech_pcie_a7/refclk_ibuf/I
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X49Y102      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X49Y104      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[10]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X49Y104      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X49Y105      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X49Y105      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[13]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X49Y105      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[14]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X49Y105      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y122      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y122      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y122      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y122      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y122      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y122      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y147      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y147      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y147      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y147      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y122      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y122      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y122      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y122      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y122      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y122      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y147      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y147      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y147      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y147      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack      998.747ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.747ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.174ns  (logic 0.379ns (32.277%)  route 0.795ns (67.723%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X53Y128        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.795     1.174    <hidden>
    SLICE_X49Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.079   999.921    <hidden>
  -------------------------------------------------------------------
                         required time                        999.921    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                998.747    

Slack (MET) :             998.779ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.011ns  (logic 0.348ns (34.425%)  route 0.663ns (65.575%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.663     1.011    <hidden>
    SLICE_X65Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)       -0.210   999.790    <hidden>
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                998.779    

Slack (MET) :             998.924ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.003ns  (logic 0.379ns (37.800%)  route 0.624ns (62.200%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.624     1.003    <hidden>
    SLICE_X0Y117         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)       -0.073   999.927    <hidden>
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                998.924    

Slack (MET) :             998.927ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.998ns  (logic 0.379ns (37.971%)  route 0.619ns (62.029%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.619     0.998    <hidden>
    SLICE_X65Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X65Y87         FDRE (Setup_fdre_C_D)       -0.075   999.925    <hidden>
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                998.927    

Slack (MET) :             998.929ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.871ns  (logic 0.398ns (45.692%)  route 0.473ns (54.308%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.473     0.871    <hidden>
    SLICE_X57Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y130        FDRE (Setup_fdre_C_D)       -0.200   999.800    <hidden>
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                998.929    

Slack (MET) :             998.932ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.856ns  (logic 0.348ns (40.672%)  route 0.508ns (59.328%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.508     0.856    <hidden>
    SLICE_X3Y117         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X3Y117         FDRE (Setup_fdre_C_D)       -0.212   999.788    <hidden>
  -------------------------------------------------------------------
                         required time                        999.788    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                998.932    

Slack (MET) :             998.933ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.994ns  (logic 0.379ns (38.126%)  route 0.615ns (61.874%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.615     0.994    <hidden>
    SLICE_X0Y118         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)       -0.073   999.927    <hidden>
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                998.933    

Slack (MET) :             998.940ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.851ns  (logic 0.348ns (40.909%)  route 0.503ns (59.091%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.503     0.851    <hidden>
    SLICE_X44Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.209   999.791    <hidden>
  -------------------------------------------------------------------
                         required time                        999.791    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                998.940    

Slack (MET) :             999.019ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.781ns  (logic 0.348ns (44.581%)  route 0.433ns (55.419%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.433     0.781    <hidden>
    SLICE_X3Y122         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X3Y122         FDRE (Setup_fdre_C_D)       -0.200   999.800    <hidden>
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                999.019    

Slack (MET) :             999.039ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.928ns  (logic 0.379ns (40.822%)  route 0.549ns (59.178%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.549     0.928    <hidden>
    SLICE_X52Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X52Y133        FDRE (Setup_fdre_C_D)       -0.033   999.967    <hidden>
  -------------------------------------------------------------------
                         required time                        999.967    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                999.039    





---------------------------------------------------------------------------------------------------
From Clock:  net_ft601_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.479ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.310ns  (logic 0.348ns (26.557%)  route 0.962ns (73.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101                                      0.000     0.000 r  <hidden>
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.962     1.310    <hidden>
    SLICE_X7Y102         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y102         FDRE (Setup_fdre_C_D)       -0.211     9.789    <hidden>
  -------------------------------------------------------------------
                         required time                          9.789    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.967ns  (logic 0.348ns (35.971%)  route 0.619ns (64.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66                                      0.000     0.000 r  <hidden>
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.619     0.967    <hidden>
    SLICE_X63Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  8.823    

Slack (MET) :             8.833ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.094ns  (logic 0.379ns (34.650%)  route 0.715ns (65.350%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66                                      0.000     0.000 r  <hidden>
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.715     1.094    <hidden>
    SLICE_X63Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                  8.833    

Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.902ns  (logic 0.379ns (42.008%)  route 0.523ns (57.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101                                      0.000     0.000 r  <hidden>
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.523     0.902    <hidden>
    SLICE_X7Y102         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y102         FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  9.025    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.743ns  (logic 0.348ns (46.807%)  route 0.395ns (53.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64                                      0.000     0.000 r  <hidden>
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.395     0.743    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)       -0.212     9.788    <hidden>
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.059ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.866ns  (logic 0.379ns (43.757%)  route 0.487ns (56.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54                                      0.000     0.000 r  <hidden>
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.487     0.866    <hidden>
    SLICE_X62Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y55         FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  9.059    

Slack (MET) :             9.065ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.904ns  (logic 0.379ns (41.917%)  route 0.525ns (58.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64                                      0.000     0.000 r  <hidden>
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.525     0.904    <hidden>
    SLICE_X64Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)       -0.031     9.969    <hidden>
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  9.065    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.843ns  (logic 0.379ns (44.940%)  route 0.464ns (55.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66                                      0.000     0.000 r  <hidden>
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.464     0.843    <hidden>
    SLICE_X63Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.084ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.436%)  route 0.356ns (50.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54                                      0.000     0.000 r  <hidden>
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.356     0.704    <hidden>
    SLICE_X63Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)       -0.212     9.788    <hidden>
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  9.084    

Slack (MET) :             9.090ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.881ns  (logic 0.379ns (43.008%)  route 0.502ns (56.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64                                      0.000     0.000 r  <hidden>
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.502     0.881    <hidden>
    SLICE_X64Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)       -0.029     9.971    <hidden>
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  9.090    





---------------------------------------------------------------------------------------------------
From Clock:  net_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.891ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.034ns  (logic 0.379ns (36.668%)  route 0.655ns (63.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86                                       0.000     0.000 r  <hidden>
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.655     1.034    <hidden>
    SLICE_X1Y81          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  8.891    

Slack (MET) :             8.920ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.855%)  route 0.525ns (60.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67                                      0.000     0.000 r  <hidden>
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.525     0.873    <hidden>
    SLICE_X61Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  8.920    

Slack (MET) :             8.923ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.865ns  (logic 0.348ns (40.244%)  route 0.517ns (59.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86                                       0.000     0.000 r  <hidden>
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.517     0.865    <hidden>
    SLICE_X0Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.212     9.788    <hidden>
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  8.923    

Slack (MET) :             9.031ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.897ns  (logic 0.379ns (42.250%)  route 0.518ns (57.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67                                      0.000     0.000 r  <hidden>
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.518     0.897    <hidden>
    SLICE_X63Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y64         FDRE (Setup_fdre_C_D)       -0.072     9.928    <hidden>
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  9.031    

Slack (MET) :             9.033ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.892ns  (logic 0.379ns (42.500%)  route 0.513ns (57.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62                                      0.000     0.000 r  <hidden>
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.513     0.892    <hidden>
    SLICE_X61Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                  9.033    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.874ns  (logic 0.379ns (43.364%)  route 0.495ns (56.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54                                      0.000     0.000 r  <hidden>
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.495     0.874    <hidden>
    SLICE_X65Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  9.053    

Slack (MET) :             9.055ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.327%)  route 0.387ns (52.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55                                      0.000     0.000 r  <hidden>
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.387     0.735    <hidden>
    SLICE_X61Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y55         FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  9.055    

Slack (MET) :             9.066ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.727ns  (logic 0.348ns (47.891%)  route 0.379ns (52.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54                                      0.000     0.000 r  <hidden>
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.379     0.727    <hidden>
    SLICE_X62Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y53         FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  9.066    

Slack (MET) :             9.073ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.653%)  route 0.367ns (51.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53                                      0.000     0.000 r  <hidden>
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.367     0.715    <hidden>
    SLICE_X63Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)       -0.212     9.788    <hidden>
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  9.073    

Slack (MET) :             9.076ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.714ns  (logic 0.348ns (48.710%)  route 0.366ns (51.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54                                      0.000     0.000 r  <hidden>
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.366     0.714    <hidden>
    SLICE_X63Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  9.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  net_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.379ns (10.846%)  route 3.115ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.516     4.712    <hidden>
    SLICE_X49Y144        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDPE (Prop_fdpe_C_Q)         0.379     5.091 f  <hidden>
                         net (fo=56, routed)          3.115     8.207    <hidden>
    SLICE_X45Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.244    14.280    <hidden>
    SLICE_X45Y95         FDCE                                         r  <hidden>
                         clock pessimism              0.166    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X45Y95         FDCE (Recov_fdce_C_CLR)     -0.331    14.080    <hidden>
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.379ns (10.846%)  route 3.115ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.516     4.712    <hidden>
    SLICE_X49Y144        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDPE (Prop_fdpe_C_Q)         0.379     5.091 f  <hidden>
                         net (fo=56, routed)          3.115     8.207    <hidden>
    SLICE_X45Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.244    14.280    <hidden>
    SLICE_X45Y95         FDCE                                         r  <hidden>
                         clock pessimism              0.166    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X45Y95         FDCE (Recov_fdce_C_CLR)     -0.331    14.080    <hidden>
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.379ns (10.846%)  route 3.115ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.516     4.712    <hidden>
    SLICE_X49Y144        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDPE (Prop_fdpe_C_Q)         0.379     5.091 f  <hidden>
                         net (fo=56, routed)          3.115     8.207    <hidden>
    SLICE_X45Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.244    14.280    <hidden>
    SLICE_X45Y95         FDCE                                         r  <hidden>
                         clock pessimism              0.166    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X45Y95         FDCE (Recov_fdce_C_CLR)     -0.331    14.080    <hidden>
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.379ns (10.846%)  route 3.115ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.516     4.712    <hidden>
    SLICE_X49Y144        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDPE (Prop_fdpe_C_Q)         0.379     5.091 f  <hidden>
                         net (fo=56, routed)          3.115     8.207    <hidden>
    SLICE_X45Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.244    14.280    <hidden>
    SLICE_X45Y95         FDCE                                         r  <hidden>
                         clock pessimism              0.166    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X45Y95         FDCE (Recov_fdce_C_CLR)     -0.331    14.080    <hidden>
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.379ns (10.846%)  route 3.115ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.516     4.712    <hidden>
    SLICE_X49Y144        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDPE (Prop_fdpe_C_Q)         0.379     5.091 f  <hidden>
                         net (fo=56, routed)          3.115     8.207    <hidden>
    SLICE_X45Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.244    14.280    <hidden>
    SLICE_X45Y95         FDCE                                         r  <hidden>
                         clock pessimism              0.166    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X45Y95         FDCE (Recov_fdce_C_CLR)     -0.331    14.080    <hidden>
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.379ns (11.197%)  route 3.006ns (88.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.516     4.712    <hidden>
    SLICE_X49Y144        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDPE (Prop_fdpe_C_Q)         0.379     5.091 f  <hidden>
                         net (fo=56, routed)          3.006     8.097    <hidden>
    SLICE_X44Y96         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.244    14.280    <hidden>
    SLICE_X44Y96         FDCE                                         r  <hidden>
                         clock pessimism              0.166    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X44Y96         FDCE (Recov_fdce_C_CLR)     -0.331    14.080    <hidden>
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.379ns (11.197%)  route 3.006ns (88.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.516     4.712    <hidden>
    SLICE_X49Y144        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDPE (Prop_fdpe_C_Q)         0.379     5.091 f  <hidden>
                         net (fo=56, routed)          3.006     8.097    <hidden>
    SLICE_X44Y96         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.244    14.280    <hidden>
    SLICE_X44Y96         FDCE                                         r  <hidden>
                         clock pessimism              0.166    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X44Y96         FDCE (Recov_fdce_C_CLR)     -0.331    14.080    <hidden>
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.379ns (11.197%)  route 3.006ns (88.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.516     4.712    <hidden>
    SLICE_X49Y144        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDPE (Prop_fdpe_C_Q)         0.379     5.091 f  <hidden>
                         net (fo=56, routed)          3.006     8.097    <hidden>
    SLICE_X44Y96         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.244    14.280    <hidden>
    SLICE_X44Y96         FDCE                                         r  <hidden>
                         clock pessimism              0.166    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X44Y96         FDCE (Recov_fdce_C_CLR)     -0.331    14.080    <hidden>
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.379ns (11.982%)  route 2.784ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.516     4.712    <hidden>
    SLICE_X49Y144        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDPE (Prop_fdpe_C_Q)         0.379     5.091 f  <hidden>
                         net (fo=56, routed)          2.784     7.875    <hidden>
    SLICE_X49Y98         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.247    14.283    <hidden>
    SLICE_X49Y98         FDCE                                         r  <hidden>
                         clock pessimism              0.166    14.449    
                         clock uncertainty           -0.035    14.414    
    SLICE_X49Y98         FDCE (Recov_fdce_C_CLR)     -0.331    14.083    <hidden>
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.379ns (11.982%)  route 2.784ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.516     4.712    <hidden>
    SLICE_X49Y144        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDPE (Prop_fdpe_C_Q)         0.379     5.091 f  <hidden>
                         net (fo=56, routed)          2.784     7.875    <hidden>
    SLICE_X49Y98         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.247    14.283    <hidden>
    SLICE_X49Y98         FDCE                                         r  <hidden>
                         clock pessimism              0.166    14.449    
                         clock uncertainty           -0.035    14.414    
    SLICE_X49Y98         FDCE (Recov_fdce_C_CLR)     -0.331    14.083    <hidden>
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  6.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.630%)  route 0.120ns (48.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.590     1.510    <hidden>
    SLICE_X62Y92         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDPE (Prop_fdpe_C_Q)         0.128     1.638 f  <hidden>
                         net (fo=3, routed)           0.120     1.758    <hidden>
    SLICE_X62Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.861     2.026    <hidden>
    SLICE_X62Y93         FDCE                                         r  <hidden>
                         clock pessimism             -0.499     1.527    
    SLICE_X62Y93         FDCE (Remov_fdce_C_CLR)     -0.146     1.381    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.630%)  route 0.120ns (48.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.590     1.510    <hidden>
    SLICE_X62Y92         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDPE (Prop_fdpe_C_Q)         0.128     1.638 f  <hidden>
                         net (fo=3, routed)           0.120     1.758    <hidden>
    SLICE_X62Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.861     2.026    <hidden>
    SLICE_X62Y93         FDCE                                         r  <hidden>
                         clock pessimism             -0.499     1.527    
    SLICE_X62Y93         FDCE (Remov_fdce_C_CLR)     -0.146     1.381    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.816%)  route 0.160ns (53.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.666     1.586    <hidden>
    SLICE_X0Y131         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDPE (Prop_fdpe_C_Q)         0.141     1.727 f  <hidden>
                         net (fo=27, routed)          0.160     1.887    <hidden>
    SLICE_X3Y131         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.939     2.104    <hidden>
    SLICE_X3Y131         FDCE                                         r  <hidden>
                         clock pessimism             -0.504     1.600    
    SLICE_X3Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.508    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.816%)  route 0.160ns (53.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.666     1.586    <hidden>
    SLICE_X0Y131         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDPE (Prop_fdpe_C_Q)         0.141     1.727 f  <hidden>
                         net (fo=27, routed)          0.160     1.887    <hidden>
    SLICE_X3Y131         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.939     2.104    <hidden>
    SLICE_X3Y131         FDCE                                         r  <hidden>
                         clock pessimism             -0.504     1.600    
    SLICE_X3Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.508    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.816%)  route 0.160ns (53.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.666     1.586    <hidden>
    SLICE_X0Y131         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDPE (Prop_fdpe_C_Q)         0.141     1.727 f  <hidden>
                         net (fo=27, routed)          0.160     1.887    <hidden>
    SLICE_X3Y131         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.939     2.104    <hidden>
    SLICE_X3Y131         FDCE                                         r  <hidden>
                         clock pessimism             -0.504     1.600    
    SLICE_X3Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.508    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.816%)  route 0.160ns (53.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.666     1.586    <hidden>
    SLICE_X0Y131         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDPE (Prop_fdpe_C_Q)         0.141     1.727 f  <hidden>
                         net (fo=27, routed)          0.160     1.887    <hidden>
    SLICE_X3Y131         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.939     2.104    <hidden>
    SLICE_X3Y131         FDCE                                         r  <hidden>
                         clock pessimism             -0.504     1.600    
    SLICE_X3Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.508    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.816%)  route 0.160ns (53.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.666     1.586    <hidden>
    SLICE_X0Y131         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDPE (Prop_fdpe_C_Q)         0.141     1.727 f  <hidden>
                         net (fo=27, routed)          0.160     1.887    <hidden>
    SLICE_X3Y131         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.939     2.104    <hidden>
    SLICE_X3Y131         FDCE                                         r  <hidden>
                         clock pessimism             -0.504     1.600    
    SLICE_X3Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.508    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.816%)  route 0.160ns (53.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.666     1.586    <hidden>
    SLICE_X0Y131         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDPE (Prop_fdpe_C_Q)         0.141     1.727 f  <hidden>
                         net (fo=27, routed)          0.160     1.887    <hidden>
    SLICE_X3Y131         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.939     2.104    <hidden>
    SLICE_X3Y131         FDCE                                         r  <hidden>
                         clock pessimism             -0.504     1.600    
    SLICE_X3Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.508    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.630%)  route 0.120ns (48.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.590     1.510    <hidden>
    SLICE_X62Y92         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDPE (Prop_fdpe_C_Q)         0.128     1.638 f  <hidden>
                         net (fo=3, routed)           0.120     1.758    <hidden>
    SLICE_X62Y93         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.861     2.026    <hidden>
    SLICE_X62Y93         FDPE                                         r  <hidden>
                         clock pessimism             -0.499     1.527    
    SLICE_X62Y93         FDPE (Remov_fdpe_C_PRE)     -0.149     1.378    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.670%)  route 0.175ns (55.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.666     1.586    <hidden>
    SLICE_X0Y131         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDPE (Prop_fdpe_C_Q)         0.141     1.727 f  <hidden>
                         net (fo=27, routed)          0.175     1.902    <hidden>
    SLICE_X1Y131         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.939     2.104    <hidden>
    SLICE_X1Y131         FDCE                                         r  <hidden>
                         clock pessimism             -0.505     1.599    
    SLICE_X1Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.507    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.379ns (17.314%)  route 1.810ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 14.353 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X65Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDPE (Prop_fdpe_C_Q)         0.379     4.985 f  <hidden>
                         net (fo=76, routed)          1.810     6.795    <hidden>
    SLICE_X62Y61         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.314    14.353    <hidden>
    SLICE_X62Y61         FDCE                                         r  <hidden>
                         clock pessimism              0.241    14.594    
                         clock uncertainty           -0.035    14.558    
    SLICE_X62Y61         FDCE (Recov_fdce_C_CLR)     -0.331    14.227    <hidden>
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.379ns (17.314%)  route 1.810ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 14.353 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X65Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDPE (Prop_fdpe_C_Q)         0.379     4.985 f  <hidden>
                         net (fo=76, routed)          1.810     6.795    <hidden>
    SLICE_X62Y61         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.314    14.353    <hidden>
    SLICE_X62Y61         FDPE                                         r  <hidden>
                         clock pessimism              0.241    14.594    
                         clock uncertainty           -0.035    14.558    
    SLICE_X62Y61         FDPE (Recov_fdpe_C_PRE)     -0.292    14.266    <hidden>
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.379ns (17.314%)  route 1.810ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 14.353 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X65Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDPE (Prop_fdpe_C_Q)         0.379     4.985 f  <hidden>
                         net (fo=76, routed)          1.810     6.795    <hidden>
    SLICE_X62Y61         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.314    14.353    <hidden>
    SLICE_X62Y61         FDPE                                         r  <hidden>
                         clock pessimism              0.241    14.594    
                         clock uncertainty           -0.035    14.558    
    SLICE_X62Y61         FDPE (Recov_fdpe_C_PRE)     -0.292    14.266    <hidden>
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.379ns (19.030%)  route 1.613ns (80.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X65Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDPE (Prop_fdpe_C_Q)         0.379     4.985 f  <hidden>
                         net (fo=76, routed)          1.613     6.597    <hidden>
    SLICE_X61Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.312    14.351    <hidden>
    SLICE_X61Y63         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.331    14.209    <hidden>
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.379ns (19.030%)  route 1.613ns (80.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X65Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDPE (Prop_fdpe_C_Q)         0.379     4.985 f  <hidden>
                         net (fo=76, routed)          1.613     6.597    <hidden>
    SLICE_X61Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.312    14.351    <hidden>
    SLICE_X61Y63         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.331    14.209    <hidden>
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.379ns (19.030%)  route 1.613ns (80.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X65Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDPE (Prop_fdpe_C_Q)         0.379     4.985 f  <hidden>
                         net (fo=76, routed)          1.613     6.597    <hidden>
    SLICE_X61Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.312    14.351    <hidden>
    SLICE_X61Y63         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.331    14.209    <hidden>
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.379ns (19.030%)  route 1.613ns (80.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X65Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDPE (Prop_fdpe_C_Q)         0.379     4.985 f  <hidden>
                         net (fo=76, routed)          1.613     6.597    <hidden>
    SLICE_X61Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.312    14.351    <hidden>
    SLICE_X61Y63         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.331    14.209    <hidden>
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.379ns (19.030%)  route 1.613ns (80.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X65Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDPE (Prop_fdpe_C_Q)         0.379     4.985 f  <hidden>
                         net (fo=76, routed)          1.613     6.597    <hidden>
    SLICE_X61Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.312    14.351    <hidden>
    SLICE_X61Y63         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.331    14.209    <hidden>
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.379ns (19.030%)  route 1.613ns (80.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X65Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDPE (Prop_fdpe_C_Q)         0.379     4.985 f  <hidden>
                         net (fo=76, routed)          1.613     6.597    <hidden>
    SLICE_X61Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.312    14.351    <hidden>
    SLICE_X61Y63         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.331    14.209    <hidden>
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.379ns (19.030%)  route 1.613ns (80.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X65Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDPE (Prop_fdpe_C_Q)         0.379     4.985 f  <hidden>
                         net (fo=76, routed)          1.613     6.597    <hidden>
    SLICE_X61Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.312    14.351    <hidden>
    SLICE_X61Y63         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.331    14.209    <hidden>
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  7.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.839%)  route 0.193ns (60.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.581     1.501    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.629 f  <hidden>
                         net (fo=9, routed)           0.193     1.822    <hidden>
    SLICE_X3Y77          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.016    <hidden>
    SLICE_X3Y77          FDCE                                         r  <hidden>
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y77          FDCE (Remov_fdce_C_CLR)     -0.146     1.391    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.839%)  route 0.193ns (60.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.581     1.501    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.629 f  <hidden>
                         net (fo=9, routed)           0.193     1.822    <hidden>
    SLICE_X3Y77          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.016    <hidden>
    SLICE_X3Y77          FDCE                                         r  <hidden>
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y77          FDCE (Remov_fdce_C_CLR)     -0.146     1.391    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.839%)  route 0.193ns (60.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.581     1.501    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.629 f  <hidden>
                         net (fo=9, routed)           0.193     1.822    <hidden>
    SLICE_X3Y77          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.016    <hidden>
    SLICE_X3Y77          FDCE                                         r  <hidden>
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y77          FDCE (Remov_fdce_C_CLR)     -0.146     1.391    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.839%)  route 0.193ns (60.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.581     1.501    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.629 f  <hidden>
                         net (fo=9, routed)           0.193     1.822    <hidden>
    SLICE_X3Y77          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.016    <hidden>
    SLICE_X3Y77          FDCE                                         r  <hidden>
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y77          FDCE (Remov_fdce_C_CLR)     -0.146     1.391    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.839%)  route 0.193ns (60.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.581     1.501    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.629 f  <hidden>
                         net (fo=9, routed)           0.193     1.822    <hidden>
    SLICE_X3Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.016    <hidden>
    SLICE_X3Y77          FDPE                                         r  <hidden>
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y77          FDPE (Remov_fdpe_C_PRE)     -0.149     1.388    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.839%)  route 0.193ns (60.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.581     1.501    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.629 f  <hidden>
                         net (fo=9, routed)           0.193     1.822    <hidden>
    SLICE_X3Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.016    <hidden>
    SLICE_X3Y77          FDPE                                         r  <hidden>
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y77          FDPE (Remov_fdpe_C_PRE)     -0.149     1.388    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.839%)  route 0.193ns (60.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.581     1.501    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.629 f  <hidden>
                         net (fo=9, routed)           0.193     1.822    <hidden>
    SLICE_X3Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.016    <hidden>
    SLICE_X3Y77          FDPE                                         r  <hidden>
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y77          FDPE (Remov_fdpe_C_PRE)     -0.149     1.388    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.839%)  route 0.193ns (60.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.581     1.501    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.629 f  <hidden>
                         net (fo=9, routed)           0.193     1.822    <hidden>
    SLICE_X3Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.016    <hidden>
    SLICE_X3Y77          FDPE                                         r  <hidden>
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y77          FDPE (Remov_fdpe_C_PRE)     -0.149     1.388    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.679%)  route 0.195ns (60.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.581     1.501    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.629 f  <hidden>
                         net (fo=9, routed)           0.195     1.824    <hidden>
    SLICE_X1Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.016    <hidden>
    SLICE_X1Y77          FDPE                                         r  <hidden>
                         clock pessimism             -0.479     1.537    
    SLICE_X1Y77          FDPE (Remov_fdpe_C_PRE)     -0.149     1.388    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.091%)  route 0.227ns (63.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.583     1.503    <hidden>
    SLICE_X3Y77          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.631 f  <hidden>
                         net (fo=3, routed)           0.227     1.858    <hidden>
    SLICE_X1Y79          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.852     2.018    <hidden>
    SLICE_X1Y79          FDPE                                         r  <hidden>
                         clock pessimism             -0.500     1.518    
    SLICE_X1Y79          FDPE (Remov_fdpe_C_PRE)     -0.149     1.369    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  net_clk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.752ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.083ns  (logic 0.348ns (32.135%)  route 0.735ns (67.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77                                      0.000     0.000 r  <hidden>
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.735     1.083    <hidden>
    SLICE_X64Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)       -0.165     9.835    <hidden>
  -------------------------------------------------------------------
                         required time                          9.835    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.348ns (33.681%)  route 0.685ns (66.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128                                      0.000     0.000 r  <hidden>
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.685     1.033    <hidden>
    SLICE_X4Y128         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y128         FDRE (Setup_fdre_C_D)       -0.211     9.789    <hidden>
  -------------------------------------------------------------------
                         required time                          9.789    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.166ns  (logic 0.379ns (32.512%)  route 0.787ns (67.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92                                      0.000     0.000 r  <hidden>
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.787     1.166    <hidden>
    SLICE_X33Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)       -0.070     9.930    <hidden>
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.767ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.021ns  (logic 0.348ns (34.083%)  route 0.673ns (65.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77                                      0.000     0.000 r  <hidden>
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.673     1.021    <hidden>
    SLICE_X65Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)       -0.212     9.788    <hidden>
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  8.767    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.175ns  (logic 0.379ns (32.253%)  route 0.796ns (67.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131                                     0.000     0.000 r  <hidden>
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.796     1.175    <hidden>
    SLICE_X56Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y131        FDRE (Setup_fdre_C_D)       -0.030     9.970    <hidden>
  -------------------------------------------------------------------
                         required time                          9.970    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.002ns  (logic 0.398ns (39.731%)  route 0.604ns (60.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97                                      0.000     0.000 r  <hidden>
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.604     1.002    <hidden>
    SLICE_X65Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y97         FDRE (Setup_fdre_C_D)       -0.202     9.798    <hidden>
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.966ns  (logic 0.348ns (36.025%)  route 0.618ns (63.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128                                      0.000     0.000 r  <hidden>
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.618     0.966    <hidden>
    SLICE_X0Y128         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  8.827    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.957ns  (logic 0.348ns (36.372%)  route 0.609ns (63.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78                                      0.000     0.000 r  <hidden>
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.609     0.957    <hidden>
    SLICE_X65Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)       -0.206     9.794    <hidden>
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.949ns  (logic 0.348ns (36.679%)  route 0.601ns (63.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92                                      0.000     0.000 r  <hidden>
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.601     0.949    <hidden>
    SLICE_X32Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y93         FDRE (Setup_fdre_C_D)       -0.208     9.792    <hidden>
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.039ns  (logic 0.379ns (36.482%)  route 0.660ns (63.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115                                      0.000     0.000 r  <hidden>
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.660     1.039    <hidden>
    SLICE_X4Y115         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y115         FDRE (Setup_fdre_C_D)       -0.070     9.930    <hidden>
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                  8.891    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2453 Endpoints
Min Delay          2453 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.652ns  (logic 1.669ns (7.707%)  route 19.983ns (92.293%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.846    21.652    <hidden>
    SLICE_X1Y138         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.652ns  (logic 1.669ns (7.707%)  route 19.983ns (92.293%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.846    21.652    <hidden>
    SLICE_X1Y138         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.172ns  (logic 1.669ns (7.882%)  route 19.503ns (92.118%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.366    21.172    <hidden>
    SLICE_X51Y143        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.172ns  (logic 1.669ns (7.882%)  route 19.503ns (92.118%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.366    21.172    <hidden>
    SLICE_X51Y143        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.172ns  (logic 1.669ns (7.882%)  route 19.503ns (92.118%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.366    21.172    <hidden>
    SLICE_X51Y143        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.172ns  (logic 1.669ns (7.882%)  route 19.503ns (92.118%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.366    21.172    <hidden>
    SLICE_X51Y143        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.635ns  (logic 1.669ns (8.087%)  route 18.966ns (91.913%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        9.829    20.635    <hidden>
    SLICE_X5Y129         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.635ns  (logic 1.669ns (8.087%)  route 18.966ns (91.913%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        9.829    20.635    <hidden>
    SLICE_X5Y129         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.854ns  (logic 1.669ns (8.405%)  route 18.185ns (91.595%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        9.048    19.854    <hidden>
    SLICE_X1Y109         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.854ns  (logic 1.669ns (8.405%)  route 18.185ns (91.595%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        9.048    19.854    <hidden>
    SLICE_X1Y109         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.128ns (33.739%)  route 0.251ns (66.261%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X48Y130        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.251     0.379    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X49Y138        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.128ns (33.739%)  route 0.251ns (66.261%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X48Y130        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.251     0.379    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X49Y138        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.128ns (33.739%)  route 0.251ns (66.261%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X48Y130        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.251     0.379    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X49Y138        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_thrtl_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.128ns (33.739%)  route 0.251ns (66.261%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X48Y130        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.251     0.379    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X49Y138        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_thrtl_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.128ns (24.888%)  route 0.386ns (75.112%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X48Y130        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.386     0.514    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X50Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_gap_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.128ns (24.888%)  route 0.386ns (75.112%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X48Y130        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.386     0.514    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X50Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_gap_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/axi_in_packet_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.128ns (24.888%)  route 0.386ns (75.112%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X48Y130        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.386     0.514    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[7]_0
    SLICE_X50Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/axi_in_packet_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[26]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.128ns (22.979%)  route 0.429ns (77.021%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X48Y130        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.429     0.557    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[7]_0
    SLICE_X33Y128        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[27]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.128ns (22.979%)  route 0.429ns (77.021%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X48Y130        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.429     0.557    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[7]_0
    SLICE_X33Y128        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_d_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.128ns (21.977%)  route 0.454ns (78.023%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X48Y130        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.454     0.582    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X49Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_d_reg[1]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  

Max Delay          3702 Endpoints
Min Delay          3751 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[278]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.495ns  (logic 2.142ns (8.745%)  route 22.353ns (91.255%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.788    29.123    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X11Y141        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[278]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[439]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.479ns  (logic 2.142ns (8.750%)  route 22.337ns (91.250%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.772    29.107    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X9Y141         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[439]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[446]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.395ns  (logic 2.142ns (8.780%)  route 22.253ns (91.220%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.688    29.023    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X7Y143         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[446]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[343]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.360ns  (logic 2.142ns (8.793%)  route 22.218ns (91.207%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.653    28.987    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X9Y140         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[343]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[342]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.287ns  (logic 2.142ns (8.820%)  route 22.145ns (91.180%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.580    28.915    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X7Y142         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[342]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[539]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.211ns  (logic 2.142ns (8.847%)  route 22.069ns (91.153%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.504    28.839    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X7Y127         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[539]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[551]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.152ns  (logic 2.142ns (8.869%)  route 22.010ns (91.131%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.445    28.780    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X3Y143         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[551]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[702]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.144ns  (logic 2.142ns (8.872%)  route 22.002ns (91.128%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.437    28.771    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X3Y137         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[702]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[590]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.137ns  (logic 2.142ns (8.874%)  route 21.995ns (91.126%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.430    28.765    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X3Y147         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[590]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[310]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.117ns  (logic 2.142ns (8.882%)  route 21.975ns (91.118%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.410    28.745    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X11Y139        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[310]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.899%)  route 0.114ns (47.101%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.558     1.478    <hidden>
    SLICE_X36Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  <hidden>
                         net (fo=1, routed)           0.114     1.720    <hidden>
    SLICE_X36Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.022%)  route 0.102ns (41.978%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.581     1.501    <hidden>
    SLICE_X62Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  <hidden>
                         net (fo=1, routed)           0.102     1.744    <hidden>
    SLICE_X64Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.148ns (58.174%)  route 0.106ns (41.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.581     1.501    <hidden>
    SLICE_X64Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.148     1.649 r  <hidden>
                         net (fo=1, routed)           0.106     1.755    <hidden>
    SLICE_X65Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.148ns (58.284%)  route 0.106ns (41.716%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.592     1.512    <hidden>
    SLICE_X64Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.148     1.660 r  <hidden>
                         net (fo=1, routed)           0.106     1.766    <hidden>
    SLICE_X65Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.386%)  route 0.148ns (53.614%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.581     1.501    <hidden>
    SLICE_X63Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  <hidden>
                         net (fo=1, routed)           0.148     1.777    <hidden>
    SLICE_X65Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.944%)  route 0.166ns (54.056%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.558     1.478    <hidden>
    SLICE_X36Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  <hidden>
                         net (fo=1, routed)           0.166     1.785    <hidden>
    SLICE_X36Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.518%)  route 0.144ns (50.482%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.581     1.501    <hidden>
    SLICE_X63Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  <hidden>
                         net (fo=1, routed)           0.144     1.785    <hidden>
    SLICE_X65Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.589%)  route 0.168ns (54.411%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.559     1.479    <hidden>
    SLICE_X33Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  <hidden>
                         net (fo=1, routed)           0.168     1.788    <hidden>
    SLICE_X32Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.887%)  route 0.147ns (51.113%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.581     1.501    <hidden>
    SLICE_X63Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  <hidden>
                         net (fo=1, routed)           0.147     1.789    <hidden>
    SLICE_X65Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.564%)  route 0.175ns (55.436%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.558     1.478    <hidden>
    SLICE_X36Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  <hidden>
                         net (fo=1, routed)           0.175     1.794    <hidden>
    SLICE_X32Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_clk

Max Delay           202 Endpoints
Min Delay           251 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.127ns  (logic 1.669ns (7.541%)  route 20.458ns (92.459%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       11.321    22.127    <hidden>
    SLICE_X1Y142         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.470     4.506    <hidden>
    SLICE_X1Y142         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.127ns  (logic 1.669ns (7.541%)  route 20.458ns (92.459%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       11.321    22.127    <hidden>
    SLICE_X1Y142         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.470     4.506    <hidden>
    SLICE_X1Y142         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.288ns  (logic 1.669ns (7.839%)  route 19.619ns (92.161%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.482    21.288    <hidden>
    SLICE_X0Y134         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.464     4.500    <hidden>
    SLICE_X0Y134         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.288ns  (logic 1.669ns (7.839%)  route 19.619ns (92.161%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.482    21.288    <hidden>
    SLICE_X0Y134         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.464     4.500    <hidden>
    SLICE_X0Y134         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.826ns  (logic 1.669ns (8.013%)  route 19.157ns (91.987%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.020    20.826    <hidden>
    SLICE_X48Y145        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.399     4.435    <hidden>
    SLICE_X48Y145        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.826ns  (logic 1.669ns (8.013%)  route 19.157ns (91.987%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.020    20.826    <hidden>
    SLICE_X48Y145        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.399     4.435    <hidden>
    SLICE_X48Y145        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.167ns  (logic 1.669ns (8.274%)  route 18.498ns (91.726%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        9.361    20.167    <hidden>
    SLICE_X52Y140        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.399     4.435    <hidden>
    SLICE_X52Y140        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.167ns  (logic 1.669ns (8.274%)  route 18.498ns (91.726%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        9.361    20.167    <hidden>
    SLICE_X52Y140        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.399     4.435    <hidden>
    SLICE_X52Y140        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.638ns  (logic 1.669ns (8.497%)  route 17.970ns (91.503%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        8.833    19.638    <hidden>
    SLICE_X3Y121         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.458     4.494    <hidden>
    SLICE_X3Y121         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.638ns  (logic 1.669ns (8.497%)  route 17.970ns (91.503%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        8.833    19.638    <hidden>
    SLICE_X3Y121         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.458     4.494    <hidden>
    SLICE_X3Y121         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.164ns (77.196%)  route 0.048ns (22.804%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  <hidden>
                         net (fo=1, routed)           0.048     0.212    <hidden>
    SLICE_X57Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.907     2.072    <hidden>
    SLICE_X57Y130        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.463%)  route 0.095ns (42.537%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.095     0.223    <hidden>
    SLICE_X65Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.860     2.024    <hidden>
    SLICE_X65Y89         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.382%)  route 0.095ns (42.618%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.095     0.223    <hidden>
    SLICE_X65Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.861     2.026    <hidden>
    SLICE_X65Y93         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.186%)  route 0.096ns (42.814%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.096     0.224    <hidden>
    SLICE_X3Y117         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.940     2.105    <hidden>
    SLICE_X3Y117         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.856%)  route 0.095ns (40.144%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.095     0.236    <hidden>
    SLICE_X3Y129         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.937     2.102    <hidden>
    SLICE_X3Y129         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.856%)  route 0.095ns (40.144%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.095     0.236    <hidden>
    SLICE_X63Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.856     2.021    <hidden>
    SLICE_X63Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.986%)  route 0.109ns (46.014%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.109     0.237    <hidden>
    SLICE_X65Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.858     2.022    <hidden>
    SLICE_X65Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.541%)  route 0.111ns (46.459%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.111     0.239    <hidden>
    SLICE_X37Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.826     1.991    <hidden>
    SLICE_X37Y91         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.340%)  route 0.112ns (46.660%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.112     0.240    <hidden>
    SLICE_X0Y114         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.943     2.108    <hidden>
    SLICE_X0Y114         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.418%)  route 0.105ns (42.582%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.105     0.246    <hidden>
    SLICE_X65Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.858     2.022    <hidden>
    SLICE_X65Y87         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  net_clk

Max Delay          3376 Endpoints
Min Delay          3376 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.028ns  (logic 2.142ns (9.302%)  route 20.886ns (90.698%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       11.321    27.656    <hidden>
    SLICE_X1Y142         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.470     4.506    <hidden>
    SLICE_X1Y142         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.028ns  (logic 2.142ns (9.302%)  route 20.886ns (90.698%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       11.321    27.656    <hidden>
    SLICE_X1Y142         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.470     4.506    <hidden>
    SLICE_X1Y142         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.189ns  (logic 2.142ns (9.653%)  route 20.047ns (90.347%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.482    26.817    <hidden>
    SLICE_X0Y134         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.464     4.500    <hidden>
    SLICE_X0Y134         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.189ns  (logic 2.142ns (9.653%)  route 20.047ns (90.347%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.482    26.817    <hidden>
    SLICE_X0Y134         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.464     4.500    <hidden>
    SLICE_X0Y134         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.727ns  (logic 2.142ns (9.859%)  route 19.585ns (90.141%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.020    26.355    <hidden>
    SLICE_X48Y145        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.399     4.435    <hidden>
    SLICE_X48Y145        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.727ns  (logic 2.142ns (9.859%)  route 19.585ns (90.141%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       10.020    26.355    <hidden>
    SLICE_X48Y145        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.399     4.435    <hidden>
    SLICE_X48Y145        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.183ns  (logic 2.260ns (10.669%)  route 18.923ns (89.331%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        9.102    25.436    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X1Y114         LUT5 (Prop_lut5_I4_O)        0.118    25.554 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw[0]_i_1/O
                         net (fo=1, routed)           0.256    25.811    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw[0]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.465     4.501    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X0Y114         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.068ns  (logic 2.142ns (10.167%)  route 18.926ns (89.833%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        9.361    25.696    <hidden>
    SLICE_X52Y140        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.399     4.435    <hidden>
    SLICE_X52Y140        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.068ns  (logic 2.142ns (10.167%)  route 18.926ns (89.833%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        9.361    25.696    <hidden>
    SLICE_X52Y140        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.399     4.435    <hidden>
    SLICE_X52Y140        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.900ns  (logic 2.247ns (10.751%)  route 18.653ns (89.249%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    16.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    16.335 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        8.241    24.575    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.105    24.680 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.848    25.528    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.387     4.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.588     1.508    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  tickcount64_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  tickcount64_reg[3]/Q
                         net (fo=1, routed)           0.107     1.755    tickcount64_reg_n_0_[3]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  tickcount64_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.863    tickcount64_reg[0]_i_2_n_4
    SLICE_X63Y29         FDRE                                         r  tickcount64_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.857     2.021    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  tickcount64_reg[3]/C

Slack:                    inf
  Source:                 tickcount64_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.588     1.508    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  tickcount64_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  tickcount64_reg[2]/Q
                         net (fo=1, routed)           0.107     1.756    tickcount64_reg_n_0_[2]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.867 r  tickcount64_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.867    tickcount64_reg[0]_i_2_n_5
    SLICE_X63Y29         FDRE                                         r  tickcount64_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.857     2.021    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  tickcount64_reg[2]/C

Slack:                    inf
  Source:                 tickcount64_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.256ns (71.197%)  route 0.104ns (28.803%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.589     1.509    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  tickcount64_reg[4]/Q
                         net (fo=1, routed)           0.104     1.753    tickcount64_reg_n_0_[4]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  tickcount64_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.868    tickcount64_reg[4]_i_1__2_n_7
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.858     2.022    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[4]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.589     1.509    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.118     1.768    tickcount64_reg[7]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  tickcount64_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.876    tickcount64_reg[4]_i_1__2_n_4
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.858     2.022    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[7]/C

Slack:                    inf
  Source:                 tickcount64_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.590     1.510    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  tickcount64_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  tickcount64_reg[11]/Q
                         net (fo=2, routed)           0.118     1.769    tickcount64_reg[11]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  tickcount64_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.877    tickcount64_reg[8]_i_1__2_n_4
    SLICE_X63Y31         FDRE                                         r  tickcount64_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.859     2.023    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  tickcount64_reg[11]/C

Slack:                    inf
  Source:                 tickcount64_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.591     1.511    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  tickcount64_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  tickcount64_reg[15]/Q
                         net (fo=2, routed)           0.118     1.770    tickcount64_reg[15]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  tickcount64_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.878    tickcount64_reg[12]_i_1__2_n_4
    SLICE_X63Y32         FDRE                                         r  tickcount64_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.860     2.024    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  tickcount64_reg[15]/C

Slack:                    inf
  Source:                 tickcount64_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.592     1.512    clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  tickcount64_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  tickcount64_reg[19]/Q
                         net (fo=2, routed)           0.118     1.771    tickcount64_reg[19]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  tickcount64_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.879    tickcount64_reg[16]_i_1__1_n_4
    SLICE_X63Y33         FDRE                                         r  tickcount64_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.861     2.025    clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  tickcount64_reg[19]/C

Slack:                    inf
  Source:                 tickcount64_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.474%)  route 0.112ns (30.526%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.591     1.511    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  tickcount64_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  tickcount64_reg[12]/Q
                         net (fo=2, routed)           0.112     1.764    tickcount64_reg[12]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  tickcount64_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.879    tickcount64_reg[12]_i_1__2_n_7
    SLICE_X63Y32         FDRE                                         r  tickcount64_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.860     2.024    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  tickcount64_reg[12]/C

Slack:                    inf
  Source:                 tickcount64_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.593     1.513    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  tickcount64_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  tickcount64_reg[23]/Q
                         net (fo=2, routed)           0.118     1.772    tickcount64_reg[23]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  tickcount64_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.880    tickcount64_reg[20]_i_1__1_n_4
    SLICE_X63Y34         FDRE                                         r  tickcount64_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.862     2.026    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  tickcount64_reg[23]/C

Slack:                    inf
  Source:                 tickcount64_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.486%)  route 0.112ns (30.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.592     1.512    clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  tickcount64_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  tickcount64_reg[16]/Q
                         net (fo=2, routed)           0.112     1.765    tickcount64_reg[16]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  tickcount64_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.880    tickcount64_reg[16]_i_1__1_n_7
    SLICE_X63Y33         FDRE                                         r  tickcount64_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.861     2.025    clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  tickcount64_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  net_clk

Max Delay            68 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.521ns  (logic 1.637ns (36.205%)  route 2.884ns (63.795%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.416     4.614    i_pcileech_com/CLK
    SLICE_X0Y82          FDRE                                         r  i_pcileech_com/tickcount64_com_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.379     4.993 f  i_pcileech_com/tickcount64_com_reg[11]/Q
                         net (fo=2, routed)           1.092     6.085    i_pcileech_com/tickcount64_com_reg[11]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.105     6.190 r  i_pcileech_com/rst1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.190    i_pcileech_com/rst1_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.647 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.647    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.745 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.843 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.843    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.039    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.137    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.857     8.092    i_pcileech_com/rst1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.108     8.200 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.935     9.135    <hidden>
    SLICE_X5Y78          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.301     4.337    <hidden>
    SLICE_X5Y78          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.521ns  (logic 1.637ns (36.205%)  route 2.884ns (63.795%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.416     4.614    i_pcileech_com/CLK
    SLICE_X0Y82          FDRE                                         r  i_pcileech_com/tickcount64_com_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.379     4.993 f  i_pcileech_com/tickcount64_com_reg[11]/Q
                         net (fo=2, routed)           1.092     6.085    i_pcileech_com/tickcount64_com_reg[11]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.105     6.190 r  i_pcileech_com/rst1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.190    i_pcileech_com/rst1_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.647 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.647    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.745 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.843 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.843    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.039    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.137    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.857     8.092    i_pcileech_com/rst1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.108     8.200 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.935     9.135    <hidden>
    SLICE_X5Y78          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.301     4.337    <hidden>
    SLICE_X5Y78          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.193ns  (logic 1.100ns (50.156%)  route 1.093ns (49.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.426     4.624    <hidden>
    SLICE_X2Y98          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     5.724 r  <hidden>
                         net (fo=1, routed)           1.093     6.817    <hidden>
    SLICE_X3Y102         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.470     4.506    <hidden>
    SLICE_X3Y102         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.025ns  (logic 1.109ns (54.770%)  route 0.916ns (45.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.583     4.780    <hidden>
    SLICE_X2Y114         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.889 r  <hidden>
                         net (fo=1, routed)           0.916     6.805    <hidden>
    SLICE_X4Y100         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.469     4.505    <hidden>
    SLICE_X4Y100         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.972ns  (logic 1.107ns (56.129%)  route 0.865ns (43.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.583     4.780    <hidden>
    SLICE_X2Y114         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     5.887 r  <hidden>
                         net (fo=1, routed)           0.865     6.753    <hidden>
    SLICE_X0Y106         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.470     4.506    <hidden>
    SLICE_X0Y106         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.859ns  (logic 1.087ns (58.478%)  route 0.772ns (41.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.587     4.784    <hidden>
    SLICE_X2Y110         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     5.871 r  <hidden>
                         net (fo=1, routed)           0.772     6.643    <hidden>
    SLICE_X4Y97          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.313     4.349    <hidden>
    SLICE_X4Y97          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.012ns  (logic 0.379ns (18.841%)  route 1.633ns (81.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X65Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDPE (Prop_fdpe_C_Q)         0.379     4.985 r  <hidden>
                         net (fo=76, routed)          1.633     6.617    <hidden>
    SLICE_X65Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.312     4.348    <hidden>
    SLICE_X65Y62         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.809ns  (logic 1.109ns (61.317%)  route 0.700ns (38.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.588     4.785    <hidden>
    SLICE_X2Y109         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.894 r  <hidden>
                         net (fo=1, routed)           0.700     6.594    <hidden>
    SLICE_X0Y106         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.470     4.506    <hidden>
    SLICE_X0Y106         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.790ns  (logic 1.107ns (61.831%)  route 0.683ns (38.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.587     4.784    <hidden>
    SLICE_X2Y110         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     5.891 r  <hidden>
                         net (fo=1, routed)           0.683     6.575    <hidden>
    SLICE_X4Y102         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.469     4.505    <hidden>
    SLICE_X4Y102         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.766ns  (logic 1.107ns (62.694%)  route 0.659ns (37.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.588     4.785    <hidden>
    SLICE_X6Y105         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     5.892 r  <hidden>
                         net (fo=1, routed)           0.659     6.551    <hidden>
    SLICE_X4Y105         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.469     4.505    <hidden>
    SLICE_X4Y105         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.121%)  route 0.156ns (54.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X63Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  <hidden>
                         net (fo=1, routed)           0.156     1.793    <hidden>
    SLICE_X64Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.856     2.021    <hidden>
    SLICE_X64Y64         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.079%)  route 0.162ns (55.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X63Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  <hidden>
                         net (fo=1, routed)           0.162     1.799    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.858     2.022    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.054%)  route 0.152ns (51.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X63Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  <hidden>
                         net (fo=1, routed)           0.152     1.802    <hidden>
    SLICE_X64Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.856     2.021    <hidden>
    SLICE_X64Y64         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.251%)  route 0.168ns (56.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.593     1.513    <hidden>
    SLICE_X63Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  <hidden>
                         net (fo=1, routed)           0.168     1.809    <hidden>
    SLICE_X63Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.861     2.026    <hidden>
    SLICE_X63Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.598%)  route 0.172ns (57.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X63Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  <hidden>
                         net (fo=1, routed)           0.172     1.809    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.858     2.022    <hidden>
    SLICE_X63Y62         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.944%)  route 0.166ns (54.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.584     1.504    <hidden>
    SLICE_X4Y81          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  <hidden>
                         net (fo=1, routed)           0.166     1.811    <hidden>
    SLICE_X4Y82          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.852     2.016    <hidden>
    SLICE_X4Y82          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.944%)  route 0.166ns (54.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.592     1.512    <hidden>
    SLICE_X58Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  <hidden>
                         net (fo=1, routed)           0.166     1.819    <hidden>
    SLICE_X58Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.860     2.024    <hidden>
    SLICE_X58Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.474%)  route 0.199ns (58.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.583     1.503    <hidden>
    SLICE_X3Y77          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.644 r  <hidden>
                         net (fo=15, routed)          0.199     1.843    <hidden>
    SLICE_X3Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.850     2.014    <hidden>
    SLICE_X3Y78          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.045%)  route 0.194ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.588     1.508    <hidden>
    SLICE_X62Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  <hidden>
                         net (fo=1, routed)           0.194     1.843    <hidden>
    SLICE_X63Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.855     2.019    <hidden>
    SLICE_X63Y66         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.721%)  route 0.223ns (61.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.593     1.513    <hidden>
    SLICE_X63Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  <hidden>
                         net (fo=1, routed)           0.223     1.877    <hidden>
    SLICE_X62Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.861     2.026    <hidden>
    SLICE_X62Y55         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_ft601_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.096ns  (logic 1.689ns (12.894%)  route 11.407ns (87.106%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        9.342    11.928    i_pcileech_com/rst
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.125    12.053 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           1.043    13.096    <hidden>
    SLICE_X5Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.303     4.342    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.096ns  (logic 1.689ns (12.894%)  route 11.407ns (87.106%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        9.342    11.928    i_pcileech_com/rst
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.125    12.053 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           1.043    13.096    <hidden>
    SLICE_X5Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.303     4.342    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.309ns  (logic 1.564ns (29.450%)  route 3.746ns (70.550%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        2.723     5.309    <hidden>
    SLICE_X65Y59         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.316     4.355    <hidden>
    SLICE_X65Y59         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.309ns  (logic 1.564ns (29.450%)  route 3.746ns (70.550%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        2.723     5.309    <hidden>
    SLICE_X65Y59         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.316     4.355    <hidden>
    SLICE_X65Y59         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.379ns  (logic 0.340ns (14.294%)  route 2.039ns (85.706%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        1.544     2.379    <hidden>
    SLICE_X65Y59         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.862     2.028    <hidden>
    SLICE_X65Y59         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.379ns  (logic 0.340ns (14.294%)  route 2.039ns (85.706%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        1.544     2.379    <hidden>
    SLICE_X65Y59         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.862     2.028    <hidden>
    SLICE_X65Y59         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.398ns  (logic 0.383ns (5.986%)  route 6.015ns (94.014%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        5.026     5.860    i_pcileech_com/rst
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.043     5.903 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.495     6.398    <hidden>
    SLICE_X5Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.849     2.014    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.398ns  (logic 0.383ns (5.986%)  route 6.015ns (94.014%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        5.026     5.860    i_pcileech_com/rst
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.043     5.903 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.495     6.398    <hidden>
    SLICE_X5Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.849     2.014    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  net_ft601_clk

Max Delay          1491 Endpoints
Min Delay          1507 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.613ns  (logic 2.247ns (12.072%)  route 16.366ns (87.928%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    20.869    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    20.974 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    21.096    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    21.201 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          2.040    23.241    i_pcileech_com/com_rx_data64
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.471     4.509    i_pcileech_com/CLK
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[56]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.613ns  (logic 2.247ns (12.072%)  route 16.366ns (87.928%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    20.869    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    20.974 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    21.096    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    21.201 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          2.040    23.241    i_pcileech_com/com_rx_data64
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.471     4.509    i_pcileech_com/CLK
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[57]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.613ns  (logic 2.247ns (12.072%)  route 16.366ns (87.928%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    20.869    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    20.974 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    21.096    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    21.201 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          2.040    23.241    i_pcileech_com/com_rx_data64
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.471     4.509    i_pcileech_com/CLK
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[58]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.613ns  (logic 2.247ns (12.072%)  route 16.366ns (87.928%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    20.869    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    20.974 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    21.096    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    21.201 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          2.040    23.241    i_pcileech_com/com_rx_data64
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.471     4.509    i_pcileech_com/CLK
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[59]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.613ns  (logic 2.247ns (12.072%)  route 16.366ns (87.928%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    20.869    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    20.974 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    21.096    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    21.201 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          2.040    23.241    i_pcileech_com/com_rx_data64
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.471     4.509    i_pcileech_com/CLK
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[60]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.613ns  (logic 2.247ns (12.072%)  route 16.366ns (87.928%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    20.869    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    20.974 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    21.096    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    21.201 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          2.040    23.241    i_pcileech_com/com_rx_data64
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.471     4.509    i_pcileech_com/CLK
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[61]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.495ns  (logic 2.247ns (12.149%)  route 16.248ns (87.851%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    20.869    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    20.974 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    21.096    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    21.201 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          1.922    23.123    i_pcileech_com/com_rx_data64
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.472     4.510    i_pcileech_com/CLK
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[54]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.495ns  (logic 2.247ns (12.149%)  route 16.248ns (87.851%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    20.869    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    20.974 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    21.096    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    21.201 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          1.922    23.123    i_pcileech_com/com_rx_data64
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.472     4.510    i_pcileech_com/CLK
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[55]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.495ns  (logic 2.247ns (12.149%)  route 16.248ns (87.851%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    20.869    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    20.974 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    21.096    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    21.201 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          1.922    23.123    i_pcileech_com/com_rx_data64
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.472     4.510    i_pcileech_com/CLK
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[62]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.495ns  (logic 2.247ns (12.149%)  route 16.248ns (87.851%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.432     4.628    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.984     5.990    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.105     6.095 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     6.095    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.535 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.535    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.633 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.633    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.731 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.731    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.829 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.829    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.927 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.025    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.123    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.339 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.467     7.806    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X62Y41         LUT2 (Prop_lut2_I0_O)        0.309     8.115 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    20.869    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    20.974 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    21.096    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    21.201 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          1.922    23.123    i_pcileech_com/com_rx_data64
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.472     4.510    i_pcileech_com/CLK
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[63]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.723%)  route 0.152ns (54.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.586     1.506    <hidden>
    SLICE_X3Y83          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  <hidden>
                         net (fo=1, routed)           0.152     1.786    <hidden>
    SLICE_X1Y81          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.854     2.020    <hidden>
    SLICE_X1Y81          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.920%)  route 0.163ns (56.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.591     1.511    <hidden>
    SLICE_X62Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  <hidden>
                         net (fo=1, routed)           0.163     1.802    <hidden>
    SLICE_X63Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.029    <hidden>
    SLICE_X63Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.350%)  route 0.167ns (56.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.590     1.510    <hidden>
    SLICE_X61Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  <hidden>
                         net (fo=1, routed)           0.167     1.805    <hidden>
    SLICE_X63Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.029    <hidden>
    SLICE_X63Y53         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.623%)  route 0.172ns (57.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.591     1.511    <hidden>
    SLICE_X62Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  <hidden>
                         net (fo=1, routed)           0.172     1.811    <hidden>
    SLICE_X61Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.861     2.027    <hidden>
    SLICE_X61Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.292%)  route 0.175ns (57.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.591     1.511    <hidden>
    SLICE_X62Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  <hidden>
                         net (fo=1, routed)           0.175     1.813    <hidden>
    SLICE_X62Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.029    <hidden>
    SLICE_X62Y53         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.332%)  route 0.170ns (54.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.584     1.504    <hidden>
    SLICE_X61Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  <hidden>
                         net (fo=1, routed)           0.170     1.815    <hidden>
    SLICE_X62Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.856     2.022    <hidden>
    SLICE_X62Y66         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.590     1.510    <hidden>
    SLICE_X61Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  <hidden>
                         net (fo=1, routed)           0.167     1.818    <hidden>
    SLICE_X62Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.029    <hidden>
    SLICE_X62Y53         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.855%)  route 0.166ns (54.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.591     1.511    <hidden>
    SLICE_X62Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  <hidden>
                         net (fo=1, routed)           0.166     1.818    <hidden>
    SLICE_X61Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.861     2.027    <hidden>
    SLICE_X61Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.551%)  route 0.198ns (58.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.579     1.499    <hidden>
    SLICE_X4Y78          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  <hidden>
                         net (fo=77, routed)          0.198     1.838    <hidden>
    SLICE_X4Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.845     2.011    <hidden>
    SLICE_X4Y75          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.837%)  route 0.204ns (59.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.586     1.506    <hidden>
    SLICE_X3Y83          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  <hidden>
                         net (fo=1, routed)           0.204     1.851    <hidden>
    SLICE_X1Y81          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.854     2.020    <hidden>
    SLICE_X1Y81          FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 1.637ns (35.362%)  route 2.992ns (64.638%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.416     4.614    i_pcileech_com/CLK
    SLICE_X0Y82          FDRE                                         r  i_pcileech_com/tickcount64_com_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.379     4.993 f  i_pcileech_com/tickcount64_com_reg[11]/Q
                         net (fo=2, routed)           1.092     6.085    i_pcileech_com/tickcount64_com_reg[11]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.105     6.190 r  i_pcileech_com/rst1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.190    i_pcileech_com/rst1_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.647 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.647    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.745 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.843 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.843    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.039    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.137    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.857     8.092    i_pcileech_com/rst1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.108     8.200 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           1.043     9.243    <hidden>
    SLICE_X5Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.303     4.342    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 1.637ns (35.362%)  route 2.992ns (64.638%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.416     4.614    i_pcileech_com/CLK
    SLICE_X0Y82          FDRE                                         r  i_pcileech_com/tickcount64_com_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.379     4.993 f  i_pcileech_com/tickcount64_com_reg[11]/Q
                         net (fo=2, routed)           1.092     6.085    i_pcileech_com/tickcount64_com_reg[11]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.105     6.190 r  i_pcileech_com/rst1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.190    i_pcileech_com/rst1_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.647 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.647    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.745 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.843 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.843    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.039    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.137    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.857     8.092    i_pcileech_com/rst1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.108     8.200 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           1.043     9.243    <hidden>
    SLICE_X5Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.303     4.342    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.506ns (34.856%)  route 0.946ns (65.144%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.590     1.510    i_pcileech_com/CLK
    SLICE_X0Y87          FDRE                                         r  i_pcileech_com/tickcount64_com_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  i_pcileech_com/tickcount64_com_reg[29]/Q
                         net (fo=2, routed)           0.062     1.713    i_pcileech_com/tickcount64_com_reg[29]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.045     1.758 r  i_pcileech_com/rst1_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.758    i_pcileech_com/rst1_carry__2_i_2_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.873 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.873    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.912 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.912    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.951 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.951    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.990    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.029 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.389     2.418    i_pcileech_com/rst1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.049     2.467 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.495     2.962    <hidden>
    SLICE_X5Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.849     2.014    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.506ns (34.856%)  route 0.946ns (65.144%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.590     1.510    i_pcileech_com/CLK
    SLICE_X0Y87          FDRE                                         r  i_pcileech_com/tickcount64_com_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  i_pcileech_com/tickcount64_com_reg[29]/Q
                         net (fo=2, routed)           0.062     1.713    i_pcileech_com/tickcount64_com_reg[29]
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.045     1.758 r  i_pcileech_com/rst1_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.758    i_pcileech_com/rst1_carry__2_i_2_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.873 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.873    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.912 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.912    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.951 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.951    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.990    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.029 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.389     2.418    i_pcileech_com/rst1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.049     2.467 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.495     2.962    <hidden>
    SLICE_X5Y77          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.849     2.014    <hidden>
    SLICE_X5Y77          FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         22127 Endpoints
Min Delay         22127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[278]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.594ns  (logic 1.669ns (7.073%)  route 21.925ns (92.927%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.788    23.594    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X11Y141        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[278]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[439]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.578ns  (logic 1.669ns (7.077%)  route 21.910ns (92.923%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.772    23.578    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X9Y141         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[439]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[446]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.494ns  (logic 1.669ns (7.103%)  route 21.825ns (92.897%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.688    23.494    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X7Y143         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[446]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[343]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.459ns  (logic 1.669ns (7.113%)  route 21.790ns (92.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.653    23.459    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X9Y140         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[343]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[342]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.386ns  (logic 1.669ns (7.135%)  route 21.717ns (92.865%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.580    23.386    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X7Y142         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[342]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[539]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.310ns  (logic 1.669ns (7.159%)  route 21.641ns (92.841%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.504    23.310    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X7Y127         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[539]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[551]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.251ns  (logic 1.669ns (7.177%)  route 21.583ns (92.823%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.445    23.251    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X3Y143         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[551]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[702]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.243ns  (logic 1.669ns (7.179%)  route 21.574ns (92.821%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.437    23.243    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X3Y137         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[702]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[590]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.236ns  (logic 1.669ns (7.181%)  route 21.568ns (92.819%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.430    23.236    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X3Y147         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[590]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[310]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.216ns  (logic 1.669ns (7.188%)  route 21.548ns (92.812%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)       12.410    23.216    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X11Y139        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[310]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/wr_addr_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/dwr_addr_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.178ns  (logic 0.128ns (71.843%)  route 0.050ns (28.157%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/wr_addr_reg[28]/C
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/wr_addr_reg[28]/Q
                         net (fo=1, routed)           0.050     0.178    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/dwr_addr_reg[31]_0[28]
    SLICE_X13Y106        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/dwr_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.084%)  route 0.057ns (30.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y143        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[9]/C
    SLICE_X57Y143        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[9]/Q
                         net (fo=1, routed)           0.057     0.185    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[9]
    SLICE_X56Y143        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[0]/C
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1
    SLICE_X37Y148        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y141        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]/C
    SLICE_X57Y141        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[0]
    SLICE_X57Y141        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y141        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[13]/C
    SLICE_X57Y141        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[13]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[13]
    SLICE_X57Y141        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[14]/C
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[14]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[14]
    SLICE_X55Y146        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y144        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[15]/C
    SLICE_X57Y144        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[15]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[15]
    SLICE_X57Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y144        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[2]/C
    SLICE_X57Y144        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[2]
    SLICE_X57Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y143        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[3]/C
    SLICE_X57Y143        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[3]
    SLICE_X57Y143        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[5]/C
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[5]
    SLICE_X55Y146        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 3.811ns (60.119%)  route 2.528ns (39.881%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.425     4.623    <hidden>
    SLICE_X61Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.379     5.002 r  <hidden>
                         net (fo=2, routed)           0.837     5.839    i_pcileech_com/com_tx_prog_full
    SLICE_X62Y38         LUT5 (Prop_lut5_I0_O)        0.105     5.944 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           1.691     7.634    led_com
    AB5                  OBUF (Prop_obuf_I_O)         3.327    10.961 r  led_ld2_obuf/O
                         net (fo=0)                   0.000    10.961    user_ld2
    AB5                                                               r  user_ld2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.468ns (62.543%)  route 0.879ns (37.457%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.592     1.512    <hidden>
    SLICE_X61Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  <hidden>
                         net (fo=2, routed)           0.395     2.048    i_pcileech_com/com_tx_prog_full
    SLICE_X62Y38         LUT5 (Prop_lut5_I0_O)        0.045     2.093 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           0.484     2.577    led_com
    AB5                  OBUF (Prop_obuf_I_O)         1.282     3.858 r  led_ld2_obuf/O
                         net (fo=0)                   0.000     3.858    user_ld2
    AB5                                                               r  user_ld2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pcie_sys_clk_p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.350ns  (logic 3.952ns (42.272%)  route 5.398ns (57.728%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.366     3.721    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y108        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.379     4.100 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/Q
                         net (fo=2, routed)           0.623     4.723    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/S[0]
    SLICE_X49Y110        LUT2 (Prop_lut2_I1_O)        0.124     4.847 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/led_ld1_obuf_i_1/O
                         net (fo=1, routed)           4.774     9.622    led_pcie
    Y6                   OBUF (Prop_obuf_I_O)         3.449    13.071 r  led_ld1_obuf/O
                         net (fo=0)                   0.000    13.071    user_ld1
    Y6                                                                r  user_ld1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcie_clk_p
                            (clock source 'pcie_sys_clk_p'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.355ns (99.991%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p fall edge)
                                                      5.000     5.000 f  
    F6                                                0.000     5.000 f  pcie_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     5.000 f  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.000     7.355    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/pcie_clk_c
    GTPE2_COMMON_X0Y0    GTPE2_COMMON                                 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_clk_p
                            (clock source 'pcie_sys_clk_p'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.441ns (99.953%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.000     0.441    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/pcie_clk_c
    GTPE2_COMMON_X0Y0    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.855ns  (logic 1.488ns (38.587%)  route 2.368ns (61.413%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.480     0.921    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X49Y108        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.141     1.062 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/Q
                         net (fo=2, routed)           0.271     1.333    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/S[0]
    SLICE_X49Y110        LUT2 (Prop_lut2_I1_O)        0.042     1.375 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/led_ld1_obuf_i_1/O
                         net (fo=1, routed)           2.096     3.472    led_pcie
    Y6                   OBUF (Prop_obuf_I_O)         1.305     4.777 r  led_ld1_obuf/O
                         net (fo=0)                   0.000     4.777    user_ld1
    Y6                                                                r  user_ld1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_clk

Max Delay          3426 Endpoints
Min Delay          3426 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.282ns  (logic 1.787ns (8.809%)  route 18.495ns (91.191%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        9.102    19.907    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X1Y114         LUT5 (Prop_lut5_I4_O)        0.118    20.025 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw[0]_i_1/O
                         net (fo=1, routed)           0.256    20.282    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw[0]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.465     4.501    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X0Y114         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.999ns  (logic 1.774ns (8.869%)  route 18.226ns (91.131%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        8.241    19.046    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.105    19.151 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.848    19.999    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.387     4.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.999ns  (logic 1.774ns (8.869%)  route 18.226ns (91.131%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        8.241    19.046    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.105    19.151 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.848    19.999    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.387     4.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[12]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.999ns  (logic 1.774ns (8.869%)  route 18.226ns (91.131%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        8.241    19.046    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.105    19.151 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.848    19.999    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.387     4.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[14]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.999ns  (logic 1.774ns (8.869%)  route 18.226ns (91.131%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        8.241    19.046    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.105    19.151 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.848    19.999    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.387     4.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[16]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.979ns  (logic 1.774ns (8.878%)  route 18.206ns (91.122%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        8.241    19.046    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.105    19.151 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.828    19.979    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.390     4.426    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[15]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.979ns  (logic 1.774ns (8.878%)  route 18.206ns (91.122%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        8.241    19.046    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.105    19.151 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.828    19.979    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.390     4.426    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[17]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.979ns  (logic 1.774ns (8.878%)  route 18.206ns (91.122%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        8.241    19.046    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.105    19.151 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.828    19.979    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.390     4.426    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[19]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.979ns  (logic 1.774ns (8.878%)  route 18.206ns (91.122%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        8.241    19.046    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.105    19.151 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.828    19.979    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.390     4.426    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[8]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.978ns  (logic 1.774ns (8.878%)  route 18.204ns (91.122%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        8.115    10.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.105    10.806 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rw[703]_i_1/O
                         net (fo=1509, routed)        8.241    19.046    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.105    19.151 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.826    19.978    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y121        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        1.390     4.426    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y121        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.343ns (35.135%)  route 0.633ns (64.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    user_sw2_n_IBUF
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.048     0.837 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.139     0.976    tickcount64[0]_i_1_n_0
    SLICE_X63Y42         FDRE                                         r  tickcount64_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.867     2.031    clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  tickcount64_reg[52]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.343ns (35.135%)  route 0.633ns (64.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    user_sw2_n_IBUF
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.048     0.837 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.139     0.976    tickcount64[0]_i_1_n_0
    SLICE_X63Y42         FDRE                                         r  tickcount64_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.867     2.031    clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  tickcount64_reg[53]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.343ns (35.135%)  route 0.633ns (64.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    user_sw2_n_IBUF
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.048     0.837 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.139     0.976    tickcount64[0]_i_1_n_0
    SLICE_X63Y42         FDRE                                         r  tickcount64_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.867     2.031    clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  tickcount64_reg[54]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.343ns (35.135%)  route 0.633ns (64.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    user_sw2_n_IBUF
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.048     0.837 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.139     0.976    tickcount64[0]_i_1_n_0
    SLICE_X63Y42         FDRE                                         r  tickcount64_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.867     2.031    clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  tickcount64_reg[55]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.343ns (33.060%)  route 0.695ns (66.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    user_sw2_n_IBUF
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.048     0.837 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.200     1.038    tickcount64[0]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  tickcount64_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.868     2.032    clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  tickcount64_reg[56]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.343ns (33.060%)  route 0.695ns (66.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    user_sw2_n_IBUF
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.048     0.837 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.200     1.038    tickcount64[0]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  tickcount64_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.868     2.032    clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  tickcount64_reg[57]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.343ns (33.060%)  route 0.695ns (66.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    user_sw2_n_IBUF
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.048     0.837 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.200     1.038    tickcount64[0]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  tickcount64_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.868     2.032    clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  tickcount64_reg[58]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.343ns (33.060%)  route 0.695ns (66.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    user_sw2_n_IBUF
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.048     0.837 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.200     1.038    tickcount64[0]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  tickcount64_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.868     2.032    clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  tickcount64_reg[59]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.343ns (32.755%)  route 0.704ns (67.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    user_sw2_n_IBUF
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.048     0.837 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.210     1.047    tickcount64[0]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  tickcount64_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.866     2.030    clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  tickcount64_reg[40]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.343ns (32.755%)  route 0.704ns (67.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    user_sw2_n_IBUF
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.048     0.837 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.210     1.047    tickcount64[0]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  tickcount64_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3654, routed)        0.866     2.030    clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  tickcount64_reg[41]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_ft601_clk

Max Delay          1485 Endpoints
Min Delay          1485 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.712ns  (logic 1.774ns (10.014%)  route 15.938ns (89.986%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    15.340    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    15.445 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    15.567    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    15.672 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          2.040    17.712    i_pcileech_com/com_rx_data64
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.471     4.509    i_pcileech_com/CLK
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[56]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.712ns  (logic 1.774ns (10.014%)  route 15.938ns (89.986%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    15.340    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    15.445 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    15.567    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    15.672 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          2.040    17.712    i_pcileech_com/com_rx_data64
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.471     4.509    i_pcileech_com/CLK
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[57]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.712ns  (logic 1.774ns (10.014%)  route 15.938ns (89.986%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    15.340    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    15.445 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    15.567    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    15.672 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          2.040    17.712    i_pcileech_com/com_rx_data64
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.471     4.509    i_pcileech_com/CLK
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[58]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.712ns  (logic 1.774ns (10.014%)  route 15.938ns (89.986%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    15.340    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    15.445 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    15.567    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    15.672 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          2.040    17.712    i_pcileech_com/com_rx_data64
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.471     4.509    i_pcileech_com/CLK
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[59]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.712ns  (logic 1.774ns (10.014%)  route 15.938ns (89.986%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    15.340    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    15.445 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    15.567    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    15.672 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          2.040    17.712    i_pcileech_com/com_rx_data64
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.471     4.509    i_pcileech_com/CLK
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[60]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.712ns  (logic 1.774ns (10.014%)  route 15.938ns (89.986%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    15.340    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    15.445 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    15.567    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    15.672 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          2.040    17.712    i_pcileech_com/com_rx_data64
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.471     4.509    i_pcileech_com/CLK
    SLICE_X7Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[61]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.594ns  (logic 1.774ns (10.081%)  route 15.820ns (89.919%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    15.340    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    15.445 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    15.567    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    15.672 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          1.922    17.594    i_pcileech_com/com_rx_data64
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.472     4.510    i_pcileech_com/CLK
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[54]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.594ns  (logic 1.774ns (10.081%)  route 15.820ns (89.919%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    15.340    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    15.445 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    15.567    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    15.672 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          1.922    17.594    i_pcileech_com/com_rx_data64
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.472     4.510    i_pcileech_com/CLK
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[55]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.594ns  (logic 1.774ns (10.081%)  route 15.820ns (89.919%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    15.340    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    15.445 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    15.567    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    15.672 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          1.922    17.594    i_pcileech_com/com_rx_data64
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.472     4.510    i_pcileech_com/CLK
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[62]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.594ns  (logic 1.774ns (10.081%)  route 15.820ns (89.919%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.022     2.481    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.105     2.586 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)       12.754    15.340    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    15.445 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.121    15.567    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.105    15.672 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          1.922    17.594    i_pcileech_com/com_rx_data64
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.472     4.510    i_pcileech_com/CLK
    SLICE_X3Y105         FDRE                                         r  i_pcileech_com/com_rx_data64_reg[63]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.340ns (33.260%)  route 0.682ns (66.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        0.188     1.022    <hidden>
    SLICE_X59Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.028    <hidden>
    SLICE_X59Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.340ns (33.260%)  route 0.682ns (66.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        0.188     1.022    <hidden>
    SLICE_X59Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.028    <hidden>
    SLICE_X59Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.340ns (33.260%)  route 0.682ns (66.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        0.188     1.022    <hidden>
    SLICE_X59Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.028    <hidden>
    SLICE_X59Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.340ns (33.260%)  route 0.682ns (66.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        0.188     1.022    <hidden>
    SLICE_X59Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.028    <hidden>
    SLICE_X59Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.340ns (33.139%)  route 0.686ns (66.861%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        0.192     1.026    <hidden>
    SLICE_X58Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.028    <hidden>
    SLICE_X58Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.340ns (33.139%)  route 0.686ns (66.861%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        0.192     1.026    <hidden>
    SLICE_X58Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.028    <hidden>
    SLICE_X58Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.340ns (33.139%)  route 0.686ns (66.861%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        0.192     1.026    <hidden>
    SLICE_X58Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.028    <hidden>
    SLICE_X58Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.340ns (33.139%)  route 0.686ns (66.861%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        0.192     1.026    <hidden>
    SLICE_X58Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.028    <hidden>
    SLICE_X58Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.340ns (31.421%)  route 0.742ns (68.579%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        0.248     1.082    <hidden>
    SLICE_X59Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.028    <hidden>
    SLICE_X59Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.340ns (31.313%)  route 0.746ns (68.687%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.494     0.789    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X62Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=1054, routed)        0.251     1.086    <hidden>
    SLICE_X58Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.863     2.028    <hidden>
    SLICE_X58Y40         FDRE                                         r  <hidden>





