// Seed: 3849556970
`default_nettype id_0 `timescale 1ps / 1 ps
module module_0;
  assign id_0[1] = id_0;
  reg   id_1;
  logic id_2;
  type_7(
      (1), 1'b0
  );
  logic id_3;
  reg   id_4;
  always @(posedge 1) begin
    id_4 <= id_1;
    id_1 <= id_4;
  end
endmodule
