{"Source Block": ["e200_opensource/rtl/e203/perips/sirv_qspi_physical.v@273:283@HdlStmAssign", "  assign io_port_dq_1_o = T_207;\n  assign io_port_dq_1_oe = txen_1;\n  assign io_port_dq_2_o = T_208;\n  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n  assign io_rx_bits = T_229;\n  assign proto_0 = 2'h0 == ctrl_fmt_proto;\n"], "Clone Blocks": [["e200_opensource/rtl/e203/perips/sirv_qspi_physical.v@272:282", "  assign io_port_dq_0_oe = txen_0;\n  assign io_port_dq_1_o = T_207;\n  assign io_port_dq_1_oe = txen_1;\n  assign io_port_dq_2_o = T_208;\n  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n  assign io_rx_bits = T_229;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical_2.v@276:286", "  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n  assign io_rx_bits = T_229;\n  assign proto_0 = 2'h0 == ctrl_fmt_proto;\n  assign proto_1 = 2'h1 == ctrl_fmt_proto;\n  assign proto_2 = 2'h2 == ctrl_fmt_proto;\n  assign accept = GEN_21;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical_2.v@270:280", "  assign io_port_sck = sck;\n  assign io_port_dq_0_o = T_206;\n  assign io_port_dq_0_oe = txen_0;\n  assign io_port_dq_1_o = T_207;\n  assign io_port_dq_1_oe = txen_1;\n  assign io_port_dq_2_o = T_208;\n  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical.v@275:285", "  assign io_port_dq_2_o = T_208;\n  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n  assign io_rx_bits = T_229;\n  assign proto_0 = 2'h0 == ctrl_fmt_proto;\n  assign proto_1 = 2'h1 == ctrl_fmt_proto;\n  assign proto_2 = 2'h2 == ctrl_fmt_proto;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical_2.v@277:287", "  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n  assign io_rx_bits = T_229;\n  assign proto_0 = 2'h0 == ctrl_fmt_proto;\n  assign proto_1 = 2'h1 == ctrl_fmt_proto;\n  assign proto_2 = 2'h2 == ctrl_fmt_proto;\n  assign accept = GEN_21;\n  assign sample = GEN_14;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical_2.v@274:284", "  assign io_port_dq_1_oe = txen_1;\n  assign io_port_dq_2_o = T_208;\n  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n  assign io_rx_bits = T_229;\n  assign proto_0 = 2'h0 == ctrl_fmt_proto;\n  assign proto_1 = 2'h1 == ctrl_fmt_proto;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical_2.v@275:285", "  assign io_port_dq_2_o = T_208;\n  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n  assign io_rx_bits = T_229;\n  assign proto_0 = 2'h0 == ctrl_fmt_proto;\n  assign proto_1 = 2'h1 == ctrl_fmt_proto;\n  assign proto_2 = 2'h2 == ctrl_fmt_proto;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical.v@271:281", "  assign io_port_dq_0_o = T_206;\n  assign io_port_dq_0_oe = txen_0;\n  assign io_port_dq_1_o = T_207;\n  assign io_port_dq_1_oe = txen_1;\n  assign io_port_dq_2_o = T_208;\n  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical.v@277:287", "  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n  assign io_rx_bits = T_229;\n  assign proto_0 = 2'h0 == ctrl_fmt_proto;\n  assign proto_1 = 2'h1 == ctrl_fmt_proto;\n  assign proto_2 = 2'h2 == ctrl_fmt_proto;\n  assign accept = GEN_21;\n  assign sample = GEN_14;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical.v@276:286", "  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n  assign io_rx_bits = T_229;\n  assign proto_0 = 2'h0 == ctrl_fmt_proto;\n  assign proto_1 = 2'h1 == ctrl_fmt_proto;\n  assign proto_2 = 2'h2 == ctrl_fmt_proto;\n  assign accept = GEN_21;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical_2.v@272:282", "  assign io_port_dq_0_oe = txen_0;\n  assign io_port_dq_1_o = T_207;\n  assign io_port_dq_1_oe = txen_1;\n  assign io_port_dq_2_o = T_208;\n  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n  assign io_rx_bits = T_229;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical_2.v@271:281", "  assign io_port_dq_0_o = T_206;\n  assign io_port_dq_0_oe = txen_0;\n  assign io_port_dq_1_o = T_207;\n  assign io_port_dq_1_oe = txen_1;\n  assign io_port_dq_2_o = T_208;\n  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical_2.v@273:283", "  assign io_port_dq_1_o = T_207;\n  assign io_port_dq_1_oe = txen_1;\n  assign io_port_dq_2_o = T_208;\n  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n  assign io_rx_bits = T_229;\n  assign proto_0 = 2'h0 == ctrl_fmt_proto;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical.v@274:284", "  assign io_port_dq_1_oe = txen_1;\n  assign io_port_dq_2_o = T_208;\n  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n  assign io_rx_valid = done;\n  assign io_rx_bits = T_229;\n  assign proto_0 = 2'h0 == ctrl_fmt_proto;\n  assign proto_1 = 2'h1 == ctrl_fmt_proto;\n"], ["e200_opensource/rtl/e203/perips/sirv_qspi_physical.v@270:280", "  assign io_port_sck = sck;\n  assign io_port_dq_0_o = T_206;\n  assign io_port_dq_0_oe = txen_0;\n  assign io_port_dq_1_o = T_207;\n  assign io_port_dq_1_oe = txen_1;\n  assign io_port_dq_2_o = T_208;\n  assign io_port_dq_2_oe = T_196;\n  assign io_port_dq_3_o = T_209;\n  assign io_port_dq_3_oe = 1'h0;\n  assign io_port_cs_0 = T_202_0;\n  assign io_op_ready = T_251;\n"]], "Diff Content": {"Delete": [[278, "  assign io_port_dq_3_oe = 1'h0;\n"]], "Add": [[278, "  assign io_port_dq_3_oe = io_port_dq_2_oe; \n"]]}}