$date
	Sat Nov 19 19:34:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module norToand_test $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module m $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ w1 $end
$var wire 1 % w2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
0#
0"
0!
$end
#10
0%
1#
#20
1%
0$
0#
1"
#30
1!
0%
1#
#40
