# 2023-04-14 (SError)

kernel 에서 SError 가 발생하여 SError 관련 내용을 아래와 같이 확인하였다. SError 가 발생했는지 여부는 ARM 의 ESR_EL1 레지스터에 값이 담기게 되고, kernel 코드에서 그 값을 읽어서 SError 가 발생했다고 출력해주었다. 겉으로 보이는 kernel 로그로는 문제 분석이 어려웠으나 결과적으로 bit flip 이 발생하여 잘못된 주소 접근으로 abort 가 발생한 것이었고 ARM ECC 에서 사전에 탐지해주지 못하였다.

### SError 발생 로그 예시

http://egloos.zum.com/rousalome/v/10022305

```shell
[  119.555187] SError Interrupt on CPU1, code 0xbf000000 -- SError
[  119.555189] CPU: 1 PID: 20401 Comm: dd Not tainted 5.4.5-1-ARTIX #1
[  119.555191] Hardware name: Firefly-RK3399 Board (DT)
[  119.555192] pstate: 20000005 (nzCv daif -PAN -UAO)
[  119.555193] pc : __arch_copy_from_user+0x1bc/0x240
...
[  119.555234] Kernel panic - not syncing: Asynchronous SError Interrupt
[  119.555236] CPU: 1 PID: 20401 Comm: dd Not tainted 5.4.5-1-ARTIX #1
[  119.555237] Hardware name: Firefly-RK3399 Board (DT)
[  119.555238] Call trace:
[  119.555239]  dump_backtrace+0x0/0x170
[  119.555240]  show_stack+0x24/0x30
[  119.555241]  dump_stack+0xac/0xd0
[  119.555242]  panic+0x144/0x31c
[  119.555243]  nmi_panic+0x28/0x28
[  119.555244]  arm64_serror_panic+0x84/0x90
[  119.555245]  do_serror+0x11c/0x120
[  119.555246]  el1_error+0x84/0xf8
[  119.555248]  __arch_copy_from_user+0x1bc/0x240
[  119.555249]  iov_iter_copy_from_user_atomic+0xec/0x370
[  119.555250]  generic_perform_write+0xf0/0x1d0
[  119.555251]  __generic_file_write_iter+0x134/0x1b8
[  119.555252]  ext4_file_write_iter+0xd0/0x338
[  119.555253]  new_sync_write+0xf8/0x190
[  119.555254]  __vfs_write+0x74/0x90
[  119.555255]  vfs_write+0xe4/0x1c8
[  119.555257]  ksys_write+0x78/0x100
[  119.555257]  __arm64_sys_write+0x24/0x30
[  119.555259]  el0_svc_handler+0x84/0x190
[  119.555260]  el0_svc+0x8/0xc
[  119.555280] SMP: stopping secondary CPUs
[  119.555280] Kernel Offset: disabled
[  119.555282] CPU features: 0x0002,20006008
[  119.555283] Memory Limit: none
```

cf) pstate, call trace 를 보여주는 다른 종류의 에러 로그 참고: https://github.com/raspberrypi/linux/issues/4009



### Asynchronous & Synchronous Exception

https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions

> Sources of asynchronous exceptions are IRQ (normal priority interrupt), FIQ (fast interrupt) or SError (System Error). System errors have a number of possible causes, the most common being asynchronous Data Aborts (for example, an abort triggered by writeback of dirty data from a cache line to external memory).



cf) System Calls 그림 참고

https://developer.arm.com/documentation/100933/0100/Synchronous-and-asynchronous-exceptions

![system_calls.png](https://documentation-service.arm.com/static/5f872814405d955c5176de27?token=)





### ESR 레지스터 (Exception Syndrome Register) 설명

https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions/The-Exception-Syndrome-Register

> The *Exception Syndrome Register*, ESR_EL*n*, contains information which allows the exception handler to determine the reason for the exception. It is updated only for synchronous exceptions and SError. It is not updated for IRQ or FIQ as these interrupt handlers typically obtain status information from registers in the *Generic Interrupt Controller* (GIC). (See [*The Generic Interrupt Controller*](https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/The-Generic-Interrupt-Controller?lang=en).) The bit coding for the register is:
>
> - Bits [31:26] of ESR_EL*n* indicate the exception class which allows the handler to distinguish between the various possible exception causes (such as unallocated instruction, exceptions from MCR/MRC to CP15, exception from FP operation, SVC, HVC or SMC executed, Data Aborts, and alignment exceptions).
> - Bit [25] indicates the length of the trapped instruction (0 for a 16-bit instruction or 1 for a 32-bit instruction) and is also set for certain exception classes.
> - Bits [24:0] form the Instruction Specific Syndrome (ISS) field containing information specific to that exception type. For example, when a system call instruction (SVC, HVC or SMC) is executed, the field contains the immediate value associated with the opcode such as `0x123456` for `SVC 0x123456`.



### ESR 분석 방법

kernel 코드를 보면 다음과 같이 SError 로그를 찍어준다.

```c
void __noreturn arm64_serror_panic(struct pt_regs *regs, u32 esr)
{
        console_verbose();

        pr_crit("SError Interrupt on CPU%d, code 0x%08x -- %s\n",
                smp_processor_id(), esr, esr_get_class_string(esr));
        if (regs)
                __show_regs(regs);

        nmi_panic(regs, "Asynchronous SError Interrupt");

        cpu_park_loop();
        unreachable();
}
```

esr 레지스터의 값을 "code ???" 형식으로 출력해주기 때문에 이 값을 확인하면 조금 정보를 확인할 수 있다. 예를 들어, code 값이 0xbe00011 인 경우, [ARM 공식 문서](https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions/The-Exception-Syndrome-Register)를 참고하여 보면,

EC bits [31:26] = 0b101111 = SError interrupt 를 의미

IL bits [25] = 0b1 = 32 bit instruction trapped 를 의미

DSFC bits [5:0] = 0b010001 = Asynchronous SError interrupt 를 의미

로 해석할 수 있다. 따라서 이 정보로는 kernel 에서 출력한 안내 로그 외에 큰 정보를 추가로 얻지는 못하였다.