module top_module (
    input clk,
    input resetn,
    input [1:0] byteena,
    input [15:0] d,
    output [15:0] q
);
    reg [15:0] q_r;
    always @ (posedge clk) begin
        if (!resetn) q_r <= 16'b0;
        else if (byteena[1] && (!byteena[0])) q_r[15:8] <= d[15:8];
        else if (byteena[0] && (!byteena[1])) q_r[7:0] <= d[7:0];
        else if (byteena[1] && byteena[0]) q_r <= d;
		else q_r <= q_r;
    end
    
    assign q = q_r;
endmodule
