#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000085bd20 .scope module, "RegisterFile" "RegisterFile" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "SrcReg1"
    .port_info 3 /INPUT 4 "SrcReg2"
    .port_info 4 /INPUT 4 "DstReg"
    .port_info 5 /INPUT 1 "WriteReg"
    .port_info 6 /INPUT 16 "DstData"
    .port_info 7 /INOUT 16 "SrcData1"
    .port_info 8 /INOUT 16 "SrcData2"
o0000000002e049d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002fbe0b0_0 .net "DstData", 15 0, o0000000002e049d8;  0 drivers
o0000000002f20dc8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000002fbeb50_0 .net "DstReg", 3 0, o0000000002f20dc8;  0 drivers
v0000000002fbebf0_0 .net "RWL1", 15 0, L_0000000002fc01d0;  1 drivers
v0000000002fbe3d0_0 .net "RWL2", 15 0, L_0000000002fc3650;  1 drivers
o0000000002e04978 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0000000002dac200 .island tran;
p0000000002e04978 .port I0000000002dac200, o0000000002e04978;
v0000000002fbded0_0 .net8 "SrcData1", 15 0, p0000000002e04978;  0 drivers, strength-aware
o0000000002e049a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0000000002dac280 .island tran;
p0000000002e049a8 .port I0000000002dac280, o0000000002e049a8;
v0000000002fbe150_0 .net8 "SrcData2", 15 0, p0000000002e049a8;  0 drivers, strength-aware
o0000000002f1d618 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000002fbd9d0_0 .net "SrcReg1", 3 0, o0000000002f1d618;  0 drivers
o0000000002f1f1d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000002fbdf70_0 .net "SrcReg2", 3 0, o0000000002f1f1d8;  0 drivers
v0000000002fbf370_0 .net "WWL", 15 0, L_0000000002fc5630;  1 drivers
o0000000002f20e28 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002fbfb90_0 .net "WriteReg", 0 0, o0000000002f20e28;  0 drivers
o0000000002e00088 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002fbe290_0 .net "clk", 0 0, o0000000002e00088;  0 drivers
o0000000002e00118 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002fbf870_0 .net "rst", 0 0, o0000000002e00118;  0 drivers
L_0000000002fc7a70 .part L_0000000002fc5630, 0, 1;
L_0000000002fc8970 .part L_0000000002fc01d0, 0, 1;
L_0000000002fc8a10 .part L_0000000002fc3650, 0, 1;
L_0000000002fcb170 .part L_0000000002fc5630, 1, 1;
L_0000000002fcb210 .part L_0000000002fc01d0, 1, 1;
L_0000000002fca1d0 .part L_0000000002fc3650, 1, 1;
L_0000000002fcf130 .part L_0000000002fc5630, 2, 1;
L_0000000002fd0490 .part L_0000000002fc01d0, 2, 1;
L_0000000002fcf270 .part L_0000000002fc3650, 2, 1;
L_0000000002fd3c30 .part L_0000000002fc5630, 3, 1;
L_0000000002fd3230 .part L_0000000002fc01d0, 3, 1;
L_0000000002fd2bf0 .part L_0000000002fc3650, 3, 1;
L_0000000002fd4590 .part L_0000000002fc5630, 4, 1;
L_0000000002fd5030 .part L_0000000002fc01d0, 4, 1;
L_0000000002fd50d0 .part L_0000000002fc3650, 4, 1;
L_0000000002fd9130 .part L_0000000002fc5630, 5, 1;
L_0000000002fda530 .part L_0000000002fc01d0, 5, 1;
L_0000000002fda5d0 .part L_0000000002fc3650, 5, 1;
L_0000000002fdd690 .part L_0000000002fc5630, 6, 1;
L_0000000002fd9310 .part L_0000000002fc01d0, 6, 1;
L_0000000002fdc470 .part L_0000000002fc3650, 6, 1;
L_0000000002fdf3f0 .part L_0000000002fc5630, 7, 1;
L_0000000002fde6d0 .part L_0000000002fc01d0, 7, 1;
L_0000000002fddff0 .part L_0000000002fc3650, 7, 1;
L_0000000002fe0ed0 .part L_0000000002fc5630, 8, 1;
L_0000000002fe2af0 .part L_0000000002fc01d0, 8, 1;
L_0000000002fe2b90 .part L_0000000002fc3650, 8, 1;
L_0000000002fe6830 .part L_0000000002fc5630, 9, 1;
L_0000000002fe7230 .part L_0000000002fc01d0, 9, 1;
L_0000000002fe6e70 .part L_0000000002fc3650, 9, 1;
L_0000000002fe9350 .part L_0000000002fc5630, 10, 1;
L_0000000002fe7eb0 .part L_0000000002fc01d0, 10, 1;
L_0000000002fe9210 .part L_0000000002fc3650, 10, 1;
L_0000000002feae30 .part L_0000000002fc5630, 11, 1;
L_0000000002feb970 .part L_0000000002fc01d0, 11, 1;
L_0000000002feba10 .part L_0000000002fc3650, 11, 1;
L_00000000030f7f00 .part L_0000000002fc5630, 12, 1;
L_00000000030f7640 .part L_0000000002fc01d0, 12, 1;
L_00000000030f7be0 .part L_0000000002fc3650, 12, 1;
L_00000000030b8ee0 .part L_0000000002fc5630, 13, 1;
L_00000000030ba6a0 .part L_0000000002fc01d0, 13, 1;
L_00000000030b89e0 .part L_0000000002fc3650, 13, 1;
L_00000000030bb1e0 .part L_0000000002fc5630, 14, 1;
L_00000000030bab00 .part L_0000000002fc01d0, 14, 1;
L_00000000030bad80 .part L_0000000002fc3650, 14, 1;
L_00000000030c1900 .part L_0000000002fc5630, 15, 1;
L_00000000030bf9c0 .part L_0000000002fc01d0, 15, 1;
L_00000000030bfec0 .part L_0000000002fc3650, 15, 1;
S_0000000000878b10 .scope module, "R0" "Register" 2 11, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002c24e40_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002c24ee0_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002c25200_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002c255c0_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  1 drivers
v0000000002c25b60_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  1 drivers
v0000000002c25a20_0 .net "WriteReg", 0 0, L_0000000002fc7a70;  1 drivers
v0000000002c25660_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c25980_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc74d0 .part o0000000002e049d8, 0, 1;
L_0000000002fc6210 .part o0000000002e049d8, 1, 1;
L_0000000002fc5c70 .part o0000000002e049d8, 2, 1;
L_0000000002fc7250 .part o0000000002e049d8, 3, 1;
L_0000000002fc59f0 .part o0000000002e049d8, 4, 1;
L_0000000002fc5db0 .part o0000000002e049d8, 5, 1;
L_0000000002fc6a30 .part o0000000002e049d8, 6, 1;
L_0000000002fc4f50 .part o0000000002e049d8, 7, 1;
L_0000000002fc5450 .part o0000000002e049d8, 8, 1;
L_0000000002fc8c90 .part o0000000002e049d8, 9, 1;
L_0000000002fc8470 .part o0000000002e049d8, 10, 1;
L_0000000002fc8330 .part o0000000002e049d8, 11, 1;
L_0000000002fc9190 .part o0000000002e049d8, 12, 1;
L_0000000002fc8b50 .part o0000000002e049d8, 13, 1;
L_0000000002fc8650 .part o0000000002e049d8, 14, 1;
L_0000000002fc7750 .part o0000000002e049d8, 15, 1;
p0000000002e00298 .port I0000000002dac200, L_0000000002fc72f0;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002e00298;
p0000000002e002c8 .port I0000000002dac280, L_0000000002fc5b30;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002e002c8;
p0000000002e00778 .port I0000000002dac200, L_0000000002fc62b0;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002e00778;
p0000000002e007a8 .port I0000000002dac280, L_0000000002fc63f0;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002e007a8;
p0000000002e026f8 .port I0000000002dac200, L_0000000002fc54f0;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002e026f8;
p0000000002e02728 .port I0000000002dac280, L_0000000002fc5ef0;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002e02728;
p0000000002e02b78 .port I0000000002dac200, L_0000000002fc5770;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002e02b78;
p0000000002e02ba8 .port I0000000002dac280, L_0000000002fc6850;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002e02ba8;
p0000000002e02ff8 .port I0000000002dac200, L_0000000002fc7570;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002e02ff8;
p0000000002e03028 .port I0000000002dac280, L_0000000002fc68f0;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002e03028;
p0000000002e03478 .port I0000000002dac200, L_0000000002fc5d10;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002e03478;
p0000000002e034a8 .port I0000000002dac280, L_0000000002fc51d0;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002e034a8;
p0000000002e038f8 .port I0000000002dac200, L_0000000002fc6030;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002e038f8;
p0000000002e03928 .port I0000000002dac280, L_0000000002fc6170;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002e03928;
p0000000002e03d78 .port I0000000002dac200, L_0000000002fc6cb0;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002e03d78;
p0000000002e03da8 .port I0000000002dac280, L_0000000002fc4eb0;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002e03da8;
p0000000002e041f8 .port I0000000002dac200, L_0000000002fc5270;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002e041f8;
p0000000002e04228 .port I0000000002dac280, L_0000000002fc53b0;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002e04228;
p0000000002e04678 .port I0000000002dac200, L_0000000002fc56d0;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002e04678;
p0000000002e046a8 .port I0000000002dac280, L_0000000002fc8790;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002e046a8;
p0000000002e00bf8 .port I0000000002dac200, L_0000000002fc9870;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002e00bf8;
p0000000002e00c28 .port I0000000002dac280, L_0000000002fc9050;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002e00c28;
p0000000002e01078 .port I0000000002dac200, L_0000000002fc7930;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002e01078;
p0000000002e010a8 .port I0000000002dac280, L_0000000002fc9d70;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002e010a8;
p0000000002e014f8 .port I0000000002dac200, L_0000000002fc9730;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002e014f8;
p0000000002e01528 .port I0000000002dac280, L_0000000002fc8ab0;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002e01528;
p0000000002e01978 .port I0000000002dac200, L_0000000002fc80b0;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002e01978;
p0000000002e019a8 .port I0000000002dac280, L_0000000002fc99b0;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002e019a8;
p0000000002e01df8 .port I0000000002dac200, L_0000000002fc9690;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002e01df8;
p0000000002e01e28 .port I0000000002dac280, L_0000000002fc92d0;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002e01e28;
p0000000002e02278 .port I0000000002dac200, L_0000000002fc79d0;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002e02278;
p0000000002e022a8 .port I0000000002dac280, L_0000000002fc88d0;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002e022a8;
S_0000000000878c90 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d75fd0_0 .net8 "Bitline1", 0 0, p0000000002e00298;  1 drivers, strength-aware
v0000000002d75ad0_0 .net8 "Bitline2", 0 0, p0000000002e002c8;  1 drivers, strength-aware
v0000000002d74a90_0 .net "D", 0 0, L_0000000002fc74d0;  1 drivers
v0000000002d75030_0 .net "Q", 0 0, v0000000002d76e30_0;  1 drivers
v0000000002d76b10_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d75e90_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d76070_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e00358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d74d10_0 name=_s0
o0000000002e00388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d75c10_0 name=_s10
v0000000002d74ef0_0 .net *"_s12", 0 0, L_0000000002fc5e50;  1 drivers
o0000000002e003e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d74f90_0 name=_s2
v0000000002d761b0_0 .net *"_s4", 0 0, L_0000000002fc5a90;  1 drivers
o0000000002e00448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d76250_0 name=_s8
v0000000002d75d50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d76ed0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc5a90 .functor MUXZ 1, o0000000002e003e8, v0000000002d76e30_0, L_0000000002fc8970, C4<>;
L_0000000002fc72f0 .functor MUXZ 1, L_0000000002fc5a90, o0000000002e00358, o0000000002e00088, C4<>;
L_0000000002fc5e50 .functor MUXZ 1, o0000000002e00388, v0000000002d76e30_0, L_0000000002fc8a10, C4<>;
L_0000000002fc5b30 .functor MUXZ 1, L_0000000002fc5e50, o0000000002e00448, o0000000002e00088, C4<>;
S_000000000086cbf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000000878c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d767f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d75990_0 .net "d", 0 0, L_0000000002fc74d0;  alias, 1 drivers
v0000000002d74c70_0 .net "q", 0 0, v0000000002d76e30_0;  alias, 1 drivers
v0000000002d749f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d76e30_0 .var "state", 0 0;
v0000000002d75490_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
E_0000000002dad080 .event posedge, v0000000002d767f0_0;
S_000000000086cd70 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d76610_0 .net8 "Bitline1", 0 0, p0000000002e00778;  1 drivers, strength-aware
v0000000002d769d0_0 .net8 "Bitline2", 0 0, p0000000002e007a8;  1 drivers, strength-aware
v0000000002d76a70_0 .net "D", 0 0, L_0000000002fc6210;  1 drivers
v0000000002d76bb0_0 .net "Q", 0 0, v0000000002d75df0_0;  1 drivers
v0000000002d77150_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d78410_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d78550_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e007d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d785f0_0 name=_s0
o0000000002e00808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d77fb0_0 name=_s10
v0000000002d77970_0 .net *"_s12", 0 0, L_0000000002fc6670;  1 drivers
o0000000002e00868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d796d0_0 name=_s2
v0000000002d77c90_0 .net *"_s4", 0 0, L_0000000002fc6d50;  1 drivers
o0000000002e008c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d78730_0 name=_s8
v0000000002d77ab0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d79090_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc6d50 .functor MUXZ 1, o0000000002e00868, v0000000002d75df0_0, L_0000000002fc8970, C4<>;
L_0000000002fc62b0 .functor MUXZ 1, L_0000000002fc6d50, o0000000002e007d8, o0000000002e00088, C4<>;
L_0000000002fc6670 .functor MUXZ 1, o0000000002e00808, v0000000002d75df0_0, L_0000000002fc8a10, C4<>;
L_0000000002fc63f0 .functor MUXZ 1, L_0000000002fc6670, o0000000002e008c8, o0000000002e00088, C4<>;
S_0000000000867210 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_000000000086cd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d75170_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d75670_0 .net "d", 0 0, L_0000000002fc6210;  alias, 1 drivers
v0000000002d75710_0 .net "q", 0 0, v0000000002d75df0_0;  alias, 1 drivers
v0000000002d76f70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d75df0_0 .var "state", 0 0;
v0000000002d76390_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000000867390 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d787d0_0 .net8 "Bitline1", 0 0, p0000000002e00bf8;  1 drivers, strength-aware
v0000000002d78190_0 .net8 "Bitline2", 0 0, p0000000002e00c28;  1 drivers, strength-aware
v0000000002d77510_0 .net "D", 0 0, L_0000000002fc8470;  1 drivers
v0000000002d782d0_0 .net "Q", 0 0, v0000000002d79630_0;  1 drivers
v0000000002d776f0_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d78690_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d78910_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e00c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d789b0_0 name=_s0
o0000000002e00c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d78d70_0 name=_s10
v0000000002d78e10_0 .net *"_s12", 0 0, L_0000000002fc8010;  1 drivers
o0000000002e00ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d78eb0_0 name=_s2
v0000000002d78f50_0 .net *"_s4", 0 0, L_0000000002fc81f0;  1 drivers
o0000000002e00d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d791d0_0 name=_s8
v0000000002d799f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7a7b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc81f0 .functor MUXZ 1, o0000000002e00ce8, v0000000002d79630_0, L_0000000002fc8970, C4<>;
L_0000000002fc9870 .functor MUXZ 1, L_0000000002fc81f0, o0000000002e00c58, o0000000002e00088, C4<>;
L_0000000002fc8010 .functor MUXZ 1, o0000000002e00c88, v0000000002d79630_0, L_0000000002fc8a10, C4<>;
L_0000000002fc9050 .functor MUXZ 1, L_0000000002fc8010, o0000000002e00d48, o0000000002e00088, C4<>;
S_0000000000946680 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000000867390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d79590_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d780f0_0 .net "d", 0 0, L_0000000002fc8470;  alias, 1 drivers
v0000000002d77470_0 .net "q", 0 0, v0000000002d79630_0;  alias, 1 drivers
v0000000002d771f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d79630_0 .var "state", 0 0;
v0000000002d77bf0_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000000946800 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d7ad50_0 .net8 "Bitline1", 0 0, p0000000002e01078;  1 drivers, strength-aware
v0000000002d7adf0_0 .net8 "Bitline2", 0 0, p0000000002e010a8;  1 drivers, strength-aware
v0000000002d7aad0_0 .net "D", 0 0, L_0000000002fc8330;  1 drivers
v0000000002d798b0_0 .net "Q", 0 0, v0000000002d7a0d0_0;  1 drivers
v0000000002d7bf70_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d79950_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d7b6b0_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e010d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d79a90_0 name=_s0
o0000000002e01108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d79b30_0 name=_s10
v0000000002d7bb10_0 .net *"_s12", 0 0, L_0000000002fc9550;  1 drivers
o0000000002e01168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d79bd0_0 name=_s2
v0000000002d7a670_0 .net *"_s4", 0 0, L_0000000002fc8830;  1 drivers
o0000000002e011c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7a170_0 name=_s8
v0000000002d7bed0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7b2f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc8830 .functor MUXZ 1, o0000000002e01168, v0000000002d7a0d0_0, L_0000000002fc8970, C4<>;
L_0000000002fc7930 .functor MUXZ 1, L_0000000002fc8830, o0000000002e010d8, o0000000002e00088, C4<>;
L_0000000002fc9550 .functor MUXZ 1, o0000000002e01108, v0000000002d7a0d0_0, L_0000000002fc8a10, C4<>;
L_0000000002fc9d70 .functor MUXZ 1, L_0000000002fc9550, o0000000002e011c8, o0000000002e00088, C4<>;
S_0000000002de80b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000000946800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d7a990_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7b070_0 .net "d", 0 0, L_0000000002fc8330;  alias, 1 drivers
v0000000002d79f90_0 .net "q", 0 0, v0000000002d7a0d0_0;  alias, 1 drivers
v0000000002d7a030_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d7a0d0_0 .var "state", 0 0;
v0000000002d7a850_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002de8230 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d7ba70_0 .net8 "Bitline1", 0 0, p0000000002e014f8;  1 drivers, strength-aware
v0000000002d7a710_0 .net8 "Bitline2", 0 0, p0000000002e01528;  1 drivers, strength-aware
v0000000002d7a8f0_0 .net "D", 0 0, L_0000000002fc9190;  1 drivers
v0000000002d7ab70_0 .net "Q", 0 0, v0000000002d79e50_0;  1 drivers
v0000000002d7a350_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d7a490_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d7a530_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e01558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7be30_0 name=_s0
o0000000002e01588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7b750_0 name=_s10
v0000000002d7a5d0_0 .net *"_s12", 0 0, L_0000000002fc90f0;  1 drivers
o0000000002e015e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7ac10_0 name=_s2
v0000000002d79d10_0 .net *"_s4", 0 0, L_0000000002fc85b0;  1 drivers
o0000000002e01648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7bbb0_0 name=_s8
v0000000002d79ef0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7c010_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc85b0 .functor MUXZ 1, o0000000002e015e8, v0000000002d79e50_0, L_0000000002fc8970, C4<>;
L_0000000002fc9730 .functor MUXZ 1, L_0000000002fc85b0, o0000000002e01558, o0000000002e00088, C4<>;
L_0000000002fc90f0 .functor MUXZ 1, o0000000002e01588, v0000000002d79e50_0, L_0000000002fc8a10, C4<>;
L_0000000002fc8ab0 .functor MUXZ 1, L_0000000002fc90f0, o0000000002e01648, o0000000002e00088, C4<>;
S_0000000002de83b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002de8230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d7b390_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7a3f0_0 .net "d", 0 0, L_0000000002fc9190;  alias, 1 drivers
v0000000002d79c70_0 .net "q", 0 0, v0000000002d79e50_0;  alias, 1 drivers
v0000000002d7a210_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d79e50_0 .var "state", 0 0;
v0000000002d7b430_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002de8640 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d7afd0_0 .net8 "Bitline1", 0 0, p0000000002e01978;  1 drivers, strength-aware
v0000000002d7b1b0_0 .net8 "Bitline2", 0 0, p0000000002e019a8;  1 drivers, strength-aware
v0000000002d7b250_0 .net "D", 0 0, L_0000000002fc8b50;  1 drivers
v0000000002d7b4d0_0 .net "Q", 0 0, v0000000002d79db0_0;  1 drivers
v0000000002d7bc50_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d7b570_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d7b610_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e019d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7b7f0_0 name=_s0
o0000000002e01a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7b890_0 name=_s10
v0000000002d7b930_0 .net *"_s12", 0 0, L_0000000002fc7f70;  1 drivers
o0000000002e01a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7b9d0_0 name=_s2
v0000000002d7bcf0_0 .net *"_s4", 0 0, L_0000000002fc83d0;  1 drivers
o0000000002e01ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7bd90_0 name=_s8
v0000000002d7d2d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7e310_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc83d0 .functor MUXZ 1, o0000000002e01a68, v0000000002d79db0_0, L_0000000002fc8970, C4<>;
L_0000000002fc80b0 .functor MUXZ 1, L_0000000002fc83d0, o0000000002e019d8, o0000000002e00088, C4<>;
L_0000000002fc7f70 .functor MUXZ 1, o0000000002e01a08, v0000000002d79db0_0, L_0000000002fc8a10, C4<>;
L_0000000002fc99b0 .functor MUXZ 1, L_0000000002fc7f70, o0000000002e01ac8, o0000000002e00088, C4<>;
S_0000000002de87c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002de8640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d7b110_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7aa30_0 .net "d", 0 0, L_0000000002fc8b50;  alias, 1 drivers
v0000000002d7acb0_0 .net "q", 0 0, v0000000002d79db0_0;  alias, 1 drivers
v0000000002d7ae90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d79db0_0 .var "state", 0 0;
v0000000002d7af30_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002de8940 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d7e090_0 .net8 "Bitline1", 0 0, p0000000002e01df8;  1 drivers, strength-aware
v0000000002d7d230_0 .net8 "Bitline2", 0 0, p0000000002e01e28;  1 drivers, strength-aware
v0000000002d7d190_0 .net "D", 0 0, L_0000000002fc8650;  1 drivers
v0000000002d7c150_0 .net "Q", 0 0, v0000000002d7daf0_0;  1 drivers
v0000000002d7d7d0_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d7e270_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d7e4f0_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e01e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7da50_0 name=_s0
o0000000002e01e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7de10_0 name=_s10
v0000000002d7d370_0 .net *"_s12", 0 0, L_0000000002fc77f0;  1 drivers
o0000000002e01ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7d050_0 name=_s2
v0000000002d7dc30_0 .net *"_s4", 0 0, L_0000000002fc8290;  1 drivers
o0000000002e01f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7dcd0_0 name=_s8
v0000000002d7d410_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7cb50_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc8290 .functor MUXZ 1, o0000000002e01ee8, v0000000002d7daf0_0, L_0000000002fc8970, C4<>;
L_0000000002fc9690 .functor MUXZ 1, L_0000000002fc8290, o0000000002e01e58, o0000000002e00088, C4<>;
L_0000000002fc77f0 .functor MUXZ 1, o0000000002e01e88, v0000000002d7daf0_0, L_0000000002fc8a10, C4<>;
L_0000000002fc92d0 .functor MUXZ 1, L_0000000002fc77f0, o0000000002e01f48, o0000000002e00088, C4<>;
S_0000000002de8ac0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002de8940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d7c330_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7c290_0 .net "d", 0 0, L_0000000002fc8650;  alias, 1 drivers
v0000000002d7d870_0 .net "q", 0 0, v0000000002d7daf0_0;  alias, 1 drivers
v0000000002d7dd70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d7daf0_0 .var "state", 0 0;
v0000000002d7cbf0_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002de8c40 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d7d910_0 .net8 "Bitline1", 0 0, p0000000002e02278;  1 drivers, strength-aware
v0000000002d7d9b0_0 .net8 "Bitline2", 0 0, p0000000002e022a8;  1 drivers, strength-aware
v0000000002d7d0f0_0 .net "D", 0 0, L_0000000002fc7750;  1 drivers
v0000000002d7e130_0 .net "Q", 0 0, v0000000002d7cfb0_0;  1 drivers
v0000000002d7d550_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d7cd30_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d7db90_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e022d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7e1d0_0 name=_s0
o0000000002e02308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7d5f0_0 name=_s10
v0000000002d7ce70_0 .net *"_s12", 0 0, L_0000000002fc86f0;  1 drivers
o0000000002e02368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7deb0_0 name=_s2
v0000000002d7c8d0_0 .net *"_s4", 0 0, L_0000000002fc94b0;  1 drivers
o0000000002e023c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7c970_0 name=_s8
v0000000002d7df50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7d730_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc94b0 .functor MUXZ 1, o0000000002e02368, v0000000002d7cfb0_0, L_0000000002fc8970, C4<>;
L_0000000002fc79d0 .functor MUXZ 1, L_0000000002fc94b0, o0000000002e022d8, o0000000002e00088, C4<>;
L_0000000002fc86f0 .functor MUXZ 1, o0000000002e02308, v0000000002d7cfb0_0, L_0000000002fc8a10, C4<>;
L_0000000002fc88d0 .functor MUXZ 1, L_0000000002fc86f0, o0000000002e023c8, o0000000002e00088, C4<>;
S_0000000002de9290 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002de8c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d7d4b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7d690_0 .net "d", 0 0, L_0000000002fc7750;  alias, 1 drivers
v0000000002d7c830_0 .net "q", 0 0, v0000000002d7cfb0_0;  alias, 1 drivers
v0000000002d7c790_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d7cfb0_0 .var "state", 0 0;
v0000000002d7cab0_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002de9590 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d7e450_0 .net8 "Bitline1", 0 0, p0000000002e026f8;  1 drivers, strength-aware
v0000000002d7ca10_0 .net8 "Bitline2", 0 0, p0000000002e02728;  1 drivers, strength-aware
v0000000002d7c3d0_0 .net "D", 0 0, L_0000000002fc5c70;  1 drivers
v0000000002d7e590_0 .net "Q", 0 0, v0000000002d7dff0_0;  1 drivers
v0000000002d7c470_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d7e630_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d7e6d0_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e02758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7e770_0 name=_s0
o0000000002e02788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7e810_0 name=_s10
v0000000002d7cf10_0 .net *"_s12", 0 0, L_0000000002fc6710;  1 drivers
o0000000002e027e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7c0b0_0 name=_s2
v0000000002d7c510_0 .net *"_s4", 0 0, L_0000000002fc67b0;  1 drivers
o0000000002e02848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7c5b0_0 name=_s8
v0000000002d7c650_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7ebd0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc67b0 .functor MUXZ 1, o0000000002e027e8, v0000000002d7dff0_0, L_0000000002fc8970, C4<>;
L_0000000002fc54f0 .functor MUXZ 1, L_0000000002fc67b0, o0000000002e02758, o0000000002e00088, C4<>;
L_0000000002fc6710 .functor MUXZ 1, o0000000002e02788, v0000000002d7dff0_0, L_0000000002fc8a10, C4<>;
L_0000000002fc5ef0 .functor MUXZ 1, L_0000000002fc6710, o0000000002e02848, o0000000002e00088, C4<>;
S_0000000002de9b90 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002de9590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d7c1f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7cc90_0 .net "d", 0 0, L_0000000002fc5c70;  alias, 1 drivers
v0000000002d7c6f0_0 .net "q", 0 0, v0000000002d7dff0_0;  alias, 1 drivers
v0000000002d7e3b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d7dff0_0 .var "state", 0 0;
v0000000002d7cdd0_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002de9890 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d80750_0 .net8 "Bitline1", 0 0, p0000000002e02b78;  1 drivers, strength-aware
v0000000002d80890_0 .net8 "Bitline2", 0 0, p0000000002e02ba8;  1 drivers, strength-aware
v0000000002d804d0_0 .net "D", 0 0, L_0000000002fc7250;  1 drivers
v0000000002d80bb0_0 .net "Q", 0 0, v0000000002d7f2b0_0;  1 drivers
v0000000002d7ffd0_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d7e9f0_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d7f7b0_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e02bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7fa30_0 name=_s0
o0000000002e02c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7f350_0 name=_s10
v0000000002d802f0_0 .net *"_s12", 0 0, L_0000000002fc71b0;  1 drivers
o0000000002e02c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7f490_0 name=_s2
v0000000002d7ee50_0 .net *"_s4", 0 0, L_0000000002fc58b0;  1 drivers
o0000000002e02cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7fad0_0 name=_s8
v0000000002d7f850_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d81010_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc58b0 .functor MUXZ 1, o0000000002e02c68, v0000000002d7f2b0_0, L_0000000002fc8970, C4<>;
L_0000000002fc5770 .functor MUXZ 1, L_0000000002fc58b0, o0000000002e02bd8, o0000000002e00088, C4<>;
L_0000000002fc71b0 .functor MUXZ 1, o0000000002e02c08, v0000000002d7f2b0_0, L_0000000002fc8a10, C4<>;
L_0000000002fc6850 .functor MUXZ 1, L_0000000002fc71b0, o0000000002e02cc8, o0000000002e00088, C4<>;
S_0000000002de8f90 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002de9890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d7f990_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7fcb0_0 .net "d", 0 0, L_0000000002fc7250;  alias, 1 drivers
v0000000002d7ec70_0 .net "q", 0 0, v0000000002d7f2b0_0;  alias, 1 drivers
v0000000002d7fc10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d7f2b0_0 .var "state", 0 0;
v0000000002d80070_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002de9110 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d7fd50_0 .net8 "Bitline1", 0 0, p0000000002e02ff8;  1 drivers, strength-aware
v0000000002d7eef0_0 .net8 "Bitline2", 0 0, p0000000002e03028;  1 drivers, strength-aware
v0000000002d7ea90_0 .net "D", 0 0, L_0000000002fc59f0;  1 drivers
v0000000002d80e30_0 .net "Q", 0 0, v0000000002d7e950_0;  1 drivers
v0000000002d80ed0_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d80390_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d7f5d0_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e03058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7f0d0_0 name=_s0
o0000000002e03088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7ed10_0 name=_s10
v0000000002d801b0_0 .net *"_s12", 0 0, L_0000000002fc6b70;  1 drivers
o0000000002e030e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7fdf0_0 name=_s2
v0000000002d80570_0 .net *"_s4", 0 0, L_0000000002fc6fd0;  1 drivers
o0000000002e03148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d7ff30_0 name=_s8
v0000000002d7ef90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7edb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc6fd0 .functor MUXZ 1, o0000000002e030e8, v0000000002d7e950_0, L_0000000002fc8970, C4<>;
L_0000000002fc7570 .functor MUXZ 1, L_0000000002fc6fd0, o0000000002e03058, o0000000002e00088, C4<>;
L_0000000002fc6b70 .functor MUXZ 1, o0000000002e03088, v0000000002d7e950_0, L_0000000002fc8a10, C4<>;
L_0000000002fc68f0 .functor MUXZ 1, L_0000000002fc6b70, o0000000002e03148, o0000000002e00088, C4<>;
S_0000000002de9410 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002de9110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d7f530_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7fb70_0 .net "d", 0 0, L_0000000002fc59f0;  alias, 1 drivers
v0000000002d7e8b0_0 .net "q", 0 0, v0000000002d7e950_0;  alias, 1 drivers
v0000000002d7eb30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d7e950_0 .var "state", 0 0;
v0000000002d7f3f0_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002de9710 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d7fe90_0 .net8 "Bitline1", 0 0, p0000000002e03478;  1 drivers, strength-aware
v0000000002d80110_0 .net8 "Bitline2", 0 0, p0000000002e034a8;  1 drivers, strength-aware
v0000000002d7f030_0 .net "D", 0 0, L_0000000002fc5db0;  1 drivers
v0000000002d80a70_0 .net "Q", 0 0, v0000000002d7f170_0;  1 drivers
v0000000002d80250_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d7f210_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d80430_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e034d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d80610_0 name=_s0
o0000000002e03508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d806b0_0 name=_s10
v0000000002d80930_0 .net *"_s12", 0 0, L_0000000002fc7070;  1 drivers
o0000000002e03568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d807f0_0 name=_s2
v0000000002d80b10_0 .net *"_s4", 0 0, L_0000000002fc5bd0;  1 drivers
o0000000002e035c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d80c50_0 name=_s8
v0000000002d80cf0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d80d90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc5bd0 .functor MUXZ 1, o0000000002e03568, v0000000002d7f170_0, L_0000000002fc8970, C4<>;
L_0000000002fc5d10 .functor MUXZ 1, L_0000000002fc5bd0, o0000000002e034d8, o0000000002e00088, C4<>;
L_0000000002fc7070 .functor MUXZ 1, o0000000002e03508, v0000000002d7f170_0, L_0000000002fc8a10, C4<>;
L_0000000002fc51d0 .functor MUXZ 1, L_0000000002fc7070, o0000000002e035c8, o0000000002e00088, C4<>;
S_0000000002de9a10 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002de9710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d7f670_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d7f8f0_0 .net "d", 0 0, L_0000000002fc5db0;  alias, 1 drivers
v0000000002d7f710_0 .net "q", 0 0, v0000000002d7f170_0;  alias, 1 drivers
v0000000002d809d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d7f170_0 .var "state", 0 0;
v0000000002d80f70_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002de8e10 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d81b50_0 .net8 "Bitline1", 0 0, p0000000002e038f8;  1 drivers, strength-aware
v0000000002d81830_0 .net8 "Bitline2", 0 0, p0000000002e03928;  1 drivers, strength-aware
v0000000002d818d0_0 .net "D", 0 0, L_0000000002fc6a30;  1 drivers
v0000000002d81970_0 .net "Q", 0 0, v0000000002d81d30_0;  1 drivers
v0000000002d811f0_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d81bf0_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d81c90_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e03958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d81dd0_0 name=_s0
o0000000002e03988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d81e70_0 name=_s10
v0000000002d81f10_0 .net *"_s12", 0 0, L_0000000002fc7390;  1 drivers
o0000000002e039e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d81470_0 name=_s2
v0000000002d810b0_0 .net *"_s4", 0 0, L_0000000002fc6990;  1 drivers
o0000000002e03a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d81150_0 name=_s8
v0000000002d81290_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d81330_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc6990 .functor MUXZ 1, o0000000002e039e8, v0000000002d81d30_0, L_0000000002fc8970, C4<>;
L_0000000002fc6030 .functor MUXZ 1, L_0000000002fc6990, o0000000002e03958, o0000000002e00088, C4<>;
L_0000000002fc7390 .functor MUXZ 1, o0000000002e03988, v0000000002d81d30_0, L_0000000002fc8a10, C4<>;
L_0000000002fc6170 .functor MUXZ 1, L_0000000002fc7390, o0000000002e03a48, o0000000002e00088, C4<>;
S_0000000002de9e20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002de8e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d81650_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d81ab0_0 .net "d", 0 0, L_0000000002fc6a30;  alias, 1 drivers
v0000000002d81790_0 .net "q", 0 0, v0000000002d81d30_0;  alias, 1 drivers
v0000000002d81a10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d81d30_0 .var "state", 0 0;
v0000000002d816f0_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002dea720 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d72150_0 .net8 "Bitline1", 0 0, p0000000002e03d78;  1 drivers, strength-aware
v0000000002d72330_0 .net8 "Bitline2", 0 0, p0000000002e03da8;  1 drivers, strength-aware
v0000000002d720b0_0 .net "D", 0 0, L_0000000002fc4f50;  1 drivers
v0000000002d734b0_0 .net "Q", 0 0, v0000000002d72650_0;  1 drivers
v0000000002d72ab0_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d74270_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002d72e70_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e03dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d737d0_0 name=_s0
o0000000002e03e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d73870_0 name=_s10
v0000000002d72510_0 .net *"_s12", 0 0, L_0000000002fc4e10;  1 drivers
o0000000002e03e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d721f0_0 name=_s2
v0000000002d72b50_0 .net *"_s4", 0 0, L_0000000002fc60d0;  1 drivers
o0000000002e03ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d72790_0 name=_s8
v0000000002d74630_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d73910_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc60d0 .functor MUXZ 1, o0000000002e03e68, v0000000002d72650_0, L_0000000002fc8970, C4<>;
L_0000000002fc6cb0 .functor MUXZ 1, L_0000000002fc60d0, o0000000002e03dd8, o0000000002e00088, C4<>;
L_0000000002fc4e10 .functor MUXZ 1, o0000000002e03e08, v0000000002d72650_0, L_0000000002fc8a10, C4<>;
L_0000000002fc4eb0 .functor MUXZ 1, L_0000000002fc4e10, o0000000002e03ec8, o0000000002e00088, C4<>;
S_0000000002deaba0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dea720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d813d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d81510_0 .net "d", 0 0, L_0000000002fc4f50;  alias, 1 drivers
v0000000002d815b0_0 .net "q", 0 0, v0000000002d72650_0;  alias, 1 drivers
v0000000002d74130_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d72650_0 .var "state", 0 0;
v0000000002d73370_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002deb1a0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d72a10_0 .net8 "Bitline1", 0 0, p0000000002e041f8;  1 drivers, strength-aware
v0000000002d72bf0_0 .net8 "Bitline2", 0 0, p0000000002e04228;  1 drivers, strength-aware
v0000000002d72fb0_0 .net "D", 0 0, L_0000000002fc5450;  1 drivers
v0000000002d73050_0 .net "Q", 0 0, v0000000002d73ff0_0;  1 drivers
v0000000002d730f0_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002d73cd0_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002c237c0_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e04258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c22dc0_0 name=_s0
o0000000002e04288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c22960_0 name=_s10
v0000000002c23f40_0 .net *"_s12", 0 0, L_0000000002fc5310;  1 drivers
o0000000002e042e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c23fe0_0 name=_s2
v0000000002c24120_0 .net *"_s4", 0 0, L_0000000002fc4ff0;  1 drivers
o0000000002e04348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c23040_0 name=_s8
v0000000002c22a00_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c241c0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc4ff0 .functor MUXZ 1, o0000000002e042e8, v0000000002d73ff0_0, L_0000000002fc8970, C4<>;
L_0000000002fc5270 .functor MUXZ 1, L_0000000002fc4ff0, o0000000002e04258, o0000000002e00088, C4<>;
L_0000000002fc5310 .functor MUXZ 1, o0000000002e04288, v0000000002d73ff0_0, L_0000000002fc8a10, C4<>;
L_0000000002fc53b0 .functor MUXZ 1, L_0000000002fc5310, o0000000002e04348, o0000000002e00088, C4<>;
S_0000000002dea8a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002deb1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d72290_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d746d0_0 .net "d", 0 0, L_0000000002fc5450;  alias, 1 drivers
v0000000002d725b0_0 .net "q", 0 0, v0000000002d73ff0_0;  alias, 1 drivers
v0000000002d739b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d73ff0_0 .var "state", 0 0;
v0000000002d73c30_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002deb020 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000000878b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c235e0_0 .net8 "Bitline1", 0 0, p0000000002e04678;  1 drivers, strength-aware
v0000000002c243a0_0 .net8 "Bitline2", 0 0, p0000000002e046a8;  1 drivers, strength-aware
v0000000002c23900_0 .net "D", 0 0, L_0000000002fc8c90;  1 drivers
v0000000002c239a0_0 .net "Q", 0 0, v0000000002c22e60_0;  1 drivers
v0000000002c23b80_0 .net "ReadEnable1", 0 0, L_0000000002fc8970;  alias, 1 drivers
v0000000002c23cc0_0 .net "ReadEnable2", 0 0, L_0000000002fc8a10;  alias, 1 drivers
v0000000002c244e0_0 .net "WriteEnable", 0 0, L_0000000002fc7a70;  alias, 1 drivers
o0000000002e046d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c24620_0 name=_s0
o0000000002e04708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c24760_0 name=_s10
v0000000002c22b40_0 .net *"_s12", 0 0, L_0000000002fc8510;  1 drivers
o0000000002e04768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c24b20_0 name=_s2
v0000000002c24bc0_0 .net *"_s4", 0 0, L_0000000002fc5590;  1 drivers
o0000000002e047c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c24c60_0 name=_s8
v0000000002c24d00_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c24da0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc5590 .functor MUXZ 1, o0000000002e04768, v0000000002c22e60_0, L_0000000002fc8970, C4<>;
L_0000000002fc56d0 .functor MUXZ 1, L_0000000002fc5590, o0000000002e046d8, o0000000002e00088, C4<>;
L_0000000002fc8510 .functor MUXZ 1, o0000000002e04708, v0000000002c22e60_0, L_0000000002fc8a10, C4<>;
L_0000000002fc8790 .functor MUXZ 1, L_0000000002fc8510, o0000000002e047c8, o0000000002e00088, C4<>;
S_0000000002deb7a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002deb020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c24260_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c24580_0 .net "d", 0 0, L_0000000002fc8c90;  alias, 1 drivers
v0000000002c24300_0 .net "q", 0 0, v0000000002c22e60_0;  alias, 1 drivers
v0000000002c23220_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c22e60_0 .var "state", 0 0;
v0000000002c232c0_0 .net "wen", 0 0, L_0000000002fc7a70;  alias, 1 drivers
S_0000000002deb620 .scope module, "R1" "Register" 2 20, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002d1da10_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002d1e190_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002d1e730_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002d1eff0_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  1 drivers
v0000000002d1d0b0_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  1 drivers
v0000000002d1d5b0_0 .net "WriteReg", 0 0, L_0000000002fcb170;  1 drivers
v0000000002d1ed70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d1e870_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc8150 .part o0000000002e049d8, 0, 1;
L_0000000002fc8e70 .part o0000000002e049d8, 1, 1;
L_0000000002fc7c50 .part o0000000002e049d8, 2, 1;
L_0000000002fc97d0 .part o0000000002e049d8, 3, 1;
L_0000000002fc9cd0 .part o0000000002e049d8, 4, 1;
L_0000000002fcb030 .part o0000000002e049d8, 5, 1;
L_0000000002fcad10 .part o0000000002e049d8, 6, 1;
L_0000000002fc9f50 .part o0000000002e049d8, 7, 1;
L_0000000002fcaa90 .part o0000000002e049d8, 8, 1;
L_0000000002fcb5d0 .part o0000000002e049d8, 9, 1;
L_0000000002fcc070 .part o0000000002e049d8, 10, 1;
L_0000000002fcb670 .part o0000000002e049d8, 11, 1;
L_0000000002fcbad0 .part o0000000002e049d8, 12, 1;
L_0000000002fcc390 .part o0000000002e049d8, 13, 1;
L_0000000002fcbcb0 .part o0000000002e049d8, 14, 1;
L_0000000002fca810 .part o0000000002e049d8, 15, 1;
p0000000002e04d38 .port I0000000002dac200, L_0000000002fc8dd0;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002e04d38;
p0000000002e04d68 .port I0000000002dac280, L_0000000002fc9910;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002e04d68;
p0000000002e05218 .port I0000000002dac200, L_0000000002fc9230;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002e05218;
p0000000002e05248 .port I0000000002dac280, L_0000000002fc7b10;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002e05248;
p0000000002e07198 .port I0000000002dac200, L_0000000002fc8fb0;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002e07198;
p0000000002e071c8 .port I0000000002dac280, L_0000000002fc9af0;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002e071c8;
p0000000002e07618 .port I0000000002dac200, L_0000000002fc9370;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002e07618;
p0000000002e07648 .port I0000000002dac280, L_0000000002fc9410;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002e07648;
p0000000002e07a98 .port I0000000002dac200, L_0000000002fc9b90;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002e07a98;
p0000000002e07ac8 .port I0000000002dac280, L_0000000002fc9c30;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002e07ac8;
p0000000002e07f18 .port I0000000002dac200, L_0000000002fc7e30;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002e07f18;
p0000000002e07f48 .port I0000000002dac280, L_0000000002fcaf90;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002e07f48;
p0000000002e08398 .port I0000000002dac200, L_0000000002fcb2b0;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002e08398;
p0000000002e083c8 .port I0000000002dac280, L_0000000002fca310;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002e083c8;
p0000000002e08818 .port I0000000002dac200, L_0000000002fca3b0;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002e08818;
p0000000002e08848 .port I0000000002dac280, L_0000000002fcb350;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002e08848;
p0000000002e08c98 .port I0000000002dac200, L_0000000002fcc110;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002e08c98;
p0000000002e08cc8 .port I0000000002dac280, L_0000000002fca450;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002e08cc8;
p0000000002e09118 .port I0000000002dac200, L_0000000002fcbd50;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002e09118;
p0000000002e09148 .port I0000000002dac280, L_0000000002fcadb0;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002e09148;
p0000000002e05698 .port I0000000002dac200, L_0000000002fcb850;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002e05698;
p0000000002e056c8 .port I0000000002dac280, L_0000000002fcb990;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002e056c8;
p0000000002e05b18 .port I0000000002dac200, L_0000000002fcb8f0;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002e05b18;
p0000000002e05b48 .port I0000000002dac280, L_0000000002fca130;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002e05b48;
p0000000002e05f98 .port I0000000002dac200, L_0000000002fcbfd0;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002e05f98;
p0000000002e05fc8 .port I0000000002dac280, L_0000000002fc9ff0;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002e05fc8;
p0000000002e06418 .port I0000000002dac200, L_0000000002fcb7b0;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002e06418;
p0000000002e06448 .port I0000000002dac280, L_0000000002fca6d0;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002e06448;
p0000000002e06898 .port I0000000002dac200, L_0000000002fcbb70;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002e06898;
p0000000002e068c8 .port I0000000002dac280, L_0000000002fcaef0;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002e068c8;
p0000000002e06d18 .port I0000000002dac200, L_0000000002fca270;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002e06d18;
p0000000002e06d48 .port I0000000002dac280, L_0000000002fcc2f0;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002e06d48;
S_0000000002de9fa0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c17060_0 .net8 "Bitline1", 0 0, p0000000002e04d38;  1 drivers, strength-aware
v0000000002c17920_0 .net8 "Bitline2", 0 0, p0000000002e04d68;  1 drivers, strength-aware
v0000000002c177e0_0 .net "D", 0 0, L_0000000002fc8150;  1 drivers
v0000000002c17100_0 .net "Q", 0 0, v0000000002c250c0_0;  1 drivers
v0000000002c16d40_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002c17380_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002c17b00_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e04df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c17420_0 name=_s0
o0000000002e04e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c17560_0 name=_s10
v0000000002c17d80_0 .net *"_s12", 0 0, L_0000000002fc8bf0;  1 drivers
o0000000002e04e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c17600_0 name=_s2
v0000000002c160c0_0 .net *"_s4", 0 0, L_0000000002fc95f0;  1 drivers
o0000000002e04ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c16520_0 name=_s8
v0000000002c17f60_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c18460_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc95f0 .functor MUXZ 1, o0000000002e04e88, v0000000002c250c0_0, L_0000000002fcb210, C4<>;
L_0000000002fc8dd0 .functor MUXZ 1, L_0000000002fc95f0, o0000000002e04df8, o0000000002e00088, C4<>;
L_0000000002fc8bf0 .functor MUXZ 1, o0000000002e04e28, v0000000002c250c0_0, L_0000000002fca1d0, C4<>;
L_0000000002fc9910 .functor MUXZ 1, L_0000000002fc8bf0, o0000000002e04ee8, o0000000002e00088, C4<>;
S_0000000002dead20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002de9fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c25ac0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c25ca0_0 .net "d", 0 0, L_0000000002fc8150;  alias, 1 drivers
v0000000002c25d40_0 .net "q", 0 0, v0000000002c250c0_0;  alias, 1 drivers
v0000000002c25e80_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c250c0_0 .var "state", 0 0;
v0000000002c252a0_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002deaea0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c16ac0_0 .net8 "Bitline1", 0 0, p0000000002e05218;  1 drivers, strength-aware
v0000000002c16e80_0 .net8 "Bitline2", 0 0, p0000000002e05248;  1 drivers, strength-aware
v0000000002c168e0_0 .net "D", 0 0, L_0000000002fc8e70;  1 drivers
v0000000002c18820_0 .net "Q", 0 0, v0000000002c16200_0;  1 drivers
v0000000002c18280_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002c185a0_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002c186e0_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e05278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c162a0_0 name=_s0
o0000000002e052a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c16980_0 name=_s10
v0000000002c16b60_0 .net *"_s12", 0 0, L_0000000002fc8d30;  1 drivers
o0000000002e05308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c16c00_0 name=_s2
v0000000002c16ca0_0 .net *"_s4", 0 0, L_0000000002fc9a50;  1 drivers
o0000000002e05368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c19cc0_0 name=_s8
v0000000002c19c20_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c1a120_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc9a50 .functor MUXZ 1, o0000000002e05308, v0000000002c16200_0, L_0000000002fcb210, C4<>;
L_0000000002fc9230 .functor MUXZ 1, L_0000000002fc9a50, o0000000002e05278, o0000000002e00088, C4<>;
L_0000000002fc8d30 .functor MUXZ 1, o0000000002e052a8, v0000000002c16200_0, L_0000000002fca1d0, C4<>;
L_0000000002fc7b10 .functor MUXZ 1, L_0000000002fc8d30, o0000000002e05368, o0000000002e00088, C4<>;
S_0000000002dea2a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002deaea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c176a0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c18000_0 .net "d", 0 0, L_0000000002fc8e70;  alias, 1 drivers
v0000000002c18140_0 .net "q", 0 0, v0000000002c16200_0;  alias, 1 drivers
v0000000002c165c0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c16200_0 .var "state", 0 0;
v0000000002c16700_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002deb4a0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c190e0_0 .net8 "Bitline1", 0 0, p0000000002e05698;  1 drivers, strength-aware
v0000000002c1a8a0_0 .net8 "Bitline2", 0 0, p0000000002e056c8;  1 drivers, strength-aware
v0000000002c1a9e0_0 .net "D", 0 0, L_0000000002fcc070;  1 drivers
v0000000002c1a4e0_0 .net "Q", 0 0, v0000000002c18dc0_0;  1 drivers
v0000000002c1a620_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002c1a6c0_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002c18a00_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e056f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c19900_0 name=_s0
o0000000002e05728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1ab20_0 name=_s10
v0000000002c1abc0_0 .net *"_s12", 0 0, L_0000000002fcb490;  1 drivers
o0000000002e05788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c19180_0 name=_s2
v0000000002c1ad00_0 .net *"_s4", 0 0, L_0000000002fcb0d0;  1 drivers
o0000000002e057e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1ada0_0 name=_s8
v0000000002c1ae40_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c1aee0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcb0d0 .functor MUXZ 1, o0000000002e05788, v0000000002c18dc0_0, L_0000000002fcb210, C4<>;
L_0000000002fcb850 .functor MUXZ 1, L_0000000002fcb0d0, o0000000002e056f8, o0000000002e00088, C4<>;
L_0000000002fcb490 .functor MUXZ 1, o0000000002e05728, v0000000002c18dc0_0, L_0000000002fca1d0, C4<>;
L_0000000002fcb990 .functor MUXZ 1, L_0000000002fcb490, o0000000002e057e8, o0000000002e00088, C4<>;
S_0000000002deb920 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002deb4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c1a1c0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c1a3a0_0 .net "d", 0 0, L_0000000002fcc070;  alias, 1 drivers
v0000000002c19860_0 .net "q", 0 0, v0000000002c18dc0_0;  alias, 1 drivers
v0000000002c19d60_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c18dc0_0 .var "state", 0 0;
v0000000002c1a440_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002dea120 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c1d320_0 .net8 "Bitline1", 0 0, p0000000002e05b18;  1 drivers, strength-aware
v0000000002c1b160_0 .net8 "Bitline2", 0 0, p0000000002e05b48;  1 drivers, strength-aware
v0000000002c1be80_0 .net "D", 0 0, L_0000000002fcb670;  1 drivers
v0000000002c1b980_0 .net "Q", 0 0, v0000000002c18960_0;  1 drivers
v0000000002c1c920_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002c1cb00_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002c1cba0_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e05b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1bd40_0 name=_s0
o0000000002e05ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1c740_0 name=_s10
v0000000002c1d140_0 .net *"_s12", 0 0, L_0000000002fcb530;  1 drivers
o0000000002e05c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1d280_0 name=_s2
v0000000002c1c420_0 .net *"_s4", 0 0, L_0000000002fcc250;  1 drivers
o0000000002e05c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1cce0_0 name=_s8
v0000000002c1d5a0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c1b7a0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcc250 .functor MUXZ 1, o0000000002e05c08, v0000000002c18960_0, L_0000000002fcb210, C4<>;
L_0000000002fcb8f0 .functor MUXZ 1, L_0000000002fcc250, o0000000002e05b78, o0000000002e00088, C4<>;
L_0000000002fcb530 .functor MUXZ 1, o0000000002e05ba8, v0000000002c18960_0, L_0000000002fca1d0, C4<>;
L_0000000002fca130 .functor MUXZ 1, L_0000000002fcb530, o0000000002e05c68, o0000000002e00088, C4<>;
S_0000000002dea420 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dea120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c1af80_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c19220_0 .net "d", 0 0, L_0000000002fcb670;  alias, 1 drivers
v0000000002c1b020_0 .net "q", 0 0, v0000000002c18960_0;  alias, 1 drivers
v0000000002c188c0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c18960_0 .var "state", 0 0;
v0000000002c18aa0_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002dea5a0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c1c1a0_0 .net8 "Bitline1", 0 0, p0000000002e05f98;  1 drivers, strength-aware
v0000000002c1c560_0 .net8 "Bitline2", 0 0, p0000000002e05fc8;  1 drivers, strength-aware
v0000000002c1b200_0 .net "D", 0 0, L_0000000002fcbad0;  1 drivers
v0000000002c1b2a0_0 .net "Q", 0 0, v0000000002c1c100_0;  1 drivers
v0000000002c1ca60_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002c1b660_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002c1c600_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e05ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1b3e0_0 name=_s0
o0000000002e06028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1b840_0 name=_s10
v0000000002c1ce20_0 .net *"_s12", 0 0, L_0000000002fcbf30;  1 drivers
o0000000002e06088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1cf60_0 name=_s2
v0000000002c1f080_0 .net *"_s4", 0 0, L_0000000002fcb710;  1 drivers
o0000000002e060e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1f620_0 name=_s8
v0000000002c1e5e0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c1e400_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcb710 .functor MUXZ 1, o0000000002e06088, v0000000002c1c100_0, L_0000000002fcb210, C4<>;
L_0000000002fcbfd0 .functor MUXZ 1, L_0000000002fcb710, o0000000002e05ff8, o0000000002e00088, C4<>;
L_0000000002fcbf30 .functor MUXZ 1, o0000000002e06028, v0000000002c1c100_0, L_0000000002fca1d0, C4<>;
L_0000000002fc9ff0 .functor MUXZ 1, L_0000000002fcbf30, o0000000002e060e8, o0000000002e00088, C4<>;
S_0000000002deaa20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dea5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c1bf20_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c1c060_0 .net "d", 0 0, L_0000000002fcbad0;  alias, 1 drivers
v0000000002c1bb60_0 .net "q", 0 0, v0000000002c1c100_0;  alias, 1 drivers
v0000000002c1d460_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c1c100_0 .var "state", 0 0;
v0000000002c1d780_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002deb320 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c1d8c0_0 .net8 "Bitline1", 0 0, p0000000002e06418;  1 drivers, strength-aware
v0000000002c1dbe0_0 .net8 "Bitline2", 0 0, p0000000002e06448;  1 drivers, strength-aware
v0000000002c1efe0_0 .net "D", 0 0, L_0000000002fcc390;  1 drivers
v0000000002c1f120_0 .net "Q", 0 0, v0000000002c1eae0_0;  1 drivers
v0000000002c1daa0_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002c1eb80_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002c1fee0_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e06478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1f940_0 name=_s0
o0000000002e064a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1e0e0_0 name=_s10
v0000000002c1ddc0_0 .net *"_s12", 0 0, L_0000000002fca950;  1 drivers
o0000000002e06508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1fc60_0 name=_s2
v0000000002c1e720_0 .net *"_s4", 0 0, L_0000000002fcbe90;  1 drivers
o0000000002e06568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c1f1c0_0 name=_s8
v0000000002c1e7c0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c1df00_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcbe90 .functor MUXZ 1, o0000000002e06508, v0000000002c1eae0_0, L_0000000002fcb210, C4<>;
L_0000000002fcb7b0 .functor MUXZ 1, L_0000000002fcbe90, o0000000002e06478, o0000000002e00088, C4<>;
L_0000000002fca950 .functor MUXZ 1, o0000000002e064a8, v0000000002c1eae0_0, L_0000000002fca1d0, C4<>;
L_0000000002fca6d0 .functor MUXZ 1, L_0000000002fca950, o0000000002e06568, o0000000002e00088, C4<>;
S_0000000002debaa0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002deb320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c1eea0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c1ea40_0 .net "d", 0 0, L_0000000002fcc390;  alias, 1 drivers
v0000000002c1e220_0 .net "q", 0 0, v0000000002c1eae0_0;  alias, 1 drivers
v0000000002c1ef40_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c1eae0_0 .var "state", 0 0;
v0000000002c20020_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002debc20 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c1ff80_0 .net8 "Bitline1", 0 0, p0000000002e06898;  1 drivers, strength-aware
v0000000002c1db40_0 .net8 "Bitline2", 0 0, p0000000002e068c8;  1 drivers, strength-aware
v0000000002c21920_0 .net "D", 0 0, L_0000000002fcbcb0;  1 drivers
v0000000002c21b00_0 .net "Q", 0 0, v0000000002c1f800_0;  1 drivers
v0000000002c208e0_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002c219c0_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002c20480_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e068f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c22820_0 name=_s0
o0000000002e06928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c21a60_0 name=_s10
v0000000002c21ba0_0 .net *"_s12", 0 0, L_0000000002fc9e10;  1 drivers
o0000000002e06988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c21c40_0 name=_s2
v0000000002c20d40_0 .net *"_s4", 0 0, L_0000000002fcae50;  1 drivers
o0000000002e069e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c207a0_0 name=_s8
v0000000002c20ac0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c20de0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcae50 .functor MUXZ 1, o0000000002e06988, v0000000002c1f800_0, L_0000000002fcb210, C4<>;
L_0000000002fcbb70 .functor MUXZ 1, L_0000000002fcae50, o0000000002e068f8, o0000000002e00088, C4<>;
L_0000000002fc9e10 .functor MUXZ 1, o0000000002e06928, v0000000002c1f800_0, L_0000000002fca1d0, C4<>;
L_0000000002fcaef0 .functor MUXZ 1, L_0000000002fc9e10, o0000000002e069e8, o0000000002e00088, C4<>;
S_0000000002ded960 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002debc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c1f440_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c1fda0_0 .net "d", 0 0, L_0000000002fcbcb0;  alias, 1 drivers
v0000000002c1d960_0 .net "q", 0 0, v0000000002c1f800_0;  alias, 1 drivers
v0000000002c1f6c0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c1f800_0 .var "state", 0 0;
v0000000002c1f8a0_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002dee3e0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c21240_0 .net8 "Bitline1", 0 0, p0000000002e06d18;  1 drivers, strength-aware
v0000000002c22000_0 .net8 "Bitline2", 0 0, p0000000002e06d48;  1 drivers, strength-aware
v0000000002c202a0_0 .net "D", 0 0, L_0000000002fca810;  1 drivers
v0000000002c21380_0 .net "Q", 0 0, v0000000002c22140_0;  1 drivers
v0000000002c21420_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002c221e0_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002c216a0_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e06d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c22780_0 name=_s0
o0000000002e06da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c22320_0 name=_s10
v0000000002c223c0_0 .net *"_s12", 0 0, L_0000000002fcc1b0;  1 drivers
o0000000002e06e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c22640_0 name=_s2
v0000000002d21d90_0 .net *"_s4", 0 0, L_0000000002fca090;  1 drivers
o0000000002e06e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d21f70_0 name=_s8
v0000000002d1f9f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d21750_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fca090 .functor MUXZ 1, o0000000002e06e08, v0000000002c22140_0, L_0000000002fcb210, C4<>;
L_0000000002fca270 .functor MUXZ 1, L_0000000002fca090, o0000000002e06d78, o0000000002e00088, C4<>;
L_0000000002fcc1b0 .functor MUXZ 1, o0000000002e06da8, v0000000002c22140_0, L_0000000002fca1d0, C4<>;
L_0000000002fcc2f0 .functor MUXZ 1, L_0000000002fcc1b0, o0000000002e06e68, o0000000002e00088, C4<>;
S_0000000002dee260 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dee3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c21ec0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c20e80_0 .net "d", 0 0, L_0000000002fca810;  alias, 1 drivers
v0000000002c20200_0 .net "q", 0 0, v0000000002c22140_0;  alias, 1 drivers
v0000000002c226e0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c22140_0 .var "state", 0 0;
v0000000002c21060_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002dedae0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d21070_0 .net8 "Bitline1", 0 0, p0000000002e07198;  1 drivers, strength-aware
v0000000002d20030_0 .net8 "Bitline2", 0 0, p0000000002e071c8;  1 drivers, strength-aware
v0000000002d1fbd0_0 .net "D", 0 0, L_0000000002fc7c50;  1 drivers
v0000000002d20e90_0 .net "Q", 0 0, v0000000002d202b0_0;  1 drivers
v0000000002d21430_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002d1fc70_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002d1fdb0_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e071f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d200d0_0 name=_s0
o0000000002e07228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d21a70_0 name=_s10
v0000000002d20350_0 .net *"_s12", 0 0, L_0000000002fc7bb0;  1 drivers
o0000000002e07288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d20670_0 name=_s2
v0000000002d20170_0 .net *"_s4", 0 0, L_0000000002fc8f10;  1 drivers
o0000000002e072e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d20d50_0 name=_s8
v0000000002d20490_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d20990_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc8f10 .functor MUXZ 1, o0000000002e07288, v0000000002d202b0_0, L_0000000002fcb210, C4<>;
L_0000000002fc8fb0 .functor MUXZ 1, L_0000000002fc8f10, o0000000002e071f8, o0000000002e00088, C4<>;
L_0000000002fc7bb0 .functor MUXZ 1, o0000000002e07228, v0000000002d202b0_0, L_0000000002fca1d0, C4<>;
L_0000000002fc9af0 .functor MUXZ 1, L_0000000002fc7bb0, o0000000002e072e8, o0000000002e00088, C4<>;
S_0000000002dee860 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dedae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d22010_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d212f0_0 .net "d", 0 0, L_0000000002fc7c50;  alias, 1 drivers
v0000000002d20850_0 .net "q", 0 0, v0000000002d202b0_0;  alias, 1 drivers
v0000000002d1f8b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d202b0_0 .var "state", 0 0;
v0000000002d1fa90_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002dee560 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d20df0_0 .net8 "Bitline1", 0 0, p0000000002e07618;  1 drivers, strength-aware
v0000000002d21930_0 .net8 "Bitline2", 0 0, p0000000002e07648;  1 drivers, strength-aware
v0000000002d24810_0 .net "D", 0 0, L_0000000002fc97d0;  1 drivers
v0000000002d23550_0 .net "Q", 0 0, v0000000002d21890_0;  1 drivers
v0000000002d22970_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002d23690_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002d23e10_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e07678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d23c30_0 name=_s0
o0000000002e076a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d225b0_0 name=_s10
v0000000002d24270_0 .net *"_s12", 0 0, L_0000000002fc7cf0;  1 drivers
o0000000002e07708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d23050_0 name=_s2
v0000000002d230f0_0 .net *"_s4", 0 0, L_0000000002fc7890;  1 drivers
o0000000002e07768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d234b0_0 name=_s8
v0000000002d23eb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d243b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc7890 .functor MUXZ 1, o0000000002e07708, v0000000002d21890_0, L_0000000002fcb210, C4<>;
L_0000000002fc9370 .functor MUXZ 1, L_0000000002fc7890, o0000000002e07678, o0000000002e00088, C4<>;
L_0000000002fc7cf0 .functor MUXZ 1, o0000000002e076a8, v0000000002d21890_0, L_0000000002fca1d0, C4<>;
L_0000000002fc9410 .functor MUXZ 1, L_0000000002fc7cf0, o0000000002e07768, o0000000002e00088, C4<>;
S_0000000002decee0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dee560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d20a30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d21390_0 .net "d", 0 0, L_0000000002fc97d0;  alias, 1 drivers
v0000000002d21570_0 .net "q", 0 0, v0000000002d21890_0;  alias, 1 drivers
v0000000002d20b70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d21890_0 .var "state", 0 0;
v0000000002d20cb0_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002decbe0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d22790_0 .net8 "Bitline1", 0 0, p0000000002e07a98;  1 drivers, strength-aware
v0000000002d239b0_0 .net8 "Bitline2", 0 0, p0000000002e07ac8;  1 drivers, strength-aware
v0000000002d23f50_0 .net "D", 0 0, L_0000000002fc9cd0;  1 drivers
v0000000002d22dd0_0 .net "Q", 0 0, v0000000002d22470_0;  1 drivers
v0000000002d235f0_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002d22a10_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002d22e70_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e07af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d22bf0_0 name=_s0
o0000000002e07b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d23190_0 name=_s10
v0000000002d23230_0 .net *"_s12", 0 0, L_0000000002fc7d90;  1 drivers
o0000000002e07b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d23af0_0 name=_s2
v0000000002d23cd0_0 .net *"_s4", 0 0, L_0000000002fc7610;  1 drivers
o0000000002e07be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d24130_0 name=_s8
v0000000002d25cb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d26610_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc7610 .functor MUXZ 1, o0000000002e07b88, v0000000002d22470_0, L_0000000002fcb210, C4<>;
L_0000000002fc9b90 .functor MUXZ 1, L_0000000002fc7610, o0000000002e07af8, o0000000002e00088, C4<>;
L_0000000002fc7d90 .functor MUXZ 1, o0000000002e07b28, v0000000002d22470_0, L_0000000002fca1d0, C4<>;
L_0000000002fc9c30 .functor MUXZ 1, L_0000000002fc7d90, o0000000002e07be8, o0000000002e00088, C4<>;
S_0000000002ded7e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002decbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d22290_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d237d0_0 .net "d", 0 0, L_0000000002fc9cd0;  alias, 1 drivers
v0000000002d22330_0 .net "q", 0 0, v0000000002d22470_0;  alias, 1 drivers
v0000000002d22d30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d22470_0 .var "state", 0 0;
v0000000002d22510_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002dedf60 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d252b0_0 .net8 "Bitline1", 0 0, p0000000002e07f18;  1 drivers, strength-aware
v0000000002d26110_0 .net8 "Bitline2", 0 0, p0000000002e07f48;  1 drivers, strength-aware
v0000000002d25f30_0 .net "D", 0 0, L_0000000002fcb030;  1 drivers
v0000000002d25df0_0 .net "Q", 0 0, v0000000002d257b0_0;  1 drivers
v0000000002d25490_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002d26890_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002d25530_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e07f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d24db0_0 name=_s0
o0000000002e07fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d25fd0_0 name=_s10
v0000000002d26250_0 .net *"_s12", 0 0, L_0000000002fc7ed0;  1 drivers
o0000000002e08008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d25a30_0 name=_s2
v0000000002d255d0_0 .net *"_s4", 0 0, L_0000000002fc76b0;  1 drivers
o0000000002e08068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d26570_0 name=_s8
v0000000002d27010_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d269d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc76b0 .functor MUXZ 1, o0000000002e08008, v0000000002d257b0_0, L_0000000002fcb210, C4<>;
L_0000000002fc7e30 .functor MUXZ 1, L_0000000002fc76b0, o0000000002e07f78, o0000000002e00088, C4<>;
L_0000000002fc7ed0 .functor MUXZ 1, o0000000002e07fa8, v0000000002d257b0_0, L_0000000002fca1d0, C4<>;
L_0000000002fcaf90 .functor MUXZ 1, L_0000000002fc7ed0, o0000000002e08068, o0000000002e00088, C4<>;
S_0000000002dee6e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dedf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d258f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d26390_0 .net "d", 0 0, L_0000000002fcb030;  alias, 1 drivers
v0000000002d24c70_0 .net "q", 0 0, v0000000002d257b0_0;  alias, 1 drivers
v0000000002d26430_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d257b0_0 .var "state", 0 0;
v0000000002d25d50_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002deca60 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d26b10_0 .net8 "Bitline1", 0 0, p0000000002e08398;  1 drivers, strength-aware
v0000000002d26bb0_0 .net8 "Bitline2", 0 0, p0000000002e083c8;  1 drivers, strength-aware
v0000000002d27510_0 .net "D", 0 0, L_0000000002fcad10;  1 drivers
v0000000002d27f10_0 .net "Q", 0 0, v0000000002d25ad0_0;  1 drivers
v0000000002d27330_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002d27150_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002d273d0_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e083f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d27650_0 name=_s0
o0000000002e08428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d27c90_0 name=_s10
v0000000002d27a10_0 .net *"_s12", 0 0, L_0000000002fcb3f0;  1 drivers
o0000000002e08488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d27d30_0 name=_s2
v0000000002d276f0_0 .net *"_s4", 0 0, L_0000000002fcbdf0;  1 drivers
o0000000002e084e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d27830_0 name=_s8
v0000000002d18510_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d199b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcbdf0 .functor MUXZ 1, o0000000002e08488, v0000000002d25ad0_0, L_0000000002fcb210, C4<>;
L_0000000002fcb2b0 .functor MUXZ 1, L_0000000002fcbdf0, o0000000002e083f8, o0000000002e00088, C4<>;
L_0000000002fcb3f0 .functor MUXZ 1, o0000000002e08428, v0000000002d25ad0_0, L_0000000002fca1d0, C4<>;
L_0000000002fca310 .functor MUXZ 1, L_0000000002fcb3f0, o0000000002e084e8, o0000000002e00088, C4<>;
S_0000000002ded1e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002deca60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d249f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d24f90_0 .net "d", 0 0, L_0000000002fcad10;  alias, 1 drivers
v0000000002d250d0_0 .net "q", 0 0, v0000000002d25ad0_0;  alias, 1 drivers
v0000000002d26a70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d25ad0_0 .var "state", 0 0;
v0000000002d25e90_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002ded060 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d19a50_0 .net8 "Bitline1", 0 0, p0000000002e08818;  1 drivers, strength-aware
v0000000002d19190_0 .net8 "Bitline2", 0 0, p0000000002e08848;  1 drivers, strength-aware
v0000000002d19b90_0 .net "D", 0 0, L_0000000002fc9f50;  1 drivers
v0000000002d19e10_0 .net "Q", 0 0, v0000000002d190f0_0;  1 drivers
v0000000002d19c30_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002d19410_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002d19690_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e08878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d194b0_0 name=_s0
o0000000002e088a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d18330_0 name=_s10
v0000000002d19cd0_0 .net *"_s12", 0 0, L_0000000002fcabd0;  1 drivers
o0000000002e08908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d19730_0 name=_s2
v0000000002d197d0_0 .net *"_s4", 0 0, L_0000000002fcab30;  1 drivers
o0000000002e08968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1a130_0 name=_s8
v0000000002d1a1d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d1a270_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcab30 .functor MUXZ 1, o0000000002e08908, v0000000002d190f0_0, L_0000000002fcb210, C4<>;
L_0000000002fca3b0 .functor MUXZ 1, L_0000000002fcab30, o0000000002e08878, o0000000002e00088, C4<>;
L_0000000002fcabd0 .functor MUXZ 1, o0000000002e088a8, v0000000002d190f0_0, L_0000000002fca1d0, C4<>;
L_0000000002fcb350 .functor MUXZ 1, L_0000000002fcabd0, o0000000002e08968, o0000000002e00088, C4<>;
S_0000000002ded660 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ded060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d19af0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d18d30_0 .net "d", 0 0, L_0000000002fc9f50;  alias, 1 drivers
v0000000002d185b0_0 .net "q", 0 0, v0000000002d190f0_0;  alias, 1 drivers
v0000000002d18fb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d190f0_0 .var "state", 0 0;
v0000000002d19ff0_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002ded4e0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d186f0_0 .net8 "Bitline1", 0 0, p0000000002e08c98;  1 drivers, strength-aware
v0000000002d18830_0 .net8 "Bitline2", 0 0, p0000000002e08cc8;  1 drivers, strength-aware
v0000000002d18970_0 .net "D", 0 0, L_0000000002fcaa90;  1 drivers
v0000000002d18a10_0 .net "Q", 0 0, v0000000002d18150_0;  1 drivers
v0000000002d1b7b0_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002d1b990_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002d1b670_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e08cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1ba30_0 name=_s0
o0000000002e08d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1bad0_0 name=_s10
v0000000002d1ab30_0 .net *"_s12", 0 0, L_0000000002fcba30;  1 drivers
o0000000002e08d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1abd0_0 name=_s2
v0000000002d1cf70_0 .net *"_s4", 0 0, L_0000000002fcac70;  1 drivers
o0000000002e08de8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1bb70_0 name=_s8
v0000000002d1bdf0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d1c9d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcac70 .functor MUXZ 1, o0000000002e08d88, v0000000002d18150_0, L_0000000002fcb210, C4<>;
L_0000000002fcc110 .functor MUXZ 1, L_0000000002fcac70, o0000000002e08cf8, o0000000002e00088, C4<>;
L_0000000002fcba30 .functor MUXZ 1, o0000000002e08d28, v0000000002d18150_0, L_0000000002fca1d0, C4<>;
L_0000000002fca450 .functor MUXZ 1, L_0000000002fcba30, o0000000002e08de8, o0000000002e00088, C4<>;
S_0000000002dedc60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ded4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d18790_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d1a590_0 .net "d", 0 0, L_0000000002fcaa90;  alias, 1 drivers
v0000000002d180b0_0 .net "q", 0 0, v0000000002d18150_0;  alias, 1 drivers
v0000000002d18650_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d18150_0 .var "state", 0 0;
v0000000002d18290_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002decd60 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002deb620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d1c430_0 .net8 "Bitline1", 0 0, p0000000002e09118;  1 drivers, strength-aware
v0000000002d1b0d0_0 .net8 "Bitline2", 0 0, p0000000002e09148;  1 drivers, strength-aware
v0000000002d1c4d0_0 .net "D", 0 0, L_0000000002fcb5d0;  1 drivers
v0000000002d1c570_0 .net "Q", 0 0, v0000000002d1d010_0;  1 drivers
v0000000002d1c610_0 .net "ReadEnable1", 0 0, L_0000000002fcb210;  alias, 1 drivers
v0000000002d1c6b0_0 .net "ReadEnable2", 0 0, L_0000000002fca1d0;  alias, 1 drivers
v0000000002d1c750_0 .net "WriteEnable", 0 0, L_0000000002fcb170;  alias, 1 drivers
o0000000002e09178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1c930_0 name=_s0
o0000000002e091a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1b3f0_0 name=_s10
v0000000002d1b490_0 .net *"_s12", 0 0, L_0000000002fcc570;  1 drivers
o0000000002e09208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1cbb0_0 name=_s2
v0000000002d1cd90_0 .net *"_s4", 0 0, L_0000000002fcbc10;  1 drivers
o0000000002e09268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1b530_0 name=_s8
v0000000002d1e7d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d1e0f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcbc10 .functor MUXZ 1, o0000000002e09208, v0000000002d1d010_0, L_0000000002fcb210, C4<>;
L_0000000002fcbd50 .functor MUXZ 1, L_0000000002fcbc10, o0000000002e09178, o0000000002e00088, C4<>;
L_0000000002fcc570 .functor MUXZ 1, o0000000002e091a8, v0000000002d1d010_0, L_0000000002fca1d0, C4<>;
L_0000000002fcadb0 .functor MUXZ 1, L_0000000002fcc570, o0000000002e09268, o0000000002e00088, C4<>;
S_0000000002ded360 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002decd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d1be90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d1cb10_0 .net "d", 0 0, L_0000000002fcb5d0;  alias, 1 drivers
v0000000002d1ae50_0 .net "q", 0 0, v0000000002d1d010_0;  alias, 1 drivers
v0000000002d1c1b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d1d010_0 .var "state", 0 0;
v0000000002d1ced0_0 .net "wen", 0 0, L_0000000002fcb170;  alias, 1 drivers
S_0000000002dedde0 .scope module, "R10" "Register" 2 101, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002b11a70_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002b139b0_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002b12d30_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002b11b10_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  1 drivers
v0000000002b11d90_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  1 drivers
v0000000002b12510_0 .net "WriteReg", 0 0, L_0000000002fe9350;  1 drivers
v0000000002b11ed0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b12ab0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe5e30 .part o0000000002e049d8, 0, 1;
L_0000000002fe7370 .part o0000000002e049d8, 1, 1;
L_0000000002fe65b0 .part o0000000002e049d8, 2, 1;
L_0000000002fe6290 .part o0000000002e049d8, 3, 1;
L_0000000002fe5cf0 .part o0000000002e049d8, 4, 1;
L_0000000002fe66f0 .part o0000000002e049d8, 5, 1;
L_0000000002fe6fb0 .part o0000000002e049d8, 6, 1;
L_0000000002fe68d0 .part o0000000002e049d8, 7, 1;
L_0000000002fe5750 .part o0000000002e049d8, 8, 1;
L_0000000002fe9a30 .part o0000000002e049d8, 9, 1;
L_0000000002fe8a90 .part o0000000002e049d8, 10, 1;
L_0000000002fe7f50 .part o0000000002e049d8, 11, 1;
L_0000000002fe9030 .part o0000000002e049d8, 12, 1;
L_0000000002fe8d10 .part o0000000002e049d8, 13, 1;
L_0000000002fe8b30 .part o0000000002e049d8, 14, 1;
L_0000000002fea390 .part o0000000002e049d8, 15, 1;
p0000000002e09748 .port I0000000002dac200, L_0000000002fe6b50;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002e09748;
p0000000002e09778 .port I0000000002dac280, L_0000000002fe5ed0;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002e09778;
p0000000002e09c28 .port I0000000002dac200, L_0000000002fe6510;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002e09c28;
p0000000002e09c58 .port I0000000002dac280, L_0000000002fe57f0;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002e09c58;
p0000000002e0bba8 .port I0000000002dac200, L_0000000002fe74b0;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002e0bba8;
p0000000002e0bbd8 .port I0000000002dac280, L_0000000002fe60b0;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002e0bbd8;
p0000000002e0c028 .port I0000000002dac200, L_0000000002fe6bf0;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002e0c028;
p0000000002e0c058 .port I0000000002dac280, L_0000000002fe5bb0;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002e0c058;
p0000000002e0c4a8 .port I0000000002dac200, L_0000000002fe6dd0;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002e0c4a8;
p0000000002e0c4d8 .port I0000000002dac280, L_0000000002fe7b90;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002e0c4d8;
p0000000002e0c928 .port I0000000002dac200, L_0000000002fe7550;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002e0c928;
p0000000002e0c958 .port I0000000002dac280, L_0000000002fe6f10;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002e0c958;
p0000000002e0cda8 .port I0000000002dac200, L_0000000002fe5f70;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002e0cda8;
p0000000002e0cdd8 .port I0000000002dac280, L_0000000002fe63d0;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002e0cdd8;
p0000000002e0d228 .port I0000000002dac200, L_0000000002fe6470;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002e0d228;
p0000000002e0d258 .port I0000000002dac280, L_0000000002fe7050;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002e0d258;
p0000000002e0d6a8 .port I0000000002dac200, L_0000000002fe56b0;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002e0d6a8;
p0000000002e0d6d8 .port I0000000002dac280, L_0000000002fe7c30;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002e0d6d8;
p0000000002e0db28 .port I0000000002dac200, L_0000000002fe5610;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002e0db28;
p0000000002e0db58 .port I0000000002dac280, L_0000000002fe5a70;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002e0db58;
p0000000002e0a0a8 .port I0000000002dac200, L_0000000002fe9e90;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002e0a0a8;
p0000000002e0a0d8 .port I0000000002dac280, L_0000000002fe92b0;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002e0a0d8;
p0000000002e0a528 .port I0000000002dac200, L_0000000002fe8ef0;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002e0a528;
p0000000002e0a558 .port I0000000002dac280, L_0000000002fe9f30;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002e0a558;
p0000000002e0a9a8 .port I0000000002dac200, L_0000000002fe8810;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002e0a9a8;
p0000000002e0a9d8 .port I0000000002dac280, L_0000000002fe8950;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002e0a9d8;
p0000000002e0ae28 .port I0000000002dac200, L_0000000002fe8c70;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002e0ae28;
p0000000002e0ae58 .port I0000000002dac280, L_0000000002fe8bd0;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002e0ae58;
p0000000002e0b2a8 .port I0000000002dac200, L_0000000002fe8130;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002e0b2a8;
p0000000002e0b2d8 .port I0000000002dac280, L_0000000002fe7e10;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002e0b2d8;
p0000000002e0b728 .port I0000000002dac200, L_0000000002fe8f90;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002e0b728;
p0000000002e0b758 .port I0000000002dac280, L_0000000002fe9170;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002e0b758;
S_0000000002dee0e0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002d1d650_0 .net8 "Bitline1", 0 0, p0000000002e09748;  1 drivers, strength-aware
v0000000002d1f4f0_0 .net8 "Bitline2", 0 0, p0000000002e09778;  1 drivers, strength-aware
v0000000002d1d330_0 .net "D", 0 0, L_0000000002fe5e30;  1 drivers
v0000000002d1d830_0 .net "Q", 0 0, v0000000002d1e230_0;  1 drivers
v0000000002d1d8d0_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002d1dbf0_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002d1e910_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e09808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1df10_0 name=_s0
o0000000002e09838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1e2d0_0 name=_s10
v0000000002d1e410_0 .net *"_s12", 0 0, L_0000000002fe7190;  1 drivers
o0000000002e09898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1e4b0_0 name=_s2
v0000000002d1eaf0_0 .net *"_s4", 0 0, L_0000000002fe6650;  1 drivers
o0000000002e098f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002d1e550_0 name=_s8
v0000000002d1e9b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d1ea50_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe6650 .functor MUXZ 1, o0000000002e09898, v0000000002d1e230_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe6b50 .functor MUXZ 1, L_0000000002fe6650, o0000000002e09808, o0000000002e00088, C4<>;
L_0000000002fe7190 .functor MUXZ 1, o0000000002e09838, v0000000002d1e230_0, L_0000000002fe9210, C4<>;
L_0000000002fe5ed0 .functor MUXZ 1, L_0000000002fe7190, o0000000002e098f8, o0000000002e00088, C4<>;
S_0000000002df8fa0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dee0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d1f6d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002d1f770_0 .net "d", 0 0, L_0000000002fe5e30;  alias, 1 drivers
v0000000002d1d790_0 .net "q", 0 0, v0000000002d1e230_0;  alias, 1 drivers
v0000000002d1ee10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002d1e230_0 .var "state", 0 0;
v0000000002d1d150_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002df8e20 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c8ac40_0 .net8 "Bitline1", 0 0, p0000000002e09c28;  1 drivers, strength-aware
v0000000002c8ace0_0 .net8 "Bitline2", 0 0, p0000000002e09c58;  1 drivers, strength-aware
v0000000002c89de0_0 .net "D", 0 0, L_0000000002fe7370;  1 drivers
v0000000002c8b640_0 .net "Q", 0 0, v0000000002c8a740_0;  1 drivers
v0000000002c8b780_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002c897a0_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002c89520_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e09c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8b460_0 name=_s0
o0000000002e09cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c89ca0_0 name=_s10
v0000000002c89ac0_0 .net *"_s12", 0 0, L_0000000002fe79b0;  1 drivers
o0000000002e09d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c89e80_0 name=_s2
v0000000002c8b820_0 .net *"_s4", 0 0, L_0000000002fe7a50;  1 drivers
o0000000002e09d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8a600_0 name=_s8
v0000000002c890c0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c895c0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe7a50 .functor MUXZ 1, o0000000002e09d18, v0000000002c8a740_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe6510 .functor MUXZ 1, L_0000000002fe7a50, o0000000002e09c88, o0000000002e00088, C4<>;
L_0000000002fe79b0 .functor MUXZ 1, o0000000002e09cb8, v0000000002c8a740_0, L_0000000002fe9210, C4<>;
L_0000000002fe57f0 .functor MUXZ 1, L_0000000002fe79b0, o0000000002e09d78, o0000000002e00088, C4<>;
S_0000000002df7f20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002d1eeb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c8aec0_0 .net "d", 0 0, L_0000000002fe7370;  alias, 1 drivers
v0000000002c8b500_0 .net "q", 0 0, v0000000002c8a740_0;  alias, 1 drivers
v0000000002c89480_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c8a740_0 .var "state", 0 0;
v0000000002c89660_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002df95a0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c8aa60_0 .net8 "Bitline1", 0 0, p0000000002e0a0a8;  1 drivers, strength-aware
v0000000002c8a380_0 .net8 "Bitline2", 0 0, p0000000002e0a0d8;  1 drivers, strength-aware
v0000000002c8a4c0_0 .net "D", 0 0, L_0000000002fe8a90;  1 drivers
v0000000002c8a920_0 .net "Q", 0 0, v0000000002c89b60_0;  1 drivers
v0000000002c8a9c0_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002c8c4a0_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002c8bdc0_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0a108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8de40_0 name=_s0
o0000000002e0a138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8dbc0_0 name=_s10
v0000000002c8d580_0 .net *"_s12", 0 0, L_0000000002fe98f0;  1 drivers
o0000000002e0a198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8c900_0 name=_s2
v0000000002c8c2c0_0 .net *"_s4", 0 0, L_0000000002fea570;  1 drivers
o0000000002e0a1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8dc60_0 name=_s8
v0000000002c8c360_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c8dee0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fea570 .functor MUXZ 1, o0000000002e0a198, v0000000002c89b60_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe9e90 .functor MUXZ 1, L_0000000002fea570, o0000000002e0a108, o0000000002e00088, C4<>;
L_0000000002fe98f0 .functor MUXZ 1, o0000000002e0a138, v0000000002c89b60_0, L_0000000002fe9210, C4<>;
L_0000000002fe92b0 .functor MUXZ 1, L_0000000002fe98f0, o0000000002e0a1f8, o0000000002e00088, C4<>;
S_0000000002df8520 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df95a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c892a0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c89700_0 .net "d", 0 0, L_0000000002fe8a90;  alias, 1 drivers
v0000000002c8a060_0 .net "q", 0 0, v0000000002c89b60_0;  alias, 1 drivers
v0000000002c8a7e0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c89b60_0 .var "state", 0 0;
v0000000002c8a2e0_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002df8820 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c8d760_0 .net8 "Bitline1", 0 0, p0000000002e0a528;  1 drivers, strength-aware
v0000000002c8d300_0 .net8 "Bitline2", 0 0, p0000000002e0a558;  1 drivers, strength-aware
v0000000002c8c540_0 .net "D", 0 0, L_0000000002fe7f50;  1 drivers
v0000000002c8baa0_0 .net "Q", 0 0, v0000000002c8c040_0;  1 drivers
v0000000002c8c5e0_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002c8b8c0_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002c8cb80_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0a588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8ba00_0 name=_s0
o0000000002e0a5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8cc20_0 name=_s10
v0000000002c8d080_0 .net *"_s12", 0 0, L_0000000002fe9fd0;  1 drivers
o0000000002e0a618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8c7c0_0 name=_s2
v0000000002c8d3a0_0 .net *"_s4", 0 0, L_0000000002fe93f0;  1 drivers
o0000000002e0a678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8c180_0 name=_s8
v0000000002c8cfe0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c8d120_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe93f0 .functor MUXZ 1, o0000000002e0a618, v0000000002c8c040_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe8ef0 .functor MUXZ 1, L_0000000002fe93f0, o0000000002e0a588, o0000000002e00088, C4<>;
L_0000000002fe9fd0 .functor MUXZ 1, o0000000002e0a5b8, v0000000002c8c040_0, L_0000000002fe9210, C4<>;
L_0000000002fe9f30 .functor MUXZ 1, L_0000000002fe9fd0, o0000000002e0a678, o0000000002e00088, C4<>;
S_0000000002df89a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df8820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c8bfa0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c8bc80_0 .net "d", 0 0, L_0000000002fe7f50;  alias, 1 drivers
v0000000002c8df80_0 .net "q", 0 0, v0000000002c8c040_0;  alias, 1 drivers
v0000000002c8e020_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c8c040_0 .var "state", 0 0;
v0000000002c8c400_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002df9720 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c8e160_0 .net8 "Bitline1", 0 0, p0000000002e0a9a8;  1 drivers, strength-aware
v0000000002c8f100_0 .net8 "Bitline2", 0 0, p0000000002e0a9d8;  1 drivers, strength-aware
v0000000002c8ec00_0 .net "D", 0 0, L_0000000002fe9030;  1 drivers
v0000000002c8ed40_0 .net "Q", 0 0, v0000000002c8f240_0;  1 drivers
v0000000002c8fce0_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002c905a0_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002c8f920_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0aa08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8fc40_0 name=_s0
o0000000002e0aa38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8f420_0 name=_s10
v0000000002c8ede0_0 .net *"_s12", 0 0, L_0000000002fe9530;  1 drivers
o0000000002e0aa98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8f740_0 name=_s2
v0000000002c8f4c0_0 .net *"_s4", 0 0, L_0000000002fe86d0;  1 drivers
o0000000002e0aaf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c8e480_0 name=_s8
v0000000002c906e0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c90140_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe86d0 .functor MUXZ 1, o0000000002e0aa98, v0000000002c8f240_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe8810 .functor MUXZ 1, L_0000000002fe86d0, o0000000002e0aa08, o0000000002e00088, C4<>;
L_0000000002fe9530 .functor MUXZ 1, o0000000002e0aa38, v0000000002c8f240_0, L_0000000002fe9210, C4<>;
L_0000000002fe8950 .functor MUXZ 1, L_0000000002fe9530, o0000000002e0aaf8, o0000000002e00088, C4<>;
S_0000000002df86a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df9720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c8d1c0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c8efc0_0 .net "d", 0 0, L_0000000002fe9030;  alias, 1 drivers
v0000000002c8f1a0_0 .net "q", 0 0, v0000000002c8f240_0;  alias, 1 drivers
v0000000002c8ee80_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c8f240_0 .var "state", 0 0;
v0000000002c8ea20_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002df8b20 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c8fe20_0 .net8 "Bitline1", 0 0, p0000000002e0ae28;  1 drivers, strength-aware
v0000000002c8ff60_0 .net8 "Bitline2", 0 0, p0000000002e0ae58;  1 drivers, strength-aware
v0000000002c900a0_0 .net "D", 0 0, L_0000000002fe8d10;  1 drivers
v0000000002c90320_0 .net "Q", 0 0, v0000000002c8f560_0;  1 drivers
v0000000002c91360_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002c908c0_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002c90f00_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0ae88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c91e00_0 name=_s0
o0000000002e0aeb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c91f40_0 name=_s10
v0000000002c91720_0 .net *"_s12", 0 0, L_0000000002fe88b0;  1 drivers
o0000000002e0af18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c91fe0_0 name=_s2
v0000000002c92080_0 .net *"_s4", 0 0, L_0000000002fe9d50;  1 drivers
o0000000002e0af78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c92440_0 name=_s8
v0000000002c92120_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c92260_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe9d50 .functor MUXZ 1, o0000000002e0af18, v0000000002c8f560_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe8c70 .functor MUXZ 1, L_0000000002fe9d50, o0000000002e0ae88, o0000000002e00088, C4<>;
L_0000000002fe88b0 .functor MUXZ 1, o0000000002e0aeb8, v0000000002c8f560_0, L_0000000002fe9210, C4<>;
L_0000000002fe8bd0 .functor MUXZ 1, L_0000000002fe88b0, o0000000002e0af78, o0000000002e00088, C4<>;
S_0000000002df83a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c90780_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c8e660_0 .net "d", 0 0, L_0000000002fe8d10;  alias, 1 drivers
v0000000002c8e700_0 .net "q", 0 0, v0000000002c8f560_0;  alias, 1 drivers
v0000000002c8e840_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c8f560_0 .var "state", 0 0;
v0000000002c8e8e0_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002df8ca0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c92760_0 .net8 "Bitline1", 0 0, p0000000002e0b2a8;  1 drivers, strength-aware
v0000000002c92800_0 .net8 "Bitline2", 0 0, p0000000002e0b2d8;  1 drivers, strength-aware
v0000000002c929e0_0 .net "D", 0 0, L_0000000002fe8b30;  1 drivers
v0000000002c90c80_0 .net "Q", 0 0, v0000000002c90dc0_0;  1 drivers
v0000000002c92e40_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002c92a80_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002c92b20_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0b308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c91040_0 name=_s0
o0000000002e0b338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c914a0_0 name=_s10
v0000000002c92bc0_0 .net *"_s12", 0 0, L_0000000002fe9df0;  1 drivers
o0000000002e0b398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c92c60_0 name=_s2
v0000000002c93020_0 .net *"_s4", 0 0, L_0000000002fe90d0;  1 drivers
o0000000002e0b3f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c90a00_0 name=_s8
v0000000002c90aa0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c90d20_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe90d0 .functor MUXZ 1, o0000000002e0b398, v0000000002c90dc0_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe8130 .functor MUXZ 1, L_0000000002fe90d0, o0000000002e0b308, o0000000002e00088, C4<>;
L_0000000002fe9df0 .functor MUXZ 1, o0000000002e0b338, v0000000002c90dc0_0, L_0000000002fe9210, C4<>;
L_0000000002fe7e10 .functor MUXZ 1, L_0000000002fe9df0, o0000000002e0b3f8, o0000000002e00088, C4<>;
S_0000000002df9120 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df8ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c924e0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c91400_0 .net "d", 0 0, L_0000000002fe8b30;  alias, 1 drivers
v0000000002c92620_0 .net "q", 0 0, v0000000002c90dc0_0;  alias, 1 drivers
v0000000002c92d00_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c90dc0_0 .var "state", 0 0;
v0000000002c926c0_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002df7aa0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c93520_0 .net8 "Bitline1", 0 0, p0000000002e0b728;  1 drivers, strength-aware
v0000000002c93e80_0 .net8 "Bitline2", 0 0, p0000000002e0b758;  1 drivers, strength-aware
v0000000002c93c00_0 .net "D", 0 0, L_0000000002fea390;  1 drivers
v0000000002c933e0_0 .net "Q", 0 0, v0000000002c93ac0_0;  1 drivers
v0000000002c93480_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002c935c0_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002c85060_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0b788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c85600_0 name=_s0
o0000000002e0b7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c85740_0 name=_s10
v0000000002c85b00_0 .net *"_s12", 0 0, L_0000000002fe9490;  1 drivers
o0000000002e0b818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c865a0_0 name=_s2
v0000000002c85ce0_0 .net *"_s4", 0 0, L_0000000002fe8db0;  1 drivers
o0000000002e0b878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c84480_0 name=_s8
v0000000002c85f60_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c85100_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe8db0 .functor MUXZ 1, o0000000002e0b818, v0000000002c93ac0_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe8f90 .functor MUXZ 1, L_0000000002fe8db0, o0000000002e0b788, o0000000002e00088, C4<>;
L_0000000002fe9490 .functor MUXZ 1, o0000000002e0b7b8, v0000000002c93ac0_0, L_0000000002fe9210, C4<>;
L_0000000002fe9170 .functor MUXZ 1, L_0000000002fe9490, o0000000002e0b878, o0000000002e00088, C4<>;
S_0000000002df92a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df7aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c938e0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c93a20_0 .net "d", 0 0, L_0000000002fea390;  alias, 1 drivers
v0000000002c93980_0 .net "q", 0 0, v0000000002c93ac0_0;  alias, 1 drivers
v0000000002c93340_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c93ac0_0 .var "state", 0 0;
v0000000002c93de0_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002df9420 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c84160_0 .net8 "Bitline1", 0 0, p0000000002e0bba8;  1 drivers, strength-aware
v0000000002c85380_0 .net8 "Bitline2", 0 0, p0000000002e0bbd8;  1 drivers, strength-aware
v0000000002c86500_0 .net "D", 0 0, L_0000000002fe65b0;  1 drivers
v0000000002c86140_0 .net "Q", 0 0, v0000000002c84520_0;  1 drivers
v0000000002c856a0_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002c861e0_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002c85920_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0bc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c84de0_0 name=_s0
o0000000002e0bc38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c86640_0 name=_s10
v0000000002c842a0_0 .net *"_s12", 0 0, L_0000000002fe7d70;  1 drivers
o0000000002e0bc98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c84660_0 name=_s2
v0000000002c84700_0 .net *"_s4", 0 0, L_0000000002fe7410;  1 drivers
o0000000002e0bcf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c859c0_0 name=_s8
v0000000002c84840_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c84980_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe7410 .functor MUXZ 1, o0000000002e0bc98, v0000000002c84520_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe74b0 .functor MUXZ 1, L_0000000002fe7410, o0000000002e0bc08, o0000000002e00088, C4<>;
L_0000000002fe7d70 .functor MUXZ 1, o0000000002e0bc38, v0000000002c84520_0, L_0000000002fe9210, C4<>;
L_0000000002fe60b0 .functor MUXZ 1, L_0000000002fe7d70, o0000000002e0bcf8, o0000000002e00088, C4<>;
S_0000000002df7c20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df9420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c860a0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c840c0_0 .net "d", 0 0, L_0000000002fe65b0;  alias, 1 drivers
v0000000002c84ac0_0 .net "q", 0 0, v0000000002c84520_0;  alias, 1 drivers
v0000000002c84ca0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c84520_0 .var "state", 0 0;
v0000000002c85880_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002df7da0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c877c0_0 .net8 "Bitline1", 0 0, p0000000002e0c028;  1 drivers, strength-aware
v0000000002c86dc0_0 .net8 "Bitline2", 0 0, p0000000002e0c058;  1 drivers, strength-aware
v0000000002c88300_0 .net "D", 0 0, L_0000000002fe6290;  1 drivers
v0000000002c87a40_0 .net "Q", 0 0, v0000000002c86c80_0;  1 drivers
v0000000002c87c20_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002c883a0_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002c884e0_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0c088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c88080_0 name=_s0
o0000000002e0c0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c870e0_0 name=_s10
v0000000002c87180_0 .net *"_s12", 0 0, L_0000000002fe7af0;  1 drivers
o0000000002e0c118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c886c0_0 name=_s2
v0000000002c88d00_0 .net *"_s4", 0 0, L_0000000002fe5b10;  1 drivers
o0000000002e0c178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002c86e60_0 name=_s8
v0000000002c87220_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c872c0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe5b10 .functor MUXZ 1, o0000000002e0c118, v0000000002c86c80_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe6bf0 .functor MUXZ 1, L_0000000002fe5b10, o0000000002e0c088, o0000000002e00088, C4<>;
L_0000000002fe7af0 .functor MUXZ 1, o0000000002e0c0b8, v0000000002c86c80_0, L_0000000002fe9210, C4<>;
L_0000000002fe5bb0 .functor MUXZ 1, L_0000000002fe7af0, o0000000002e0c178, o0000000002e00088, C4<>;
S_0000000002df80a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df7da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c84a20_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c88b20_0 .net "d", 0 0, L_0000000002fe6290;  alias, 1 drivers
v0000000002c86be0_0 .net "q", 0 0, v0000000002c86c80_0;  alias, 1 drivers
v0000000002c87680_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c86c80_0 .var "state", 0 0;
v0000000002c86d20_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002df98a0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002c879a0_0 .net8 "Bitline1", 0 0, p0000000002e0c4a8;  1 drivers, strength-aware
v0000000002c88da0_0 .net8 "Bitline2", 0 0, p0000000002e0c4d8;  1 drivers, strength-aware
v0000000002c88120_0 .net "D", 0 0, L_0000000002fe5cf0;  1 drivers
v0000000002c88580_0 .net "Q", 0 0, v0000000002c87900_0;  1 drivers
v0000000002c888a0_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002b44110_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002b44c50_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0c508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b45330_0 name=_s0
o0000000002e0c538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b45010_0 name=_s10
v0000000002b44890_0 .net *"_s12", 0 0, L_0000000002fe5c50;  1 drivers
o0000000002e0c598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b441b0_0 name=_s2
v0000000002b45510_0 .net *"_s4", 0 0, L_0000000002fe61f0;  1 drivers
o0000000002e0c5f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b44610_0 name=_s8
v0000000002b44570_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b43530_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe61f0 .functor MUXZ 1, o0000000002e0c598, v0000000002c87900_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe6dd0 .functor MUXZ 1, L_0000000002fe61f0, o0000000002e0c508, o0000000002e00088, C4<>;
L_0000000002fe5c50 .functor MUXZ 1, o0000000002e0c538, v0000000002c87900_0, L_0000000002fe9210, C4<>;
L_0000000002fe7b90 .functor MUXZ 1, L_0000000002fe5c50, o0000000002e0c5f8, o0000000002e00088, C4<>;
S_0000000002df8220 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df98a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002c87400_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002c87540_0 .net "d", 0 0, L_0000000002fe5cf0;  alias, 1 drivers
v0000000002c875e0_0 .net "q", 0 0, v0000000002c87900_0;  alias, 1 drivers
v0000000002c87860_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002c87900_0 .var "state", 0 0;
v0000000002c88bc0_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002df9db0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b44930_0 .net8 "Bitline1", 0 0, p0000000002e0c928;  1 drivers, strength-aware
v0000000002b442f0_0 .net8 "Bitline2", 0 0, p0000000002e0c958;  1 drivers, strength-aware
v0000000002b453d0_0 .net "D", 0 0, L_0000000002fe66f0;  1 drivers
v0000000002b43e90_0 .net "Q", 0 0, v0000000002b44430_0;  1 drivers
v0000000002b449d0_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002b43c10_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002b43490_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0c988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b44b10_0 name=_s0
o0000000002e0c9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b44bb0_0 name=_s10
v0000000002b455b0_0 .net *"_s12", 0 0, L_0000000002fe5d90;  1 drivers
o0000000002e0ca18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b45790_0 name=_s2
v0000000002b45830_0 .net *"_s4", 0 0, L_0000000002fe5890;  1 drivers
o0000000002e0ca78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b43990_0 name=_s8
v0000000002b43cb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b444d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe5890 .functor MUXZ 1, o0000000002e0ca18, v0000000002b44430_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe7550 .functor MUXZ 1, L_0000000002fe5890, o0000000002e0c988, o0000000002e00088, C4<>;
L_0000000002fe5d90 .functor MUXZ 1, o0000000002e0c9b8, v0000000002b44430_0, L_0000000002fe9210, C4<>;
L_0000000002fe6f10 .functor MUXZ 1, L_0000000002fe5d90, o0000000002e0ca78, o0000000002e00088, C4<>;
S_0000000002dfab30 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df9db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b45150_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b437b0_0 .net "d", 0 0, L_0000000002fe66f0;  alias, 1 drivers
v0000000002b44e30_0 .net "q", 0 0, v0000000002b44430_0;  alias, 1 drivers
v0000000002b45b50_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b44430_0 .var "state", 0 0;
v0000000002b44cf0_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002dfa230 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b46050_0 .net8 "Bitline1", 0 0, p0000000002e0cda8;  1 drivers, strength-aware
v0000000002b480d0_0 .net8 "Bitline2", 0 0, p0000000002e0cdd8;  1 drivers, strength-aware
v0000000002b47f90_0 .net "D", 0 0, L_0000000002fe6fb0;  1 drivers
v0000000002b45d30_0 .net "Q", 0 0, v0000000002b48350_0;  1 drivers
v0000000002b46190_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002b47310_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002b45c90_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0ce08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b46690_0 name=_s0
o0000000002e0ce38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b47ef0_0 name=_s10
v0000000002b46730_0 .net *"_s12", 0 0, L_0000000002fe6150;  1 drivers
o0000000002e0ce98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b483f0_0 name=_s2
v0000000002b48210_0 .net *"_s4", 0 0, L_0000000002fe7690;  1 drivers
o0000000002e0cef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b476d0_0 name=_s8
v0000000002b467d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b46d70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe7690 .functor MUXZ 1, o0000000002e0ce98, v0000000002b48350_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe5f70 .functor MUXZ 1, L_0000000002fe7690, o0000000002e0ce08, o0000000002e00088, C4<>;
L_0000000002fe6150 .functor MUXZ 1, o0000000002e0ce38, v0000000002b48350_0, L_0000000002fe9210, C4<>;
L_0000000002fe63d0 .functor MUXZ 1, L_0000000002fe6150, o0000000002e0cef8, o0000000002e00088, C4<>;
S_0000000002dfa9b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfa230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b47130_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b45fb0_0 .net "d", 0 0, L_0000000002fe6fb0;  alias, 1 drivers
v0000000002b465f0_0 .net "q", 0 0, v0000000002b48350_0;  alias, 1 drivers
v0000000002b46c30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b48350_0 .var "state", 0 0;
v0000000002b46ff0_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002dfacb0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b47d10_0 .net8 "Bitline1", 0 0, p0000000002e0d228;  1 drivers, strength-aware
v0000000002b471d0_0 .net8 "Bitline2", 0 0, p0000000002e0d258;  1 drivers, strength-aware
v0000000002b47db0_0 .net "D", 0 0, L_0000000002fe68d0;  1 drivers
v0000000002b47810_0 .net "Q", 0 0, v0000000002b46a50_0;  1 drivers
v0000000002b47950_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002b47c70_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002b492f0_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0d288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4a790_0 name=_s0
o0000000002e0d2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b499d0_0 name=_s10
v0000000002b48b70_0 .net *"_s12", 0 0, L_0000000002fe77d0;  1 drivers
o0000000002e0d318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4a010_0 name=_s2
v0000000002b49070_0 .net *"_s4", 0 0, L_0000000002fe7730;  1 drivers
o0000000002e0d378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b48530_0 name=_s8
v0000000002b4a5b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b49390_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe7730 .functor MUXZ 1, o0000000002e0d318, v0000000002b46a50_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe6470 .functor MUXZ 1, L_0000000002fe7730, o0000000002e0d288, o0000000002e00088, C4<>;
L_0000000002fe77d0 .functor MUXZ 1, o0000000002e0d2b8, v0000000002b46a50_0, L_0000000002fe9210, C4<>;
L_0000000002fe7050 .functor MUXZ 1, L_0000000002fe77d0, o0000000002e0d378, o0000000002e00088, C4<>;
S_0000000002dfae30 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfacb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b46230_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b46870_0 .net "d", 0 0, L_0000000002fe68d0;  alias, 1 drivers
v0000000002b47270_0 .net "q", 0 0, v0000000002b46a50_0;  alias, 1 drivers
v0000000002b46910_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b46a50_0 .var "state", 0 0;
v0000000002b46e10_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002df9c30 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b49d90_0 .net8 "Bitline1", 0 0, p0000000002e0d6a8;  1 drivers, strength-aware
v0000000002b48e90_0 .net8 "Bitline2", 0 0, p0000000002e0d6d8;  1 drivers, strength-aware
v0000000002b48670_0 .net "D", 0 0, L_0000000002fe5750;  1 drivers
v0000000002b49ed0_0 .net "Q", 0 0, v0000000002b49bb0_0;  1 drivers
v0000000002b4a1f0_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002b4a650_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002b4a6f0_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0d708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b48fd0_0 name=_s0
o0000000002e0d738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b48850_0 name=_s10
v0000000002b48cb0_0 .net *"_s12", 0 0, L_0000000002fe70f0;  1 drivers
o0000000002e0d798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4a830_0 name=_s2
v0000000002b48d50_0 .net *"_s4", 0 0, L_0000000002fe6970;  1 drivers
o0000000002e0d7f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b4aa10_0 name=_s8
v0000000002b48df0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b487b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe6970 .functor MUXZ 1, o0000000002e0d798, v0000000002b49bb0_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe56b0 .functor MUXZ 1, L_0000000002fe6970, o0000000002e0d708, o0000000002e00088, C4<>;
L_0000000002fe70f0 .functor MUXZ 1, o0000000002e0d738, v0000000002b49bb0_0, L_0000000002fe9210, C4<>;
L_0000000002fe7c30 .functor MUXZ 1, L_0000000002fe70f0, o0000000002e0d7f8, o0000000002e00088, C4<>;
S_0000000002dfa3b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b49750_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b49a70_0 .net "d", 0 0, L_0000000002fe5750;  alias, 1 drivers
v0000000002b48ad0_0 .net "q", 0 0, v0000000002b49bb0_0;  alias, 1 drivers
v0000000002b4abf0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b49bb0_0 .var "state", 0 0;
v0000000002b49c50_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002dfb430 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002dedde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b4af10_0 .net8 "Bitline1", 0 0, p0000000002e0db28;  1 drivers, strength-aware
v0000000002b13ff0_0 .net8 "Bitline2", 0 0, p0000000002e0db58;  1 drivers, strength-aware
v0000000002b137d0_0 .net "D", 0 0, L_0000000002fe9a30;  1 drivers
v0000000002b13230_0 .net "Q", 0 0, v0000000002b4b2d0_0;  1 drivers
v0000000002b134b0_0 .net "ReadEnable1", 0 0, L_0000000002fe7eb0;  alias, 1 drivers
v0000000002b13190_0 .net "ReadEnable2", 0 0, L_0000000002fe9210;  alias, 1 drivers
v0000000002b13870_0 .net "WriteEnable", 0 0, L_0000000002fe9350;  alias, 1 drivers
o0000000002e0db88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b12830_0 name=_s0
o0000000002e0dbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b12290_0 name=_s10
v0000000002b11cf0_0 .net *"_s12", 0 0, L_0000000002fe59d0;  1 drivers
o0000000002e0dc18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b12330_0 name=_s2
v0000000002b128d0_0 .net *"_s4", 0 0, L_0000000002fe7cd0;  1 drivers
o0000000002e0dc78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b13550_0 name=_s8
v0000000002b11930_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b119d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe7cd0 .functor MUXZ 1, o0000000002e0dc18, v0000000002b4b2d0_0, L_0000000002fe7eb0, C4<>;
L_0000000002fe5610 .functor MUXZ 1, L_0000000002fe7cd0, o0000000002e0db88, o0000000002e00088, C4<>;
L_0000000002fe59d0 .functor MUXZ 1, o0000000002e0dbb8, v0000000002b4b2d0_0, L_0000000002fe9210, C4<>;
L_0000000002fe5a70 .functor MUXZ 1, L_0000000002fe59d0, o0000000002e0dc78, o0000000002e00088, C4<>;
S_0000000002dfb730 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfb430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b4b190_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b4afb0_0 .net "d", 0 0, L_0000000002fe9a30;  alias, 1 drivers
v0000000002b4b230_0 .net "q", 0 0, v0000000002b4b2d0_0;  alias, 1 drivers
v0000000002b4add0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b4b2d0_0 .var "state", 0 0;
v0000000002b4b370_0 .net "wen", 0 0, L_0000000002fe9350;  alias, 1 drivers
S_0000000002dfa6b0 .scope module, "R11" "Register" 2 110, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002ab57d0_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002ab4d30_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002ab4f10_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002ab4fb0_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  1 drivers
v0000000002ab5050_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  1 drivers
v0000000002ab50f0_0 .net "WriteReg", 0 0, L_0000000002feae30;  1 drivers
v0000000002ab5190_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ab5230_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe9670 .part o0000000002e049d8, 0, 1;
L_0000000002fe9c10 .part o0000000002e049d8, 1, 1;
L_0000000002fe83b0 .part o0000000002e049d8, 2, 1;
L_0000000002fea430 .part o0000000002e049d8, 3, 1;
L_0000000002fe8770 .part o0000000002e049d8, 4, 1;
L_0000000002fe89f0 .part o0000000002e049d8, 5, 1;
L_0000000002fec370 .part o0000000002e049d8, 6, 1;
L_0000000002feb330 .part o0000000002e049d8, 7, 1;
L_0000000002fec0f0 .part o0000000002e049d8, 8, 1;
L_0000000002fec2d0 .part o0000000002e049d8, 9, 1;
L_0000000002fea7f0 .part o0000000002e049d8, 10, 1;
L_0000000002feb290 .part o0000000002e049d8, 11, 1;
L_0000000002fec190 .part o0000000002e049d8, 12, 1;
L_0000000002fec4b0 .part o0000000002e049d8, 13, 1;
L_0000000002feb510 .part o0000000002e049d8, 14, 1;
L_0000000002feb8d0 .part o0000000002e049d8, 15, 1;
p0000000002e0e158 .port I0000000002dac200, L_0000000002fe81d0;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002e0e158;
p0000000002e0e188 .port I0000000002dac280, L_0000000002fe8e50;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002e0e188;
p0000000002e0e638 .port I0000000002dac200, L_0000000002fe9850;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002e0e638;
p0000000002e0e668 .port I0000000002dac280, L_0000000002fe97b0;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002e0e668;
p0000000002e105b8 .port I0000000002dac200, L_0000000002fe9ad0;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002e105b8;
p0000000002e105e8 .port I0000000002dac280, L_0000000002fe9cb0;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002e105e8;
p0000000002e10a38 .port I0000000002dac200, L_0000000002fea1b0;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002e10a38;
p0000000002e10a68 .port I0000000002dac280, L_0000000002fea2f0;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002e10a68;
p0000000002e10eb8 .port I0000000002dac200, L_0000000002fe7ff0;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002e10eb8;
p0000000002e10ee8 .port I0000000002dac280, L_0000000002fe8270;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002e10ee8;
p0000000002e11338 .port I0000000002dac200, L_0000000002fe84f0;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002e11338;
p0000000002e11368 .port I0000000002dac280, L_0000000002fe8630;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002e11368;
p0000000002e117b8 .port I0000000002dac200, L_0000000002feb790;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002e117b8;
p0000000002e117e8 .port I0000000002dac280, L_0000000002feab10;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002e117e8;
p0000000002e11c38 .port I0000000002dac200, L_0000000002feabb0;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002e11c38;
p0000000002e11c68 .port I0000000002dac280, L_0000000002fea9d0;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002e11c68;
p0000000002e120b8 .port I0000000002dac200, L_0000000002febb50;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002e120b8;
p0000000002e120e8 .port I0000000002dac280, L_0000000002fec410;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002e120e8;
p0000000002e12538 .port I0000000002dac200, L_0000000002febe70;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002e12538;
p0000000002e12568 .port I0000000002dac280, L_0000000002fec870;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002e12568;
p0000000002e0eab8 .port I0000000002dac200, L_0000000002feb5b0;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002e0eab8;
p0000000002e0eae8 .port I0000000002dac280, L_0000000002feb0b0;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002e0eae8;
p0000000002e0ef38 .port I0000000002dac200, L_0000000002febfb0;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002e0ef38;
p0000000002e0ef68 .port I0000000002dac280, L_0000000002fea6b0;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002e0ef68;
p0000000002e0f3b8 .port I0000000002dac200, L_0000000002feb470;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002e0f3b8;
p0000000002e0f3e8 .port I0000000002dac280, L_0000000002feb1f0;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002e0f3e8;
p0000000002e0f838 .port I0000000002dac200, L_0000000002feacf0;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002e0f838;
p0000000002e0f868 .port I0000000002dac280, L_0000000002fec230;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002e0f868;
p0000000002e0fcb8 .port I0000000002dac200, L_0000000002fecb90;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002e0fcb8;
p0000000002e0fce8 .port I0000000002dac280, L_0000000002fec5f0;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002e0fce8;
p0000000002e10138 .port I0000000002dac200, L_0000000002febbf0;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002e10138;
p0000000002e10168 .port I0000000002dac280, L_0000000002fec910;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002e10168;
S_0000000002dfa830 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b12c90_0 .net8 "Bitline1", 0 0, p0000000002e0e158;  1 drivers, strength-aware
v0000000002b12fb0_0 .net8 "Bitline2", 0 0, p0000000002e0e188;  1 drivers, strength-aware
v0000000002b13cd0_0 .net "D", 0 0, L_0000000002fe9670;  1 drivers
v0000000002b15850_0 .net "Q", 0 0, v0000000002b12b50_0;  1 drivers
v0000000002b14450_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002b15cb0_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002b153f0_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e0e218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b166b0_0 name=_s0
o0000000002e0e248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b16430_0 name=_s10
v0000000002b15170_0 .net *"_s12", 0 0, L_0000000002fea070;  1 drivers
o0000000002e0e2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b15d50_0 name=_s2
v0000000002b15df0_0 .net *"_s4", 0 0, L_0000000002fe95d0;  1 drivers
o0000000002e0e308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b15210_0 name=_s8
v0000000002b15490_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b15f30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe95d0 .functor MUXZ 1, o0000000002e0e2a8, v0000000002b12b50_0, L_0000000002feb970, C4<>;
L_0000000002fe81d0 .functor MUXZ 1, L_0000000002fe95d0, o0000000002e0e218, o0000000002e00088, C4<>;
L_0000000002fea070 .functor MUXZ 1, o0000000002e0e248, v0000000002b12b50_0, L_0000000002feba10, C4<>;
L_0000000002fe8e50 .functor MUXZ 1, L_0000000002fea070, o0000000002e0e308, o0000000002e00088, C4<>;
S_0000000002dfa530 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfa830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b11f70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b12010_0 .net "d", 0 0, L_0000000002fe9670;  alias, 1 drivers
v0000000002b13af0_0 .net "q", 0 0, v0000000002b12b50_0;  alias, 1 drivers
v0000000002b13c30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b12b50_0 .var "state", 0 0;
v0000000002b12e70_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfafb0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b158f0_0 .net8 "Bitline1", 0 0, p0000000002e0e638;  1 drivers, strength-aware
v0000000002b155d0_0 .net8 "Bitline2", 0 0, p0000000002e0e668;  1 drivers, strength-aware
v0000000002b14f90_0 .net "D", 0 0, L_0000000002fe9c10;  1 drivers
v0000000002b15b70_0 .net "Q", 0 0, v0000000002b14bd0_0;  1 drivers
v0000000002b16570_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002b157b0_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002b16610_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e0e698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b16750_0 name=_s0
o0000000002e0e6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b14090_0 name=_s10
v0000000002b14130_0 .net *"_s12", 0 0, L_0000000002fe9990;  1 drivers
o0000000002e0e728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b15990_0 name=_s2
v0000000002b14270_0 .net *"_s4", 0 0, L_0000000002fe9710;  1 drivers
o0000000002e0e788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b14310_0 name=_s8
v0000000002b144f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b14590_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe9710 .functor MUXZ 1, o0000000002e0e728, v0000000002b14bd0_0, L_0000000002feb970, C4<>;
L_0000000002fe9850 .functor MUXZ 1, L_0000000002fe9710, o0000000002e0e698, o0000000002e00088, C4<>;
L_0000000002fe9990 .functor MUXZ 1, o0000000002e0e6c8, v0000000002b14bd0_0, L_0000000002feba10, C4<>;
L_0000000002fe97b0 .functor MUXZ 1, L_0000000002fe9990, o0000000002e0e788, o0000000002e00088, C4<>;
S_0000000002dfb130 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfafb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b15530_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b14a90_0 .net "d", 0 0, L_0000000002fe9c10;  alias, 1 drivers
v0000000002b14770_0 .net "q", 0 0, v0000000002b14bd0_0;  alias, 1 drivers
v0000000002b164d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b14bd0_0 .var "state", 0 0;
v0000000002b14db0_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfb2b0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b0ff90_0 .net8 "Bitline1", 0 0, p0000000002e0eab8;  1 drivers, strength-aware
v0000000002b0f090_0 .net8 "Bitline2", 0 0, p0000000002e0eae8;  1 drivers, strength-aware
v0000000002b10a30_0 .net "D", 0 0, L_0000000002fea7f0;  1 drivers
v0000000002b10210_0 .net "Q", 0 0, v0000000002b16a70_0;  1 drivers
v0000000002b10490_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002b10b70_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002b0fc70_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e0eb18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b11570_0 name=_s0
o0000000002e0eb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b10530_0 name=_s10
v0000000002b10670_0 .net *"_s12", 0 0, L_0000000002fea930;  1 drivers
o0000000002e0eba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b0fd10_0 name=_s2
v0000000002b11750_0 .net *"_s4", 0 0, L_0000000002feac50;  1 drivers
o0000000002e0ec08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b112f0_0 name=_s8
v0000000002b10030_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b10c10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002feac50 .functor MUXZ 1, o0000000002e0eba8, v0000000002b16a70_0, L_0000000002feb970, C4<>;
L_0000000002feb5b0 .functor MUXZ 1, L_0000000002feac50, o0000000002e0eb18, o0000000002e00088, C4<>;
L_0000000002fea930 .functor MUXZ 1, o0000000002e0eb48, v0000000002b16a70_0, L_0000000002feba10, C4<>;
L_0000000002feb0b0 .functor MUXZ 1, L_0000000002fea930, o0000000002e0ec08, o0000000002e00088, C4<>;
S_0000000002dfb5b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfb2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b169d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b16c50_0 .net "d", 0 0, L_0000000002fea7f0;  alias, 1 drivers
v0000000002b16cf0_0 .net "q", 0 0, v0000000002b16a70_0;  alias, 1 drivers
v0000000002b16930_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b16a70_0 .var "state", 0 0;
v0000000002b0f950_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfa0b0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b0f1d0_0 .net8 "Bitline1", 0 0, p0000000002e0ef38;  1 drivers, strength-aware
v0000000002b0f590_0 .net8 "Bitline2", 0 0, p0000000002e0ef68;  1 drivers, strength-aware
v0000000002b0fdb0_0 .net "D", 0 0, L_0000000002feb290;  1 drivers
v0000000002b0f8b0_0 .net "Q", 0 0, v0000000002b11430_0;  1 drivers
v0000000002b100d0_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002b11070_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002b111b0_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e0ef98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b0f130_0 name=_s0
o0000000002e0efc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b0f9f0_0 name=_s10
v0000000002ba6910_0 .net *"_s12", 0 0, L_0000000002feb650;  1 drivers
o0000000002e0f028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba6eb0_0 name=_s2
v0000000002ba6f50_0 .net *"_s4", 0 0, L_0000000002feaa70;  1 drivers
o0000000002e0f088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba69b0_0 name=_s8
v0000000002ba6af0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b9fb10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002feaa70 .functor MUXZ 1, o0000000002e0f028, v0000000002b11430_0, L_0000000002feb970, C4<>;
L_0000000002febfb0 .functor MUXZ 1, L_0000000002feaa70, o0000000002e0ef98, o0000000002e00088, C4<>;
L_0000000002feb650 .functor MUXZ 1, o0000000002e0efc8, v0000000002b11430_0, L_0000000002feba10, C4<>;
L_0000000002fea6b0 .functor MUXZ 1, L_0000000002feb650, o0000000002e0f088, o0000000002e00088, C4<>;
S_0000000002dfb8b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfa0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b0f4f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b0f770_0 .net "d", 0 0, L_0000000002feb290;  alias, 1 drivers
v0000000002b10cb0_0 .net "q", 0 0, v0000000002b11430_0;  alias, 1 drivers
v0000000002b10d50_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b11430_0 .var "state", 0 0;
v0000000002b10fd0_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002df9ab0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b9fbb0_0 .net8 "Bitline1", 0 0, p0000000002e0f3b8;  1 drivers, strength-aware
v0000000002ba1190_0 .net8 "Bitline2", 0 0, p0000000002e0f3e8;  1 drivers, strength-aware
v0000000002b9ff70_0 .net "D", 0 0, L_0000000002fec190;  1 drivers
v0000000002ba08d0_0 .net "Q", 0 0, v0000000002ba1370_0;  1 drivers
v0000000002b9f6b0_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002ba00b0_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002b9f890_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e0f418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba03d0_0 name=_s0
o0000000002e0f448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b9f390_0 name=_s10
v0000000002ba0970_0 .net *"_s12", 0 0, L_0000000002fecc30;  1 drivers
o0000000002e0f4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba1690_0 name=_s2
v0000000002ba01f0_0 .net *"_s4", 0 0, L_0000000002fec050;  1 drivers
o0000000002e0f508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba14b0_0 name=_s8
v0000000002ba1730_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ba0fb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fec050 .functor MUXZ 1, o0000000002e0f4a8, v0000000002ba1370_0, L_0000000002feb970, C4<>;
L_0000000002feb470 .functor MUXZ 1, L_0000000002fec050, o0000000002e0f418, o0000000002e00088, C4<>;
L_0000000002fecc30 .functor MUXZ 1, o0000000002e0f448, v0000000002ba1370_0, L_0000000002feba10, C4<>;
L_0000000002feb1f0 .functor MUXZ 1, L_0000000002fecc30, o0000000002e0f508, o0000000002e00088, C4<>;
S_0000000002df9f30 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002df9ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ba06f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ba0bf0_0 .net "d", 0 0, L_0000000002fec190;  alias, 1 drivers
v0000000002b9f570_0 .net "q", 0 0, v0000000002ba1370_0;  alias, 1 drivers
v0000000002ba0790_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ba1370_0 .var "state", 0 0;
v0000000002b9fed0_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfc6c0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b9f750_0 .net8 "Bitline1", 0 0, p0000000002e0f838;  1 drivers, strength-aware
v0000000002ba0dd0_0 .net8 "Bitline2", 0 0, p0000000002e0f868;  1 drivers, strength-aware
v0000000002ba0b50_0 .net "D", 0 0, L_0000000002fec4b0;  1 drivers
v0000000002ba0c90_0 .net "Q", 0 0, v0000000002ba0ab0_0;  1 drivers
v0000000002b9f7f0_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002ba3d50_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002ba3210_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e0f898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba2a90_0 name=_s0
o0000000002e0f8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba2810_0 name=_s10
v0000000002ba1a50_0 .net *"_s12", 0 0, L_0000000002feb150;  1 drivers
o0000000002e0f928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba28b0_0 name=_s2
v0000000002ba2d10_0 .net *"_s4", 0 0, L_0000000002feb6f0;  1 drivers
o0000000002e0f988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba26d0_0 name=_s8
v0000000002ba32b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ba23b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002feb6f0 .functor MUXZ 1, o0000000002e0f928, v0000000002ba0ab0_0, L_0000000002feb970, C4<>;
L_0000000002feacf0 .functor MUXZ 1, L_0000000002feb6f0, o0000000002e0f898, o0000000002e00088, C4<>;
L_0000000002feb150 .functor MUXZ 1, o0000000002e0f8c8, v0000000002ba0ab0_0, L_0000000002feba10, C4<>;
L_0000000002fec230 .functor MUXZ 1, L_0000000002feb150, o0000000002e0f988, o0000000002e00088, C4<>;
S_0000000002dfc540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfc6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ba17d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b9f430_0 .net "d", 0 0, L_0000000002fec4b0;  alias, 1 drivers
v0000000002ba0510_0 .net "q", 0 0, v0000000002ba0ab0_0;  alias, 1 drivers
v0000000002b9f610_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ba0ab0_0 .var "state", 0 0;
v0000000002ba05b0_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfc840 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ba24f0_0 .net8 "Bitline1", 0 0, p0000000002e0fcb8;  1 drivers, strength-aware
v0000000002ba3490_0 .net8 "Bitline2", 0 0, p0000000002e0fce8;  1 drivers, strength-aware
v0000000002ba3cb0_0 .net "D", 0 0, L_0000000002feb510;  1 drivers
v0000000002ba3530_0 .net "Q", 0 0, v0000000002ba1870_0;  1 drivers
v0000000002ba1b90_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002ba1f50_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002ba1ff0_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e0fd18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba1af0_0 name=_s0
o0000000002e0fd48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba1cd0_0 name=_s10
v0000000002ba1eb0_0 .net *"_s12", 0 0, L_0000000002febab0;  1 drivers
o0000000002e0fda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba3990_0 name=_s2
v0000000002ba35d0_0 .net *"_s4", 0 0, L_0000000002fec550;  1 drivers
o0000000002e0fe08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba3710_0 name=_s8
v0000000002ba3850_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ba38f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fec550 .functor MUXZ 1, o0000000002e0fda8, v0000000002ba1870_0, L_0000000002feb970, C4<>;
L_0000000002fecb90 .functor MUXZ 1, L_0000000002fec550, o0000000002e0fd18, o0000000002e00088, C4<>;
L_0000000002febab0 .functor MUXZ 1, o0000000002e0fd48, v0000000002ba1870_0, L_0000000002feba10, C4<>;
L_0000000002fec5f0 .functor MUXZ 1, L_0000000002febab0, o0000000002e0fe08, o0000000002e00088, C4<>;
S_0000000002dfbac0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfc840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ba2db0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ba3b70_0 .net "d", 0 0, L_0000000002feb510;  alias, 1 drivers
v0000000002ba30d0_0 .net "q", 0 0, v0000000002ba1870_0;  alias, 1 drivers
v0000000002ba2ef0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ba1870_0 .var "state", 0 0;
v0000000002ba33f0_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfc9c0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ba58d0_0 .net8 "Bitline1", 0 0, p0000000002e10138;  1 drivers, strength-aware
v0000000002ba5c90_0 .net8 "Bitline2", 0 0, p0000000002e10168;  1 drivers, strength-aware
v0000000002ba4d90_0 .net "D", 0 0, L_0000000002feb8d0;  1 drivers
v0000000002ba4570_0 .net "Q", 0 0, v0000000002ba5010_0;  1 drivers
v0000000002ba6550_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002ba47f0_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002ba56f0_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e10198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba5dd0_0 name=_s0
o0000000002e101c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba64b0_0 name=_s10
v0000000002ba5d30_0 .net *"_s12", 0 0, L_0000000002fec690;  1 drivers
o0000000002e10228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba4a70_0 name=_s2
v0000000002ba55b0_0 .net *"_s4", 0 0, L_0000000002fead90;  1 drivers
o0000000002e10288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ba5150_0 name=_s8
v0000000002ba5e70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ba4b10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fead90 .functor MUXZ 1, o0000000002e10228, v0000000002ba5010_0, L_0000000002feb970, C4<>;
L_0000000002febbf0 .functor MUXZ 1, L_0000000002fead90, o0000000002e10198, o0000000002e00088, C4<>;
L_0000000002fec690 .functor MUXZ 1, o0000000002e101c8, v0000000002ba5010_0, L_0000000002feba10, C4<>;
L_0000000002fec910 .functor MUXZ 1, L_0000000002fec690, o0000000002e10288, o0000000002e00088, C4<>;
S_0000000002dfbc40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfc9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ba3a30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ba6690_0 .net "d", 0 0, L_0000000002feb8d0;  alias, 1 drivers
v0000000002ba5bf0_0 .net "q", 0 0, v0000000002ba5010_0;  alias, 1 drivers
v0000000002ba4930_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ba5010_0 .var "state", 0 0;
v0000000002ba4070_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfbf40 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ba6370_0 .net8 "Bitline1", 0 0, p0000000002e105b8;  1 drivers, strength-aware
v0000000002ba51f0_0 .net8 "Bitline2", 0 0, p0000000002e105e8;  1 drivers, strength-aware
v0000000002ba5290_0 .net "D", 0 0, L_0000000002fe83b0;  1 drivers
v0000000002ba6410_0 .net "Q", 0 0, v0000000002ba4390_0;  1 drivers
v0000000002b67a70_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002b68fb0_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002b692d0_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e10618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b679d0_0 name=_s0
o0000000002e10648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b695f0_0 name=_s10
v0000000002b67890_0 .net *"_s12", 0 0, L_0000000002fe9b70;  1 drivers
o0000000002e106a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b67b10_0 name=_s2
v0000000002b68330_0 .net *"_s4", 0 0, L_0000000002fe8310;  1 drivers
o0000000002e10708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b672f0_0 name=_s8
v0000000002b69550_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b686f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe8310 .functor MUXZ 1, o0000000002e106a8, v0000000002ba4390_0, L_0000000002feb970, C4<>;
L_0000000002fe9ad0 .functor MUXZ 1, L_0000000002fe8310, o0000000002e10618, o0000000002e00088, C4<>;
L_0000000002fe9b70 .functor MUXZ 1, o0000000002e10648, v0000000002ba4390_0, L_0000000002feba10, C4<>;
L_0000000002fe9cb0 .functor MUXZ 1, L_0000000002fe9b70, o0000000002e10708, o0000000002e00088, C4<>;
S_0000000002dfbdc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfbf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ba5f10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ba5fb0_0 .net "d", 0 0, L_0000000002fe83b0;  alias, 1 drivers
v0000000002ba42f0_0 .net "q", 0 0, v0000000002ba4390_0;  alias, 1 drivers
v0000000002ba60f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ba4390_0 .var "state", 0 0;
v0000000002ba6190_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfc0c0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b690f0_0 .net8 "Bitline1", 0 0, p0000000002e10a38;  1 drivers, strength-aware
v0000000002b674d0_0 .net8 "Bitline2", 0 0, p0000000002e10a68;  1 drivers, strength-aware
v0000000002b67f70_0 .net "D", 0 0, L_0000000002fea430;  1 drivers
v0000000002b67570_0 .net "Q", 0 0, v0000000002b67e30_0;  1 drivers
v0000000002b67ed0_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002b680b0_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002b69730_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e10a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b68150_0 name=_s0
o0000000002e10ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b68650_0 name=_s10
v0000000002b68790_0 .net *"_s12", 0 0, L_0000000002fea250;  1 drivers
o0000000002e10b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b68830_0 name=_s2
v0000000002b688d0_0 .net *"_s4", 0 0, L_0000000002fea110;  1 drivers
o0000000002e10b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b68a10_0 name=_s8
v0000000002b6b710_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b6b490_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fea110 .functor MUXZ 1, o0000000002e10b28, v0000000002b67e30_0, L_0000000002feb970, C4<>;
L_0000000002fea1b0 .functor MUXZ 1, L_0000000002fea110, o0000000002e10a98, o0000000002e00088, C4<>;
L_0000000002fea250 .functor MUXZ 1, o0000000002e10ac8, v0000000002b67e30_0, L_0000000002feba10, C4<>;
L_0000000002fea2f0 .functor MUXZ 1, L_0000000002fea250, o0000000002e10b88, o0000000002e00088, C4<>;
S_0000000002dfcb40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfc0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b67cf0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b69050_0 .net "d", 0 0, L_0000000002fea430;  alias, 1 drivers
v0000000002b68b50_0 .net "q", 0 0, v0000000002b67e30_0;  alias, 1 drivers
v0000000002b685b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b67e30_0 .var "state", 0 0;
v0000000002b69690_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfd140 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b6af90_0 .net8 "Bitline1", 0 0, p0000000002e10eb8;  1 drivers, strength-aware
v0000000002b6a9f0_0 .net8 "Bitline2", 0 0, p0000000002e10ee8;  1 drivers, strength-aware
v0000000002b6bb70_0 .net "D", 0 0, L_0000000002fe8770;  1 drivers
v0000000002b6aa90_0 .net "Q", 0 0, v0000000002b6a450_0;  1 drivers
v0000000002b6bc10_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002b6bcb0_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002b6b5d0_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e10f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b6abd0_0 name=_s0
o0000000002e10f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b6bdf0_0 name=_s10
v0000000002b6ac70_0 .net *"_s12", 0 0, L_0000000002fe8090;  1 drivers
o0000000002e10fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b6be90_0 name=_s2
v0000000002b6ad10_0 .net *"_s4", 0 0, L_0000000002fea4d0;  1 drivers
o0000000002e11008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b6bfd0_0 name=_s8
v0000000002b6ae50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b69870_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fea4d0 .functor MUXZ 1, o0000000002e10fa8, v0000000002b6a450_0, L_0000000002feb970, C4<>;
L_0000000002fe7ff0 .functor MUXZ 1, L_0000000002fea4d0, o0000000002e10f18, o0000000002e00088, C4<>;
L_0000000002fe8090 .functor MUXZ 1, o0000000002e10f48, v0000000002b6a450_0, L_0000000002feba10, C4<>;
L_0000000002fe8270 .functor MUXZ 1, L_0000000002fe8090, o0000000002e11008, o0000000002e00088, C4<>;
S_0000000002dfd5c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfd140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b6a950_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b6a270_0 .net "d", 0 0, L_0000000002fe8770;  alias, 1 drivers
v0000000002b6a3b0_0 .net "q", 0 0, v0000000002b6a450_0;  alias, 1 drivers
v0000000002b6b7b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b6a450_0 .var "state", 0 0;
v0000000002b6a4f0_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfccc0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b69e10_0 .net8 "Bitline1", 0 0, p0000000002e11338;  1 drivers, strength-aware
v0000000002b69eb0_0 .net8 "Bitline2", 0 0, p0000000002e11368;  1 drivers, strength-aware
v0000000002b6d970_0 .net "D", 0 0, L_0000000002fe89f0;  1 drivers
v0000000002b6c610_0 .net "Q", 0 0, v0000000002b69b90_0;  1 drivers
v0000000002b6dc90_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002b6ced0_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002b6d150_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e11398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b6e550_0 name=_s0
o0000000002e113c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b6ca70_0 name=_s10
v0000000002b6c390_0 .net *"_s12", 0 0, L_0000000002fe8590;  1 drivers
o0000000002e11428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b6c110_0 name=_s2
v0000000002b6c750_0 .net *"_s4", 0 0, L_0000000002fe8450;  1 drivers
o0000000002e11488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b6cb10_0 name=_s8
v0000000002b6d290_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b6da10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe8450 .functor MUXZ 1, o0000000002e11428, v0000000002b69b90_0, L_0000000002feb970, C4<>;
L_0000000002fe84f0 .functor MUXZ 1, L_0000000002fe8450, o0000000002e11398, o0000000002e00088, C4<>;
L_0000000002fe8590 .functor MUXZ 1, o0000000002e113c8, v0000000002b69b90_0, L_0000000002feba10, C4<>;
L_0000000002fe8630 .functor MUXZ 1, L_0000000002fe8590, o0000000002e11488, o0000000002e00088, C4<>;
S_0000000002dfc240 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfccc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b69a50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b6b2b0_0 .net "d", 0 0, L_0000000002fe89f0;  alias, 1 drivers
v0000000002b69910_0 .net "q", 0 0, v0000000002b69b90_0;  alias, 1 drivers
v0000000002b699b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b69b90_0 .var "state", 0 0;
v0000000002b69cd0_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfce40 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002b6c9d0_0 .net8 "Bitline1", 0 0, p0000000002e117b8;  1 drivers, strength-aware
v0000000002b6d510_0 .net8 "Bitline2", 0 0, p0000000002e117e8;  1 drivers, strength-aware
v0000000002b6e190_0 .net "D", 0 0, L_0000000002fec370;  1 drivers
v0000000002b6c570_0 .net "Q", 0 0, v0000000002b6ce30_0;  1 drivers
v0000000002b6e2d0_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002b6c930_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002b6d5b0_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e11818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b6cbb0_0 name=_s0
o0000000002e11848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b6d650_0 name=_s10
v0000000002b6e370_0 .net *"_s12", 0 0, L_0000000002feb830;  1 drivers
o0000000002e118a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b6e5f0_0 name=_s2
v0000000002b6e690_0 .net *"_s4", 0 0, L_0000000002feaf70;  1 drivers
o0000000002e11908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b6ccf0_0 name=_s8
v0000000002b6ef50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b6eeb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002feaf70 .functor MUXZ 1, o0000000002e118a8, v0000000002b6ce30_0, L_0000000002feb970, C4<>;
L_0000000002feb790 .functor MUXZ 1, L_0000000002feaf70, o0000000002e11818, o0000000002e00088, C4<>;
L_0000000002feb830 .functor MUXZ 1, o0000000002e11848, v0000000002b6ce30_0, L_0000000002feba10, C4<>;
L_0000000002feab10 .functor MUXZ 1, L_0000000002feb830, o0000000002e11908, o0000000002e00088, C4<>;
S_0000000002dfc3c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfce40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b6df10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b6c4d0_0 .net "d", 0 0, L_0000000002fec370;  alias, 1 drivers
v0000000002b6dfb0_0 .net "q", 0 0, v0000000002b6ce30_0;  alias, 1 drivers
v0000000002b6e0f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002b6ce30_0 .var "state", 0 0;
v0000000002b6d3d0_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfcfc0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a906f0_0 .net8 "Bitline1", 0 0, p0000000002e11c38;  1 drivers, strength-aware
v0000000002a91370_0 .net8 "Bitline2", 0 0, p0000000002e11c68;  1 drivers, strength-aware
v0000000002a914b0_0 .net "D", 0 0, L_0000000002feb330;  1 drivers
v0000000002a90f10_0 .net "Q", 0 0, v0000000002a903d0_0;  1 drivers
v0000000002a905b0_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002a91550_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002a915f0_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e11c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a90dd0_0 name=_s0
o0000000002e11cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a90830_0 name=_s10
v0000000002a917d0_0 .net *"_s12", 0 0, L_0000000002febd30;  1 drivers
o0000000002e11d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a91870_0 name=_s2
v0000000002a919b0_0 .net *"_s4", 0 0, L_0000000002feaed0;  1 drivers
o0000000002e11d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a908d0_0 name=_s8
v0000000002a90a10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002a90ab0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002feaed0 .functor MUXZ 1, o0000000002e11d28, v0000000002a903d0_0, L_0000000002feb970, C4<>;
L_0000000002feabb0 .functor MUXZ 1, L_0000000002feaed0, o0000000002e11c98, o0000000002e00088, C4<>;
L_0000000002febd30 .functor MUXZ 1, o0000000002e11cc8, v0000000002a903d0_0, L_0000000002feba10, C4<>;
L_0000000002fea9d0 .functor MUXZ 1, L_0000000002febd30, o0000000002e11d88, o0000000002e00088, C4<>;
S_0000000002dfd2c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfcfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002b6e9b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002b6eb90_0 .net "d", 0 0, L_0000000002feb330;  alias, 1 drivers
v0000000002b6ec30_0 .net "q", 0 0, v0000000002a903d0_0;  alias, 1 drivers
v0000000002b6e870_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002a903d0_0 .var "state", 0 0;
v0000000002a90e70_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfd440 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a8f2f0_0 .net8 "Bitline1", 0 0, p0000000002e120b8;  1 drivers, strength-aware
v0000000002a8f390_0 .net8 "Bitline2", 0 0, p0000000002e120e8;  1 drivers, strength-aware
v0000000002a8f6b0_0 .net "D", 0 0, L_0000000002fec0f0;  1 drivers
v0000000002a8ead0_0 .net "Q", 0 0, v0000000002a8f070_0;  1 drivers
v0000000002a8de50_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002a8e530_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002a8fbb0_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e12118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a8f4d0_0 name=_s0
o0000000002e12148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a8ee90_0 name=_s10
v0000000002a8f890_0 .net *"_s12", 0 0, L_0000000002febdd0;  1 drivers
o0000000002e121a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a8e850_0 name=_s2
v0000000002a8def0_0 .net *"_s4", 0 0, L_0000000002febf10;  1 drivers
o0000000002e12208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a8e3f0_0 name=_s8
v0000000002a8f930_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002a8fa70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002febf10 .functor MUXZ 1, o0000000002e121a8, v0000000002a8f070_0, L_0000000002feb970, C4<>;
L_0000000002febb50 .functor MUXZ 1, L_0000000002febf10, o0000000002e12118, o0000000002e00088, C4<>;
L_0000000002febdd0 .functor MUXZ 1, o0000000002e12148, v0000000002a8f070_0, L_0000000002feba10, C4<>;
L_0000000002fec410 .functor MUXZ 1, L_0000000002febdd0, o0000000002e12208, o0000000002e00088, C4<>;
S_0000000002dfd740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfd440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a90b50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002a8dbd0_0 .net "d", 0 0, L_0000000002fec0f0;  alias, 1 drivers
v0000000002a8e7b0_0 .net "q", 0 0, v0000000002a8f070_0;  alias, 1 drivers
v0000000002a8e170_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002a8f070_0 .var "state", 0 0;
v0000000002a8efd0_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002dfd8c0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002dfa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a8f110_0 .net8 "Bitline1", 0 0, p0000000002e12538;  1 drivers, strength-aware
v0000000002a8eb70_0 .net8 "Bitline2", 0 0, p0000000002e12568;  1 drivers, strength-aware
v0000000002a8dc70_0 .net "D", 0 0, L_0000000002fec2d0;  1 drivers
v0000000002a901f0_0 .net "Q", 0 0, v0000000002a8e490_0;  1 drivers
v0000000002a8ef30_0 .net "ReadEnable1", 0 0, L_0000000002feb970;  alias, 1 drivers
v0000000002a8df90_0 .net "ReadEnable2", 0 0, L_0000000002feba10;  alias, 1 drivers
v0000000002a8e030_0 .net "WriteEnable", 0 0, L_0000000002feae30;  alias, 1 drivers
o0000000002e12598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ab5cd0_0 name=_s0
o0000000002e125c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ab5b90_0 name=_s10
v0000000002ab48d0_0 .net *"_s12", 0 0, L_0000000002feb3d0;  1 drivers
o0000000002e12628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ab4970_0 name=_s2
v0000000002ab5690_0 .net *"_s4", 0 0, L_0000000002feb010;  1 drivers
o0000000002e12688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ab4a10_0 name=_s8
v0000000002ab4dd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ab4c90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002feb010 .functor MUXZ 1, o0000000002e12628, v0000000002a8e490_0, L_0000000002feb970, C4<>;
L_0000000002febe70 .functor MUXZ 1, L_0000000002feb010, o0000000002e12598, o0000000002e00088, C4<>;
L_0000000002feb3d0 .functor MUXZ 1, o0000000002e125c8, v0000000002a8e490_0, L_0000000002feba10, C4<>;
L_0000000002fec870 .functor MUXZ 1, L_0000000002feb3d0, o0000000002e12688, o0000000002e00088, C4<>;
S_0000000002e54b70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002dfd8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a8fc50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002a8e990_0 .net "d", 0 0, L_0000000002fec2d0;  alias, 1 drivers
v0000000002a8fcf0_0 .net "q", 0 0, v0000000002a8e490_0;  alias, 1 drivers
v0000000002a8fd90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002a8e490_0 .var "state", 0 0;
v0000000002a8fe30_0 .net "wen", 0 0, L_0000000002feae30;  alias, 1 drivers
S_0000000002e53af0 .scope module, "R12" "Register" 2 119, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002e6ac50_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002e6acf0_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002e6b1f0_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002e69df0_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  1 drivers
v0000000002e69f30_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  1 drivers
v0000000002e6bf10_0 .net "WriteReg", 0 0, L_00000000030f7f00;  1 drivers
v0000000002e69fd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6a6b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002feca50 .part o0000000002e049d8, 0, 1;
L_0000000002fea750 .part o0000000002e049d8, 1, 1;
L_0000000002fed9f0 .part o0000000002e049d8, 2, 1;
L_0000000002fef250 .part o0000000002e049d8, 3, 1;
L_0000000002fee170 .part o0000000002e049d8, 4, 1;
L_0000000002fef430 .part o0000000002e049d8, 5, 1;
L_0000000002feeb70 .part o0000000002e049d8, 6, 1;
L_0000000002fef070 .part o0000000002e049d8, 7, 1;
L_0000000002fee3f0 .part o0000000002e049d8, 8, 1;
L_0000000002fee7b0 .part o0000000002e049d8, 9, 1;
L_0000000002feddb0 .part o0000000002e049d8, 10, 1;
L_0000000002fed4f0 .part o0000000002e049d8, 11, 1;
L_0000000002fee850 .part o0000000002e049d8, 12, 1;
L_0000000002fed310 .part o0000000002e049d8, 13, 1;
L_0000000002fed810 .part o0000000002e049d8, 14, 1;
L_00000000030f6ce0 .part o0000000002e049d8, 15, 1;
p0000000002e12b68 .port I0000000002dac200, L_0000000002fec730;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002e12b68;
p0000000002e12b98 .port I0000000002dac280, L_0000000002fec9b0;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002e12b98;
p0000000002e13048 .port I0000000002dac200, L_0000000002feccd0;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002e13048;
p0000000002e13078 .port I0000000002dac280, L_0000000002fea610;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002e13078;
p0000000002e14fc8 .port I0000000002dac200, L_0000000002fed950;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002e14fc8;
p0000000002e14ff8 .port I0000000002dac280, L_0000000002feefd0;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002e14ff8;
p0000000002e15448 .port I0000000002dac200, L_0000000002fee8f0;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002e15448;
p0000000002e15478 .port I0000000002dac280, L_0000000002feef30;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002e15478;
p0000000002e158c8 .port I0000000002dac200, L_0000000002feec10;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002e158c8;
p0000000002e158f8 .port I0000000002dac280, L_0000000002fedd10;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002e158f8;
p0000000002e15d48 .port I0000000002dac200, L_0000000002fee530;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002e15d48;
p0000000002e15d78 .port I0000000002dac280, L_0000000002fee030;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002e15d78;
p0000000002e161c8 .port I0000000002dac200, L_0000000002feead0;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002e161c8;
p0000000002e161f8 .port I0000000002dac280, L_0000000002fedb30;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002e161f8;
p0000000002e16648 .port I0000000002dac200, L_0000000002fede50;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002e16648;
p0000000002e16678 .port I0000000002dac280, L_0000000002fedf90;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002e16678;
p0000000002e16ac8 .port I0000000002dac200, L_0000000002fee210;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002e16ac8;
p0000000002e16af8 .port I0000000002dac280, L_0000000002fee2b0;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002e16af8;
p0000000002e16f48 .port I0000000002dac200, L_0000000002fed1d0;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002e16f48;
p0000000002e16f78 .port I0000000002dac280, L_0000000002feed50;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002e16f78;
p0000000002e134c8 .port I0000000002dac200, L_0000000002fef110;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002e134c8;
p0000000002e134f8 .port I0000000002dac280, L_0000000002fef1b0;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002e134f8;
p0000000002e13948 .port I0000000002dac200, L_0000000002fef2f0;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002e13948;
p0000000002e13978 .port I0000000002dac280, L_0000000002fef4d0;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002e13978;
p0000000002e13dc8 .port I0000000002dac200, L_0000000002fed3b0;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002e13dc8;
p0000000002e13df8 .port I0000000002dac280, L_0000000002fee670;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002e13df8;
p0000000002e14248 .port I0000000002dac200, L_0000000002fecf50;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002e14248;
p0000000002e14278 .port I0000000002dac280, L_0000000002fed090;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002e14278;
p0000000002e146c8 .port I0000000002dac200, L_0000000002fed590;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002e146c8;
p0000000002e146f8 .port I0000000002dac280, L_0000000002fed770;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002e146f8;
p0000000002e14b48 .port I0000000002dac200, L_00000000030f7e60;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002e14b48;
p0000000002e14b78 .port I0000000002dac280, L_00000000030f8040;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002e14b78;
S_0000000002e54270 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ab3610_0 .net8 "Bitline1", 0 0, p0000000002e12b68;  1 drivers, strength-aware
v0000000002ab2b70_0 .net8 "Bitline2", 0 0, p0000000002e12b98;  1 drivers, strength-aware
v0000000002ab45b0_0 .net "D", 0 0, L_0000000002feca50;  1 drivers
v0000000002ab41f0_0 .net "Q", 0 0, v0000000002ab3a70_0;  1 drivers
v0000000002ab2530_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002ab3890_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002ab20d0_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e12c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ab31b0_0 name=_s0
o0000000002e12c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ab2cb0_0 name=_s10
v0000000002ab4290_0 .net *"_s12", 0 0, L_0000000002fec7d0;  1 drivers
o0000000002e12cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ab3b10_0 name=_s2
v0000000002ab3bb0_0 .net *"_s4", 0 0, L_0000000002febc90;  1 drivers
o0000000002e12d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ab2d50_0 name=_s8
v0000000002ab4650_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ab34d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002febc90 .functor MUXZ 1, o0000000002e12cb8, v0000000002ab3a70_0, L_00000000030f7640, C4<>;
L_0000000002fec730 .functor MUXZ 1, L_0000000002febc90, o0000000002e12c28, o0000000002e00088, C4<>;
L_0000000002fec7d0 .functor MUXZ 1, o0000000002e12c58, v0000000002ab3a70_0, L_00000000030f7be0, C4<>;
L_0000000002fec9b0 .functor MUXZ 1, L_0000000002fec7d0, o0000000002e12d18, o0000000002e00088, C4<>;
S_0000000002e53670 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e54270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ab5370_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ab5410_0 .net "d", 0 0, L_0000000002feca50;  alias, 1 drivers
v0000000002ab3110_0 .net "q", 0 0, v0000000002ab3a70_0;  alias, 1 drivers
v0000000002ab3c50_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ab3a70_0 .var "state", 0 0;
v0000000002ab2ad0_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e53970 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ab2350_0 .net8 "Bitline1", 0 0, p0000000002e13048;  1 drivers, strength-aware
v0000000002ab2f30_0 .net8 "Bitline2", 0 0, p0000000002e13078;  1 drivers, strength-aware
v0000000002ab28f0_0 .net "D", 0 0, L_0000000002fea750;  1 drivers
v0000000002ab27b0_0 .net "Q", 0 0, v0000000002ab40b0_0;  1 drivers
v0000000002ab2fd0_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002ab3070_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002a7cd50_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e130a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a7f190_0 name=_s0
o0000000002e130d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a7e3d0_0 name=_s10
v0000000002a7e290_0 .net *"_s12", 0 0, L_0000000002fecd70;  1 drivers
o0000000002e13138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a7e5b0_0 name=_s2
v0000000002a7d570_0 .net *"_s4", 0 0, L_0000000002fecaf0;  1 drivers
o0000000002e13198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a7cdf0_0 name=_s8
v0000000002a7d430_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002a7d1b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fecaf0 .functor MUXZ 1, o0000000002e13138, v0000000002ab40b0_0, L_00000000030f7640, C4<>;
L_0000000002feccd0 .functor MUXZ 1, L_0000000002fecaf0, o0000000002e130a8, o0000000002e00088, C4<>;
L_0000000002fecd70 .functor MUXZ 1, o0000000002e130d8, v0000000002ab40b0_0, L_00000000030f7be0, C4<>;
L_0000000002fea610 .functor MUXZ 1, L_0000000002fecd70, o0000000002e13198, o0000000002e00088, C4<>;
S_0000000002e53f70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e53970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ab43d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ab1f90_0 .net "d", 0 0, L_0000000002fea750;  alias, 1 drivers
v0000000002ab3cf0_0 .net "q", 0 0, v0000000002ab40b0_0;  alias, 1 drivers
v0000000002ab2170_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ab40b0_0 .var "state", 0 0;
v0000000002ab22b0_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e549f0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a7cc10_0 .net8 "Bitline1", 0 0, p0000000002e134c8;  1 drivers, strength-aware
v0000000002a7ebf0_0 .net8 "Bitline2", 0 0, p0000000002e134f8;  1 drivers, strength-aware
v0000000002a7d7f0_0 .net "D", 0 0, L_0000000002feddb0;  1 drivers
v0000000002a7e970_0 .net "Q", 0 0, v0000000002a7e8d0_0;  1 drivers
v0000000002a7ec90_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002a7ccb0_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002a7eab0_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e13528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a7eb50_0 name=_s0
o0000000002e13558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a7ed30_0 name=_s10
v0000000002a7ef10_0 .net *"_s12", 0 0, L_0000000002fed130;  1 drivers
o0000000002e135b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a7d930_0 name=_s2
v0000000002a7da70_0 .net *"_s4", 0 0, L_0000000002fee350;  1 drivers
o0000000002e13618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a7dcf0_0 name=_s8
v0000000002a7df70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002a7e010_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fee350 .functor MUXZ 1, o0000000002e135b8, v0000000002a7e8d0_0, L_00000000030f7640, C4<>;
L_0000000002fef110 .functor MUXZ 1, L_0000000002fee350, o0000000002e13528, o0000000002e00088, C4<>;
L_0000000002fed130 .functor MUXZ 1, o0000000002e13558, v0000000002a7e8d0_0, L_00000000030f7be0, C4<>;
L_0000000002fef1b0 .functor MUXZ 1, L_0000000002fed130, o0000000002e13618, o0000000002e00088, C4<>;
S_0000000002e53c70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e549f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a7d610_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002a7e790_0 .net "d", 0 0, L_0000000002feddb0;  alias, 1 drivers
v0000000002a7d750_0 .net "q", 0 0, v0000000002a7e8d0_0;  alias, 1 drivers
v0000000002a7ca30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002a7e8d0_0 .var "state", 0 0;
v0000000002a7d9d0_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e543f0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a7fcd0_0 .net8 "Bitline1", 0 0, p0000000002e13948;  1 drivers, strength-aware
v0000000002a80270_0 .net8 "Bitline2", 0 0, p0000000002e13978;  1 drivers, strength-aware
v0000000002a80310_0 .net "D", 0 0, L_0000000002fed4f0;  1 drivers
v0000000002a7fd70_0 .net "Q", 0 0, v0000000002a7f5f0_0;  1 drivers
v0000000002a7fe10_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002a7f7d0_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002a7feb0_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e139a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a806d0_0 name=_s0
o0000000002e139d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a80770_0 name=_s10
v0000000002a7f370_0 .net *"_s12", 0 0, L_0000000002feceb0;  1 drivers
o0000000002e13a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a7f870_0 name=_s2
v0000000002a7f910_0 .net *"_s4", 0 0, L_0000000002fee490;  1 drivers
o0000000002e13a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a62280_0 name=_s8
v0000000002a62460_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002a63360_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fee490 .functor MUXZ 1, o0000000002e13a38, v0000000002a7f5f0_0, L_00000000030f7640, C4<>;
L_0000000002fef2f0 .functor MUXZ 1, L_0000000002fee490, o0000000002e139a8, o0000000002e00088, C4<>;
L_0000000002feceb0 .functor MUXZ 1, o0000000002e139d8, v0000000002a7f5f0_0, L_00000000030f7be0, C4<>;
L_0000000002fef4d0 .functor MUXZ 1, L_0000000002feceb0, o0000000002e13a98, o0000000002e00088, C4<>;
S_0000000002e53070 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e543f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a7f2d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002a7faf0_0 .net "d", 0 0, L_0000000002fed4f0;  alias, 1 drivers
v0000000002a7ff50_0 .net "q", 0 0, v0000000002a7f5f0_0;  alias, 1 drivers
v0000000002a80130_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002a7f5f0_0 .var "state", 0 0;
v0000000002a7f410_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e537f0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002a625a0_0 .net8 "Bitline1", 0 0, p0000000002e13dc8;  1 drivers, strength-aware
v0000000002a63040_0 .net8 "Bitline2", 0 0, p0000000002e13df8;  1 drivers, strength-aware
v0000000002a62a00_0 .net "D", 0 0, L_0000000002fee850;  1 drivers
v0000000002a63220_0 .net "Q", 0 0, v0000000002a62960_0;  1 drivers
v0000000002a62640_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002a63680_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002a63720_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e13e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a637c0_0 name=_s0
o0000000002e13e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a5fda0_0 name=_s10
v0000000002a616a0_0 .net *"_s12", 0 0, L_0000000002fee990;  1 drivers
o0000000002e13eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a60ca0_0 name=_s2
v0000000002a61100_0 .net *"_s4", 0 0, L_0000000002fee5d0;  1 drivers
o0000000002e13f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002a60480_0 name=_s8
v0000000002a5fa80_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002a60340_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fee5d0 .functor MUXZ 1, o0000000002e13eb8, v0000000002a62960_0, L_00000000030f7640, C4<>;
L_0000000002fed3b0 .functor MUXZ 1, L_0000000002fee5d0, o0000000002e13e28, o0000000002e00088, C4<>;
L_0000000002fee990 .functor MUXZ 1, o0000000002e13e58, v0000000002a62960_0, L_00000000030f7be0, C4<>;
L_0000000002fee670 .functor MUXZ 1, L_0000000002fee990, o0000000002e13f18, o0000000002e00088, C4<>;
S_0000000002e54cf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e537f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a63400_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002a634a0_0 .net "d", 0 0, L_0000000002fee850;  alias, 1 drivers
v0000000002a62320_0 .net "q", 0 0, v0000000002a62960_0;  alias, 1 drivers
v0000000002a62f00_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002a62960_0 .var "state", 0 0;
v0000000002a63540_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e53df0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v00000000029fa390_0 .net8 "Bitline1", 0 0, p0000000002e14248;  1 drivers, strength-aware
v00000000029fa750_0 .net8 "Bitline2", 0 0, p0000000002e14278;  1 drivers, strength-aware
v00000000029fec10_0 .net "D", 0 0, L_0000000002fed310;  1 drivers
v00000000029fd590_0 .net "Q", 0 0, v0000000002a61380_0;  1 drivers
v00000000029f12a0_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v00000000029f7c20_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002e62d70_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e142a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e62e10_0 name=_s0
o0000000002e142d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e620f0_0 name=_s10
v0000000002e62cd0_0 .net *"_s12", 0 0, L_0000000002fecff0;  1 drivers
o0000000002e14338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e62ff0_0 name=_s2
v0000000002e62370_0 .net *"_s4", 0 0, L_0000000002fedc70;  1 drivers
o0000000002e14398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e622d0_0 name=_s8
v0000000002e62190_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e62730_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fedc70 .functor MUXZ 1, o0000000002e14338, v0000000002a61380_0, L_00000000030f7640, C4<>;
L_0000000002fecf50 .functor MUXZ 1, L_0000000002fedc70, o0000000002e142a8, o0000000002e00088, C4<>;
L_0000000002fecff0 .functor MUXZ 1, o0000000002e142d8, v0000000002a61380_0, L_00000000030f7be0, C4<>;
L_0000000002fed090 .functor MUXZ 1, L_0000000002fecff0, o0000000002e14398, o0000000002e00088, C4<>;
S_0000000002e54570 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e53df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002a5fe40_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002a61240_0 .net "d", 0 0, L_0000000002fed310;  alias, 1 drivers
v0000000002a612e0_0 .net "q", 0 0, v0000000002a61380_0;  alias, 1 drivers
v0000000002a5fee0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002a61380_0 .var "state", 0 0;
v00000000029fb830_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e531f0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e627d0_0 .net8 "Bitline1", 0 0, p0000000002e146c8;  1 drivers, strength-aware
v0000000002e645d0_0 .net8 "Bitline2", 0 0, p0000000002e146f8;  1 drivers, strength-aware
v0000000002e636d0_0 .net "D", 0 0, L_0000000002fed810;  1 drivers
v0000000002e62eb0_0 .net "Q", 0 0, v0000000002e64210_0;  1 drivers
v0000000002e625f0_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002e624b0_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002e63810_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e14728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e642b0_0 name=_s0
o0000000002e14758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e62f50_0 name=_s10
v0000000002e63090_0 .net *"_s12", 0 0, L_0000000002fed630;  1 drivers
o0000000002e147b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e638b0_0 name=_s2
v0000000002e63950_0 .net *"_s4", 0 0, L_0000000002fed450;  1 drivers
o0000000002e14818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e63130_0 name=_s8
v0000000002e643f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e62550_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fed450 .functor MUXZ 1, o0000000002e147b8, v0000000002e64210_0, L_00000000030f7640, C4<>;
L_0000000002fed590 .functor MUXZ 1, L_0000000002fed450, o0000000002e14728, o0000000002e00088, C4<>;
L_0000000002fed630 .functor MUXZ 1, o0000000002e14758, v0000000002e64210_0, L_00000000030f7be0, C4<>;
L_0000000002fed770 .functor MUXZ 1, L_0000000002fed630, o0000000002e14818, o0000000002e00088, C4<>;
S_0000000002e546f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e531f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e62910_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e63770_0 .net "d", 0 0, L_0000000002fed810;  alias, 1 drivers
v0000000002e62af0_0 .net "q", 0 0, v0000000002e64210_0;  alias, 1 drivers
v0000000002e62410_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e64210_0 .var "state", 0 0;
v0000000002e63270_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e540f0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e64350_0 .net8 "Bitline1", 0 0, p0000000002e14b48;  1 drivers, strength-aware
v0000000002e63bd0_0 .net8 "Bitline2", 0 0, p0000000002e14b78;  1 drivers, strength-aware
v0000000002e63c70_0 .net "D", 0 0, L_00000000030f6ce0;  1 drivers
v0000000002e631d0_0 .net "Q", 0 0, v0000000002e63b30_0;  1 drivers
v0000000002e62b90_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002e63590_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002e64670_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e14ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e62870_0 name=_s0
o0000000002e14bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e629b0_0 name=_s10
v0000000002e647b0_0 .net *"_s12", 0 0, L_00000000030f7d20;  1 drivers
o0000000002e14c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e63d10_0 name=_s2
v0000000002e633b0_0 .net *"_s4", 0 0, L_00000000030f8900;  1 drivers
o0000000002e14c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e62a50_0 name=_s8
v0000000002e63450_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e62230_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f8900 .functor MUXZ 1, o0000000002e14c38, v0000000002e63b30_0, L_00000000030f7640, C4<>;
L_00000000030f7e60 .functor MUXZ 1, L_00000000030f8900, o0000000002e14ba8, o0000000002e00088, C4<>;
L_00000000030f7d20 .functor MUXZ 1, o0000000002e14bd8, v0000000002e63b30_0, L_00000000030f7be0, C4<>;
L_00000000030f8040 .functor MUXZ 1, L_00000000030f7d20, o0000000002e14c98, o0000000002e00088, C4<>;
S_0000000002e54870 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e540f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e640d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e62690_0 .net "d", 0 0, L_00000000030f6ce0;  alias, 1 drivers
v0000000002e639f0_0 .net "q", 0 0, v0000000002e63b30_0;  alias, 1 drivers
v0000000002e63a90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e63b30_0 .var "state", 0 0;
v0000000002e63310_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e54e70 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e64490_0 .net8 "Bitline1", 0 0, p0000000002e14fc8;  1 drivers, strength-aware
v0000000002e63ef0_0 .net8 "Bitline2", 0 0, p0000000002e14ff8;  1 drivers, strength-aware
v0000000002e63f90_0 .net "D", 0 0, L_0000000002fed9f0;  1 drivers
v0000000002e62c30_0 .net "Q", 0 0, v0000000002e63e50_0;  1 drivers
v0000000002e64030_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002e64170_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002e64530_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e15028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e64e90_0 name=_s0
o0000000002e15058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e66470_0 name=_s10
v0000000002e66dd0_0 .net *"_s12", 0 0, L_0000000002fed270;  1 drivers
o0000000002e150b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e66ab0_0 name=_s2
v0000000002e65750_0 .net *"_s4", 0 0, L_0000000002fea890;  1 drivers
o0000000002e15118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e657f0_0 name=_s8
v0000000002e65b10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e652f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fea890 .functor MUXZ 1, o0000000002e150b8, v0000000002e63e50_0, L_00000000030f7640, C4<>;
L_0000000002fed950 .functor MUXZ 1, L_0000000002fea890, o0000000002e15028, o0000000002e00088, C4<>;
L_0000000002fed270 .functor MUXZ 1, o0000000002e15058, v0000000002e63e50_0, L_00000000030f7be0, C4<>;
L_0000000002feefd0 .functor MUXZ 1, L_0000000002fed270, o0000000002e15118, o0000000002e00088, C4<>;
S_0000000002e53370 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e54e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e634f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e64850_0 .net "d", 0 0, L_0000000002fed9f0;  alias, 1 drivers
v0000000002e64710_0 .net "q", 0 0, v0000000002e63e50_0;  alias, 1 drivers
v0000000002e63db0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e63e50_0 .var "state", 0 0;
v0000000002e63630_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e534f0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e66290_0 .net8 "Bitline1", 0 0, p0000000002e15448;  1 drivers, strength-aware
v0000000002e65610_0 .net8 "Bitline2", 0 0, p0000000002e15478;  1 drivers, strength-aware
v0000000002e656b0_0 .net "D", 0 0, L_0000000002fef250;  1 drivers
v0000000002e659d0_0 .net "Q", 0 0, v0000000002e65570_0;  1 drivers
v0000000002e65e30_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002e65890_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002e66150_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e154a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e66a10_0 name=_s0
o0000000002e154d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e668d0_0 name=_s10
v0000000002e66510_0 .net *"_s12", 0 0, L_0000000002fef390;  1 drivers
o0000000002e15538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e64990_0 name=_s2
v0000000002e65930_0 .net *"_s4", 0 0, L_0000000002feee90;  1 drivers
o0000000002e15598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e64ad0_0 name=_s8
v0000000002e65c50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e64df0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002feee90 .functor MUXZ 1, o0000000002e15538, v0000000002e65570_0, L_00000000030f7640, C4<>;
L_0000000002fee8f0 .functor MUXZ 1, L_0000000002feee90, o0000000002e154a8, o0000000002e00088, C4<>;
L_0000000002fef390 .functor MUXZ 1, o0000000002e154d8, v0000000002e65570_0, L_00000000030f7be0, C4<>;
L_0000000002feef30 .functor MUXZ 1, L_0000000002fef390, o0000000002e15598, o0000000002e00088, C4<>;
S_0000000002e7d6a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e534f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e65bb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e66b50_0 .net "d", 0 0, L_0000000002fef250;  alias, 1 drivers
v0000000002e64f30_0 .net "q", 0 0, v0000000002e65570_0;  alias, 1 drivers
v0000000002e660b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e65570_0 .var "state", 0 0;
v0000000002e66bf0_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e7d220 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e66f10_0 .net8 "Bitline1", 0 0, p0000000002e158c8;  1 drivers, strength-aware
v0000000002e661f0_0 .net8 "Bitline2", 0 0, p0000000002e158f8;  1 drivers, strength-aware
v0000000002e65d90_0 .net "D", 0 0, L_0000000002fee170;  1 drivers
v0000000002e65ed0_0 .net "Q", 0 0, v0000000002e66330_0;  1 drivers
v0000000002e66830_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002e648f0_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002e66970_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e15928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e65430_0 name=_s0
o0000000002e15958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e65f70_0 name=_s10
v0000000002e66010_0 .net *"_s12", 0 0, L_0000000002fee710;  1 drivers
o0000000002e159b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e663d0_0 name=_s2
v0000000002e66c90_0 .net *"_s4", 0 0, L_0000000002fedef0;  1 drivers
o0000000002e15a18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e65110_0 name=_s8
v0000000002e66d30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e66fb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fedef0 .functor MUXZ 1, o0000000002e159b8, v0000000002e66330_0, L_00000000030f7640, C4<>;
L_0000000002feec10 .functor MUXZ 1, L_0000000002fedef0, o0000000002e15928, o0000000002e00088, C4<>;
L_0000000002fee710 .functor MUXZ 1, o0000000002e15958, v0000000002e66330_0, L_00000000030f7be0, C4<>;
L_0000000002fedd10 .functor MUXZ 1, L_0000000002fee710, o0000000002e15a18, o0000000002e00088, C4<>;
S_0000000002e7e5a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7d220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e66e70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e66790_0 .net "d", 0 0, L_0000000002fee170;  alias, 1 drivers
v0000000002e64a30_0 .net "q", 0 0, v0000000002e66330_0;  alias, 1 drivers
v0000000002e65a70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e66330_0 .var "state", 0 0;
v0000000002e65cf0_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e7ed20 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e64c10_0 .net8 "Bitline1", 0 0, p0000000002e15d48;  1 drivers, strength-aware
v0000000002e64cb0_0 .net8 "Bitline2", 0 0, p0000000002e15d78;  1 drivers, strength-aware
v0000000002e64d50_0 .net "D", 0 0, L_0000000002fef430;  1 drivers
v0000000002e65070_0 .net "Q", 0 0, v0000000002e64b70_0;  1 drivers
v0000000002e651b0_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002e65250_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002e65390_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e15da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e654d0_0 name=_s0
o0000000002e15dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e68810_0 name=_s10
v0000000002e69710_0 .net *"_s12", 0 0, L_0000000002feda90;  1 drivers
o0000000002e15e38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e67cd0_0 name=_s2
v0000000002e68770_0 .net *"_s4", 0 0, L_0000000002feedf0;  1 drivers
o0000000002e15e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e67af0_0 name=_s8
v0000000002e672d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e69210_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002feedf0 .functor MUXZ 1, o0000000002e15e38, v0000000002e64b70_0, L_00000000030f7640, C4<>;
L_0000000002fee530 .functor MUXZ 1, L_0000000002feedf0, o0000000002e15da8, o0000000002e00088, C4<>;
L_0000000002feda90 .functor MUXZ 1, o0000000002e15dd8, v0000000002e64b70_0, L_00000000030f7be0, C4<>;
L_0000000002fee030 .functor MUXZ 1, L_0000000002feda90, o0000000002e15e98, o0000000002e00088, C4<>;
S_0000000002e7d0a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7ed20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e665b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e66650_0 .net "d", 0 0, L_0000000002fef430;  alias, 1 drivers
v0000000002e666f0_0 .net "q", 0 0, v0000000002e64b70_0;  alias, 1 drivers
v0000000002e64fd0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e64b70_0 .var "state", 0 0;
v0000000002e67050_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e7d820 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e69490_0 .net8 "Bitline1", 0 0, p0000000002e161c8;  1 drivers, strength-aware
v0000000002e68090_0 .net8 "Bitline2", 0 0, p0000000002e161f8;  1 drivers, strength-aware
v0000000002e683b0_0 .net "D", 0 0, L_0000000002feeb70;  1 drivers
v0000000002e670f0_0 .net "Q", 0 0, v0000000002e67f50_0;  1 drivers
v0000000002e67c30_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002e68d10_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002e68630_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e16228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e68950_0 name=_s0
o0000000002e16258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e689f0_0 name=_s10
v0000000002e68270_0 .net *"_s12", 0 0, L_0000000002fef570;  1 drivers
o0000000002e162b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e67b90_0 name=_s2
v0000000002e68a90_0 .net *"_s4", 0 0, L_0000000002fed8b0;  1 drivers
o0000000002e16318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e69530_0 name=_s8
v0000000002e67ff0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e68bd0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fed8b0 .functor MUXZ 1, o0000000002e162b8, v0000000002e67f50_0, L_00000000030f7640, C4<>;
L_0000000002feead0 .functor MUXZ 1, L_0000000002fed8b0, o0000000002e16228, o0000000002e00088, C4<>;
L_0000000002fef570 .functor MUXZ 1, o0000000002e16258, v0000000002e67f50_0, L_00000000030f7be0, C4<>;
L_0000000002fedb30 .functor MUXZ 1, L_0000000002fef570, o0000000002e16318, o0000000002e00088, C4<>;
S_0000000002e7d9a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7d820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e67d70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e675f0_0 .net "d", 0 0, L_0000000002feeb70;  alias, 1 drivers
v0000000002e688b0_0 .net "q", 0 0, v0000000002e67f50_0;  alias, 1 drivers
v0000000002e67690_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e67f50_0 .var "state", 0 0;
v0000000002e67eb0_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e7d3a0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e68310_0 .net8 "Bitline1", 0 0, p0000000002e16648;  1 drivers, strength-aware
v0000000002e67730_0 .net8 "Bitline2", 0 0, p0000000002e16678;  1 drivers, strength-aware
v0000000002e69350_0 .net "D", 0 0, L_0000000002fef070;  1 drivers
v0000000002e67230_0 .net "Q", 0 0, v0000000002e68130_0;  1 drivers
v0000000002e68450_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002e69850_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002e68c70_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e166a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e679b0_0 name=_s0
o0000000002e166d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e697b0_0 name=_s10
v0000000002e67910_0 .net *"_s12", 0 0, L_0000000002fece10;  1 drivers
o0000000002e16738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e67410_0 name=_s2
v0000000002e690d0_0 .net *"_s4", 0 0, L_0000000002fed6d0;  1 drivers
o0000000002e16798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e692b0_0 name=_s8
v0000000002e684f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e68db0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fed6d0 .functor MUXZ 1, o0000000002e16738, v0000000002e68130_0, L_00000000030f7640, C4<>;
L_0000000002fede50 .functor MUXZ 1, L_0000000002fed6d0, o0000000002e166a8, o0000000002e00088, C4<>;
L_0000000002fece10 .functor MUXZ 1, o0000000002e166d8, v0000000002e68130_0, L_00000000030f7be0, C4<>;
L_0000000002fedf90 .functor MUXZ 1, L_0000000002fece10, o0000000002e16798, o0000000002e00088, C4<>;
S_0000000002e7ea20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7d3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e68b30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e67e10_0 .net "d", 0 0, L_0000000002fef070;  alias, 1 drivers
v0000000002e67190_0 .net "q", 0 0, v0000000002e68130_0;  alias, 1 drivers
v0000000002e695d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e68130_0 .var "state", 0 0;
v0000000002e681d0_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e7db20 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e69670_0 .net8 "Bitline1", 0 0, p0000000002e16ac8;  1 drivers, strength-aware
v0000000002e68f90_0 .net8 "Bitline2", 0 0, p0000000002e16af8;  1 drivers, strength-aware
v0000000002e69030_0 .net "D", 0 0, L_0000000002fee3f0;  1 drivers
v0000000002e67a50_0 .net "Q", 0 0, v0000000002e68e50_0;  1 drivers
v0000000002e69170_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002e67370_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002e67550_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e16b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e677d0_0 name=_s0
o0000000002e16b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e67870_0 name=_s10
v0000000002e6b0b0_0 .net *"_s12", 0 0, L_0000000002feea30;  1 drivers
o0000000002e16bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e69a30_0 name=_s2
v0000000002e69c10_0 .net *"_s4", 0 0, L_0000000002fee0d0;  1 drivers
o0000000002e16c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6a390_0 name=_s8
v0000000002e69ad0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6b330_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fee0d0 .functor MUXZ 1, o0000000002e16bb8, v0000000002e68e50_0, L_00000000030f7640, C4<>;
L_0000000002fee210 .functor MUXZ 1, L_0000000002fee0d0, o0000000002e16b28, o0000000002e00088, C4<>;
L_0000000002feea30 .functor MUXZ 1, o0000000002e16b58, v0000000002e68e50_0, L_00000000030f7be0, C4<>;
L_0000000002fee2b0 .functor MUXZ 1, L_0000000002feea30, o0000000002e16c18, o0000000002e00088, C4<>;
S_0000000002e7eba0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7db20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e674b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e693f0_0 .net "d", 0 0, L_0000000002fee3f0;  alias, 1 drivers
v0000000002e68590_0 .net "q", 0 0, v0000000002e68e50_0;  alias, 1 drivers
v0000000002e686d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e68e50_0 .var "state", 0 0;
v0000000002e68ef0_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e7dca0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002e53af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e6b650_0 .net8 "Bitline1", 0 0, p0000000002e16f48;  1 drivers, strength-aware
v0000000002e6a890_0 .net8 "Bitline2", 0 0, p0000000002e16f78;  1 drivers, strength-aware
v0000000002e6b470_0 .net "D", 0 0, L_0000000002fee7b0;  1 drivers
v0000000002e6b510_0 .net "Q", 0 0, v0000000002e6a7f0_0;  1 drivers
v0000000002e6b290_0 .net "ReadEnable1", 0 0, L_00000000030f7640;  alias, 1 drivers
v0000000002e6a430_0 .net "ReadEnable2", 0 0, L_00000000030f7be0;  alias, 1 drivers
v0000000002e6bdd0_0 .net "WriteEnable", 0 0, L_00000000030f7f00;  alias, 1 drivers
o0000000002e16fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6a930_0 name=_s0
o0000000002e16fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6b150_0 name=_s10
v0000000002e6ab10_0 .net *"_s12", 0 0, L_0000000002fedbd0;  1 drivers
o0000000002e17038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e69d50_0 name=_s2
v0000000002e6b3d0_0 .net *"_s4", 0 0, L_0000000002feecb0;  1 drivers
o0000000002e17098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6b6f0_0 name=_s8
v0000000002e6b5b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6abb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002feecb0 .functor MUXZ 1, o0000000002e17038, v0000000002e6a7f0_0, L_00000000030f7640, C4<>;
L_0000000002fed1d0 .functor MUXZ 1, L_0000000002feecb0, o0000000002e16fa8, o0000000002e00088, C4<>;
L_0000000002fedbd0 .functor MUXZ 1, o0000000002e16fd8, v0000000002e6a7f0_0, L_00000000030f7be0, C4<>;
L_0000000002feed50 .functor MUXZ 1, L_0000000002fedbd0, o0000000002e17098, o0000000002e00088, C4<>;
S_0000000002e7de20 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7dca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e6aa70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6a9d0_0 .net "d", 0 0, L_0000000002fee7b0;  alias, 1 drivers
v0000000002e69b70_0 .net "q", 0 0, v0000000002e6a7f0_0;  alias, 1 drivers
v0000000002e69cb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e6a7f0_0 .var "state", 0 0;
v0000000002e69e90_0 .net "wen", 0 0, L_00000000030f7f00;  alias, 1 drivers
S_0000000002e7d520 .scope module, "R13" "Register" 2 128, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002e76d70_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002e787b0_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002e76a50_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002e77f90_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  1 drivers
v0000000002e78850_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  1 drivers
v0000000002e78030_0 .net "WriteReg", 0 0, L_00000000030b8ee0;  1 drivers
v0000000002e76e10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e77590_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f6d80 .part o0000000002e049d8, 0, 1;
L_00000000030f7460 .part o0000000002e049d8, 1, 1;
L_00000000030f8a40 .part o0000000002e049d8, 2, 1;
L_00000000030f6ba0 .part o0000000002e049d8, 3, 1;
L_00000000030f7b40 .part o0000000002e049d8, 4, 1;
L_00000000030f8cc0 .part o0000000002e049d8, 5, 1;
L_00000000030f8540 .part o0000000002e049d8, 6, 1;
L_00000000030f73c0 .part o0000000002e049d8, 7, 1;
L_00000000030f69c0 .part o0000000002e049d8, 8, 1;
L_00000000030f7000 .part o0000000002e049d8, 9, 1;
L_00000000030b8760 .part o0000000002e049d8, 10, 1;
L_00000000030ba380 .part o0000000002e049d8, 11, 1;
L_00000000030b8620 .part o0000000002e049d8, 12, 1;
L_00000000030b8f80 .part o0000000002e049d8, 13, 1;
L_00000000030b9660 .part o0000000002e049d8, 14, 1;
L_00000000030b95c0 .part o0000000002e049d8, 15, 1;
p0000000002e17578 .port I0000000002dac200, L_00000000030f7780;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002e17578;
p0000000002e175a8 .port I0000000002dac280, L_00000000030f7fa0;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002e175a8;
p0000000002e17a58 .port I0000000002dac200, L_00000000030f76e0;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002e17a58;
p0000000002e17a88 .port I0000000002dac280, L_00000000030f6b00;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002e17a88;
p0000000002e199d8 .port I0000000002dac200, L_00000000030f89a0;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002e199d8;
p0000000002e19a08 .port I0000000002dac280, L_00000000030f8d60;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002e19a08;
p0000000002e19e58 .port I0000000002dac200, L_00000000030f7a00;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002e19e58;
p0000000002e19e88 .port I0000000002dac280, L_00000000030f8b80;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002e19e88;
p0000000002e1a2d8 .port I0000000002dac200, L_00000000030f7320;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002e1a2d8;
p0000000002e1a308 .port I0000000002dac280, L_00000000030f7500;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002e1a308;
p0000000002e1a758 .port I0000000002dac200, L_00000000030f6c40;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002e1a758;
p0000000002e1a788 .port I0000000002dac280, L_00000000030f8c20;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002e1a788;
p0000000002e1abd8 .port I0000000002dac200, L_00000000030f8e00;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002e1abd8;
p0000000002e1ac08 .port I0000000002dac280, L_00000000030f84a0;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002e1ac08;
p0000000002e1b058 .port I0000000002dac200, L_00000000030f7820;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002e1b058;
p0000000002e1b088 .port I0000000002dac280, L_00000000030f8720;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002e1b088;
p0000000002e1b4d8 .port I0000000002dac200, L_00000000030f6e20;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002e1b4d8;
p0000000002e1b508 .port I0000000002dac280, L_00000000030f8f40;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002e1b508;
p0000000002e1b958 .port I0000000002dac200, L_00000000030f78c0;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002e1b958;
p0000000002e1b988 .port I0000000002dac280, L_00000000030f6f60;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002e1b988;
p0000000002e17ed8 .port I0000000002dac200, L_00000000030f7140;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002e17ed8;
p0000000002e17f08 .port I0000000002dac280, L_00000000030b92a0;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002e17f08;
p0000000002e18358 .port I0000000002dac200, L_00000000030b9d40;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002e18358;
p0000000002e18388 .port I0000000002dac280, L_00000000030b8da0;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002e18388;
p0000000002e187d8 .port I0000000002dac200, L_00000000030b86c0;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002e187d8;
p0000000002e18808 .port I0000000002dac280, L_00000000030ba4c0;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002e18808;
p0000000002e18c58 .port I0000000002dac200, L_00000000030ba560;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002e18c58;
p0000000002e18c88 .port I0000000002dac280, L_00000000030ba1a0;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002e18c88;
p0000000002e190d8 .port I0000000002dac200, L_00000000030b8580;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002e190d8;
p0000000002e19108 .port I0000000002dac280, L_00000000030b9840;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002e19108;
p0000000002e19558 .port I0000000002dac200, L_00000000030b9c00;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002e19558;
p0000000002e19588 .port I0000000002dac280, L_00000000030b9340;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002e19588;
S_0000000002e7eea0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e6aed0_0 .net8 "Bitline1", 0 0, p0000000002e17578;  1 drivers, strength-aware
v0000000002e6a2f0_0 .net8 "Bitline2", 0 0, p0000000002e175a8;  1 drivers, strength-aware
v0000000002e6a4d0_0 .net "D", 0 0, L_00000000030f6d80;  1 drivers
v0000000002e6af70_0 .net "Q", 0 0, v0000000002e6b8d0_0;  1 drivers
v0000000002e6bc90_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e6b790_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e6b010_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e17638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6bfb0_0 name=_s0
o0000000002e17668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6b830_0 name=_s10
v0000000002e6b970_0 .net *"_s12", 0 0, L_00000000030f7aa0;  1 drivers
o0000000002e176c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6a570_0 name=_s2
v0000000002e6ba10_0 .net *"_s4", 0 0, L_00000000030f7960;  1 drivers
o0000000002e17728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6bd30_0 name=_s8
v0000000002e6bab0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6be70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f7960 .functor MUXZ 1, o0000000002e176c8, v0000000002e6b8d0_0, L_00000000030ba6a0, C4<>;
L_00000000030f7780 .functor MUXZ 1, L_00000000030f7960, o0000000002e17638, o0000000002e00088, C4<>;
L_00000000030f7aa0 .functor MUXZ 1, o0000000002e17668, v0000000002e6b8d0_0, L_00000000030b89e0, C4<>;
L_00000000030f7fa0 .functor MUXZ 1, L_00000000030f7aa0, o0000000002e17728, o0000000002e00088, C4<>;
S_0000000002e7dfa0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7eea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e6ad90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6ae30_0 .net "d", 0 0, L_00000000030f6d80;  alias, 1 drivers
v0000000002e6bbf0_0 .net "q", 0 0, v0000000002e6b8d0_0;  alias, 1 drivers
v0000000002e6a750_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e6b8d0_0 .var "state", 0 0;
v0000000002e6a250_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e7e120 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e6a110_0 .net8 "Bitline1", 0 0, p0000000002e17a58;  1 drivers, strength-aware
v0000000002e6a1b0_0 .net8 "Bitline2", 0 0, p0000000002e17a88;  1 drivers, strength-aware
v0000000002e6e670_0 .net "D", 0 0, L_00000000030f7460;  1 drivers
v0000000002e6db30_0 .net "Q", 0 0, v0000000002e6a070_0;  1 drivers
v0000000002e6ccd0_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e6d770_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e6e850_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e17ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6caf0_0 name=_s0
o0000000002e17ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6c2d0_0 name=_s10
v0000000002e6d270_0 .net *"_s12", 0 0, L_00000000030f80e0;  1 drivers
o0000000002e17b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6dbd0_0 name=_s2
v0000000002e6e5d0_0 .net *"_s4", 0 0, L_00000000030f7dc0;  1 drivers
o0000000002e17ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6d590_0 name=_s8
v0000000002e6c690_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6d6d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f7dc0 .functor MUXZ 1, o0000000002e17b48, v0000000002e6a070_0, L_00000000030ba6a0, C4<>;
L_00000000030f76e0 .functor MUXZ 1, L_00000000030f7dc0, o0000000002e17ab8, o0000000002e00088, C4<>;
L_00000000030f80e0 .functor MUXZ 1, o0000000002e17ae8, v0000000002e6a070_0, L_00000000030b89e0, C4<>;
L_00000000030f6b00 .functor MUXZ 1, L_00000000030f80e0, o0000000002e17ba8, o0000000002e00088, C4<>;
S_0000000002e7e720 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e6a610_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6bb50_0 .net "d", 0 0, L_00000000030f7460;  alias, 1 drivers
v0000000002e6c050_0 .net "q", 0 0, v0000000002e6a070_0;  alias, 1 drivers
v0000000002e698f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e6a070_0 .var "state", 0 0;
v0000000002e69990_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e7e420 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e6d310_0 .net8 "Bitline1", 0 0, p0000000002e17ed8;  1 drivers, strength-aware
v0000000002e6d810_0 .net8 "Bitline2", 0 0, p0000000002e17f08;  1 drivers, strength-aware
v0000000002e6e710_0 .net "D", 0 0, L_00000000030b8760;  1 drivers
v0000000002e6ceb0_0 .net "Q", 0 0, v0000000002e6cd70_0;  1 drivers
v0000000002e6c230_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e6c410_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e6def0_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e17f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6cc30_0 name=_s0
o0000000002e17f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6c370_0 name=_s10
v0000000002e6d3b0_0 .net *"_s12", 0 0, L_00000000030f7280;  1 drivers
o0000000002e17fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6c7d0_0 name=_s2
v0000000002e6e2b0_0 .net *"_s4", 0 0, L_00000000030f70a0;  1 drivers
o0000000002e18028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6e0d0_0 name=_s8
v0000000002e6d450_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6dc70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f70a0 .functor MUXZ 1, o0000000002e17fc8, v0000000002e6cd70_0, L_00000000030ba6a0, C4<>;
L_00000000030f7140 .functor MUXZ 1, L_00000000030f70a0, o0000000002e17f38, o0000000002e00088, C4<>;
L_00000000030f7280 .functor MUXZ 1, o0000000002e17f68, v0000000002e6cd70_0, L_00000000030b89e0, C4<>;
L_00000000030b92a0 .functor MUXZ 1, L_00000000030f7280, o0000000002e18028, o0000000002e00088, C4<>;
S_0000000002e7e2a0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7e420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e6cb90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6e210_0 .net "d", 0 0, L_00000000030b8760;  alias, 1 drivers
v0000000002e6ca50_0 .net "q", 0 0, v0000000002e6cd70_0;  alias, 1 drivers
v0000000002e6d1d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e6cd70_0 .var "state", 0 0;
v0000000002e6ce10_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e7e8a0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e6cff0_0 .net8 "Bitline1", 0 0, p0000000002e18358;  1 drivers, strength-aware
v0000000002e6c5f0_0 .net8 "Bitline2", 0 0, p0000000002e18388;  1 drivers, strength-aware
v0000000002e6c730_0 .net "D", 0 0, L_00000000030ba380;  1 drivers
v0000000002e6e170_0 .net "Q", 0 0, v0000000002e6d4f0_0;  1 drivers
v0000000002e6e7b0_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e6c0f0_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e6d8b0_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e183b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6e490_0 name=_s0
o0000000002e183e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6d630_0 name=_s10
v0000000002e6df90_0 .net *"_s12", 0 0, L_00000000030b8300;  1 drivers
o0000000002e18448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6e350_0 name=_s2
v0000000002e6dd10_0 .net *"_s4", 0 0, L_00000000030b9700;  1 drivers
o0000000002e184a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6e3f0_0 name=_s8
v0000000002e6d950_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6c870_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030b9700 .functor MUXZ 1, o0000000002e18448, v0000000002e6d4f0_0, L_00000000030ba6a0, C4<>;
L_00000000030b9d40 .functor MUXZ 1, L_00000000030b9700, o0000000002e183b8, o0000000002e00088, C4<>;
L_00000000030b8300 .functor MUXZ 1, o0000000002e183e8, v0000000002e6d4f0_0, L_00000000030b89e0, C4<>;
L_00000000030b8da0 .functor MUXZ 1, L_00000000030b8300, o0000000002e184a8, o0000000002e00088, C4<>;
S_0000000002e80a30 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7e8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e6d090_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6c4b0_0 .net "d", 0 0, L_00000000030ba380;  alias, 1 drivers
v0000000002e6c550_0 .net "q", 0 0, v0000000002e6d4f0_0;  alias, 1 drivers
v0000000002e6da90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e6d4f0_0 .var "state", 0 0;
v0000000002e6d130_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e80bb0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e6c9b0_0 .net8 "Bitline1", 0 0, p0000000002e187d8;  1 drivers, strength-aware
v0000000002e6e530_0 .net8 "Bitline2", 0 0, p0000000002e18808;  1 drivers, strength-aware
v0000000002e6e030_0 .net "D", 0 0, L_00000000030b8620;  1 drivers
v0000000002e70fb0_0 .net "Q", 0 0, v0000000002e6ddb0_0;  1 drivers
v0000000002e6e990_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e6f390_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e6e8f0_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e18838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6ef30_0 name=_s0
o0000000002e18868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e70b50_0 name=_s10
v0000000002e6efd0_0 .net *"_s12", 0 0, L_00000000030b9de0;  1 drivers
o0000000002e188c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e71050_0 name=_s2
v0000000002e70e70_0 .net *"_s4", 0 0, L_00000000030b9980;  1 drivers
o0000000002e18928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e70330_0 name=_s8
v0000000002e6f110_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6f7f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030b9980 .functor MUXZ 1, o0000000002e188c8, v0000000002e6ddb0_0, L_00000000030ba6a0, C4<>;
L_00000000030b86c0 .functor MUXZ 1, L_00000000030b9980, o0000000002e18838, o0000000002e00088, C4<>;
L_00000000030b9de0 .functor MUXZ 1, o0000000002e18868, v0000000002e6ddb0_0, L_00000000030b89e0, C4<>;
L_00000000030ba4c0 .functor MUXZ 1, L_00000000030b9de0, o0000000002e18928, o0000000002e00088, C4<>;
S_0000000002e805b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e80bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e6cf50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6d9f0_0 .net "d", 0 0, L_00000000030b8620;  alias, 1 drivers
v0000000002e6c190_0 .net "q", 0 0, v0000000002e6ddb0_0;  alias, 1 drivers
v0000000002e6c910_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e6ddb0_0 .var "state", 0 0;
v0000000002e6de50_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e802b0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e703d0_0 .net8 "Bitline1", 0 0, p0000000002e18c58;  1 drivers, strength-aware
v0000000002e6f890_0 .net8 "Bitline2", 0 0, p0000000002e18c88;  1 drivers, strength-aware
v0000000002e6ea30_0 .net "D", 0 0, L_00000000030b8f80;  1 drivers
v0000000002e701f0_0 .net "Q", 0 0, v0000000002e70d30_0;  1 drivers
v0000000002e70a10_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e70010_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e6fa70_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e18cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e705b0_0 name=_s0
o0000000002e18ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6ff70_0 name=_s10
v0000000002e6ed50_0 .net *"_s12", 0 0, L_00000000030b8b20;  1 drivers
o0000000002e18d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6f1b0_0 name=_s2
v0000000002e70650_0 .net *"_s4", 0 0, L_00000000030b9020;  1 drivers
o0000000002e18da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e70f10_0 name=_s8
v0000000002e6edf0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e700b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030b9020 .functor MUXZ 1, o0000000002e18d48, v0000000002e70d30_0, L_00000000030ba6a0, C4<>;
L_00000000030ba560 .functor MUXZ 1, L_00000000030b9020, o0000000002e18cb8, o0000000002e00088, C4<>;
L_00000000030b8b20 .functor MUXZ 1, o0000000002e18ce8, v0000000002e70d30_0, L_00000000030b89e0, C4<>;
L_00000000030ba1a0 .functor MUXZ 1, L_00000000030b8b20, o0000000002e18da8, o0000000002e00088, C4<>;
S_0000000002e80430 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e802b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e6ecb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e70dd0_0 .net "d", 0 0, L_00000000030b8f80;  alias, 1 drivers
v0000000002e6fed0_0 .net "q", 0 0, v0000000002e70d30_0;  alias, 1 drivers
v0000000002e6f4d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e70d30_0 .var "state", 0 0;
v0000000002e6ec10_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e7fe30 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e6ee90_0 .net8 "Bitline1", 0 0, p0000000002e190d8;  1 drivers, strength-aware
v0000000002e6f6b0_0 .net8 "Bitline2", 0 0, p0000000002e19108;  1 drivers, strength-aware
v0000000002e70bf0_0 .net "D", 0 0, L_00000000030b9660;  1 drivers
v0000000002e70970_0 .net "Q", 0 0, v0000000002e6fb10_0;  1 drivers
v0000000002e6f430_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e70290_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e6f070_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e19138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e70470_0 name=_s0
o0000000002e19168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e706f0_0 name=_s10
v0000000002e6f9d0_0 .net *"_s12", 0 0, L_00000000030b8800;  1 drivers
o0000000002e191c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e6f2f0_0 name=_s2
v0000000002e70ab0_0 .net *"_s4", 0 0, L_00000000030b84e0;  1 drivers
o0000000002e19228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e708d0_0 name=_s8
v0000000002e6fbb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e70510_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030b84e0 .functor MUXZ 1, o0000000002e191c8, v0000000002e6fb10_0, L_00000000030ba6a0, C4<>;
L_00000000030b8580 .functor MUXZ 1, L_00000000030b84e0, o0000000002e19138, o0000000002e00088, C4<>;
L_00000000030b8800 .functor MUXZ 1, o0000000002e19168, v0000000002e6fb10_0, L_00000000030b89e0, C4<>;
L_00000000030b9840 .functor MUXZ 1, L_00000000030b8800, o0000000002e19228, o0000000002e00088, C4<>;
S_0000000002e80d30 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e6ead0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6f570_0 .net "d", 0 0, L_00000000030b9660;  alias, 1 drivers
v0000000002e6f610_0 .net "q", 0 0, v0000000002e6fb10_0;  alias, 1 drivers
v0000000002e6f250_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e6fb10_0 .var "state", 0 0;
v0000000002e6eb70_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e80730 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e6fcf0_0 .net8 "Bitline1", 0 0, p0000000002e19558;  1 drivers, strength-aware
v0000000002e70c90_0 .net8 "Bitline2", 0 0, p0000000002e19588;  1 drivers, strength-aware
v0000000002e6fd90_0 .net "D", 0 0, L_00000000030b95c0;  1 drivers
v0000000002e70150_0 .net "Q", 0 0, v0000000002e6f750_0;  1 drivers
v0000000002e730d0_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e73710_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e71a50_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e195b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e735d0_0 name=_s0
o0000000002e195e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e715f0_0 name=_s10
v0000000002e71ff0_0 .net *"_s12", 0 0, L_00000000030b9520;  1 drivers
o0000000002e19648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e71af0_0 name=_s2
v0000000002e71c30_0 .net *"_s4", 0 0, L_00000000030ba2e0;  1 drivers
o0000000002e196a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e72630_0 name=_s8
v0000000002e71cd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e72810_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030ba2e0 .functor MUXZ 1, o0000000002e19648, v0000000002e6f750_0, L_00000000030ba6a0, C4<>;
L_00000000030b9c00 .functor MUXZ 1, L_00000000030ba2e0, o0000000002e195b8, o0000000002e00088, C4<>;
L_00000000030b9520 .functor MUXZ 1, o0000000002e195e8, v0000000002e6f750_0, L_00000000030b89e0, C4<>;
L_00000000030b9340 .functor MUXZ 1, L_00000000030b9520, o0000000002e196a8, o0000000002e00088, C4<>;
S_0000000002e7f230 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e80730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e6fe30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e6f930_0 .net "d", 0 0, L_00000000030b95c0;  alias, 1 drivers
v0000000002e70790_0 .net "q", 0 0, v0000000002e6f750_0;  alias, 1 drivers
v0000000002e70830_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e6f750_0 .var "state", 0 0;
v0000000002e6fc50_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e808b0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e71730_0 .net8 "Bitline1", 0 0, p0000000002e199d8;  1 drivers, strength-aware
v0000000002e72310_0 .net8 "Bitline2", 0 0, p0000000002e19a08;  1 drivers, strength-aware
v0000000002e710f0_0 .net "D", 0 0, L_00000000030f8a40;  1 drivers
v0000000002e724f0_0 .net "Q", 0 0, v0000000002e71870_0;  1 drivers
v0000000002e71370_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e72ef0_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e712d0_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e19a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e71e10_0 name=_s0
o0000000002e19a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e71910_0 name=_s10
v0000000002e72590_0 .net *"_s12", 0 0, L_00000000030f82c0;  1 drivers
o0000000002e19ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e719b0_0 name=_s2
v0000000002e73850_0 .net *"_s4", 0 0, L_00000000030f8860;  1 drivers
o0000000002e19b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e737b0_0 name=_s8
v0000000002e728b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e73210_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f8860 .functor MUXZ 1, o0000000002e19ac8, v0000000002e71870_0, L_00000000030ba6a0, C4<>;
L_00000000030f89a0 .functor MUXZ 1, L_00000000030f8860, o0000000002e19a38, o0000000002e00088, C4<>;
L_00000000030f82c0 .functor MUXZ 1, o0000000002e19a68, v0000000002e71870_0, L_00000000030b89e0, C4<>;
L_00000000030f8d60 .functor MUXZ 1, L_00000000030f82c0, o0000000002e19b28, o0000000002e00088, C4<>;
S_0000000002e7f830 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e808b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e71d70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e71b90_0 .net "d", 0 0, L_00000000030f8a40;  alias, 1 drivers
v0000000002e73670_0 .net "q", 0 0, v0000000002e71870_0;  alias, 1 drivers
v0000000002e717d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e71870_0 .var "state", 0 0;
v0000000002e72090_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e7f0b0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e71eb0_0 .net8 "Bitline1", 0 0, p0000000002e19e58;  1 drivers, strength-aware
v0000000002e72f90_0 .net8 "Bitline2", 0 0, p0000000002e19e88;  1 drivers, strength-aware
v0000000002e71230_0 .net "D", 0 0, L_00000000030f6ba0;  1 drivers
v0000000002e72270_0 .net "Q", 0 0, v0000000002e721d0_0;  1 drivers
v0000000002e723b0_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e71f50_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e733f0_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e19eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e71550_0 name=_s0
o0000000002e19ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e73170_0 name=_s10
v0000000002e71410_0 .net *"_s12", 0 0, L_00000000030f8ae0;  1 drivers
o0000000002e19f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e71690_0 name=_s2
v0000000002e72450_0 .net *"_s4", 0 0, L_00000000030f8180;  1 drivers
o0000000002e19fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e73030_0 name=_s8
v0000000002e732b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e726d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f8180 .functor MUXZ 1, o0000000002e19f48, v0000000002e721d0_0, L_00000000030ba6a0, C4<>;
L_00000000030f7a00 .functor MUXZ 1, L_00000000030f8180, o0000000002e19eb8, o0000000002e00088, C4<>;
L_00000000030f8ae0 .functor MUXZ 1, o0000000002e19ee8, v0000000002e721d0_0, L_00000000030b89e0, C4<>;
L_00000000030f8b80 .functor MUXZ 1, L_00000000030f8ae0, o0000000002e19fa8, o0000000002e00088, C4<>;
S_0000000002e7f6b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7f0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e729f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e714b0_0 .net "d", 0 0, L_00000000030f6ba0;  alias, 1 drivers
v0000000002e71190_0 .net "q", 0 0, v0000000002e721d0_0;  alias, 1 drivers
v0000000002e72130_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e721d0_0 .var "state", 0 0;
v0000000002e72c70_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e7ffb0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e72db0_0 .net8 "Bitline1", 0 0, p0000000002e1a2d8;  1 drivers, strength-aware
v0000000002e72a90_0 .net8 "Bitline2", 0 0, p0000000002e1a308;  1 drivers, strength-aware
v0000000002e72b30_0 .net "D", 0 0, L_00000000030f7b40;  1 drivers
v0000000002e72e50_0 .net "Q", 0 0, v0000000002e73490_0;  1 drivers
v0000000002e73530_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e75c90_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e744d0_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e1a338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e738f0_0 name=_s0
o0000000002e1a368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e74cf0_0 name=_s10
v0000000002e756f0_0 .net *"_s12", 0 0, L_00000000030f8220;  1 drivers
o0000000002e1a3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e74f70_0 name=_s2
v0000000002e74e30_0 .net *"_s4", 0 0, L_00000000030f71e0;  1 drivers
o0000000002e1a428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e74d90_0 name=_s8
v0000000002e73f30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e74610_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f71e0 .functor MUXZ 1, o0000000002e1a3c8, v0000000002e73490_0, L_00000000030ba6a0, C4<>;
L_00000000030f7320 .functor MUXZ 1, L_00000000030f71e0, o0000000002e1a338, o0000000002e00088, C4<>;
L_00000000030f8220 .functor MUXZ 1, o0000000002e1a368, v0000000002e73490_0, L_00000000030b89e0, C4<>;
L_00000000030f7500 .functor MUXZ 1, L_00000000030f8220, o0000000002e1a428, o0000000002e00088, C4<>;
S_0000000002e7fb30 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7ffb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e73350_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e72bd0_0 .net "d", 0 0, L_00000000030f7b40;  alias, 1 drivers
v0000000002e72d10_0 .net "q", 0 0, v0000000002e73490_0;  alias, 1 drivers
v0000000002e72770_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e73490_0 .var "state", 0 0;
v0000000002e72950_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e7fcb0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e75470_0 .net8 "Bitline1", 0 0, p0000000002e1a758;  1 drivers, strength-aware
v0000000002e73df0_0 .net8 "Bitline2", 0 0, p0000000002e1a788;  1 drivers, strength-aware
v0000000002e750b0_0 .net "D", 0 0, L_00000000030f8cc0;  1 drivers
v0000000002e73e90_0 .net "Q", 0 0, v0000000002e74430_0;  1 drivers
v0000000002e75510_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e74750_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e74890_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e1a7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e75d30_0 name=_s0
o0000000002e1a7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e742f0_0 name=_s10
v0000000002e73c10_0 .net *"_s12", 0 0, L_00000000030f8360;  1 drivers
o0000000002e1a848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e76050_0 name=_s2
v0000000002e73b70_0 .net *"_s4", 0 0, L_00000000030f8680;  1 drivers
o0000000002e1a8a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e73990_0 name=_s8
v0000000002e74b10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e75150_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f8680 .functor MUXZ 1, o0000000002e1a848, v0000000002e74430_0, L_00000000030ba6a0, C4<>;
L_00000000030f6c40 .functor MUXZ 1, L_00000000030f8680, o0000000002e1a7b8, o0000000002e00088, C4<>;
L_00000000030f8360 .functor MUXZ 1, o0000000002e1a7e8, v0000000002e74430_0, L_00000000030b89e0, C4<>;
L_00000000030f8c20 .functor MUXZ 1, L_00000000030f8360, o0000000002e1a8a8, o0000000002e00088, C4<>;
S_0000000002e7f530 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7fcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e73ad0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e74a70_0 .net "d", 0 0, L_00000000030f8cc0;  alias, 1 drivers
v0000000002e755b0_0 .net "q", 0 0, v0000000002e74430_0;  alias, 1 drivers
v0000000002e75010_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e74430_0 .var "state", 0 0;
v0000000002e73cb0_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e7f9b0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e75970_0 .net8 "Bitline1", 0 0, p0000000002e1abd8;  1 drivers, strength-aware
v0000000002e74390_0 .net8 "Bitline2", 0 0, p0000000002e1ac08;  1 drivers, strength-aware
v0000000002e753d0_0 .net "D", 0 0, L_00000000030f8540;  1 drivers
v0000000002e75bf0_0 .net "Q", 0 0, v0000000002e746b0_0;  1 drivers
v0000000002e75e70_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e75dd0_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e73fd0_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e1ac38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e73a30_0 name=_s0
o0000000002e1ac68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e74070_0 name=_s10
v0000000002e747f0_0 .net *"_s12", 0 0, L_00000000030f7c80;  1 drivers
o0000000002e1acc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e74570_0 name=_s2
v0000000002e74110_0 .net *"_s4", 0 0, L_00000000030f8400;  1 drivers
o0000000002e1ad28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e74bb0_0 name=_s8
v0000000002e741b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e75830_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f8400 .functor MUXZ 1, o0000000002e1acc8, v0000000002e746b0_0, L_00000000030ba6a0, C4<>;
L_00000000030f8e00 .functor MUXZ 1, L_00000000030f8400, o0000000002e1ac38, o0000000002e00088, C4<>;
L_00000000030f7c80 .functor MUXZ 1, o0000000002e1ac68, v0000000002e746b0_0, L_00000000030b89e0, C4<>;
L_00000000030f84a0 .functor MUXZ 1, L_00000000030f7c80, o0000000002e1ad28, o0000000002e00088, C4<>;
S_0000000002e7f3b0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e7f9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e75790_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e73d50_0 .net "d", 0 0, L_00000000030f8540;  alias, 1 drivers
v0000000002e75330_0 .net "q", 0 0, v0000000002e746b0_0;  alias, 1 drivers
v0000000002e75650_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e746b0_0 .var "state", 0 0;
v0000000002e749d0_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e80130 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e74ed0_0 .net8 "Bitline1", 0 0, p0000000002e1b058;  1 drivers, strength-aware
v0000000002e751f0_0 .net8 "Bitline2", 0 0, p0000000002e1b088;  1 drivers, strength-aware
v0000000002e75290_0 .net "D", 0 0, L_00000000030f73c0;  1 drivers
v0000000002e75ab0_0 .net "Q", 0 0, v0000000002e75a10_0;  1 drivers
v0000000002e75b50_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e75fb0_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e785d0_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e1b0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e769b0_0 name=_s0
o0000000002e1b0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e77e50_0 name=_s10
v0000000002e765f0_0 .net *"_s12", 0 0, L_00000000030f85e0;  1 drivers
o0000000002e1b148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e77770_0 name=_s2
v0000000002e76690_0 .net *"_s4", 0 0, L_00000000030f8ea0;  1 drivers
o0000000002e1b1a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e76eb0_0 name=_s8
v0000000002e78490_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e77310_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f8ea0 .functor MUXZ 1, o0000000002e1b148, v0000000002e75a10_0, L_00000000030ba6a0, C4<>;
L_00000000030f7820 .functor MUXZ 1, L_00000000030f8ea0, o0000000002e1b0b8, o0000000002e00088, C4<>;
L_00000000030f85e0 .functor MUXZ 1, o0000000002e1b0e8, v0000000002e75a10_0, L_00000000030b89e0, C4<>;
L_00000000030f8720 .functor MUXZ 1, L_00000000030f85e0, o0000000002e1b1a8, o0000000002e00088, C4<>;
S_0000000002e80eb0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e80130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e74930_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e74250_0 .net "d", 0 0, L_00000000030f73c0;  alias, 1 drivers
v0000000002e75f10_0 .net "q", 0 0, v0000000002e75a10_0;  alias, 1 drivers
v0000000002e758d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e75a10_0 .var "state", 0 0;
v0000000002e74c50_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e83c40 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e76370_0 .net8 "Bitline1", 0 0, p0000000002e1b4d8;  1 drivers, strength-aware
v0000000002e77b30_0 .net8 "Bitline2", 0 0, p0000000002e1b508;  1 drivers, strength-aware
v0000000002e77ef0_0 .net "D", 0 0, L_00000000030f69c0;  1 drivers
v0000000002e77bd0_0 .net "Q", 0 0, v0000000002e778b0_0;  1 drivers
v0000000002e76870_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e767d0_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e76f50_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e1b538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e77950_0 name=_s0
o0000000002e1b568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e76af0_0 name=_s10
v0000000002e77270_0 .net *"_s12", 0 0, L_00000000030f87c0;  1 drivers
o0000000002e1b5c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e771d0_0 name=_s2
v0000000002e779f0_0 .net *"_s4", 0 0, L_00000000030f75a0;  1 drivers
o0000000002e1b628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e76ff0_0 name=_s8
v0000000002e77090_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e77a90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f75a0 .functor MUXZ 1, o0000000002e1b5c8, v0000000002e778b0_0, L_00000000030ba6a0, C4<>;
L_00000000030f6e20 .functor MUXZ 1, L_00000000030f75a0, o0000000002e1b538, o0000000002e00088, C4<>;
L_00000000030f87c0 .functor MUXZ 1, o0000000002e1b568, v0000000002e778b0_0, L_00000000030b89e0, C4<>;
L_00000000030f8f40 .functor MUXZ 1, L_00000000030f87c0, o0000000002e1b628, o0000000002e00088, C4<>;
S_0000000002e831c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e83c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e760f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e78350_0 .net "d", 0 0, L_00000000030f69c0;  alias, 1 drivers
v0000000002e77810_0 .net "q", 0 0, v0000000002e778b0_0;  alias, 1 drivers
v0000000002e764b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e778b0_0 .var "state", 0 0;
v0000000002e76230_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e83040 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002e7d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e780d0_0 .net8 "Bitline1", 0 0, p0000000002e1b958;  1 drivers, strength-aware
v0000000002e78670_0 .net8 "Bitline2", 0 0, p0000000002e1b988;  1 drivers, strength-aware
v0000000002e76730_0 .net "D", 0 0, L_00000000030f7000;  1 drivers
v0000000002e76910_0 .net "Q", 0 0, v0000000002e773b0_0;  1 drivers
v0000000002e77450_0 .net "ReadEnable1", 0 0, L_00000000030ba6a0;  alias, 1 drivers
v0000000002e76c30_0 .net "ReadEnable2", 0 0, L_00000000030b89e0;  alias, 1 drivers
v0000000002e76190_0 .net "WriteEnable", 0 0, L_00000000030b8ee0;  alias, 1 drivers
o0000000002e1b9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e78170_0 name=_s0
o0000000002e1b9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e77db0_0 name=_s10
v0000000002e76cd0_0 .net *"_s12", 0 0, L_00000000030f6ec0;  1 drivers
o0000000002e1ba48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e762d0_0 name=_s2
v0000000002e78710_0 .net *"_s4", 0 0, L_00000000030f6a60;  1 drivers
o0000000002e1baa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e774f0_0 name=_s8
v0000000002e782b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e78210_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030f6a60 .functor MUXZ 1, o0000000002e1ba48, v0000000002e773b0_0, L_00000000030ba6a0, C4<>;
L_00000000030f78c0 .functor MUXZ 1, L_00000000030f6a60, o0000000002e1b9b8, o0000000002e00088, C4<>;
L_00000000030f6ec0 .functor MUXZ 1, o0000000002e1b9e8, v0000000002e773b0_0, L_00000000030b89e0, C4<>;
L_00000000030f6f60 .functor MUXZ 1, L_00000000030f6ec0, o0000000002e1baa8, o0000000002e00088, C4<>;
S_0000000002e81240 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e83040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e76b90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e77130_0 .net "d", 0 0, L_00000000030f7000;  alias, 1 drivers
v0000000002e77c70_0 .net "q", 0 0, v0000000002e773b0_0;  alias, 1 drivers
v0000000002e77d10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e773b0_0 .var "state", 0 0;
v0000000002e76550_0 .net "wen", 0 0, L_00000000030b8ee0;  alias, 1 drivers
S_0000000002e82740 .scope module, "R14" "Register" 2 137, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002ea7ca0_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002ea7f20_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002ea7700_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002ea81a0_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  1 drivers
v0000000002ea8ec0_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  1 drivers
v0000000002ea8380_0 .net "WriteReg", 0 0, L_00000000030bb1e0;  1 drivers
v0000000002ea8560_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea7520_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030b9e80 .part o0000000002e049d8, 0, 1;
L_00000000030b9200 .part o0000000002e049d8, 1, 1;
L_00000000030b9160 .part o0000000002e049d8, 2, 1;
L_00000000030ba060 .part o0000000002e049d8, 3, 1;
L_00000000030ba740 .part o0000000002e049d8, 4, 1;
L_00000000030b8440 .part o0000000002e049d8, 5, 1;
L_00000000030bba00 .part o0000000002e049d8, 6, 1;
L_00000000030bc040 .part o0000000002e049d8, 7, 1;
L_00000000030bbb40 .part o0000000002e049d8, 8, 1;
L_00000000030bbaa0 .part o0000000002e049d8, 9, 1;
L_00000000030bb780 .part o0000000002e049d8, 10, 1;
L_00000000030baa60 .part o0000000002e049d8, 11, 1;
L_00000000030bb8c0 .part o0000000002e049d8, 12, 1;
L_00000000030bb820 .part o0000000002e049d8, 13, 1;
L_00000000030bb960 .part o0000000002e049d8, 14, 1;
L_00000000030bc900 .part o0000000002e049d8, 15, 1;
p0000000002e1bf88 .port I0000000002dac200, L_00000000030b9fc0;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002e1bf88;
p0000000002e1bfb8 .port I0000000002dac280, L_00000000030b98e0;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002e1bfb8;
p0000000002e1c468 .port I0000000002dac200, L_00000000030b81c0;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002e1c468;
p0000000002e1c498 .port I0000000002dac280, L_00000000030b90c0;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002e1c498;
p0000000002e1e3e8 .port I0000000002dac200, L_00000000030ba600;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002e1e3e8;
p0000000002e1e418 .port I0000000002dac280, L_00000000030b9b60;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002e1e418;
p0000000002e1e868 .port I0000000002dac200, L_00000000030b8940;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002e1e868;
p0000000002e1e898 .port I0000000002dac280, L_00000000030b9480;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002e1e898;
p0000000002e1ece8 .port I0000000002dac200, L_00000000030b9ac0;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002e1ece8;
p0000000002e1ed18 .port I0000000002dac280, L_00000000030ba100;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002e1ed18;
p0000000002e1f168 .port I0000000002dac200, L_00000000030ba880;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002e1f168;
p0000000002e1f198 .port I0000000002dac280, L_00000000030b8260;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002e1f198;
p0000000002e1f5e8 .port I0000000002dac200, L_00000000030b8bc0;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002e1f5e8;
p0000000002e1f618 .port I0000000002dac280, L_00000000030b8e40;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002e1f618;
p0000000002e1fa68 .port I0000000002dac200, L_00000000030bcae0;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002e1fa68;
p0000000002e1fa98 .port I0000000002dac280, L_00000000030bbe60;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002e1fa98;
p0000000002e1fee8 .port I0000000002dac200, L_00000000030bc5e0;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002e1fee8;
p0000000002e1ff18 .port I0000000002dac280, L_00000000030bc9a0;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002e1ff18;
p0000000002e20368 .port I0000000002dac200, L_00000000030bc360;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002e20368;
p0000000002e20398 .port I0000000002dac280, L_00000000030bc540;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002e20398;
p0000000002e1c8e8 .port I0000000002dac200, L_00000000030bbbe0;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002e1c8e8;
p0000000002e1c918 .port I0000000002dac280, L_00000000030bd120;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002e1c918;
p0000000002e1cd68 .port I0000000002dac200, L_00000000030bb320;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002e1cd68;
p0000000002e1cd98 .port I0000000002dac280, L_00000000030bb6e0;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002e1cd98;
p0000000002e1d1e8 .port I0000000002dac200, L_00000000030bb3c0;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002e1d1e8;
p0000000002e1d218 .port I0000000002dac280, L_00000000030bc7c0;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002e1d218;
p0000000002e1d668 .port I0000000002dac200, L_00000000030bc2c0;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002e1d668;
p0000000002e1d698 .port I0000000002dac280, L_00000000030bcfe0;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002e1d698;
p0000000002e1dae8 .port I0000000002dac200, L_00000000030bbc80;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002e1dae8;
p0000000002e1db18 .port I0000000002dac280, L_00000000030bc400;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002e1db18;
p0000000002e1df68 .port I0000000002dac200, L_00000000030bb460;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002e1df68;
p0000000002e1df98 .port I0000000002dac280, L_00000000030bcea0;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002e1df98;
S_0000000002e810c0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e792f0_0 .net8 "Bitline1", 0 0, p0000000002e1bf88;  1 drivers, strength-aware
v0000000002e78ad0_0 .net8 "Bitline2", 0 0, p0000000002e1bfb8;  1 drivers, strength-aware
v0000000002e7a010_0 .net "D", 0 0, L_00000000030b9e80;  1 drivers
v0000000002e7a290_0 .net "Q", 0 0, v0000000002e78530_0;  1 drivers
v0000000002e79f70_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002e78fd0_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002e79d90_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1c048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e791b0_0 name=_s0
o0000000002e1c078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7a650_0 name=_s10
v0000000002e78df0_0 .net *"_s12", 0 0, L_00000000030b97a0;  1 drivers
o0000000002e1c0d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7a0b0_0 name=_s2
v0000000002e78e90_0 .net *"_s4", 0 0, L_00000000030ba420;  1 drivers
o0000000002e1c138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7a150_0 name=_s8
v0000000002e79750_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e79890_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030ba420 .functor MUXZ 1, o0000000002e1c0d8, v0000000002e78530_0, L_00000000030bab00, C4<>;
L_00000000030b9fc0 .functor MUXZ 1, L_00000000030ba420, o0000000002e1c048, o0000000002e00088, C4<>;
L_00000000030b97a0 .functor MUXZ 1, o0000000002e1c078, v0000000002e78530_0, L_00000000030bad80, C4<>;
L_00000000030b98e0 .functor MUXZ 1, L_00000000030b97a0, o0000000002e1c138, o0000000002e00088, C4<>;
S_0000000002e813c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e810c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e77630_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e76410_0 .net "d", 0 0, L_00000000030b9e80;  alias, 1 drivers
v0000000002e776d0_0 .net "q", 0 0, v0000000002e78530_0;  alias, 1 drivers
v0000000002e783f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e78530_0 .var "state", 0 0;
v0000000002e7a330_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e840c0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e7add0_0 .net8 "Bitline1", 0 0, p0000000002e1c468;  1 drivers, strength-aware
v0000000002e79070_0 .net8 "Bitline2", 0 0, p0000000002e1c498;  1 drivers, strength-aware
v0000000002e7a5b0_0 .net "D", 0 0, L_00000000030b9200;  1 drivers
v0000000002e797f0_0 .net "Q", 0 0, v0000000002e7a470_0;  1 drivers
v0000000002e7a1f0_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002e79570_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002e788f0_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1c4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e78f30_0 name=_s0
o0000000002e1c4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e794d0_0 name=_s10
v0000000002e79cf0_0 .net *"_s12", 0 0, L_00000000030b9f20;  1 drivers
o0000000002e1c558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e78990_0 name=_s2
v0000000002e79430_0 .net *"_s4", 0 0, L_00000000030b83a0;  1 drivers
o0000000002e1c5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e79110_0 name=_s8
v0000000002e7ab50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e79e30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030b83a0 .functor MUXZ 1, o0000000002e1c558, v0000000002e7a470_0, L_00000000030bab00, C4<>;
L_00000000030b81c0 .functor MUXZ 1, L_00000000030b83a0, o0000000002e1c4c8, o0000000002e00088, C4<>;
L_00000000030b9f20 .functor MUXZ 1, o0000000002e1c4f8, v0000000002e7a470_0, L_00000000030bad80, C4<>;
L_00000000030b90c0 .functor MUXZ 1, L_00000000030b9f20, o0000000002e1c5b8, o0000000002e00088, C4<>;
S_0000000002e83940 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e840c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e7af10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e79390_0 .net "d", 0 0, L_00000000030b9200;  alias, 1 drivers
v0000000002e7a3d0_0 .net "q", 0 0, v0000000002e7a470_0;  alias, 1 drivers
v0000000002e7ad30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e7a470_0 .var "state", 0 0;
v0000000002e7a510_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e83ac0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e79ed0_0 .net8 "Bitline1", 0 0, p0000000002e1c8e8;  1 drivers, strength-aware
v0000000002e79930_0 .net8 "Bitline2", 0 0, p0000000002e1c918;  1 drivers, strength-aware
v0000000002e7ae70_0 .net "D", 0 0, L_00000000030bb780;  1 drivers
v0000000002e7aab0_0 .net "Q", 0 0, v0000000002e7a830_0;  1 drivers
v0000000002e79250_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002e799d0_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002e79b10_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1c948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7ac90_0 name=_s0
o0000000002e1c978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e79bb0_0 name=_s10
v0000000002e78c10_0 .net *"_s12", 0 0, L_00000000030bbd20;  1 drivers
o0000000002e1c9d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7b050_0 name=_s2
v0000000002e7a8d0_0 .net *"_s4", 0 0, L_00000000030bb0a0;  1 drivers
o0000000002e1ca38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7a970_0 name=_s8
v0000000002e79c50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e7aa10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bb0a0 .functor MUXZ 1, o0000000002e1c9d8, v0000000002e7a830_0, L_00000000030bab00, C4<>;
L_00000000030bbbe0 .functor MUXZ 1, L_00000000030bb0a0, o0000000002e1c948, o0000000002e00088, C4<>;
L_00000000030bbd20 .functor MUXZ 1, o0000000002e1c978, v0000000002e7a830_0, L_00000000030bad80, C4<>;
L_00000000030bd120 .functor MUXZ 1, L_00000000030bbd20, o0000000002e1ca38, o0000000002e00088, C4<>;
S_0000000002e82140 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e83ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e79610_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e7a6f0_0 .net "d", 0 0, L_00000000030bb780;  alias, 1 drivers
v0000000002e79a70_0 .net "q", 0 0, v0000000002e7a830_0;  alias, 1 drivers
v0000000002e7a790_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e7a830_0 .var "state", 0 0;
v0000000002e796b0_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e81b40 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e7c9f0_0 .net8 "Bitline1", 0 0, p0000000002e1cd68;  1 drivers, strength-aware
v0000000002e7beb0_0 .net8 "Bitline2", 0 0, p0000000002e1cd98;  1 drivers, strength-aware
v0000000002e7be10_0 .net "D", 0 0, L_00000000030baa60;  1 drivers
v0000000002e7c3b0_0 .net "Q", 0 0, v0000000002e78cb0_0;  1 drivers
v0000000002e7b410_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002e7b230_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002e7c630_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1cdc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7bc30_0 name=_s0
o0000000002e1cdf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7b370_0 name=_s10
v0000000002e7b690_0 .net *"_s12", 0 0, L_00000000030bc680;  1 drivers
o0000000002e1ce58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7bcd0_0 name=_s2
v0000000002e7c6d0_0 .net *"_s4", 0 0, L_00000000030bbf00;  1 drivers
o0000000002e1ceb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7c770_0 name=_s8
v0000000002e7bf50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e7b910_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bbf00 .functor MUXZ 1, o0000000002e1ce58, v0000000002e78cb0_0, L_00000000030bab00, C4<>;
L_00000000030bb320 .functor MUXZ 1, L_00000000030bbf00, o0000000002e1cdc8, o0000000002e00088, C4<>;
L_00000000030bc680 .functor MUXZ 1, o0000000002e1cdf8, v0000000002e78cb0_0, L_00000000030bad80, C4<>;
L_00000000030bb6e0 .functor MUXZ 1, L_00000000030bc680, o0000000002e1ceb8, o0000000002e00088, C4<>;
S_0000000002e81540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e81b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e7abf0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e78b70_0 .net "d", 0 0, L_00000000030baa60;  alias, 1 drivers
v0000000002e7afb0_0 .net "q", 0 0, v0000000002e78cb0_0;  alias, 1 drivers
v0000000002e78a30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e78cb0_0 .var "state", 0 0;
v0000000002e78d50_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e83f40 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e7c270_0 .net8 "Bitline1", 0 0, p0000000002e1d1e8;  1 drivers, strength-aware
v0000000002e7c310_0 .net8 "Bitline2", 0 0, p0000000002e1d218;  1 drivers, strength-aware
v0000000002e7bff0_0 .net "D", 0 0, L_00000000030bb8c0;  1 drivers
v0000000002e7ca90_0 .net "Q", 0 0, v0000000002e7bd70_0;  1 drivers
v0000000002e7c090_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002e7cb30_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002e7cd10_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1d248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7c590_0 name=_s0
o0000000002e1d278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7c810_0 name=_s10
v0000000002e7cbd0_0 .net *"_s12", 0 0, L_00000000030ba9c0;  1 drivers
o0000000002e1d2d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7c130_0 name=_s2
v0000000002e7b190_0 .net *"_s4", 0 0, L_00000000030bc720;  1 drivers
o0000000002e1d338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7b2d0_0 name=_s8
v0000000002e7cef0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e7bb90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bc720 .functor MUXZ 1, o0000000002e1d2d8, v0000000002e7bd70_0, L_00000000030bab00, C4<>;
L_00000000030bb3c0 .functor MUXZ 1, L_00000000030bc720, o0000000002e1d248, o0000000002e00088, C4<>;
L_00000000030ba9c0 .functor MUXZ 1, o0000000002e1d278, v0000000002e7bd70_0, L_00000000030bad80, C4<>;
L_00000000030bc7c0 .functor MUXZ 1, L_00000000030ba9c0, o0000000002e1d338, o0000000002e00088, C4<>;
S_0000000002e81cc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e83f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e7ce50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e7cdb0_0 .net "d", 0 0, L_00000000030bb8c0;  alias, 1 drivers
v0000000002e7b4b0_0 .net "q", 0 0, v0000000002e7bd70_0;  alias, 1 drivers
v0000000002e7b5f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e7bd70_0 .var "state", 0 0;
v0000000002e7b870_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e84e40 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e7c450_0 .net8 "Bitline1", 0 0, p0000000002e1d668;  1 drivers, strength-aware
v0000000002e7c4f0_0 .net8 "Bitline2", 0 0, p0000000002e1d698;  1 drivers, strength-aware
v0000000002e7c950_0 .net "D", 0 0, L_00000000030bb820;  1 drivers
v0000000002e7cf90_0 .net "Q", 0 0, v0000000002e7c1d0_0;  1 drivers
v0000000002e7b0f0_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002e7ba50_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002e7b7d0_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1d6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e7baf0_0 name=_s0
o0000000002e1d6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5edb0_0 name=_s10
v0000000002e5dc30_0 .net *"_s12", 0 0, L_00000000030bc0e0;  1 drivers
o0000000002e1d758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5d4b0_0 name=_s2
v0000000002e5d9b0_0 .net *"_s4", 0 0, L_00000000030baf60;  1 drivers
o0000000002e1d7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5ee50_0 name=_s8
v0000000002e5f530_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e5d5f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030baf60 .functor MUXZ 1, o0000000002e1d758, v0000000002e7c1d0_0, L_00000000030bab00, C4<>;
L_00000000030bc2c0 .functor MUXZ 1, L_00000000030baf60, o0000000002e1d6c8, o0000000002e00088, C4<>;
L_00000000030bc0e0 .functor MUXZ 1, o0000000002e1d6f8, v0000000002e7c1d0_0, L_00000000030bad80, C4<>;
L_00000000030bcfe0 .functor MUXZ 1, L_00000000030bc0e0, o0000000002e1d7b8, o0000000002e00088, C4<>;
S_0000000002e82d40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e84e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e7c8b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e7b9b0_0 .net "d", 0 0, L_00000000030bb820;  alias, 1 drivers
v0000000002e7b550_0 .net "q", 0 0, v0000000002e7c1d0_0;  alias, 1 drivers
v0000000002e7cc70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e7c1d0_0 .var "state", 0 0;
v0000000002e7b730_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e82bc0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e5dff0_0 .net8 "Bitline1", 0 0, p0000000002e1dae8;  1 drivers, strength-aware
v0000000002e5f170_0 .net8 "Bitline2", 0 0, p0000000002e1db18;  1 drivers, strength-aware
v0000000002e5d910_0 .net "D", 0 0, L_00000000030bb960;  1 drivers
v0000000002e5f210_0 .net "Q", 0 0, v0000000002e5dcd0_0;  1 drivers
v0000000002e5ebd0_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002e5e090_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002e5ec70_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1db48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5ed10_0 name=_s0
o0000000002e1db78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5f3f0_0 name=_s10
v0000000002e5f5d0_0 .net *"_s12", 0 0, L_00000000030bc860;  1 drivers
o0000000002e1dbd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5d870_0 name=_s2
v0000000002e5eef0_0 .net *"_s4", 0 0, L_00000000030bccc0;  1 drivers
o0000000002e1dc38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5e130_0 name=_s8
v0000000002e5dd70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e5de10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bccc0 .functor MUXZ 1, o0000000002e1dbd8, v0000000002e5dcd0_0, L_00000000030bab00, C4<>;
L_00000000030bbc80 .functor MUXZ 1, L_00000000030bccc0, o0000000002e1db48, o0000000002e00088, C4<>;
L_00000000030bc860 .functor MUXZ 1, o0000000002e1db78, v0000000002e5dcd0_0, L_00000000030bad80, C4<>;
L_00000000030bc400 .functor MUXZ 1, L_00000000030bc860, o0000000002e1dc38, o0000000002e00088, C4<>;
S_0000000002e82440 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e82bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e5df50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e5d7d0_0 .net "d", 0 0, L_00000000030bb960;  alias, 1 drivers
v0000000002e5ef90_0 .net "q", 0 0, v0000000002e5dcd0_0;  alias, 1 drivers
v0000000002e5f0d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e5dcd0_0 .var "state", 0 0;
v0000000002e5e630_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e82ec0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e5e1d0_0 .net8 "Bitline1", 0 0, p0000000002e1df68;  1 drivers, strength-aware
v0000000002e5e770_0 .net8 "Bitline2", 0 0, p0000000002e1df98;  1 drivers, strength-aware
v0000000002e5daf0_0 .net "D", 0 0, L_00000000030bc900;  1 drivers
v0000000002e5d2d0_0 .net "Q", 0 0, v0000000002e5deb0_0;  1 drivers
v0000000002e5e270_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002e5e310_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002e5f030_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1dfc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5ea90_0 name=_s0
o0000000002e1dff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5e3b0_0 name=_s10
v0000000002e5e8b0_0 .net *"_s12", 0 0, L_00000000030bc180;  1 drivers
o0000000002e1e058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5d690_0 name=_s2
v0000000002e5f2b0_0 .net *"_s4", 0 0, L_00000000030bbdc0;  1 drivers
o0000000002e1e0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5da50_0 name=_s8
v0000000002e5e950_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e5f350_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bbdc0 .functor MUXZ 1, o0000000002e1e058, v0000000002e5deb0_0, L_00000000030bab00, C4<>;
L_00000000030bb460 .functor MUXZ 1, L_00000000030bbdc0, o0000000002e1dfc8, o0000000002e00088, C4<>;
L_00000000030bc180 .functor MUXZ 1, o0000000002e1dff8, v0000000002e5deb0_0, L_00000000030bad80, C4<>;
L_00000000030bcea0 .functor MUXZ 1, L_00000000030bc180, o0000000002e1e0b8, o0000000002e00088, C4<>;
S_0000000002e816c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e82ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e5d0f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e5e6d0_0 .net "d", 0 0, L_00000000030bc900;  alias, 1 drivers
v0000000002e5e590_0 .net "q", 0 0, v0000000002e5deb0_0;  alias, 1 drivers
v0000000002e5d730_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e5deb0_0 .var "state", 0 0;
v0000000002e5e810_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e828c0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e5f710_0 .net8 "Bitline1", 0 0, p0000000002e1e3e8;  1 drivers, strength-aware
v0000000002e5db90_0 .net8 "Bitline2", 0 0, p0000000002e1e418;  1 drivers, strength-aware
v0000000002e5f7b0_0 .net "D", 0 0, L_00000000030b9160;  1 drivers
v0000000002e5f850_0 .net "Q", 0 0, v0000000002e5e4f0_0;  1 drivers
v0000000002e5d370_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002e5d190_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002e5d230_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1e448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5d410_0 name=_s0
o0000000002e1e478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5d550_0 name=_s10
v0000000002e5ffd0_0 .net *"_s12", 0 0, L_00000000030b88a0;  1 drivers
o0000000002e1e4d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e61a10_0 name=_s2
v0000000002e618d0_0 .net *"_s4", 0 0, L_00000000030b8d00;  1 drivers
o0000000002e1e538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e60a70_0 name=_s8
v0000000002e609d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e5f990_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030b8d00 .functor MUXZ 1, o0000000002e1e4d8, v0000000002e5e4f0_0, L_00000000030bab00, C4<>;
L_00000000030ba600 .functor MUXZ 1, L_00000000030b8d00, o0000000002e1e448, o0000000002e00088, C4<>;
L_00000000030b88a0 .functor MUXZ 1, o0000000002e1e478, v0000000002e5e4f0_0, L_00000000030bad80, C4<>;
L_00000000030b9b60 .functor MUXZ 1, L_00000000030b88a0, o0000000002e1e538, o0000000002e00088, C4<>;
S_0000000002e81e40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e828c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e5f490_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e5e450_0 .net "d", 0 0, L_00000000030b9160;  alias, 1 drivers
v0000000002e5e9f0_0 .net "q", 0 0, v0000000002e5e4f0_0;  alias, 1 drivers
v0000000002e5eb30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e5e4f0_0 .var "state", 0 0;
v0000000002e5f670_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e81fc0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e61330_0 .net8 "Bitline1", 0 0, p0000000002e1e868;  1 drivers, strength-aware
v0000000002e60750_0 .net8 "Bitline2", 0 0, p0000000002e1e898;  1 drivers, strength-aware
v0000000002e607f0_0 .net "D", 0 0, L_00000000030ba060;  1 drivers
v0000000002e60bb0_0 .net "Q", 0 0, v0000000002e60390_0;  1 drivers
v0000000002e602f0_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002e61ab0_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002e601b0_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1e8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5fc10_0 name=_s0
o0000000002e1e8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e62050_0 name=_s10
v0000000002e60c50_0 .net *"_s12", 0 0, L_00000000030b93e0;  1 drivers
o0000000002e1e958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e60e30_0 name=_s2
v0000000002e60f70_0 .net *"_s4", 0 0, L_00000000030ba240;  1 drivers
o0000000002e1e9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e60cf0_0 name=_s8
v0000000002e61010_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e610b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030ba240 .functor MUXZ 1, o0000000002e1e958, v0000000002e60390_0, L_00000000030bab00, C4<>;
L_00000000030b8940 .functor MUXZ 1, L_00000000030ba240, o0000000002e1e8c8, o0000000002e00088, C4<>;
L_00000000030b93e0 .functor MUXZ 1, o0000000002e1e8f8, v0000000002e60390_0, L_00000000030bad80, C4<>;
L_00000000030b9480 .functor MUXZ 1, L_00000000030b93e0, o0000000002e1e9b8, o0000000002e00088, C4<>;
S_0000000002e81840 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e81fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e60d90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e61470_0 .net "d", 0 0, L_00000000030ba060;  alias, 1 drivers
v0000000002e61510_0 .net "q", 0 0, v0000000002e60390_0;  alias, 1 drivers
v0000000002e60b10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e60390_0 .var "state", 0 0;
v0000000002e61790_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e822c0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e611f0_0 .net8 "Bitline1", 0 0, p0000000002e1ece8;  1 drivers, strength-aware
v0000000002e5fa30_0 .net8 "Bitline2", 0 0, p0000000002e1ed18;  1 drivers, strength-aware
v0000000002e5fcb0_0 .net "D", 0 0, L_00000000030ba740;  1 drivers
v0000000002e615b0_0 .net "Q", 0 0, v0000000002e60890_0;  1 drivers
v0000000002e61290_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002e5fd50_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002e613d0_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1ed48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e61970_0 name=_s0
o0000000002e1ed78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e61650_0 name=_s10
v0000000002e5fb70_0 .net *"_s12", 0 0, L_00000000030b9ca0;  1 drivers
o0000000002e1edd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5fad0_0 name=_s2
v0000000002e616f0_0 .net *"_s4", 0 0, L_00000000030b9a20;  1 drivers
o0000000002e1ee38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e61dd0_0 name=_s8
v0000000002e61830_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e61b50_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030b9a20 .functor MUXZ 1, o0000000002e1edd8, v0000000002e60890_0, L_00000000030bab00, C4<>;
L_00000000030b9ac0 .functor MUXZ 1, L_00000000030b9a20, o0000000002e1ed48, o0000000002e00088, C4<>;
L_00000000030b9ca0 .functor MUXZ 1, o0000000002e1ed78, v0000000002e60890_0, L_00000000030bad80, C4<>;
L_00000000030ba100 .functor MUXZ 1, L_00000000030b9ca0, o0000000002e1ee38, o0000000002e00088, C4<>;
S_0000000002e84240 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e822c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e61150_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e606b0_0 .net "d", 0 0, L_00000000030ba740;  alias, 1 drivers
v0000000002e60ed0_0 .net "q", 0 0, v0000000002e60890_0;  alias, 1 drivers
v0000000002e60070_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e60890_0 .var "state", 0 0;
v0000000002e60250_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e825c0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e61d30_0 .net8 "Bitline1", 0 0, p0000000002e1f168;  1 drivers, strength-aware
v0000000002e61e70_0 .net8 "Bitline2", 0 0, p0000000002e1f198;  1 drivers, strength-aware
v0000000002e604d0_0 .net "D", 0 0, L_00000000030b8440;  1 drivers
v0000000002e61f10_0 .net "Q", 0 0, v0000000002e5f8f0_0;  1 drivers
v0000000002e61fb0_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002e5fe90_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002e60570_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1f1c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e5ff30_0 name=_s0
o0000000002e1f1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e60110_0 name=_s10
v0000000002e60610_0 .net *"_s12", 0 0, L_00000000030ba920;  1 drivers
o0000000002e1f258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea4280_0 name=_s2
v0000000002ea63a0_0 .net *"_s4", 0 0, L_00000000030ba7e0;  1 drivers
o0000000002e1f2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea4fa0_0 name=_s8
v0000000002ea4dc0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea4e60_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030ba7e0 .functor MUXZ 1, o0000000002e1f258, v0000000002e5f8f0_0, L_00000000030bab00, C4<>;
L_00000000030ba880 .functor MUXZ 1, L_00000000030ba7e0, o0000000002e1f1c8, o0000000002e00088, C4<>;
L_00000000030ba920 .functor MUXZ 1, o0000000002e1f1f8, v0000000002e5f8f0_0, L_00000000030bad80, C4<>;
L_00000000030b8260 .functor MUXZ 1, L_00000000030ba920, o0000000002e1f2b8, o0000000002e00088, C4<>;
S_0000000002e84b40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e825c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e61c90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e60930_0 .net "d", 0 0, L_00000000030b8440;  alias, 1 drivers
v0000000002e61bf0_0 .net "q", 0 0, v0000000002e5f8f0_0;  alias, 1 drivers
v0000000002e60430_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e5f8f0_0 .var "state", 0 0;
v0000000002e5fdf0_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e83340 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea4d20_0 .net8 "Bitline1", 0 0, p0000000002e1f5e8;  1 drivers, strength-aware
v0000000002ea57c0_0 .net8 "Bitline2", 0 0, p0000000002e1f618;  1 drivers, strength-aware
v0000000002ea4b40_0 .net "D", 0 0, L_00000000030bba00;  1 drivers
v0000000002ea4320_0 .net "Q", 0 0, v0000000002ea4f00_0;  1 drivers
v0000000002ea52c0_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002ea5360_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002ea5e00_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1f648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea5ae0_0 name=_s0
o0000000002e1f678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea4c80_0 name=_s10
v0000000002ea5720_0 .net *"_s12", 0 0, L_00000000030b8c60;  1 drivers
o0000000002e1f6d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea46e0_0 name=_s2
v0000000002ea5cc0_0 .net *"_s4", 0 0, L_00000000030b8a80;  1 drivers
o0000000002e1f738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea4640_0 name=_s8
v0000000002ea5900_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea6300_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030b8a80 .functor MUXZ 1, o0000000002e1f6d8, v0000000002ea4f00_0, L_00000000030bab00, C4<>;
L_00000000030b8bc0 .functor MUXZ 1, L_00000000030b8a80, o0000000002e1f648, o0000000002e00088, C4<>;
L_00000000030b8c60 .functor MUXZ 1, o0000000002e1f678, v0000000002ea4f00_0, L_00000000030bad80, C4<>;
L_00000000030b8e40 .functor MUXZ 1, L_00000000030b8c60, o0000000002e1f738, o0000000002e00088, C4<>;
S_0000000002e819c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e83340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea4140_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea5680_0 .net "d", 0 0, L_00000000030bba00;  alias, 1 drivers
v0000000002ea55e0_0 .net "q", 0 0, v0000000002ea4f00_0;  alias, 1 drivers
v0000000002ea4780_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea4f00_0 .var "state", 0 0;
v0000000002ea5860_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e834c0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea4a00_0 .net8 "Bitline1", 0 0, p0000000002e1fa68;  1 drivers, strength-aware
v0000000002ea66c0_0 .net8 "Bitline2", 0 0, p0000000002e1fa98;  1 drivers, strength-aware
v0000000002ea5ea0_0 .net "D", 0 0, L_00000000030bc040;  1 drivers
v0000000002ea6760_0 .net "Q", 0 0, v0000000002ea5d60_0;  1 drivers
v0000000002ea59a0_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002ea5400_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002ea5a40_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1fac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea5180_0 name=_s0
o0000000002e1faf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea64e0_0 name=_s10
v0000000002ea4820_0 .net *"_s12", 0 0, L_00000000030bbfa0;  1 drivers
o0000000002e1fb58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea5b80_0 name=_s2
v0000000002ea43c0_0 .net *"_s4", 0 0, L_00000000030baec0;  1 drivers
o0000000002e1fbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea48c0_0 name=_s8
v0000000002ea6800_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea5c20_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030baec0 .functor MUXZ 1, o0000000002e1fb58, v0000000002ea5d60_0, L_00000000030bab00, C4<>;
L_00000000030bcae0 .functor MUXZ 1, L_00000000030baec0, o0000000002e1fac8, o0000000002e00088, C4<>;
L_00000000030bbfa0 .functor MUXZ 1, o0000000002e1faf8, v0000000002ea5d60_0, L_00000000030bad80, C4<>;
L_00000000030bbe60 .functor MUXZ 1, L_00000000030bbfa0, o0000000002e1fbb8, o0000000002e00088, C4<>;
S_0000000002e83640 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e834c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea6580_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea6620_0 .net "d", 0 0, L_00000000030bc040;  alias, 1 drivers
v0000000002ea6440_0 .net "q", 0 0, v0000000002ea5d60_0;  alias, 1 drivers
v0000000002ea5040_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea5d60_0 .var "state", 0 0;
v0000000002ea50e0_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e843c0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea6080_0 .net8 "Bitline1", 0 0, p0000000002e1fee8;  1 drivers, strength-aware
v0000000002ea4960_0 .net8 "Bitline2", 0 0, p0000000002e1ff18;  1 drivers, strength-aware
v0000000002ea5540_0 .net "D", 0 0, L_00000000030bbb40;  1 drivers
v0000000002ea61c0_0 .net "Q", 0 0, v0000000002ea5fe0_0;  1 drivers
v0000000002ea4500_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002ea68a0_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002ea6260_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e1ff48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea41e0_0 name=_s0
o0000000002e1ff78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea45a0_0 name=_s10
v0000000002ea4aa0_0 .net *"_s12", 0 0, L_00000000030bb280;  1 drivers
o0000000002e1ffd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea4be0_0 name=_s2
v0000000002ea6da0_0 .net *"_s4", 0 0, L_00000000030bcc20;  1 drivers
o0000000002e20038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea6d00_0 name=_s8
v0000000002ea8920_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea89c0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bcc20 .functor MUXZ 1, o0000000002e1ffd8, v0000000002ea5fe0_0, L_00000000030bab00, C4<>;
L_00000000030bc5e0 .functor MUXZ 1, L_00000000030bcc20, o0000000002e1ff48, o0000000002e00088, C4<>;
L_00000000030bb280 .functor MUXZ 1, o0000000002e1ff78, v0000000002ea5fe0_0, L_00000000030bad80, C4<>;
L_00000000030bc9a0 .functor MUXZ 1, L_00000000030bb280, o0000000002e20038, o0000000002e00088, C4<>;
S_0000000002e84540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e843c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea6120_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea5f40_0 .net "d", 0 0, L_00000000030bbb40;  alias, 1 drivers
v0000000002ea5220_0 .net "q", 0 0, v0000000002ea5fe0_0;  alias, 1 drivers
v0000000002ea4460_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea5fe0_0 .var "state", 0 0;
v0000000002ea54a0_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e846c0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002e82740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea7340_0 .net8 "Bitline1", 0 0, p0000000002e20368;  1 drivers, strength-aware
v0000000002ea8420_0 .net8 "Bitline2", 0 0, p0000000002e20398;  1 drivers, strength-aware
v0000000002ea8ce0_0 .net "D", 0 0, L_00000000030bbaa0;  1 drivers
v0000000002ea7de0_0 .net "Q", 0 0, v0000000002ea8f60_0;  1 drivers
v0000000002ea84c0_0 .net "ReadEnable1", 0 0, L_00000000030bab00;  alias, 1 drivers
v0000000002ea6a80_0 .net "ReadEnable2", 0 0, L_00000000030bad80;  alias, 1 drivers
v0000000002ea8060_0 .net "WriteEnable", 0 0, L_00000000030bb1e0;  alias, 1 drivers
o0000000002e203c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea69e0_0 name=_s0
o0000000002e203f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea75c0_0 name=_s10
v0000000002ea7660_0 .net *"_s12", 0 0, L_00000000030bac40;  1 drivers
o0000000002e20458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea6f80_0 name=_s2
v0000000002ea7c00_0 .net *"_s4", 0 0, L_00000000030bc220;  1 drivers
o0000000002e204b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea6940_0 name=_s8
v0000000002ea7d40_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea9000_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bc220 .functor MUXZ 1, o0000000002e20458, v0000000002ea8f60_0, L_00000000030bab00, C4<>;
L_00000000030bc360 .functor MUXZ 1, L_00000000030bc220, o0000000002e203c8, o0000000002e00088, C4<>;
L_00000000030bac40 .functor MUXZ 1, o0000000002e203f8, v0000000002ea8f60_0, L_00000000030bad80, C4<>;
L_00000000030bc540 .functor MUXZ 1, L_00000000030bac40, o0000000002e204b8, o0000000002e00088, C4<>;
S_0000000002e82a40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e846c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea7e80_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea8c40_0 .net "d", 0 0, L_00000000030bbaa0;  alias, 1 drivers
v0000000002ea8100_0 .net "q", 0 0, v0000000002ea8f60_0;  alias, 1 drivers
v0000000002ea7ac0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea8f60_0 .var "state", 0 0;
v0000000002ea7b60_0 .net "wen", 0 0, L_00000000030bb1e0;  alias, 1 drivers
S_0000000002e837c0 .scope module, "R15" "Register" 2 146, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002eb3dc0_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002e97620_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002e95640_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002e95820_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  1 drivers
v0000000002e96c20_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  1 drivers
v0000000002e95be0_0 .net "WriteReg", 0 0, L_00000000030c1900;  1 drivers
v0000000002e95460_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e96d60_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bca40 .part o0000000002e049d8, 0, 1;
L_00000000030bcf40 .part o0000000002e049d8, 1, 1;
L_00000000030bb640 .part o0000000002e049d8, 2, 1;
L_00000000030bede0 .part o0000000002e049d8, 3, 1;
L_00000000030bdb20 .part o0000000002e049d8, 4, 1;
L_00000000030bd300 .part o0000000002e049d8, 5, 1;
L_00000000030be3e0 .part o0000000002e049d8, 6, 1;
L_00000000030bea20 .part o0000000002e049d8, 7, 1;
L_00000000030bd940 .part o0000000002e049d8, 8, 1;
L_00000000030bdda0 .part o0000000002e049d8, 9, 1;
L_00000000030be840 .part o0000000002e049d8, 10, 1;
L_00000000030bd440 .part o0000000002e049d8, 11, 1;
L_00000000030bdee0 .part o0000000002e049d8, 12, 1;
L_00000000030bf100 .part o0000000002e049d8, 13, 1;
L_00000000030bf600 .part o0000000002e049d8, 14, 1;
L_00000000030c1ea0 .part o0000000002e049d8, 15, 1;
p0000000002e20998 .port I0000000002dac200, L_00000000030bc4a0;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002e20998;
p0000000002e209c8 .port I0000000002dac280, L_00000000030bcd60;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002e209c8;
p0000000002e20e78 .port I0000000002dac200, L_00000000030bcb80;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002e20e78;
p0000000002e20ea8 .port I0000000002dac280, L_00000000030bce00;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002e20ea8;
p0000000002e22df8 .port I0000000002dac200, L_00000000030bb000;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002e22df8;
p0000000002e22e28 .port I0000000002dac280, L_00000000030bb5a0;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002e22e28;
p0000000002e23278 .port I0000000002dac200, L_00000000030be0c0;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002e23278;
p0000000002e232a8 .port I0000000002dac280, L_00000000030bd6c0;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002e232a8;
p0000000002e236f8 .port I0000000002dac200, L_00000000030bdf80;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002e236f8;
p0000000002e23728 .port I0000000002dac280, L_00000000030bf4c0;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002e23728;
p0000000002e23b78 .port I0000000002dac200, L_00000000030be2a0;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002e23b78;
p0000000002e23ba8 .port I0000000002dac280, L_00000000030bf2e0;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002e23ba8;
p0000000002e23ff8 .port I0000000002dac200, L_00000000030bdc60;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002e23ff8;
p0000000002e24028 .port I0000000002dac280, L_00000000030bdd00;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002e24028;
p0000000002e24478 .port I0000000002dac200, L_00000000030beac0;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002e24478;
p0000000002e244a8 .port I0000000002dac280, L_00000000030bd8a0;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002e244a8;
p0000000002e248f8 .port I0000000002dac200, L_00000000030bed40;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002e248f8;
p0000000002e24928 .port I0000000002dac280, L_00000000030bd9e0;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002e24928;
p0000000002e24d78 .port I0000000002dac200, L_00000000030befc0;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002e24d78;
p0000000002e24da8 .port I0000000002dac280, L_00000000030bf6a0;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002e24da8;
p0000000002e212f8 .port I0000000002dac200, L_00000000030bd760;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002e212f8;
p0000000002e21328 .port I0000000002dac280, L_00000000030be700;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002e21328;
p0000000002e21778 .port I0000000002dac200, L_00000000030bf560;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002e21778;
p0000000002e217a8 .port I0000000002dac280, L_00000000030be980;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002e217a8;
p0000000002e21bf8 .port I0000000002dac200, L_00000000030bd800;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002e21bf8;
p0000000002e21c28 .port I0000000002dac280, L_00000000030be5c0;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002e21c28;
p0000000002e22078 .port I0000000002dac200, L_00000000030bec00;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002e22078;
p0000000002e220a8 .port I0000000002dac280, L_00000000030bd4e0;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002e220a8;
p0000000002e224f8 .port I0000000002dac200, L_00000000030bf1a0;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002e224f8;
p0000000002e22528 .port I0000000002dac280, L_00000000030bd580;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002e22528;
p0000000002e22978 .port I0000000002dac200, L_00000000030bf7e0;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002e22978;
p0000000002e229a8 .port I0000000002dac280, L_00000000030bf920;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002e229a8;
S_0000000002e83dc0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea8740_0 .net8 "Bitline1", 0 0, p0000000002e20998;  1 drivers, strength-aware
v0000000002ea8240_0 .net8 "Bitline2", 0 0, p0000000002e209c8;  1 drivers, strength-aware
v0000000002ea87e0_0 .net "D", 0 0, L_00000000030bca40;  1 drivers
v0000000002ea8d80_0 .net "Q", 0 0, v0000000002ea73e0_0;  1 drivers
v0000000002ea77a0_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002ea7020_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002ea70c0_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e20a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea8e20_0 name=_s0
o0000000002e20a88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea8880_0 name=_s10
v0000000002ea6bc0_0 .net *"_s12", 0 0, L_00000000030baba0;  1 drivers
o0000000002e20ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea6b20_0 name=_s2
v0000000002ea6c60_0 .net *"_s4", 0 0, L_00000000030bb140;  1 drivers
o0000000002e20b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea82e0_0 name=_s8
v0000000002ea8ba0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea6e40_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bb140 .functor MUXZ 1, o0000000002e20ae8, v0000000002ea73e0_0, L_00000000030bf9c0, C4<>;
L_00000000030bc4a0 .functor MUXZ 1, L_00000000030bb140, o0000000002e20a58, o0000000002e00088, C4<>;
L_00000000030baba0 .functor MUXZ 1, o0000000002e20a88, v0000000002ea73e0_0, L_00000000030bfec0, C4<>;
L_00000000030bcd60 .functor MUXZ 1, L_00000000030baba0, o0000000002e20b48, o0000000002e00088, C4<>;
S_0000000002e84840 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e83dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea8a60_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea7fc0_0 .net "d", 0 0, L_00000000030bca40;  alias, 1 drivers
v0000000002ea8b00_0 .net "q", 0 0, v0000000002ea73e0_0;  alias, 1 drivers
v0000000002ea8600_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea73e0_0 .var "state", 0 0;
v0000000002ea86a0_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002e849c0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea7840_0 .net8 "Bitline1", 0 0, p0000000002e20e78;  1 drivers, strength-aware
v0000000002ea78e0_0 .net8 "Bitline2", 0 0, p0000000002e20ea8;  1 drivers, strength-aware
v0000000002ea7980_0 .net "D", 0 0, L_00000000030bcf40;  1 drivers
v0000000002ea7a20_0 .net "Q", 0 0, v0000000002ea72a0_0;  1 drivers
v0000000002eaacc0_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eaa0e0_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eaa360_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e20ed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea9b40_0 name=_s0
o0000000002e20f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eab260_0 name=_s10
v0000000002eab6c0_0 .net *"_s12", 0 0, L_00000000030bace0;  1 drivers
o0000000002e20f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaad60_0 name=_s2
v0000000002eab760_0 .net *"_s4", 0 0, L_00000000030bb500;  1 drivers
o0000000002e20fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaa720_0 name=_s8
v0000000002ea9dc0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea9140_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bb500 .functor MUXZ 1, o0000000002e20f68, v0000000002ea72a0_0, L_00000000030bf9c0, C4<>;
L_00000000030bcb80 .functor MUXZ 1, L_00000000030bb500, o0000000002e20ed8, o0000000002e00088, C4<>;
L_00000000030bace0 .functor MUXZ 1, o0000000002e20f08, v0000000002ea72a0_0, L_00000000030bfec0, C4<>;
L_00000000030bce00 .functor MUXZ 1, L_00000000030bace0, o0000000002e20fc8, o0000000002e00088, C4<>;
S_0000000002e84cc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002e849c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea90a0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea6ee0_0 .net "d", 0 0, L_00000000030bcf40;  alias, 1 drivers
v0000000002ea7160_0 .net "q", 0 0, v0000000002ea72a0_0;  alias, 1 drivers
v0000000002ea7200_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea72a0_0 .var "state", 0 0;
v0000000002ea7480_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebe300 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eaa2c0_0 .net8 "Bitline1", 0 0, p0000000002e212f8;  1 drivers, strength-aware
v0000000002eaa9a0_0 .net8 "Bitline2", 0 0, p0000000002e21328;  1 drivers, strength-aware
v0000000002eaa040_0 .net "D", 0 0, L_00000000030be840;  1 drivers
v0000000002eaa180_0 .net "Q", 0 0, v0000000002ea9fa0_0;  1 drivers
v0000000002ea95a0_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eab1c0_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002ea98c0_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e21358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaa680_0 name=_s0
o0000000002e21388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaa5e0_0 name=_s10
v0000000002ea9280_0 .net *"_s12", 0 0, L_00000000030bef20;  1 drivers
o0000000002e213e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaaae0_0 name=_s2
v0000000002eab620_0 .net *"_s4", 0 0, L_00000000030be480;  1 drivers
o0000000002e21448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaac20_0 name=_s8
v0000000002ea9500_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eaa860_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030be480 .functor MUXZ 1, o0000000002e213e8, v0000000002ea9fa0_0, L_00000000030bf9c0, C4<>;
L_00000000030bd760 .functor MUXZ 1, L_00000000030be480, o0000000002e21358, o0000000002e00088, C4<>;
L_00000000030bef20 .functor MUXZ 1, o0000000002e21388, v0000000002ea9fa0_0, L_00000000030bfec0, C4<>;
L_00000000030be700 .functor MUXZ 1, L_00000000030bef20, o0000000002e21448, o0000000002e00088, C4<>;
S_0000000002ec0880 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebe300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eaa900_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea9f00_0 .net "d", 0 0, L_00000000030be840;  alias, 1 drivers
v0000000002eaa220_0 .net "q", 0 0, v0000000002ea9fa0_0;  alias, 1 drivers
v0000000002ea9820_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea9fa0_0 .var "state", 0 0;
v0000000002ea9aa0_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ec0280 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eaa540_0 .net8 "Bitline1", 0 0, p0000000002e21778;  1 drivers, strength-aware
v0000000002ea9d20_0 .net8 "Bitline2", 0 0, p0000000002e217a8;  1 drivers, strength-aware
v0000000002eaab80_0 .net "D", 0 0, L_00000000030bd440;  1 drivers
v0000000002eab580_0 .net "Q", 0 0, v0000000002ea9460_0;  1 drivers
v0000000002ea9e60_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eaae00_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eaaea0_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e217d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaa7c0_0 name=_s0
o0000000002e21808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaaf40_0 name=_s10
v0000000002eaafe0_0 .net *"_s12", 0 0, L_00000000030be520;  1 drivers
o0000000002e21868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eab080_0 name=_s2
v0000000002eab120_0 .net *"_s4", 0 0, L_00000000030be020;  1 drivers
o0000000002e218c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eab800_0 name=_s8
v0000000002eab300_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eab3a0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030be020 .functor MUXZ 1, o0000000002e21868, v0000000002ea9460_0, L_00000000030bf9c0, C4<>;
L_00000000030bf560 .functor MUXZ 1, L_00000000030be020, o0000000002e217d8, o0000000002e00088, C4<>;
L_00000000030be520 .functor MUXZ 1, o0000000002e21808, v0000000002ea9460_0, L_00000000030bfec0, C4<>;
L_00000000030be980 .functor MUXZ 1, L_00000000030be520, o0000000002e218c8, o0000000002e00088, C4<>;
S_0000000002ec0a00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec0280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eaa400_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eaa4a0_0 .net "d", 0 0, L_00000000030bd440;  alias, 1 drivers
v0000000002ea9be0_0 .net "q", 0 0, v0000000002ea9460_0;  alias, 1 drivers
v0000000002ea9c80_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea9460_0 .var "state", 0 0;
v0000000002eaaa40_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebf080 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea9640_0 .net8 "Bitline1", 0 0, p0000000002e21bf8;  1 drivers, strength-aware
v0000000002ea96e0_0 .net8 "Bitline2", 0 0, p0000000002e21c28;  1 drivers, strength-aware
v0000000002ea9780_0 .net "D", 0 0, L_00000000030bdee0;  1 drivers
v0000000002ea9960_0 .net "Q", 0 0, v0000000002ea9320_0;  1 drivers
v0000000002ea9a00_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002ead380_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eac480_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e21c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eade20_0 name=_s0
o0000000002e21c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eacde0_0 name=_s10
v0000000002eacf20_0 .net *"_s12", 0 0, L_00000000030beb60;  1 drivers
o0000000002e21ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eac520_0 name=_s2
v0000000002eadec0_0 .net *"_s4", 0 0, L_00000000030bde40;  1 drivers
o0000000002e21d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eadb00_0 name=_s8
v0000000002eac7a0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ead420_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bde40 .functor MUXZ 1, o0000000002e21ce8, v0000000002ea9320_0, L_00000000030bf9c0, C4<>;
L_00000000030bd800 .functor MUXZ 1, L_00000000030bde40, o0000000002e21c58, o0000000002e00088, C4<>;
L_00000000030beb60 .functor MUXZ 1, o0000000002e21c88, v0000000002ea9320_0, L_00000000030bfec0, C4<>;
L_00000000030be5c0 .functor MUXZ 1, L_00000000030beb60, o0000000002e21d48, o0000000002e00088, C4<>;
S_0000000002ebd280 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebf080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eab440_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eab4e0_0 .net "d", 0 0, L_00000000030bdee0;  alias, 1 drivers
v0000000002ea91e0_0 .net "q", 0 0, v0000000002ea9320_0;  alias, 1 drivers
v0000000002eab8a0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea9320_0 .var "state", 0 0;
v0000000002ea93c0_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebf200 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eab9e0_0 .net8 "Bitline1", 0 0, p0000000002e22078;  1 drivers, strength-aware
v0000000002eac3e0_0 .net8 "Bitline2", 0 0, p0000000002e220a8;  1 drivers, strength-aware
v0000000002eac020_0 .net "D", 0 0, L_00000000030bf100;  1 drivers
v0000000002eadba0_0 .net "Q", 0 0, v0000000002eabf80_0;  1 drivers
v0000000002eace80_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eac0c0_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eac840_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e220d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eac8e0_0 name=_s0
o0000000002e22108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eac200_0 name=_s10
v0000000002ead4c0_0 .net *"_s12", 0 0, L_00000000030bf060;  1 drivers
o0000000002e22168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eac160_0 name=_s2
v0000000002eabc60_0 .net *"_s4", 0 0, L_00000000030be660;  1 drivers
o0000000002e221c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ead920_0 name=_s8
v0000000002eada60_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eacac0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030be660 .functor MUXZ 1, o0000000002e22168, v0000000002eabf80_0, L_00000000030bf9c0, C4<>;
L_00000000030bec00 .functor MUXZ 1, L_00000000030be660, o0000000002e220d8, o0000000002e00088, C4<>;
L_00000000030bf060 .functor MUXZ 1, o0000000002e22108, v0000000002eabf80_0, L_00000000030bfec0, C4<>;
L_00000000030bd4e0 .functor MUXZ 1, L_00000000030bf060, o0000000002e221c8, o0000000002e00088, C4<>;
S_0000000002ebd400 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebf200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eac5c0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eadd80_0 .net "d", 0 0, L_00000000030bf100;  alias, 1 drivers
v0000000002eac660_0 .net "q", 0 0, v0000000002eabf80_0;  alias, 1 drivers
v0000000002eab940_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eabf80_0 .var "state", 0 0;
v0000000002eac700_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebd700 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eac2a0_0 .net8 "Bitline1", 0 0, p0000000002e224f8;  1 drivers, strength-aware
v0000000002eae0a0_0 .net8 "Bitline2", 0 0, p0000000002e22528;  1 drivers, strength-aware
v0000000002ead600_0 .net "D", 0 0, L_00000000030bf600;  1 drivers
v0000000002eaba80_0 .net "Q", 0 0, v0000000002ead560_0;  1 drivers
v0000000002eacfc0_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002ead9c0_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eacb60_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e22558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eac340_0 name=_s0
o0000000002e22588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ead060_0 name=_s10
v0000000002eacc00_0 .net *"_s12", 0 0, L_00000000030bf240;  1 drivers
o0000000002e225e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ead100_0 name=_s2
v0000000002eabb20_0 .net *"_s4", 0 0, L_00000000030beca0;  1 drivers
o0000000002e22648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eacca0_0 name=_s8
v0000000002eacd40_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eadce0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030beca0 .functor MUXZ 1, o0000000002e225e8, v0000000002ead560_0, L_00000000030bf9c0, C4<>;
L_00000000030bf1a0 .functor MUXZ 1, L_00000000030beca0, o0000000002e22558, o0000000002e00088, C4<>;
L_00000000030bf240 .functor MUXZ 1, o0000000002e22588, v0000000002ead560_0, L_00000000030bfec0, C4<>;
L_00000000030bd580 .functor MUXZ 1, L_00000000030bf240, o0000000002e22648, o0000000002e00088, C4<>;
S_0000000002ebda00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebd700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eadf60_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eae000_0 .net "d", 0 0, L_00000000030bf600;  alias, 1 drivers
v0000000002eadc40_0 .net "q", 0 0, v0000000002ead560_0;  alias, 1 drivers
v0000000002eac980_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ead560_0 .var "state", 0 0;
v0000000002eaca20_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebea80 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ead6a0_0 .net8 "Bitline1", 0 0, p0000000002e22978;  1 drivers, strength-aware
v0000000002ead7e0_0 .net8 "Bitline2", 0 0, p0000000002e229a8;  1 drivers, strength-aware
v0000000002ead880_0 .net "D", 0 0, L_00000000030c1ea0;  1 drivers
v0000000002eabda0_0 .net "Q", 0 0, v0000000002ead240_0;  1 drivers
v0000000002eabe40_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eabee0_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eafae0_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e229d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaf2c0_0 name=_s0
o0000000002e22a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaf0e0_0 name=_s10
v0000000002eae1e0_0 .net *"_s12", 0 0, L_00000000030bf880;  1 drivers
o0000000002e22a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaf040_0 name=_s2
v0000000002eae5a0_0 .net *"_s4", 0 0, L_00000000030bf740;  1 drivers
o0000000002e22ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eae500_0 name=_s8
v0000000002eb0120_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eb01c0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bf740 .functor MUXZ 1, o0000000002e22a68, v0000000002ead240_0, L_00000000030bf9c0, C4<>;
L_00000000030bf7e0 .functor MUXZ 1, L_00000000030bf740, o0000000002e229d8, o0000000002e00088, C4<>;
L_00000000030bf880 .functor MUXZ 1, o0000000002e22a08, v0000000002ead240_0, L_00000000030bfec0, C4<>;
L_00000000030bf920 .functor MUXZ 1, L_00000000030bf880, o0000000002e22ac8, o0000000002e00088, C4<>;
S_0000000002ebe600 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebea80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eabbc0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ead740_0 .net "d", 0 0, L_00000000030c1ea0;  alias, 1 drivers
v0000000002ead1a0_0 .net "q", 0 0, v0000000002ead240_0;  alias, 1 drivers
v0000000002eabd00_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ead240_0 .var "state", 0 0;
v0000000002ead2e0_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebe900 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eaf900_0 .net8 "Bitline1", 0 0, p0000000002e22df8;  1 drivers, strength-aware
v0000000002eafb80_0 .net8 "Bitline2", 0 0, p0000000002e22e28;  1 drivers, strength-aware
v0000000002eb0580_0 .net "D", 0 0, L_00000000030bb640;  1 drivers
v0000000002eaee60_0 .net "Q", 0 0, v0000000002eb0260_0;  1 drivers
v0000000002eae780_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eae820_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eaf360_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e22e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb04e0_0 name=_s0
o0000000002e22e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaff40_0 name=_s10
v0000000002eae3c0_0 .net *"_s12", 0 0, L_00000000030bae20;  1 drivers
o0000000002e22ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eae320_0 name=_s2
v0000000002eae140_0 .net *"_s4", 0 0, L_00000000030bd080;  1 drivers
o0000000002e22f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaf400_0 name=_s8
v0000000002eaf5e0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eae460_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bd080 .functor MUXZ 1, o0000000002e22ee8, v0000000002eb0260_0, L_00000000030bf9c0, C4<>;
L_00000000030bb000 .functor MUXZ 1, L_00000000030bd080, o0000000002e22e58, o0000000002e00088, C4<>;
L_00000000030bae20 .functor MUXZ 1, o0000000002e22e88, v0000000002eb0260_0, L_00000000030bfec0, C4<>;
L_00000000030bb5a0 .functor MUXZ 1, L_00000000030bae20, o0000000002e22f48, o0000000002e00088, C4<>;
S_0000000002ec0400 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebe900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eaf860_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eaec80_0 .net "d", 0 0, L_00000000030bb640;  alias, 1 drivers
v0000000002eae280_0 .net "q", 0 0, v0000000002eb0260_0;  alias, 1 drivers
v0000000002eb0760_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eb0260_0 .var "state", 0 0;
v0000000002eae960_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebf980 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eaf720_0 .net8 "Bitline1", 0 0, p0000000002e23278;  1 drivers, strength-aware
v0000000002eaed20_0 .net8 "Bitline2", 0 0, p0000000002e232a8;  1 drivers, strength-aware
v0000000002eb06c0_0 .net "D", 0 0, L_00000000030bede0;  1 drivers
v0000000002eb03a0_0 .net "Q", 0 0, v0000000002eafcc0_0;  1 drivers
v0000000002eae6e0_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eafd60_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eaef00_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e232d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaefa0_0 name=_s0
o0000000002e23308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaf4a0_0 name=_s10
v0000000002eb0440_0 .net *"_s12", 0 0, L_00000000030be200;  1 drivers
o0000000002e23368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaeaa0_0 name=_s2
v0000000002eaf540_0 .net *"_s4", 0 0, L_00000000030bf380;  1 drivers
o0000000002e233c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eaf220_0 name=_s8
v0000000002eaf680_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eaf7c0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bf380 .functor MUXZ 1, o0000000002e23368, v0000000002eafcc0_0, L_00000000030bf9c0, C4<>;
L_00000000030be0c0 .functor MUXZ 1, L_00000000030bf380, o0000000002e232d8, o0000000002e00088, C4<>;
L_00000000030be200 .functor MUXZ 1, o0000000002e23308, v0000000002eafcc0_0, L_00000000030bfec0, C4<>;
L_00000000030bd6c0 .functor MUXZ 1, L_00000000030be200, o0000000002e233c8, o0000000002e00088, C4<>;
S_0000000002ebec00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebf980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb0300_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eae640_0 .net "d", 0 0, L_00000000030bede0;  alias, 1 drivers
v0000000002eaf9a0_0 .net "q", 0 0, v0000000002eafcc0_0;  alias, 1 drivers
v0000000002eafc20_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eafcc0_0 .var "state", 0 0;
v0000000002eb0620_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebdb80 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eafea0_0 .net8 "Bitline1", 0 0, p0000000002e236f8;  1 drivers, strength-aware
v0000000002eaeb40_0 .net8 "Bitline2", 0 0, p0000000002e23728;  1 drivers, strength-aware
v0000000002eaffe0_0 .net "D", 0 0, L_00000000030bdb20;  1 drivers
v0000000002eb0080_0 .net "Q", 0 0, v0000000002eafa40_0;  1 drivers
v0000000002eaebe0_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eb0800_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eb08a0_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e23758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb0d00_0 name=_s0
o0000000002e23788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb24c0_0 name=_s10
v0000000002eb0da0_0 .net *"_s12", 0 0, L_00000000030bdbc0;  1 drivers
o0000000002e237e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb0940_0 name=_s2
v0000000002eb1840_0 .net *"_s4", 0 0, L_00000000030bd620;  1 drivers
o0000000002e23848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb0bc0_0 name=_s8
v0000000002eb0a80_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eb2560_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bd620 .functor MUXZ 1, o0000000002e237e8, v0000000002eafa40_0, L_00000000030bf9c0, C4<>;
L_00000000030bdf80 .functor MUXZ 1, L_00000000030bd620, o0000000002e23758, o0000000002e00088, C4<>;
L_00000000030bdbc0 .functor MUXZ 1, o0000000002e23788, v0000000002eafa40_0, L_00000000030bfec0, C4<>;
L_00000000030bf4c0 .functor MUXZ 1, L_00000000030bdbc0, o0000000002e23848, o0000000002e00088, C4<>;
S_0000000002ebe480 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebdb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eaea00_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eaf180_0 .net "d", 0 0, L_00000000030bdb20;  alias, 1 drivers
v0000000002eae8c0_0 .net "q", 0 0, v0000000002eafa40_0;  alias, 1 drivers
v0000000002eaedc0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eafa40_0 .var "state", 0 0;
v0000000002eafe00_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebd100 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb2920_0 .net8 "Bitline1", 0 0, p0000000002e23b78;  1 drivers, strength-aware
v0000000002eb2600_0 .net8 "Bitline2", 0 0, p0000000002e23ba8;  1 drivers, strength-aware
v0000000002eb2c40_0 .net "D", 0 0, L_00000000030bd300;  1 drivers
v0000000002eb21a0_0 .net "Q", 0 0, v0000000002eb2ce0_0;  1 drivers
v0000000002eb1980_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eb3000_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eb29c0_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e23bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb13e0_0 name=_s0
o0000000002e23c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb22e0_0 name=_s10
v0000000002eb2420_0 .net *"_s12", 0 0, L_00000000030bf420;  1 drivers
o0000000002e23c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb26a0_0 name=_s2
v0000000002eb15c0_0 .net *"_s4", 0 0, L_00000000030be7a0;  1 drivers
o0000000002e23cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb2ec0_0 name=_s8
v0000000002eb2380_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eb2b00_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030be7a0 .functor MUXZ 1, o0000000002e23c68, v0000000002eb2ce0_0, L_00000000030bf9c0, C4<>;
L_00000000030be2a0 .functor MUXZ 1, L_00000000030be7a0, o0000000002e23bd8, o0000000002e00088, C4<>;
L_00000000030bf420 .functor MUXZ 1, o0000000002e23c08, v0000000002eb2ce0_0, L_00000000030bfec0, C4<>;
L_00000000030bf2e0 .functor MUXZ 1, L_00000000030bf420, o0000000002e23cc8, o0000000002e00088, C4<>;
S_0000000002ebfe00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebd100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb0e40_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eb1700_0 .net "d", 0 0, L_00000000030bd300;  alias, 1 drivers
v0000000002eb2f60_0 .net "q", 0 0, v0000000002eb2ce0_0;  alias, 1 drivers
v0000000002eb2100_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eb2ce0_0 .var "state", 0 0;
v0000000002eb18e0_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ec0b80 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb1d40_0 .net8 "Bitline1", 0 0, p0000000002e23ff8;  1 drivers, strength-aware
v0000000002eb0b20_0 .net8 "Bitline2", 0 0, p0000000002e24028;  1 drivers, strength-aware
v0000000002eb1480_0 .net "D", 0 0, L_00000000030be3e0;  1 drivers
v0000000002eb1020_0 .net "Q", 0 0, v0000000002eb17a0_0;  1 drivers
v0000000002eb1c00_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eb1de0_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eb1e80_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e24058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb0c60_0 name=_s0
o0000000002e24088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb1a20_0 name=_s10
v0000000002eb30a0_0 .net *"_s12", 0 0, L_00000000030be8e0;  1 drivers
o0000000002e240e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb27e0_0 name=_s2
v0000000002eb1160_0 .net *"_s4", 0 0, L_00000000030bda80;  1 drivers
o0000000002e24148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb0ee0_0 name=_s8
v0000000002eb2a60_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eb2240_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bda80 .functor MUXZ 1, o0000000002e240e8, v0000000002eb17a0_0, L_00000000030bf9c0, C4<>;
L_00000000030bdc60 .functor MUXZ 1, L_00000000030bda80, o0000000002e24058, o0000000002e00088, C4<>;
L_00000000030be8e0 .functor MUXZ 1, o0000000002e24088, v0000000002eb17a0_0, L_00000000030bfec0, C4<>;
L_00000000030bdd00 .functor MUXZ 1, L_00000000030be8e0, o0000000002e24148, o0000000002e00088, C4<>;
S_0000000002ec0e80 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec0b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb09e0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eb2740_0 .net "d", 0 0, L_00000000030be3e0;  alias, 1 drivers
v0000000002eb2d80_0 .net "q", 0 0, v0000000002eb17a0_0;  alias, 1 drivers
v0000000002eb1660_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eb17a0_0 .var "state", 0 0;
v0000000002eb0f80_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebe780 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb1340_0 .net8 "Bitline1", 0 0, p0000000002e24478;  1 drivers, strength-aware
v0000000002eb12a0_0 .net8 "Bitline2", 0 0, p0000000002e244a8;  1 drivers, strength-aware
v0000000002eb1ac0_0 .net "D", 0 0, L_00000000030bea20;  1 drivers
v0000000002eb1b60_0 .net "Q", 0 0, v0000000002eb10c0_0;  1 drivers
v0000000002eb1ca0_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eb1f20_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eb1fc0_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e244d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb2060_0 name=_s0
o0000000002e24508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb36e0_0 name=_s10
v0000000002eb4ae0_0 .net *"_s12", 0 0, L_00000000030bee80;  1 drivers
o0000000002e24568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb3640_0 name=_s2
v0000000002eb4400_0 .net *"_s4", 0 0, L_00000000030bd1c0;  1 drivers
o0000000002e245c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb31e0_0 name=_s8
v0000000002eb3780_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eb4720_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bd1c0 .functor MUXZ 1, o0000000002e24568, v0000000002eb10c0_0, L_00000000030bf9c0, C4<>;
L_00000000030beac0 .functor MUXZ 1, L_00000000030bd1c0, o0000000002e244d8, o0000000002e00088, C4<>;
L_00000000030bee80 .functor MUXZ 1, o0000000002e24508, v0000000002eb10c0_0, L_00000000030bfec0, C4<>;
L_00000000030bd8a0 .functor MUXZ 1, L_00000000030bee80, o0000000002e245c8, o0000000002e00088, C4<>;
S_0000000002ebf500 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebe780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb2880_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eb1520_0 .net "d", 0 0, L_00000000030bea20;  alias, 1 drivers
v0000000002eb2e20_0 .net "q", 0 0, v0000000002eb10c0_0;  alias, 1 drivers
v0000000002eb2ba0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eb10c0_0 .var "state", 0 0;
v0000000002eb1200_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebed80 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb4540_0 .net8 "Bitline1", 0 0, p0000000002e248f8;  1 drivers, strength-aware
v0000000002eb4360_0 .net8 "Bitline2", 0 0, p0000000002e24928;  1 drivers, strength-aware
v0000000002eb3820_0 .net "D", 0 0, L_00000000030bd940;  1 drivers
v0000000002eb3d20_0 .net "Q", 0 0, v0000000002eb3f00_0;  1 drivers
v0000000002eb3320_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eb42c0_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eb3280_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e24958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb47c0_0 name=_s0
o0000000002e24988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb3fa0_0 name=_s10
v0000000002eb4900_0 .net *"_s12", 0 0, L_00000000030be340;  1 drivers
o0000000002e249e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb3140_0 name=_s2
v0000000002eb4040_0 .net *"_s4", 0 0, L_00000000030bd260;  1 drivers
o0000000002e24a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb3960_0 name=_s8
v0000000002eb3a00_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eb40e0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030bd260 .functor MUXZ 1, o0000000002e249e8, v0000000002eb3f00_0, L_00000000030bf9c0, C4<>;
L_00000000030bed40 .functor MUXZ 1, L_00000000030bd260, o0000000002e24958, o0000000002e00088, C4<>;
L_00000000030be340 .functor MUXZ 1, o0000000002e24988, v0000000002eb3f00_0, L_00000000030bfec0, C4<>;
L_00000000030bd9e0 .functor MUXZ 1, L_00000000030be340, o0000000002e24a48, o0000000002e00088, C4<>;
S_0000000002ebe180 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebed80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb4b80_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eb38c0_0 .net "d", 0 0, L_00000000030bd940;  alias, 1 drivers
v0000000002eb4860_0 .net "q", 0 0, v0000000002eb3f00_0;  alias, 1 drivers
v0000000002eb3e60_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eb3f00_0 .var "state", 0 0;
v0000000002eb44a0_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebef00 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002e837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eb4a40_0 .net8 "Bitline1", 0 0, p0000000002e24d78;  1 drivers, strength-aware
v0000000002eb4180_0 .net8 "Bitline2", 0 0, p0000000002e24da8;  1 drivers, strength-aware
v0000000002eb4220_0 .net "D", 0 0, L_00000000030bdda0;  1 drivers
v0000000002eb3aa0_0 .net "Q", 0 0, v0000000002eb3460_0;  1 drivers
v0000000002eb4f40_0 .net "ReadEnable1", 0 0, L_00000000030bf9c0;  alias, 1 drivers
v0000000002eb3b40_0 .net "ReadEnable2", 0 0, L_00000000030bfec0;  alias, 1 drivers
v0000000002eb45e0_0 .net "WriteEnable", 0 0, L_00000000030c1900;  alias, 1 drivers
o0000000002e24dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb4c20_0 name=_s0
o0000000002e24e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb3be0_0 name=_s10
v0000000002eb4cc0_0 .net *"_s12", 0 0, L_00000000030bd3a0;  1 drivers
o0000000002e24e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb4d60_0 name=_s2
v0000000002eb4e00_0 .net *"_s4", 0 0, L_00000000030be160;  1 drivers
o0000000002e24ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eb4fe0_0 name=_s8
v0000000002eb3500_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eb35a0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_00000000030be160 .functor MUXZ 1, o0000000002e24e68, v0000000002eb3460_0, L_00000000030bf9c0, C4<>;
L_00000000030befc0 .functor MUXZ 1, L_00000000030be160, o0000000002e24dd8, o0000000002e00088, C4<>;
L_00000000030bd3a0 .functor MUXZ 1, o0000000002e24e08, v0000000002eb3460_0, L_00000000030bfec0, C4<>;
L_00000000030bf6a0 .functor MUXZ 1, L_00000000030bd3a0, o0000000002e24ec8, o0000000002e00088, C4<>;
S_0000000002ebf380 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebef00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eb3c80_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eb49a0_0 .net "d", 0 0, L_00000000030bdda0;  alias, 1 drivers
v0000000002eb4ea0_0 .net "q", 0 0, v0000000002eb3460_0;  alias, 1 drivers
v0000000002eb4680_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eb3460_0 .var "state", 0 0;
v0000000002eb33c0_0 .net "wen", 0 0, L_00000000030c1900;  alias, 1 drivers
S_0000000002ebd580 .scope module, "R2" "Register" 2 29, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002ea39c0_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002ea3ec0_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002ea1e40_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002ea25c0_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  1 drivers
v0000000002ea23e0_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  1 drivers
v0000000002ea1da0_0 .net "WriteReg", 0 0, L_0000000002fcf130;  1 drivers
v0000000002ea3600_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea2fc0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fc9eb0 .part o0000000002e049d8, 0, 1;
L_0000000002fce370 .part o0000000002e049d8, 1, 1;
L_0000000002fce870 .part o0000000002e049d8, 2, 1;
L_0000000002fcd830 .part o0000000002e049d8, 3, 1;
L_0000000002fcd510 .part o0000000002e049d8, 4, 1;
L_0000000002fce4b0 .part o0000000002e049d8, 5, 1;
L_0000000002fcd330 .part o0000000002e049d8, 6, 1;
L_0000000002fcc930 .part o0000000002e049d8, 7, 1;
L_0000000002fcda10 .part o0000000002e049d8, 8, 1;
L_0000000002fce050 .part o0000000002e049d8, 9, 1;
L_0000000002fcd0b0 .part o0000000002e049d8, 10, 1;
L_0000000002fcea50 .part o0000000002e049d8, 11, 1;
L_0000000002fcc610 .part o0000000002e049d8, 12, 1;
L_0000000002fccf70 .part o0000000002e049d8, 13, 1;
L_0000000002fceff0 .part o0000000002e049d8, 14, 1;
L_0000000002fcf090 .part o0000000002e049d8, 15, 1;
p0000000002e253a8 .port I0000000002dac200, L_0000000002fcc430;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002e253a8;
p0000000002e253d8 .port I0000000002dac280, L_0000000002fcc4d0;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002e253d8;
p0000000002e25888 .port I0000000002dac200, L_0000000002fca770;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002e25888;
p0000000002e258b8 .port I0000000002dac280, L_0000000002fca9f0;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002e258b8;
p0000000002e27808 .port I0000000002dac200, L_0000000002fcd970;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002e27808;
p0000000002e27838 .port I0000000002dac280, L_0000000002fcdd30;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002e27838;
p0000000002e27c88 .port I0000000002dac200, L_0000000002fcd6f0;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002e27c88;
p0000000002e27cb8 .port I0000000002dac280, L_0000000002fcd790;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002e27cb8;
p0000000002e28108 .port I0000000002dac200, L_0000000002fcdab0;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002e28108;
p0000000002e28138 .port I0000000002dac280, L_0000000002fccb10;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002e28138;
p0000000002e28588 .port I0000000002dac200, L_0000000002fce410;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002e28588;
p0000000002e285b8 .port I0000000002dac280, L_0000000002fcde70;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002e285b8;
p0000000002e28a08 .port I0000000002dac200, L_0000000002fcd290;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002e28a08;
p0000000002e28a38 .port I0000000002dac280, L_0000000002fcd8d0;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002e28a38;
p0000000002e28e88 .port I0000000002dac200, L_0000000002fcdf10;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002e28e88;
p0000000002e28eb8 .port I0000000002dac280, L_0000000002fcd5b0;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002e28eb8;
p0000000002e29308 .port I0000000002dac200, L_0000000002fce550;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002e29308;
p0000000002e29338 .port I0000000002dac280, L_0000000002fcdc90;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002e29338;
p0000000002e29788 .port I0000000002dac200, L_0000000002fcdb50;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002e29788;
p0000000002e297b8 .port I0000000002dac280, L_0000000002fcdfb0;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002e297b8;
p0000000002e25d08 .port I0000000002dac200, L_0000000002fce0f0;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002e25d08;
p0000000002e25d38 .port I0000000002dac280, L_0000000002fce230;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002e25d38;
p0000000002e26188 .port I0000000002dac200, L_0000000002fce910;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002e26188;
p0000000002e261b8 .port I0000000002dac280, L_0000000002fccbb0;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002e261b8;
p0000000002e26608 .port I0000000002dac200, L_0000000002fceb90;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002e26608;
p0000000002e26638 .port I0000000002dac280, L_0000000002fcecd0;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002e26638;
p0000000002e26a88 .port I0000000002dac200, L_0000000002fcc890;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002e26a88;
p0000000002e26ab8 .port I0000000002dac280, L_0000000002fcd1f0;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002e26ab8;
p0000000002e26f08 .port I0000000002dac200, L_0000000002fcce30;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002e26f08;
p0000000002e26f38 .port I0000000002dac280, L_0000000002fd0e90;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002e26f38;
p0000000002e27388 .port I0000000002dac200, L_0000000002fcfe50;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002e27388;
p0000000002e273b8 .port I0000000002dac280, L_0000000002fd0210;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002e273b8;
S_0000000002ec0100 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e95780_0 .net8 "Bitline1", 0 0, p0000000002e253a8;  1 drivers, strength-aware
v0000000002e96360_0 .net8 "Bitline2", 0 0, p0000000002e253d8;  1 drivers, strength-aware
v0000000002e95140_0 .net "D", 0 0, L_0000000002fc9eb0;  1 drivers
v0000000002e96540_0 .net "Q", 0 0, v0000000002e96860_0;  1 drivers
v0000000002e953c0_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e95320_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e967c0_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e25468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e958c0_0 name=_s0
o0000000002e25498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e973a0_0 name=_s10
v0000000002e95960_0 .net *"_s12", 0 0, L_0000000002fca590;  1 drivers
o0000000002e254f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e978a0_0 name=_s2
v0000000002e97760_0 .net *"_s4", 0 0, L_0000000002fca4f0;  1 drivers
o0000000002e25558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e96cc0_0 name=_s8
v0000000002e95a00_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e96040_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fca4f0 .functor MUXZ 1, o0000000002e254f8, v0000000002e96860_0, L_0000000002fd0490, C4<>;
L_0000000002fcc430 .functor MUXZ 1, L_0000000002fca4f0, o0000000002e25468, o0000000002e00088, C4<>;
L_0000000002fca590 .functor MUXZ 1, o0000000002e25498, v0000000002e96860_0, L_0000000002fcf270, C4<>;
L_0000000002fcc4d0 .functor MUXZ 1, L_0000000002fca590, o0000000002e25558, o0000000002e00088, C4<>;
S_0000000002ebf680 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec0100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e95dc0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e95b40_0 .net "d", 0 0, L_0000000002fc9eb0;  alias, 1 drivers
v0000000002e976c0_0 .net "q", 0 0, v0000000002e96860_0;  alias, 1 drivers
v0000000002e95280_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e96860_0 .var "state", 0 0;
v0000000002e96b80_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002ebfc80 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e95c80_0 .net8 "Bitline1", 0 0, p0000000002e25888;  1 drivers, strength-aware
v0000000002e97260_0 .net8 "Bitline2", 0 0, p0000000002e258b8;  1 drivers, strength-aware
v0000000002e95d20_0 .net "D", 0 0, L_0000000002fce370;  1 drivers
v0000000002e962c0_0 .net "Q", 0 0, v0000000002e956e0_0;  1 drivers
v0000000002e96e00_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e96680_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e96720_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e258e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e971c0_0 name=_s0
o0000000002e25918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e96f40_0 name=_s10
v0000000002e97440_0 .net *"_s12", 0 0, L_0000000002fca8b0;  1 drivers
o0000000002e25978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e97800_0 name=_s2
v0000000002e95e60_0 .net *"_s4", 0 0, L_0000000002fca630;  1 drivers
o0000000002e259d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e951e0_0 name=_s8
v0000000002e96fe0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e95f00_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fca630 .functor MUXZ 1, o0000000002e25978, v0000000002e956e0_0, L_0000000002fd0490, C4<>;
L_0000000002fca770 .functor MUXZ 1, L_0000000002fca630, o0000000002e258e8, o0000000002e00088, C4<>;
L_0000000002fca8b0 .functor MUXZ 1, o0000000002e25918, v0000000002e956e0_0, L_0000000002fcf270, C4<>;
L_0000000002fca9f0 .functor MUXZ 1, L_0000000002fca8b0, o0000000002e259d8, o0000000002e00088, C4<>;
S_0000000002ebfb00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebfc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e965e0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e95aa0_0 .net "d", 0 0, L_0000000002fce370;  alias, 1 drivers
v0000000002e96ea0_0 .net "q", 0 0, v0000000002e956e0_0;  alias, 1 drivers
v0000000002e97580_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e956e0_0 .var "state", 0 0;
v0000000002e96900_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002ec0580 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e969a0_0 .net8 "Bitline1", 0 0, p0000000002e25d08;  1 drivers, strength-aware
v0000000002e96220_0 .net8 "Bitline2", 0 0, p0000000002e25d38;  1 drivers, strength-aware
v0000000002e96400_0 .net "D", 0 0, L_0000000002fcd0b0;  1 drivers
v0000000002e97120_0 .net "Q", 0 0, v0000000002e955a0_0;  1 drivers
v0000000002e964a0_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e96ae0_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e96a40_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e25d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e97300_0 name=_s0
o0000000002e25d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e974e0_0 name=_s10
v0000000002e99060_0 .net *"_s12", 0 0, L_0000000002fce190;  1 drivers
o0000000002e25df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e98840_0 name=_s2
v0000000002e99c40_0 .net *"_s4", 0 0, L_0000000002fcd150;  1 drivers
o0000000002e25e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e98700_0 name=_s8
v0000000002e99f60_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e982a0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcd150 .functor MUXZ 1, o0000000002e25df8, v0000000002e955a0_0, L_0000000002fd0490, C4<>;
L_0000000002fce0f0 .functor MUXZ 1, L_0000000002fcd150, o0000000002e25d68, o0000000002e00088, C4<>;
L_0000000002fce190 .functor MUXZ 1, o0000000002e25d98, v0000000002e955a0_0, L_0000000002fcf270, C4<>;
L_0000000002fce230 .functor MUXZ 1, L_0000000002fce190, o0000000002e25e58, o0000000002e00088, C4<>;
S_0000000002ebf800 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec0580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e95fa0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e96180_0 .net "d", 0 0, L_0000000002fcd0b0;  alias, 1 drivers
v0000000002e97080_0 .net "q", 0 0, v0000000002e955a0_0;  alias, 1 drivers
v0000000002e95500_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e955a0_0 .var "state", 0 0;
v0000000002e960e0_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002ebe000 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e99420_0 .net8 "Bitline1", 0 0, p0000000002e26188;  1 drivers, strength-aware
v0000000002e985c0_0 .net8 "Bitline2", 0 0, p0000000002e261b8;  1 drivers, strength-aware
v0000000002e99ec0_0 .net "D", 0 0, L_0000000002fcea50;  1 drivers
v0000000002e994c0_0 .net "Q", 0 0, v0000000002e983e0_0;  1 drivers
v0000000002e97a80_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e979e0_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e99ba0_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e261e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e99380_0 name=_s0
o0000000002e26218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e99d80_0 name=_s10
v0000000002e98660_0 .net *"_s12", 0 0, L_0000000002fce9b0;  1 drivers
o0000000002e26278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e97f80_0 name=_s2
v0000000002e98520_0 .net *"_s4", 0 0, L_0000000002fce690;  1 drivers
o0000000002e262d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e98980_0 name=_s8
v0000000002e97bc0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e97b20_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fce690 .functor MUXZ 1, o0000000002e26278, v0000000002e983e0_0, L_0000000002fd0490, C4<>;
L_0000000002fce910 .functor MUXZ 1, L_0000000002fce690, o0000000002e261e8, o0000000002e00088, C4<>;
L_0000000002fce9b0 .functor MUXZ 1, o0000000002e26218, v0000000002e983e0_0, L_0000000002fcf270, C4<>;
L_0000000002fccbb0 .functor MUXZ 1, L_0000000002fce9b0, o0000000002e262d8, o0000000002e00088, C4<>;
S_0000000002ebff80 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebe000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e99ce0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e99100_0 .net "d", 0 0, L_0000000002fcea50;  alias, 1 drivers
v0000000002e988e0_0 .net "q", 0 0, v0000000002e983e0_0;  alias, 1 drivers
v0000000002e999c0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e983e0_0 .var "state", 0 0;
v0000000002e992e0_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002ec0700 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e99600_0 .net8 "Bitline1", 0 0, p0000000002e26608;  1 drivers, strength-aware
v0000000002e98480_0 .net8 "Bitline2", 0 0, p0000000002e26638;  1 drivers, strength-aware
v0000000002e97d00_0 .net "D", 0 0, L_0000000002fcc610;  1 drivers
v0000000002e98200_0 .net "Q", 0 0, v0000000002e9a0a0_0;  1 drivers
v0000000002e98f20_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e987a0_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e97e40_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e26668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e99e20_0 name=_s0
o0000000002e26698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e99b00_0 name=_s10
v0000000002e996a0_0 .net *"_s12", 0 0, L_0000000002fcec30;  1 drivers
o0000000002e266f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e97da0_0 name=_s2
v0000000002e98340_0 .net *"_s4", 0 0, L_0000000002fceaf0;  1 drivers
o0000000002e26758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e99740_0 name=_s8
v0000000002e9a000_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e97ee0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fceaf0 .functor MUXZ 1, o0000000002e266f8, v0000000002e9a0a0_0, L_0000000002fd0490, C4<>;
L_0000000002fceb90 .functor MUXZ 1, L_0000000002fceaf0, o0000000002e26668, o0000000002e00088, C4<>;
L_0000000002fcec30 .functor MUXZ 1, o0000000002e26698, v0000000002e9a0a0_0, L_0000000002fcf270, C4<>;
L_0000000002fcecd0 .functor MUXZ 1, L_0000000002fcec30, o0000000002e26758, o0000000002e00088, C4<>;
S_0000000002ec0d00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec0700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e991a0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e99560_0 .net "d", 0 0, L_0000000002fcc610;  alias, 1 drivers
v0000000002e98160_0 .net "q", 0 0, v0000000002e9a0a0_0;  alias, 1 drivers
v0000000002e97c60_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e9a0a0_0 .var "state", 0 0;
v0000000002e99240_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002ebd880 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e98a20_0 .net8 "Bitline1", 0 0, p0000000002e26a88;  1 drivers, strength-aware
v0000000002e98ac0_0 .net8 "Bitline2", 0 0, p0000000002e26ab8;  1 drivers, strength-aware
v0000000002e98b60_0 .net "D", 0 0, L_0000000002fccf70;  1 drivers
v0000000002e98c00_0 .net "Q", 0 0, v0000000002e98de0_0;  1 drivers
v0000000002e98ca0_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e98d40_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e98e80_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e26ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e98fc0_0 name=_s0
o0000000002e26b18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e99880_0 name=_s10
v0000000002e99920_0 .net *"_s12", 0 0, L_0000000002fccc50;  1 drivers
o0000000002e26b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9b220_0 name=_s2
v0000000002e9a820_0 .net *"_s4", 0 0, L_0000000002fcc750;  1 drivers
o0000000002e26bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9c260_0 name=_s8
v0000000002e9c120_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9b180_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcc750 .functor MUXZ 1, o0000000002e26b78, v0000000002e98de0_0, L_0000000002fd0490, C4<>;
L_0000000002fcc890 .functor MUXZ 1, L_0000000002fcc750, o0000000002e26ae8, o0000000002e00088, C4<>;
L_0000000002fccc50 .functor MUXZ 1, o0000000002e26b18, v0000000002e98de0_0, L_0000000002fcf270, C4<>;
L_0000000002fcd1f0 .functor MUXZ 1, L_0000000002fccc50, o0000000002e26bd8, o0000000002e00088, C4<>;
S_0000000002ebdd00 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebd880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e98020_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e97940_0 .net "d", 0 0, L_0000000002fccf70;  alias, 1 drivers
v0000000002e997e0_0 .net "q", 0 0, v0000000002e98de0_0;  alias, 1 drivers
v0000000002e980c0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e98de0_0 .var "state", 0 0;
v0000000002e99a60_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002ebde80 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e9a1e0_0 .net8 "Bitline1", 0 0, p0000000002e26f08;  1 drivers, strength-aware
v0000000002e9b0e0_0 .net8 "Bitline2", 0 0, p0000000002e26f38;  1 drivers, strength-aware
v0000000002e9a5a0_0 .net "D", 0 0, L_0000000002fceff0;  1 drivers
v0000000002e9a500_0 .net "Q", 0 0, v0000000002e9bd60_0;  1 drivers
v0000000002e9af00_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e9c1c0_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e9c760_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e26f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9aaa0_0 name=_s0
o0000000002e26f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9c4e0_0 name=_s10
v0000000002e9bc20_0 .net *"_s12", 0 0, L_0000000002fcced0;  1 drivers
o0000000002e26ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9a640_0 name=_s2
v0000000002e9a6e0_0 .net *"_s4", 0 0, L_0000000002fccd90;  1 drivers
o0000000002e27058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9be00_0 name=_s8
v0000000002e9c440_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9ac80_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fccd90 .functor MUXZ 1, o0000000002e26ff8, v0000000002e9bd60_0, L_0000000002fd0490, C4<>;
L_0000000002fcce30 .functor MUXZ 1, L_0000000002fccd90, o0000000002e26f68, o0000000002e00088, C4<>;
L_0000000002fcced0 .functor MUXZ 1, o0000000002e26f98, v0000000002e9bd60_0, L_0000000002fcf270, C4<>;
L_0000000002fd0e90 .functor MUXZ 1, L_0000000002fcced0, o0000000002e27058, o0000000002e00088, C4<>;
S_0000000002eccbc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ebde80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e9b400_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9b040_0 .net "d", 0 0, L_0000000002fceff0;  alias, 1 drivers
v0000000002e9a3c0_0 .net "q", 0 0, v0000000002e9bd60_0;  alias, 1 drivers
v0000000002e9a280_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e9bd60_0 .var "state", 0 0;
v0000000002e9b2c0_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002ec9d40 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e9ae60_0 .net8 "Bitline1", 0 0, p0000000002e27388;  1 drivers, strength-aware
v0000000002e9a780_0 .net8 "Bitline2", 0 0, p0000000002e273b8;  1 drivers, strength-aware
v0000000002e9b360_0 .net "D", 0 0, L_0000000002fcf090;  1 drivers
v0000000002e9a140_0 .net "Q", 0 0, v0000000002e9c620_0;  1 drivers
v0000000002e9b4a0_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e9c800_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e9a460_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e273e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9a8c0_0 name=_s0
o0000000002e27418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9abe0_0 name=_s10
v0000000002e9b680_0 .net *"_s12", 0 0, L_0000000002fd0cb0;  1 drivers
o0000000002e27478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9b5e0_0 name=_s2
v0000000002e9a960_0 .net *"_s4", 0 0, L_0000000002fcfbd0;  1 drivers
o0000000002e274d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9c8a0_0 name=_s8
v0000000002e9aa00_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9b900_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcfbd0 .functor MUXZ 1, o0000000002e27478, v0000000002e9c620_0, L_0000000002fd0490, C4<>;
L_0000000002fcfe50 .functor MUXZ 1, L_0000000002fcfbd0, o0000000002e273e8, o0000000002e00088, C4<>;
L_0000000002fd0cb0 .functor MUXZ 1, o0000000002e27418, v0000000002e9c620_0, L_0000000002fcf270, C4<>;
L_0000000002fd0210 .functor MUXZ 1, L_0000000002fd0cb0, o0000000002e274d8, o0000000002e00088, C4<>;
S_0000000002ecca40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec9d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e9bcc0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9adc0_0 .net "d", 0 0, L_0000000002fcf090;  alias, 1 drivers
v0000000002e9c6c0_0 .net "q", 0 0, v0000000002e9c620_0;  alias, 1 drivers
v0000000002e9bea0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e9c620_0 .var "state", 0 0;
v0000000002e9a320_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002eca040 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e9b720_0 .net8 "Bitline1", 0 0, p0000000002e27808;  1 drivers, strength-aware
v0000000002e9bfe0_0 .net8 "Bitline2", 0 0, p0000000002e27838;  1 drivers, strength-aware
v0000000002e9b7c0_0 .net "D", 0 0, L_0000000002fce870;  1 drivers
v0000000002e9c300_0 .net "Q", 0 0, v0000000002e9b540_0;  1 drivers
v0000000002e9b860_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e9b9a0_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e9ba40_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e27868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9c3a0_0 name=_s0
o0000000002e27898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9bae0_0 name=_s10
v0000000002e9c080_0 .net *"_s12", 0 0, L_0000000002fcca70;  1 drivers
o0000000002e278f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9c580_0 name=_s2
v0000000002e9e600_0 .net *"_s4", 0 0, L_0000000002fced70;  1 drivers
o0000000002e27958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9ece0_0 name=_s8
v0000000002e9e380_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9d5c0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fced70 .functor MUXZ 1, o0000000002e278f8, v0000000002e9b540_0, L_0000000002fd0490, C4<>;
L_0000000002fcd970 .functor MUXZ 1, L_0000000002fced70, o0000000002e27868, o0000000002e00088, C4<>;
L_0000000002fcca70 .functor MUXZ 1, o0000000002e27898, v0000000002e9b540_0, L_0000000002fcf270, C4<>;
L_0000000002fcdd30 .functor MUXZ 1, L_0000000002fcca70, o0000000002e27958, o0000000002e00088, C4<>;
S_0000000002ecac40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eca040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e9bb80_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9ad20_0 .net "d", 0 0, L_0000000002fce870;  alias, 1 drivers
v0000000002e9ab40_0 .net "q", 0 0, v0000000002e9b540_0;  alias, 1 drivers
v0000000002e9afa0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e9b540_0 .var "state", 0 0;
v0000000002e9bf40_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002eca640 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e9de80_0 .net8 "Bitline1", 0 0, p0000000002e27c88;  1 drivers, strength-aware
v0000000002e9dde0_0 .net8 "Bitline2", 0 0, p0000000002e27cb8;  1 drivers, strength-aware
v0000000002e9dfc0_0 .net "D", 0 0, L_0000000002fcd830;  1 drivers
v0000000002e9ee20_0 .net "Q", 0 0, v0000000002e9cb20_0;  1 drivers
v0000000002e9dac0_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e9eec0_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e9d8e0_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e27ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9e7e0_0 name=_s0
o0000000002e27d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9c9e0_0 name=_s10
v0000000002e9e420_0 .net *"_s12", 0 0, L_0000000002fce730;  1 drivers
o0000000002e27d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9d7a0_0 name=_s2
v0000000002e9d980_0 .net *"_s4", 0 0, L_0000000002fcddd0;  1 drivers
o0000000002e27dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9e920_0 name=_s8
v0000000002e9ef60_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9e1a0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcddd0 .functor MUXZ 1, o0000000002e27d78, v0000000002e9cb20_0, L_0000000002fd0490, C4<>;
L_0000000002fcd6f0 .functor MUXZ 1, L_0000000002fcddd0, o0000000002e27ce8, o0000000002e00088, C4<>;
L_0000000002fce730 .functor MUXZ 1, o0000000002e27d18, v0000000002e9cb20_0, L_0000000002fcf270, C4<>;
L_0000000002fcd790 .functor MUXZ 1, L_0000000002fce730, o0000000002e27dd8, o0000000002e00088, C4<>;
S_0000000002eca1c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eca640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e9e4c0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9da20_0 .net "d", 0 0, L_0000000002fcd830;  alias, 1 drivers
v0000000002e9e100_0 .net "q", 0 0, v0000000002e9cb20_0;  alias, 1 drivers
v0000000002e9d840_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e9cb20_0 .var "state", 0 0;
v0000000002e9ed80_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002ecb840 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e9dd40_0 .net8 "Bitline1", 0 0, p0000000002e28108;  1 drivers, strength-aware
v0000000002e9d340_0 .net8 "Bitline2", 0 0, p0000000002e28138;  1 drivers, strength-aware
v0000000002e9f0a0_0 .net "D", 0 0, L_0000000002fcd510;  1 drivers
v0000000002e9cbc0_0 .net "Q", 0 0, v0000000002e9d160_0;  1 drivers
v0000000002e9cc60_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e9e560_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e9d660_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e28168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9dc00_0 name=_s0
o0000000002e28198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9d700_0 name=_s10
v0000000002e9c940_0 .net *"_s12", 0 0, L_0000000002fcdbf0;  1 drivers
o0000000002e281f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9cd00_0 name=_s2
v0000000002e9e740_0 .net *"_s4", 0 0, L_0000000002fce5f0;  1 drivers
o0000000002e28258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9cda0_0 name=_s8
v0000000002e9e880_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9ce40_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fce5f0 .functor MUXZ 1, o0000000002e281f8, v0000000002e9d160_0, L_0000000002fd0490, C4<>;
L_0000000002fcdab0 .functor MUXZ 1, L_0000000002fce5f0, o0000000002e28168, o0000000002e00088, C4<>;
L_0000000002fcdbf0 .functor MUXZ 1, o0000000002e28198, v0000000002e9d160_0, L_0000000002fcf270, C4<>;
L_0000000002fccb10 .functor MUXZ 1, L_0000000002fcdbf0, o0000000002e28258, o0000000002e00088, C4<>;
S_0000000002ecbcc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecb840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e9e060_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9ca80_0 .net "d", 0 0, L_0000000002fcd510;  alias, 1 drivers
v0000000002e9f000_0 .net "q", 0 0, v0000000002e9d160_0;  alias, 1 drivers
v0000000002e9db60_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e9d160_0 .var "state", 0 0;
v0000000002e9e9c0_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002ec9140 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002e9ea60_0 .net8 "Bitline1", 0 0, p0000000002e28588;  1 drivers, strength-aware
v0000000002e9d0c0_0 .net8 "Bitline2", 0 0, p0000000002e285b8;  1 drivers, strength-aware
v0000000002e9df20_0 .net "D", 0 0, L_0000000002fce4b0;  1 drivers
v0000000002e9d200_0 .net "Q", 0 0, v0000000002e9d3e0_0;  1 drivers
v0000000002e9eb00_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e9d520_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e9d2a0_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e285e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9d480_0 name=_s0
o0000000002e28618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9e240_0 name=_s10
v0000000002e9e2e0_0 .net *"_s12", 0 0, L_0000000002fce7d0;  1 drivers
o0000000002e28678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9eba0_0 name=_s2
v0000000002e9ec40_0 .net *"_s4", 0 0, L_0000000002fcd650;  1 drivers
o0000000002e286d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea0e00_0 name=_s8
v0000000002e9f460_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9faa0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcd650 .functor MUXZ 1, o0000000002e28678, v0000000002e9d3e0_0, L_0000000002fd0490, C4<>;
L_0000000002fce410 .functor MUXZ 1, L_0000000002fcd650, o0000000002e285e8, o0000000002e00088, C4<>;
L_0000000002fce7d0 .functor MUXZ 1, o0000000002e28618, v0000000002e9d3e0_0, L_0000000002fcf270, C4<>;
L_0000000002fcde70 .functor MUXZ 1, L_0000000002fce7d0, o0000000002e286d8, o0000000002e00088, C4<>;
S_0000000002ec92c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec9140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e9cee0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9e6a0_0 .net "d", 0 0, L_0000000002fce4b0;  alias, 1 drivers
v0000000002e9dca0_0 .net "q", 0 0, v0000000002e9d3e0_0;  alias, 1 drivers
v0000000002e9cf80_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e9d3e0_0 .var "state", 0 0;
v0000000002e9d020_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002ecbe40 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea0220_0 .net8 "Bitline1", 0 0, p0000000002e28a08;  1 drivers, strength-aware
v0000000002e9f320_0 .net8 "Bitline2", 0 0, p0000000002e28a38;  1 drivers, strength-aware
v0000000002ea0900_0 .net "D", 0 0, L_0000000002fcd330;  1 drivers
v0000000002ea0ea0_0 .net "Q", 0 0, v0000000002e9f500_0;  1 drivers
v0000000002ea02c0_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002ea0680_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002e9f820_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e28a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9ff00_0 name=_s0
o0000000002e28a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9fb40_0 name=_s10
v0000000002ea0f40_0 .net *"_s12", 0 0, L_0000000002fcd470;  1 drivers
o0000000002e28af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea0360_0 name=_s2
v0000000002e9f280_0 .net *"_s4", 0 0, L_0000000002fcd010;  1 drivers
o0000000002e28b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9f5a0_0 name=_s8
v0000000002ea0cc0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea0ae0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcd010 .functor MUXZ 1, o0000000002e28af8, v0000000002e9f500_0, L_0000000002fd0490, C4<>;
L_0000000002fcd290 .functor MUXZ 1, L_0000000002fcd010, o0000000002e28a68, o0000000002e00088, C4<>;
L_0000000002fcd470 .functor MUXZ 1, o0000000002e28a98, v0000000002e9f500_0, L_0000000002fcf270, C4<>;
L_0000000002fcd8d0 .functor MUXZ 1, L_0000000002fcd470, o0000000002e28b58, o0000000002e00088, C4<>;
S_0000000002ecb3c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecbe40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e9f8c0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002e9f3c0_0 .net "d", 0 0, L_0000000002fcd330;  alias, 1 drivers
v0000000002ea13a0_0 .net "q", 0 0, v0000000002e9f500_0;  alias, 1 drivers
v0000000002ea1760_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e9f500_0 .var "state", 0 0;
v0000000002ea1440_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002ecadc0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea1120_0 .net8 "Bitline1", 0 0, p0000000002e28e88;  1 drivers, strength-aware
v0000000002e9fbe0_0 .net8 "Bitline2", 0 0, p0000000002e28eb8;  1 drivers, strength-aware
v0000000002ea14e0_0 .net "D", 0 0, L_0000000002fcc930;  1 drivers
v0000000002ea00e0_0 .net "Q", 0 0, v0000000002ea0860_0;  1 drivers
v0000000002e9f960_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002e9f6e0_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002ea0d60_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e28ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea0a40_0 name=_s0
o0000000002e28f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9f780_0 name=_s10
v0000000002ea1580_0 .net *"_s12", 0 0, L_0000000002fcc9d0;  1 drivers
o0000000002e28f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea09a0_0 name=_s2
v0000000002ea04a0_0 .net *"_s4", 0 0, L_0000000002fce2d0;  1 drivers
o0000000002e28fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9fc80_0 name=_s8
v0000000002ea0b80_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea1300_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fce2d0 .functor MUXZ 1, o0000000002e28f78, v0000000002ea0860_0, L_0000000002fd0490, C4<>;
L_0000000002fcdf10 .functor MUXZ 1, L_0000000002fce2d0, o0000000002e28ee8, o0000000002e00088, C4<>;
L_0000000002fcc9d0 .functor MUXZ 1, o0000000002e28f18, v0000000002ea0860_0, L_0000000002fcf270, C4<>;
L_0000000002fcd5b0 .functor MUXZ 1, L_0000000002fcc9d0, o0000000002e28fd8, o0000000002e00088, C4<>;
S_0000000002ecb6c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecadc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea0400_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea1620_0 .net "d", 0 0, L_0000000002fcc930;  alias, 1 drivers
v0000000002ea0c20_0 .net "q", 0 0, v0000000002ea0860_0;  alias, 1 drivers
v0000000002e9f640_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea0860_0 .var "state", 0 0;
v0000000002ea0040_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002eccd40 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea0540_0 .net8 "Bitline1", 0 0, p0000000002e29308;  1 drivers, strength-aware
v0000000002e9fd20_0 .net8 "Bitline2", 0 0, p0000000002e29338;  1 drivers, strength-aware
v0000000002e9ffa0_0 .net "D", 0 0, L_0000000002fcda10;  1 drivers
v0000000002ea0180_0 .net "Q", 0 0, v0000000002e9fdc0_0;  1 drivers
v0000000002ea05e0_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002ea0720_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002ea07c0_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e29368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea1080_0 name=_s0
o0000000002e29398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea11c0_0 name=_s10
v0000000002ea1800_0 .net *"_s12", 0 0, L_0000000002fcccf0;  1 drivers
o0000000002e293f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea1260_0 name=_s2
v0000000002ea18a0_0 .net *"_s4", 0 0, L_0000000002fcc7f0;  1 drivers
o0000000002e29458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002e9f140_0 name=_s8
v0000000002ea3920_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea3240_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcc7f0 .functor MUXZ 1, o0000000002e293f8, v0000000002e9fdc0_0, L_0000000002fd0490, C4<>;
L_0000000002fce550 .functor MUXZ 1, L_0000000002fcc7f0, o0000000002e29368, o0000000002e00088, C4<>;
L_0000000002fcccf0 .functor MUXZ 1, o0000000002e29398, v0000000002e9fdc0_0, L_0000000002fcf270, C4<>;
L_0000000002fcdc90 .functor MUXZ 1, L_0000000002fcccf0, o0000000002e29458, o0000000002e00088, C4<>;
S_0000000002eccec0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eccd40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002e9f1e0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea0fe0_0 .net "d", 0 0, L_0000000002fcda10;  alias, 1 drivers
v0000000002ea16c0_0 .net "q", 0 0, v0000000002e9fdc0_0;  alias, 1 drivers
v0000000002e9fe60_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002e9fdc0_0 .var "state", 0 0;
v0000000002e9fa00_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002eca4c0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002ebd580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea2340_0 .net8 "Bitline1", 0 0, p0000000002e29788;  1 drivers, strength-aware
v0000000002ea2200_0 .net8 "Bitline2", 0 0, p0000000002e297b8;  1 drivers, strength-aware
v0000000002ea32e0_0 .net "D", 0 0, L_0000000002fce050;  1 drivers
v0000000002ea1c60_0 .net "Q", 0 0, v0000000002ea1bc0_0;  1 drivers
v0000000002ea2f20_0 .net "ReadEnable1", 0 0, L_0000000002fd0490;  alias, 1 drivers
v0000000002ea2c00_0 .net "ReadEnable2", 0 0, L_0000000002fcf270;  alias, 1 drivers
v0000000002ea2e80_0 .net "WriteEnable", 0 0, L_0000000002fcf130;  alias, 1 drivers
o0000000002e297e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea2840_0 name=_s0
o0000000002e29818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea1d00_0 name=_s10
v0000000002ea3560_0 .net *"_s12", 0 0, L_0000000002fcd3d0;  1 drivers
o0000000002e29878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea2ac0_0 name=_s2
v0000000002ea28e0_0 .net *"_s4", 0 0, L_0000000002fcc6b0;  1 drivers
o0000000002e298d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea3100_0 name=_s8
v0000000002ea3060_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea2980_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcc6b0 .functor MUXZ 1, o0000000002e29878, v0000000002ea1bc0_0, L_0000000002fd0490, C4<>;
L_0000000002fcdb50 .functor MUXZ 1, L_0000000002fcc6b0, o0000000002e297e8, o0000000002e00088, C4<>;
L_0000000002fcd3d0 .functor MUXZ 1, o0000000002e29818, v0000000002ea1bc0_0, L_0000000002fcf270, C4<>;
L_0000000002fcdfb0 .functor MUXZ 1, L_0000000002fcd3d0, o0000000002e298d8, o0000000002e00088, C4<>;
S_0000000002ecb540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eca4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea36a0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea2520_0 .net "d", 0 0, L_0000000002fce050;  alias, 1 drivers
v0000000002ea3e20_0 .net "q", 0 0, v0000000002ea1bc0_0;  alias, 1 drivers
v0000000002ea3b00_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea1bc0_0 .var "state", 0 0;
v0000000002ea34c0_0 .net "wen", 0 0, L_0000000002fcf130;  alias, 1 drivers
S_0000000002ecc740 .scope module, "R3" "Register" 2 38, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002edeff0_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002ee02b0_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002ede9b0_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002ee1110_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  1 drivers
v0000000002edec30_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  1 drivers
v0000000002edecd0_0 .net "WriteReg", 0 0, L_0000000002fd3c30;  1 drivers
v0000000002edf450_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002edeeb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd05d0 .part o0000000002e049d8, 0, 1;
L_0000000002fd0df0 .part o0000000002e049d8, 1, 1;
L_0000000002fd1430 .part o0000000002e049d8, 2, 1;
L_0000000002fcfef0 .part o0000000002e049d8, 3, 1;
L_0000000002fd0670 .part o0000000002e049d8, 4, 1;
L_0000000002fcfc70 .part o0000000002e049d8, 5, 1;
L_0000000002fd0170 .part o0000000002e049d8, 6, 1;
L_0000000002fd0530 .part o0000000002e049d8, 7, 1;
L_0000000002fcf3b0 .part o0000000002e049d8, 8, 1;
L_0000000002fd0a30 .part o0000000002e049d8, 9, 1;
L_0000000002fd2970 .part o0000000002e049d8, 10, 1;
L_0000000002fd1610 .part o0000000002e049d8, 11, 1;
L_0000000002fd26f0 .part o0000000002e049d8, 12, 1;
L_0000000002fd1cf0 .part o0000000002e049d8, 13, 1;
L_0000000002fd2e70 .part o0000000002e049d8, 14, 1;
L_0000000002fd3190 .part o0000000002e049d8, 15, 1;
p0000000002e29db8 .port I0000000002dac200, L_0000000002fd0d50;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002e29db8;
p0000000002e29de8 .port I0000000002dac280, L_0000000002fcfb30;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002e29de8;
p0000000002e2a298 .port I0000000002dac200, L_0000000002fcf950;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002e2a298;
p0000000002e2a2c8 .port I0000000002dac280, L_0000000002fd1390;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002e2a2c8;
p0000000002e2c218 .port I0000000002dac200, L_0000000002fcf810;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002e2c218;
p0000000002e2c248 .port I0000000002dac280, L_0000000002fd0030;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002e2c248;
p0000000002e2c698 .port I0000000002dac200, L_0000000002fd0b70;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002e2c698;
p0000000002e2c6c8 .port I0000000002dac280, L_0000000002fcf9f0;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002e2c6c8;
p0000000002e2cb18 .port I0000000002dac200, L_0000000002fd0fd0;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002e2cb18;
p0000000002e2cb48 .port I0000000002dac280, L_0000000002fcef50;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002e2cb48;
p0000000002e2cf98 .port I0000000002dac200, L_0000000002fd0710;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002e2cf98;
p0000000002e2cfc8 .port I0000000002dac280, L_0000000002fd1110;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002e2cfc8;
p0000000002e2d418 .port I0000000002dac200, L_0000000002fcfd10;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002e2d418;
p0000000002e2d448 .port I0000000002dac280, L_0000000002fd0850;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002e2d448;
p0000000002e2d898 .port I0000000002dac200, L_0000000002fcf1d0;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002e2d898;
p0000000002e2d8c8 .port I0000000002dac280, L_0000000002fd14d0;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002e2d8c8;
p0000000002e2dd18 .port I0000000002dac200, L_0000000002fcf4f0;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002e2dd18;
p0000000002e2dd48 .port I0000000002dac280, L_0000000002fd07b0;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002e2dd48;
p0000000002e2e198 .port I0000000002dac200, L_0000000002fcf450;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002e2e198;
p0000000002e2e1c8 .port I0000000002dac280, L_0000000002fcf590;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002e2e1c8;
p0000000002e2a718 .port I0000000002dac200, L_0000000002fcf630;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002e2a718;
p0000000002e2a748 .port I0000000002dac280, L_0000000002fceeb0;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002e2a748;
p0000000002e2ab98 .port I0000000002dac200, L_0000000002fd3b90;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002e2ab98;
p0000000002e2abc8 .port I0000000002dac280, L_0000000002fd3a50;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002e2abc8;
p0000000002e2b018 .port I0000000002dac200, L_0000000002fd2f10;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002e2b018;
p0000000002e2b048 .port I0000000002dac280, L_0000000002fd2ab0;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002e2b048;
p0000000002e2b498 .port I0000000002dac200, L_0000000002fd2c90;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002e2b498;
p0000000002e2b4c8 .port I0000000002dac280, L_0000000002fd21f0;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002e2b4c8;
p0000000002e2b918 .port I0000000002dac200, L_0000000002fd2dd0;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002e2b918;
p0000000002e2b948 .port I0000000002dac280, L_0000000002fd23d0;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002e2b948;
p0000000002e2bd98 .port I0000000002dac200, L_0000000002fd2150;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002e2bd98;
p0000000002e2bdc8 .port I0000000002dac280, L_0000000002fd3690;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002e2bdc8;
S_0000000002ecbfc0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea1f80_0 .net8 "Bitline1", 0 0, p0000000002e29db8;  1 drivers, strength-aware
v0000000002ea2b60_0 .net8 "Bitline2", 0 0, p0000000002e29de8;  1 drivers, strength-aware
v0000000002ea1940_0 .net "D", 0 0, L_0000000002fd05d0;  1 drivers
v0000000002ea2d40_0 .net "Q", 0 0, v0000000002ea31a0_0;  1 drivers
v0000000002ea1ee0_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002ea1b20_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002ea3420_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e29e78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea2020_0 name=_s0
o0000000002e29ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea3ba0_0 name=_s10
v0000000002ea20c0_0 .net *"_s12", 0 0, L_0000000002fd1570;  1 drivers
o0000000002e29f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea40a0_0 name=_s2
v0000000002ea4000_0 .net *"_s4", 0 0, L_0000000002fcf310;  1 drivers
o0000000002e29f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ea3740_0 name=_s8
v0000000002ea2160_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea2a20_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcf310 .functor MUXZ 1, o0000000002e29f08, v0000000002ea31a0_0, L_0000000002fd3230, C4<>;
L_0000000002fd0d50 .functor MUXZ 1, L_0000000002fcf310, o0000000002e29e78, o0000000002e00088, C4<>;
L_0000000002fd1570 .functor MUXZ 1, o0000000002e29ea8, v0000000002ea31a0_0, L_0000000002fd2bf0, C4<>;
L_0000000002fcfb30 .functor MUXZ 1, L_0000000002fd1570, o0000000002e29f68, o0000000002e00088, C4<>;
S_0000000002eca340 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecbfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea2660_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea2480_0 .net "d", 0 0, L_0000000002fd05d0;  alias, 1 drivers
v0000000002ea3f60_0 .net "q", 0 0, v0000000002ea31a0_0;  alias, 1 drivers
v0000000002ea1a80_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea31a0_0 .var "state", 0 0;
v0000000002ea3380_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002ecb9c0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ea19e0_0 .net8 "Bitline1", 0 0, p0000000002e2a298;  1 drivers, strength-aware
v0000000002ea2ca0_0 .net8 "Bitline2", 0 0, p0000000002e2a2c8;  1 drivers, strength-aware
v0000000002ea3a60_0 .net "D", 0 0, L_0000000002fd0df0;  1 drivers
v0000000002ea27a0_0 .net "Q", 0 0, v0000000002ea2700_0;  1 drivers
v0000000002ea3c40_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002ea3ce0_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002ed6170_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2a2f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed5a90_0 name=_s0
o0000000002e2a328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed53b0_0 name=_s10
v0000000002ed6990_0 .net *"_s12", 0 0, L_0000000002fcf6d0;  1 drivers
o0000000002e2a388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed6ad0_0 name=_s2
v0000000002ed5b30_0 .net *"_s4", 0 0, L_0000000002fcff90;  1 drivers
o0000000002e2a3e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed63f0_0 name=_s8
v0000000002ed6e90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed5090_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcff90 .functor MUXZ 1, o0000000002e2a388, v0000000002ea2700_0, L_0000000002fd3230, C4<>;
L_0000000002fcf950 .functor MUXZ 1, L_0000000002fcff90, o0000000002e2a2f8, o0000000002e00088, C4<>;
L_0000000002fcf6d0 .functor MUXZ 1, o0000000002e2a328, v0000000002ea2700_0, L_0000000002fd2bf0, C4<>;
L_0000000002fd1390 .functor MUXZ 1, L_0000000002fcf6d0, o0000000002e2a3e8, o0000000002e00088, C4<>;
S_0000000002ecbb40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ea2de0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ea22a0_0 .net "d", 0 0, L_0000000002fd0df0;  alias, 1 drivers
v0000000002ea37e0_0 .net "q", 0 0, v0000000002ea2700_0;  alias, 1 drivers
v0000000002ea3d80_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ea2700_0 .var "state", 0 0;
v0000000002ea3880_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002ec9440 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed60d0_0 .net8 "Bitline1", 0 0, p0000000002e2a718;  1 drivers, strength-aware
v0000000002ed6670_0 .net8 "Bitline2", 0 0, p0000000002e2a748;  1 drivers, strength-aware
v0000000002ed6df0_0 .net "D", 0 0, L_0000000002fd2970;  1 drivers
v0000000002ed56d0_0 .net "Q", 0 0, v0000000002ed65d0_0;  1 drivers
v0000000002ed4ff0_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002ed5bd0_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002ed5590_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2a778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed49b0_0 name=_s0
o0000000002e2a7a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed5db0_0 name=_s10
v0000000002ed67b0_0 .net *"_s12", 0 0, L_0000000002fcee10;  1 drivers
o0000000002e2a808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed6030_0 name=_s2
v0000000002ed5ef0_0 .net *"_s4", 0 0, L_0000000002fd0c10;  1 drivers
o0000000002e2a868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed5e50_0 name=_s8
v0000000002ed5130_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed5770_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd0c10 .functor MUXZ 1, o0000000002e2a808, v0000000002ed65d0_0, L_0000000002fd3230, C4<>;
L_0000000002fcf630 .functor MUXZ 1, L_0000000002fd0c10, o0000000002e2a778, o0000000002e00088, C4<>;
L_0000000002fcee10 .functor MUXZ 1, o0000000002e2a7a8, v0000000002ed65d0_0, L_0000000002fd2bf0, C4<>;
L_0000000002fceeb0 .functor MUXZ 1, L_0000000002fcee10, o0000000002e2a868, o0000000002e00088, C4<>;
S_0000000002ec95c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec9440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed51d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed6b70_0 .net "d", 0 0, L_0000000002fd2970;  alias, 1 drivers
v0000000002ed6490_0 .net "q", 0 0, v0000000002ed65d0_0;  alias, 1 drivers
v0000000002ed6530_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed65d0_0 .var "state", 0 0;
v0000000002ed6cb0_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002ecb0c0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed6850_0 .net8 "Bitline1", 0 0, p0000000002e2ab98;  1 drivers, strength-aware
v0000000002ed4eb0_0 .net8 "Bitline2", 0 0, p0000000002e2abc8;  1 drivers, strength-aware
v0000000002ed62b0_0 .net "D", 0 0, L_0000000002fd1610;  1 drivers
v0000000002ed4f50_0 .net "Q", 0 0, v0000000002ed54f0_0;  1 drivers
v0000000002ed68f0_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002ed5810_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002ed5950_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2abf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed6d50_0 name=_s0
o0000000002e2ac28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed5450_0 name=_s10
v0000000002ed4cd0_0 .net *"_s12", 0 0, L_0000000002fd2a10;  1 drivers
o0000000002e2ac88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed7110_0 name=_s2
v0000000002ed6a30_0 .net *"_s4", 0 0, L_0000000002fd30f0;  1 drivers
o0000000002e2ace8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed5f90_0 name=_s8
v0000000002ed6c10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed5d10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd30f0 .functor MUXZ 1, o0000000002e2ac88, v0000000002ed54f0_0, L_0000000002fd3230, C4<>;
L_0000000002fd3b90 .functor MUXZ 1, L_0000000002fd30f0, o0000000002e2abf8, o0000000002e00088, C4<>;
L_0000000002fd2a10 .functor MUXZ 1, o0000000002e2ac28, v0000000002ed54f0_0, L_0000000002fd2bf0, C4<>;
L_0000000002fd3a50 .functor MUXZ 1, L_0000000002fd2a10, o0000000002e2ace8, o0000000002e00088, C4<>;
S_0000000002ecc140 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecb0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed4b90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed5c70_0 .net "d", 0 0, L_0000000002fd1610;  alias, 1 drivers
v0000000002ed6710_0 .net "q", 0 0, v0000000002ed54f0_0;  alias, 1 drivers
v0000000002ed6210_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed54f0_0 .var "state", 0 0;
v0000000002ed4d70_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002ec9ec0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed6fd0_0 .net8 "Bitline1", 0 0, p0000000002e2b018;  1 drivers, strength-aware
v0000000002ed7070_0 .net8 "Bitline2", 0 0, p0000000002e2b048;  1 drivers, strength-aware
v0000000002ed4af0_0 .net "D", 0 0, L_0000000002fd26f0;  1 drivers
v0000000002ed4c30_0 .net "Q", 0 0, v0000000002ed6f30_0;  1 drivers
v0000000002ed4e10_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002ed5310_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002ed59f0_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2b078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed9690_0 name=_s0
o0000000002e2b0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed8790_0 name=_s10
v0000000002ed80b0_0 .net *"_s12", 0 0, L_0000000002fd2510;  1 drivers
o0000000002e2b108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed7430_0 name=_s2
v0000000002ed72f0_0 .net *"_s4", 0 0, L_0000000002fd37d0;  1 drivers
o0000000002e2b168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed8b50_0 name=_s8
v0000000002ed9730_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed8150_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd37d0 .functor MUXZ 1, o0000000002e2b108, v0000000002ed6f30_0, L_0000000002fd3230, C4<>;
L_0000000002fd2f10 .functor MUXZ 1, L_0000000002fd37d0, o0000000002e2b078, o0000000002e00088, C4<>;
L_0000000002fd2510 .functor MUXZ 1, o0000000002e2b0a8, v0000000002ed6f30_0, L_0000000002fd2bf0, C4<>;
L_0000000002fd2ab0 .functor MUXZ 1, L_0000000002fd2510, o0000000002e2b168, o0000000002e00088, C4<>;
S_0000000002ec9740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec9ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed6350_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed4a50_0 .net "d", 0 0, L_0000000002fd26f0;  alias, 1 drivers
v0000000002ed5630_0 .net "q", 0 0, v0000000002ed6f30_0;  alias, 1 drivers
v0000000002ed58b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed6f30_0 .var "state", 0 0;
v0000000002ed5270_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002eca7c0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed94b0_0 .net8 "Bitline1", 0 0, p0000000002e2b498;  1 drivers, strength-aware
v0000000002ed8a10_0 .net8 "Bitline2", 0 0, p0000000002e2b4c8;  1 drivers, strength-aware
v0000000002ed8330_0 .net "D", 0 0, L_0000000002fd1cf0;  1 drivers
v0000000002ed7cf0_0 .net "Q", 0 0, v0000000002ed9050_0;  1 drivers
v0000000002ed8bf0_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002ed8ab0_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002ed8f10_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2b4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed7f70_0 name=_s0
o0000000002e2b528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed8290_0 name=_s10
v0000000002ed81f0_0 .net *"_s12", 0 0, L_0000000002fd3af0;  1 drivers
o0000000002e2b588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed7bb0_0 name=_s2
v0000000002ed83d0_0 .net *"_s4", 0 0, L_0000000002fd2d30;  1 drivers
o0000000002e2b5e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed8d30_0 name=_s8
v0000000002ed7250_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed7390_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd2d30 .functor MUXZ 1, o0000000002e2b588, v0000000002ed9050_0, L_0000000002fd3230, C4<>;
L_0000000002fd2c90 .functor MUXZ 1, L_0000000002fd2d30, o0000000002e2b4f8, o0000000002e00088, C4<>;
L_0000000002fd3af0 .functor MUXZ 1, o0000000002e2b528, v0000000002ed9050_0, L_0000000002fd2bf0, C4<>;
L_0000000002fd21f0 .functor MUXZ 1, L_0000000002fd3af0, o0000000002e2b5e8, o0000000002e00088, C4<>;
S_0000000002ecb240 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eca7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed7b10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed8970_0 .net "d", 0 0, L_0000000002fd1cf0;  alias, 1 drivers
v0000000002ed8010_0 .net "q", 0 0, v0000000002ed9050_0;  alias, 1 drivers
v0000000002ed97d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed9050_0 .var "state", 0 0;
v0000000002ed7c50_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002ec9bc0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed8470_0 .net8 "Bitline1", 0 0, p0000000002e2b918;  1 drivers, strength-aware
v0000000002ed9550_0 .net8 "Bitline2", 0 0, p0000000002e2b948;  1 drivers, strength-aware
v0000000002ed8510_0 .net "D", 0 0, L_0000000002fd2e70;  1 drivers
v0000000002ed71b0_0 .net "Q", 0 0, v0000000002ed9910_0;  1 drivers
v0000000002ed7570_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002ed95f0_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002ed76b0_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2b978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed85b0_0 name=_s0
o0000000002e2b9a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed7610_0 name=_s10
v0000000002ed7e30_0 .net *"_s12", 0 0, L_0000000002fd25b0;  1 drivers
o0000000002e2ba08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed7750_0 name=_s2
v0000000002ed88d0_0 .net *"_s4", 0 0, L_0000000002fd2b50;  1 drivers
o0000000002e2ba68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed8dd0_0 name=_s8
v0000000002ed8650_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed86f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd2b50 .functor MUXZ 1, o0000000002e2ba08, v0000000002ed9910_0, L_0000000002fd3230, C4<>;
L_0000000002fd2dd0 .functor MUXZ 1, L_0000000002fd2b50, o0000000002e2b978, o0000000002e00088, C4<>;
L_0000000002fd25b0 .functor MUXZ 1, o0000000002e2b9a8, v0000000002ed9910_0, L_0000000002fd2bf0, C4<>;
L_0000000002fd23d0 .functor MUXZ 1, L_0000000002fd25b0, o0000000002e2ba68, o0000000002e00088, C4<>;
S_0000000002ecc2c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec9bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed74d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed8830_0 .net "d", 0 0, L_0000000002fd2e70;  alias, 1 drivers
v0000000002ed9870_0 .net "q", 0 0, v0000000002ed9910_0;  alias, 1 drivers
v0000000002ed7d90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed9910_0 .var "state", 0 0;
v0000000002ed8c90_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002ecc440 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed7a70_0 .net8 "Bitline1", 0 0, p0000000002e2bd98;  1 drivers, strength-aware
v0000000002ed7ed0_0 .net8 "Bitline2", 0 0, p0000000002e2bdc8;  1 drivers, strength-aware
v0000000002ed8fb0_0 .net "D", 0 0, L_0000000002fd3190;  1 drivers
v0000000002ed90f0_0 .net "Q", 0 0, v0000000002ed8e70_0;  1 drivers
v0000000002ed9190_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002ed9230_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002ed92d0_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2bdf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed9370_0 name=_s0
o0000000002e2be28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edac70_0 name=_s10
v0000000002ed9a50_0 .net *"_s12", 0 0, L_0000000002fd2fb0;  1 drivers
o0000000002e2be88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eda770_0 name=_s2
v0000000002eda270_0 .net *"_s4", 0 0, L_0000000002fd3910;  1 drivers
o0000000002e2bee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edbfd0_0 name=_s8
v0000000002edaa90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eda310_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd3910 .functor MUXZ 1, o0000000002e2be88, v0000000002ed8e70_0, L_0000000002fd3230, C4<>;
L_0000000002fd2150 .functor MUXZ 1, L_0000000002fd3910, o0000000002e2bdf8, o0000000002e00088, C4<>;
L_0000000002fd2fb0 .functor MUXZ 1, o0000000002e2be28, v0000000002ed8e70_0, L_0000000002fd2bf0, C4<>;
L_0000000002fd3690 .functor MUXZ 1, L_0000000002fd2fb0, o0000000002e2bee8, o0000000002e00088, C4<>;
S_0000000002ecc5c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecc440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed77f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed7890_0 .net "d", 0 0, L_0000000002fd3190;  alias, 1 drivers
v0000000002ed7930_0 .net "q", 0 0, v0000000002ed8e70_0;  alias, 1 drivers
v0000000002ed9410_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed8e70_0 .var "state", 0 0;
v0000000002ed79d0_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002ecc8c0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eda810_0 .net8 "Bitline1", 0 0, p0000000002e2c218;  1 drivers, strength-aware
v0000000002edabd0_0 .net8 "Bitline2", 0 0, p0000000002e2c248;  1 drivers, strength-aware
v0000000002edb670_0 .net "D", 0 0, L_0000000002fd1430;  1 drivers
v0000000002ed9e10_0 .net "Q", 0 0, v0000000002edbdf0_0;  1 drivers
v0000000002edbf30_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002edb530_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002edab30_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2c278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edc070_0 name=_s0
o0000000002e2c2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edb030_0 name=_s10
v0000000002edb5d0_0 .net *"_s12", 0 0, L_0000000002fd0f30;  1 drivers
o0000000002e2c308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edbad0_0 name=_s2
v0000000002ed9ff0_0 .net *"_s4", 0 0, L_0000000002fcf770;  1 drivers
o0000000002e2c368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edb170_0 name=_s8
v0000000002ed9af0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002edc110_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcf770 .functor MUXZ 1, o0000000002e2c308, v0000000002edbdf0_0, L_0000000002fd3230, C4<>;
L_0000000002fcf810 .functor MUXZ 1, L_0000000002fcf770, o0000000002e2c278, o0000000002e00088, C4<>;
L_0000000002fd0f30 .functor MUXZ 1, o0000000002e2c2a8, v0000000002edbdf0_0, L_0000000002fd2bf0, C4<>;
L_0000000002fd0030 .functor MUXZ 1, L_0000000002fd0f30, o0000000002e2c368, o0000000002e00088, C4<>;
S_0000000002ec98c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecc8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed9d70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002edbe90_0 .net "d", 0 0, L_0000000002fd1430;  alias, 1 drivers
v0000000002edaf90_0 .net "q", 0 0, v0000000002edbdf0_0;  alias, 1 drivers
v0000000002eda590_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002edbdf0_0 .var "state", 0 0;
v0000000002ed9cd0_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002ec9a40 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eda8b0_0 .net8 "Bitline1", 0 0, p0000000002e2c698;  1 drivers, strength-aware
v0000000002edad10_0 .net8 "Bitline2", 0 0, p0000000002e2c6c8;  1 drivers, strength-aware
v0000000002edb7b0_0 .net "D", 0 0, L_0000000002fcfef0;  1 drivers
v0000000002ed9f50_0 .net "Q", 0 0, v0000000002ed9eb0_0;  1 drivers
v0000000002ed9b90_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002edadb0_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002edb850_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2c6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edb8f0_0 name=_s0
o0000000002e2c728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edaef0_0 name=_s10
v0000000002edb210_0 .net *"_s12", 0 0, L_0000000002fd0350;  1 drivers
o0000000002e2c788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed9c30_0 name=_s2
v0000000002edbc10_0 .net *"_s4", 0 0, L_0000000002fcf8b0;  1 drivers
o0000000002e2c7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eda090_0 name=_s8
v0000000002eda630_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002edbcb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcf8b0 .functor MUXZ 1, o0000000002e2c788, v0000000002ed9eb0_0, L_0000000002fd3230, C4<>;
L_0000000002fd0b70 .functor MUXZ 1, L_0000000002fcf8b0, o0000000002e2c6f8, o0000000002e00088, C4<>;
L_0000000002fd0350 .functor MUXZ 1, o0000000002e2c728, v0000000002ed9eb0_0, L_0000000002fd2bf0, C4<>;
L_0000000002fcf9f0 .functor MUXZ 1, L_0000000002fd0350, o0000000002e2c7e8, o0000000002e00088, C4<>;
S_0000000002eca940 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ec9a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edae50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eda3b0_0 .net "d", 0 0, L_0000000002fcfef0;  alias, 1 drivers
v0000000002edb710_0 .net "q", 0 0, v0000000002ed9eb0_0;  alias, 1 drivers
v0000000002ed99b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed9eb0_0 .var "state", 0 0;
v0000000002edb0d0_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002ecaf40 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eda450_0 .net8 "Bitline1", 0 0, p0000000002e2cb18;  1 drivers, strength-aware
v0000000002edbd50_0 .net8 "Bitline2", 0 0, p0000000002e2cb48;  1 drivers, strength-aware
v0000000002eda4f0_0 .net "D", 0 0, L_0000000002fd0670;  1 drivers
v0000000002edb2b0_0 .net "Q", 0 0, v0000000002eda9f0_0;  1 drivers
v0000000002edb350_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002eda950_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002edb3f0_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2cb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edb490_0 name=_s0
o0000000002e2cba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eda6d0_0 name=_s10
v0000000002eddb50_0 .net *"_s12", 0 0, L_0000000002fd0990;  1 drivers
o0000000002e2cc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ede690_0 name=_s2
v0000000002eddc90_0 .net *"_s4", 0 0, L_0000000002fcfa90;  1 drivers
o0000000002e2cc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edc570_0 name=_s8
v0000000002eddbf0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002edd0b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fcfa90 .functor MUXZ 1, o0000000002e2cc08, v0000000002eda9f0_0, L_0000000002fd3230, C4<>;
L_0000000002fd0fd0 .functor MUXZ 1, L_0000000002fcfa90, o0000000002e2cb78, o0000000002e00088, C4<>;
L_0000000002fd0990 .functor MUXZ 1, o0000000002e2cba8, v0000000002eda9f0_0, L_0000000002fd2bf0, C4<>;
L_0000000002fcef50 .functor MUXZ 1, L_0000000002fd0990, o0000000002e2cc68, o0000000002e00088, C4<>;
S_0000000002ecaac0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ecaf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eda130_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eda1d0_0 .net "d", 0 0, L_0000000002fd0670;  alias, 1 drivers
v0000000002edbb70_0 .net "q", 0 0, v0000000002eda9f0_0;  alias, 1 drivers
v0000000002edb990_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eda9f0_0 .var "state", 0 0;
v0000000002edba30_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002eef6e0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002edc9d0_0 .net8 "Bitline1", 0 0, p0000000002e2cf98;  1 drivers, strength-aware
v0000000002ede230_0 .net8 "Bitline2", 0 0, p0000000002e2cfc8;  1 drivers, strength-aware
v0000000002edcbb0_0 .net "D", 0 0, L_0000000002fcfc70;  1 drivers
v0000000002eddd30_0 .net "Q", 0 0, v0000000002edccf0_0;  1 drivers
v0000000002edce30_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002edcc50_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002ede730_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2cff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edd650_0 name=_s0
o0000000002e2d028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ede7d0_0 name=_s10
v0000000002ede410_0 .net *"_s12", 0 0, L_0000000002fd00d0;  1 drivers
o0000000002e2d088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edd010_0 name=_s2
v0000000002edced0_0 .net *"_s4", 0 0, L_0000000002fd1070;  1 drivers
o0000000002e2d0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edc7f0_0 name=_s8
v0000000002edd3d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ede550_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd1070 .functor MUXZ 1, o0000000002e2d088, v0000000002edccf0_0, L_0000000002fd3230, C4<>;
L_0000000002fd0710 .functor MUXZ 1, L_0000000002fd1070, o0000000002e2cff8, o0000000002e00088, C4<>;
L_0000000002fd00d0 .functor MUXZ 1, o0000000002e2d028, v0000000002edccf0_0, L_0000000002fd2bf0, C4<>;
L_0000000002fd1110 .functor MUXZ 1, L_0000000002fd00d0, o0000000002e2d0e8, o0000000002e00088, C4<>;
S_0000000002eeffe0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eef6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edca70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002edcb10_0 .net "d", 0 0, L_0000000002fcfc70;  alias, 1 drivers
v0000000002edddd0_0 .net "q", 0 0, v0000000002edccf0_0;  alias, 1 drivers
v0000000002ede4b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002edccf0_0 .var "state", 0 0;
v0000000002edc2f0_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002eed2e0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002edcd90_0 .net8 "Bitline1", 0 0, p0000000002e2d418;  1 drivers, strength-aware
v0000000002edc390_0 .net8 "Bitline2", 0 0, p0000000002e2d448;  1 drivers, strength-aware
v0000000002edd8d0_0 .net "D", 0 0, L_0000000002fd0170;  1 drivers
v0000000002edde70_0 .net "Q", 0 0, v0000000002edd970_0;  1 drivers
v0000000002edd830_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002edc1b0_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002edc930_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2d478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edc610_0 name=_s0
o0000000002e2d4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edcf70_0 name=_s10
v0000000002eddf10_0 .net *"_s12", 0 0, L_0000000002fcfdb0;  1 drivers
o0000000002e2d508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edc6b0_0 name=_s2
v0000000002eddab0_0 .net *"_s4", 0 0, L_0000000002fd11b0;  1 drivers
o0000000002e2d568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edc750_0 name=_s8
v0000000002edc250_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002edd150_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd11b0 .functor MUXZ 1, o0000000002e2d508, v0000000002edd970_0, L_0000000002fd3230, C4<>;
L_0000000002fcfd10 .functor MUXZ 1, L_0000000002fd11b0, o0000000002e2d478, o0000000002e00088, C4<>;
L_0000000002fcfdb0 .functor MUXZ 1, o0000000002e2d4a8, v0000000002edd970_0, L_0000000002fd2bf0, C4<>;
L_0000000002fd0850 .functor MUXZ 1, L_0000000002fcfdb0, o0000000002e2d568, o0000000002e00088, C4<>;
S_0000000002eeda60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eed2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edd6f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002edc890_0 .net "d", 0 0, L_0000000002fd0170;  alias, 1 drivers
v0000000002ede910_0 .net "q", 0 0, v0000000002edd970_0;  alias, 1 drivers
v0000000002ede870_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002edd970_0 .var "state", 0 0;
v0000000002edda10_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002eef560 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ede190_0 .net8 "Bitline1", 0 0, p0000000002e2d898;  1 drivers, strength-aware
v0000000002ede5f0_0 .net8 "Bitline2", 0 0, p0000000002e2d8c8;  1 drivers, strength-aware
v0000000002edc4d0_0 .net "D", 0 0, L_0000000002fd0530;  1 drivers
v0000000002edc430_0 .net "Q", 0 0, v0000000002ede0f0_0;  1 drivers
v0000000002edd290_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002edd470_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002edd510_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2d8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edd5b0_0 name=_s0
o0000000002e2d928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edd790_0 name=_s10
v0000000002ede370_0 .net *"_s12", 0 0, L_0000000002fd03f0;  1 drivers
o0000000002e2d988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee0f30_0 name=_s2
v0000000002ee0530_0 .net *"_s4", 0 0, L_0000000002fd02b0;  1 drivers
o0000000002e2d9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee0fd0_0 name=_s8
v0000000002edff90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee0a30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd02b0 .functor MUXZ 1, o0000000002e2d988, v0000000002ede0f0_0, L_0000000002fd3230, C4<>;
L_0000000002fcf1d0 .functor MUXZ 1, L_0000000002fd02b0, o0000000002e2d8f8, o0000000002e00088, C4<>;
L_0000000002fd03f0 .functor MUXZ 1, o0000000002e2d928, v0000000002ede0f0_0, L_0000000002fd2bf0, C4<>;
L_0000000002fd14d0 .functor MUXZ 1, L_0000000002fd03f0, o0000000002e2d9e8, o0000000002e00088, C4<>;
S_0000000002eee060 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eef560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eddfb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ede2d0_0 .net "d", 0 0, L_0000000002fd0530;  alias, 1 drivers
v0000000002edd330_0 .net "q", 0 0, v0000000002ede0f0_0;  alias, 1 drivers
v0000000002ede050_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ede0f0_0 .var "state", 0 0;
v0000000002edd1f0_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002ef0d60 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee0ad0_0 .net8 "Bitline1", 0 0, p0000000002e2dd18;  1 drivers, strength-aware
v0000000002ee0990_0 .net8 "Bitline2", 0 0, p0000000002e2dd48;  1 drivers, strength-aware
v0000000002edfb30_0 .net "D", 0 0, L_0000000002fcf3b0;  1 drivers
v0000000002edfbd0_0 .net "Q", 0 0, v0000000002ee0710_0;  1 drivers
v0000000002edeaf0_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002edf8b0_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002eded70_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2dd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edf950_0 name=_s0
o0000000002e2dda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee0350_0 name=_s10
v0000000002edfc70_0 .net *"_s12", 0 0, L_0000000002fd1250;  1 drivers
o0000000002e2de08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edfd10_0 name=_s2
v0000000002edf9f0_0 .net *"_s4", 0 0, L_0000000002fd0ad0;  1 drivers
o0000000002e2de68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee05d0_0 name=_s8
v0000000002ee07b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee0e90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd0ad0 .functor MUXZ 1, o0000000002e2de08, v0000000002ee0710_0, L_0000000002fd3230, C4<>;
L_0000000002fcf4f0 .functor MUXZ 1, L_0000000002fd0ad0, o0000000002e2dd78, o0000000002e00088, C4<>;
L_0000000002fd1250 .functor MUXZ 1, o0000000002e2dda8, v0000000002ee0710_0, L_0000000002fd2bf0, C4<>;
L_0000000002fd07b0 .functor MUXZ 1, L_0000000002fd1250, o0000000002e2de68, o0000000002e00088, C4<>;
S_0000000002ef0760 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ef0d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee0670_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002edfa90_0 .net "d", 0 0, L_0000000002fcf3b0;  alias, 1 drivers
v0000000002edeb90_0 .net "q", 0 0, v0000000002ee0710_0;  alias, 1 drivers
v0000000002ee0170_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ee0710_0 .var "state", 0 0;
v0000000002ee03f0_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002eed760 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002ecc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee0850_0 .net8 "Bitline1", 0 0, p0000000002e2e198;  1 drivers, strength-aware
v0000000002ee0cb0_0 .net8 "Bitline2", 0 0, p0000000002e2e1c8;  1 drivers, strength-aware
v0000000002ee0210_0 .net "D", 0 0, L_0000000002fd0a30;  1 drivers
v0000000002edfef0_0 .net "Q", 0 0, v0000000002edfe50_0;  1 drivers
v0000000002ee0c10_0 .net "ReadEnable1", 0 0, L_0000000002fd3230;  alias, 1 drivers
v0000000002ee0030_0 .net "ReadEnable2", 0 0, L_0000000002fd2bf0;  alias, 1 drivers
v0000000002edf1d0_0 .net "WriteEnable", 0 0, L_0000000002fd3c30;  alias, 1 drivers
o0000000002e2e1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee0490_0 name=_s0
o0000000002e2e228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee0df0_0 name=_s10
v0000000002ee08f0_0 .net *"_s12", 0 0, L_0000000002fd12f0;  1 drivers
o0000000002e2e288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002edf630_0 name=_s2
v0000000002ee1070_0 .net *"_s4", 0 0, L_0000000002fd08f0;  1 drivers
o0000000002e2e2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee0d50_0 name=_s8
v0000000002ee00d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002edea50_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd08f0 .functor MUXZ 1, o0000000002e2e288, v0000000002edfe50_0, L_0000000002fd3230, C4<>;
L_0000000002fcf450 .functor MUXZ 1, L_0000000002fd08f0, o0000000002e2e1f8, o0000000002e00088, C4<>;
L_0000000002fd12f0 .functor MUXZ 1, o0000000002e2e228, v0000000002edfe50_0, L_0000000002fd2bf0, C4<>;
L_0000000002fcf590 .functor MUXZ 1, L_0000000002fd12f0, o0000000002e2e2e8, o0000000002e00088, C4<>;
S_0000000002eee7e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eed760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edfdb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee0b70_0 .net "d", 0 0, L_0000000002fd0a30;  alias, 1 drivers
v0000000002edf6d0_0 .net "q", 0 0, v0000000002edfe50_0;  alias, 1 drivers
v0000000002edee10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002edfe50_0 .var "state", 0 0;
v0000000002edf810_0 .net "wen", 0 0, L_0000000002fd3c30;  alias, 1 drivers
S_0000000002eee660 .scope module, "R4" "Register" 2 47, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002ecd570_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002ecdbb0_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002ecef10_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002ecf690_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  1 drivers
v0000000002ecf730_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  1 drivers
v0000000002ecf370_0 .net "WriteReg", 0 0, L_0000000002fd4590;  1 drivers
v0000000002ecd430_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ecd750_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd3730 .part o0000000002e049d8, 0, 1;
L_0000000002fd1d90 .part o0000000002e049d8, 1, 1;
L_0000000002fd39b0 .part o0000000002e049d8, 2, 1;
L_0000000002fd34b0 .part o0000000002e049d8, 3, 1;
L_0000000002fd35f0 .part o0000000002e049d8, 4, 1;
L_0000000002fd1c50 .part o0000000002e049d8, 5, 1;
L_0000000002fd20b0 .part o0000000002e049d8, 6, 1;
L_0000000002fd44f0 .part o0000000002e049d8, 7, 1;
L_0000000002fd6430 .part o0000000002e049d8, 8, 1;
L_0000000002fd4ef0 .part o0000000002e049d8, 9, 1;
L_0000000002fd55d0 .part o0000000002e049d8, 10, 1;
L_0000000002fd6110 .part o0000000002e049d8, 11, 1;
L_0000000002fd43b0 .part o0000000002e049d8, 12, 1;
L_0000000002fd5710 .part o0000000002e049d8, 13, 1;
L_0000000002fd5cb0 .part o0000000002e049d8, 14, 1;
L_0000000002fd4a90 .part o0000000002e049d8, 15, 1;
p0000000002e2e7c8 .port I0000000002dac200, L_0000000002fd16b0;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002e2e7c8;
p0000000002e2e7f8 .port I0000000002dac280, L_0000000002fd3870;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002e2e7f8;
p0000000002e2eca8 .port I0000000002dac200, L_0000000002fd2290;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002e2eca8;
p0000000002e2ecd8 .port I0000000002dac280, L_0000000002fd3370;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002e2ecd8;
p0000000002f03fc8 .port I0000000002dac200, L_0000000002fd2470;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002f03fc8;
p0000000002f03ff8 .port I0000000002dac280, L_0000000002fd19d0;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002f03ff8;
p0000000002f04448 .port I0000000002dac200, L_0000000002fd3410;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002f04448;
p0000000002f04478 .port I0000000002dac280, L_0000000002fd17f0;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002f04478;
p0000000002f048c8 .port I0000000002dac200, L_0000000002fd28d0;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002f048c8;
p0000000002f048f8 .port I0000000002dac280, L_0000000002fd3550;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002f048f8;
p0000000002f04d48 .port I0000000002dac200, L_0000000002fd1890;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002f04d48;
p0000000002f04d78 .port I0000000002dac280, L_0000000002fd1bb0;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002f04d78;
p0000000002f051c8 .port I0000000002dac200, L_0000000002fd1ed0;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002f051c8;
p0000000002f051f8 .port I0000000002dac280, L_0000000002fd2010;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002f051f8;
p0000000002f05648 .port I0000000002dac200, L_0000000002fd5490;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002f05648;
p0000000002f05678 .port I0000000002dac280, L_0000000002fd49f0;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002f05678;
p0000000002f05ac8 .port I0000000002dac200, L_0000000002fd4810;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002f05ac8;
p0000000002f05af8 .port I0000000002dac280, L_0000000002fd4f90;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002f05af8;
p0000000002f05f48 .port I0000000002dac200, L_0000000002fd5b70;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002f05f48;
p0000000002f05f78 .port I0000000002dac280, L_0000000002fd48b0;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002f05f78;
p0000000002e2f128 .port I0000000002dac200, L_0000000002fd5d50;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002e2f128;
p0000000002e2f158 .port I0000000002dac280, L_0000000002fd3f50;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002e2f158;
p0000000002e2f5a8 .port I0000000002dac200, L_0000000002fd4e50;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002e2f5a8;
p0000000002e2f5d8 .port I0000000002dac280, L_0000000002fd5670;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002e2f5d8;
p0000000002e2fa28 .port I0000000002dac200, L_0000000002fd4950;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002e2fa28;
p0000000002e2fa58 .port I0000000002dac280, L_0000000002fd5a30;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002e2fa58;
p0000000002e2fea8 .port I0000000002dac200, L_0000000002fd5c10;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002e2fea8;
p0000000002e2fed8 .port I0000000002dac280, L_0000000002fd4450;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002e2fed8;
p0000000002f036c8 .port I0000000002dac200, L_0000000002fd3ff0;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002f036c8;
p0000000002f036f8 .port I0000000002dac280, L_0000000002fd41d0;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002f036f8;
p0000000002f03b48 .port I0000000002dac200, L_0000000002fd5f30;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002f03b48;
p0000000002f03b78 .port I0000000002dac280, L_0000000002fd4310;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002f03b78;
S_0000000002eedee0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002edf4f0_0 .net8 "Bitline1", 0 0, p0000000002e2e7c8;  1 drivers, strength-aware
v0000000002edf590_0 .net8 "Bitline2", 0 0, p0000000002e2e7f8;  1 drivers, strength-aware
v0000000002edf770_0 .net "D", 0 0, L_0000000002fd3730;  1 drivers
v0000000002ee14d0_0 .net "Q", 0 0, v0000000002edf270_0;  1 drivers
v0000000002ee3370_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002ee2010_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002ee19d0_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002e2e888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee1ed0_0 name=_s0
o0000000002e2e8b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee1250_0 name=_s10
v0000000002ee2970_0 .net *"_s12", 0 0, L_0000000002fd2790;  1 drivers
o0000000002e2e918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2e70_0 name=_s2
v0000000002ee1930_0 .net *"_s4", 0 0, L_0000000002fd3050;  1 drivers
o0000000002e2e978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee1f70_0 name=_s8
v0000000002ee1b10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee1bb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd3050 .functor MUXZ 1, o0000000002e2e918, v0000000002edf270_0, L_0000000002fd5030, C4<>;
L_0000000002fd16b0 .functor MUXZ 1, L_0000000002fd3050, o0000000002e2e888, o0000000002e00088, C4<>;
L_0000000002fd2790 .functor MUXZ 1, o0000000002e2e8b8, v0000000002edf270_0, L_0000000002fd50d0, C4<>;
L_0000000002fd3870 .functor MUXZ 1, L_0000000002fd2790, o0000000002e2e978, o0000000002e00088, C4<>;
S_0000000002eef860 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eedee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002edef50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002edf3b0_0 .net "d", 0 0, L_0000000002fd3730;  alias, 1 drivers
v0000000002edf090_0 .net "q", 0 0, v0000000002edf270_0;  alias, 1 drivers
v0000000002edf130_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002edf270_0 .var "state", 0 0;
v0000000002edf310_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002eef9e0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee2c90_0 .net8 "Bitline1", 0 0, p0000000002e2eca8;  1 drivers, strength-aware
v0000000002ee1570_0 .net8 "Bitline2", 0 0, p0000000002e2ecd8;  1 drivers, strength-aware
v0000000002ee2bf0_0 .net "D", 0 0, L_0000000002fd1d90;  1 drivers
v0000000002ee2150_0 .net "Q", 0 0, v0000000002ee2d30_0;  1 drivers
v0000000002ee1610_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002ee3190_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002ee2f10_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002e2ed08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee21f0_0 name=_s0
o0000000002e2ed38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee16b0_0 name=_s10
v0000000002ee1750_0 .net *"_s12", 0 0, L_0000000002fd32d0;  1 drivers
o0000000002e2ed98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2b50_0 name=_s2
v0000000002ee2a10_0 .net *"_s4", 0 0, L_0000000002fd1930;  1 drivers
o0000000002e2edf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2fb0_0 name=_s8
v0000000002ee34b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee1cf0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd1930 .functor MUXZ 1, o0000000002e2ed98, v0000000002ee2d30_0, L_0000000002fd5030, C4<>;
L_0000000002fd2290 .functor MUXZ 1, L_0000000002fd1930, o0000000002e2ed08, o0000000002e00088, C4<>;
L_0000000002fd32d0 .functor MUXZ 1, o0000000002e2ed38, v0000000002ee2d30_0, L_0000000002fd50d0, C4<>;
L_0000000002fd3370 .functor MUXZ 1, L_0000000002fd32d0, o0000000002e2edf8, o0000000002e00088, C4<>;
S_0000000002eefce0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eef9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee23d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee1a70_0 .net "d", 0 0, L_0000000002fd1d90;  alias, 1 drivers
v0000000002ee20b0_0 .net "q", 0 0, v0000000002ee2d30_0;  alias, 1 drivers
v0000000002ee1430_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ee2d30_0 .var "state", 0 0;
v0000000002ee2dd0_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002eedd60 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee1e30_0 .net8 "Bitline1", 0 0, p0000000002e2f128;  1 drivers, strength-aware
v0000000002ee17f0_0 .net8 "Bitline2", 0 0, p0000000002e2f158;  1 drivers, strength-aware
v0000000002ee1d90_0 .net "D", 0 0, L_0000000002fd55d0;  1 drivers
v0000000002ee2290_0 .net "Q", 0 0, v0000000002ee12f0_0;  1 drivers
v0000000002ee3870_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002ee3050_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002ee1c50_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002e2f188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2830_0 name=_s0
o0000000002e2f1b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee26f0_0 name=_s10
v0000000002ee2790_0 .net *"_s12", 0 0, L_0000000002fd5990;  1 drivers
o0000000002e2f218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2330_0 name=_s2
v0000000002ee28d0_0 .net *"_s4", 0 0, L_0000000002fd4770;  1 drivers
o0000000002e2f278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee2ab0_0 name=_s8
v0000000002ee30f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee2470_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd4770 .functor MUXZ 1, o0000000002e2f218, v0000000002ee12f0_0, L_0000000002fd5030, C4<>;
L_0000000002fd5d50 .functor MUXZ 1, L_0000000002fd4770, o0000000002e2f188, o0000000002e00088, C4<>;
L_0000000002fd5990 .functor MUXZ 1, o0000000002e2f1b8, v0000000002ee12f0_0, L_0000000002fd50d0, C4<>;
L_0000000002fd3f50 .functor MUXZ 1, L_0000000002fd5990, o0000000002e2f278, o0000000002e00088, C4<>;
S_0000000002eefb60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eedd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee25b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee3550_0 .net "d", 0 0, L_0000000002fd55d0;  alias, 1 drivers
v0000000002ee2650_0 .net "q", 0 0, v0000000002ee12f0_0;  alias, 1 drivers
v0000000002ee3690_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ee12f0_0 .var "state", 0 0;
v0000000002ee3410_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002ef05e0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee37d0_0 .net8 "Bitline1", 0 0, p0000000002e2f5a8;  1 drivers, strength-aware
v0000000002ee3910_0 .net8 "Bitline2", 0 0, p0000000002e2f5d8;  1 drivers, strength-aware
v0000000002ee11b0_0 .net "D", 0 0, L_0000000002fd6110;  1 drivers
v0000000002ee1390_0 .net "Q", 0 0, v0000000002ee32d0_0;  1 drivers
v0000000002ee4270_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002ee4310_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002ee5f30_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002e2f608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee6110_0 name=_s0
o0000000002e2f638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee55d0_0 name=_s10
v0000000002ee4ef0_0 .net *"_s12", 0 0, L_0000000002fd4090;  1 drivers
o0000000002e2f698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee4b30_0 name=_s2
v0000000002ee3c30_0 .net *"_s4", 0 0, L_0000000002fd4bd0;  1 drivers
o0000000002e2f6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee5c10_0 name=_s8
v0000000002ee5fd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee3d70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd4bd0 .functor MUXZ 1, o0000000002e2f698, v0000000002ee32d0_0, L_0000000002fd5030, C4<>;
L_0000000002fd4e50 .functor MUXZ 1, L_0000000002fd4bd0, o0000000002e2f608, o0000000002e00088, C4<>;
L_0000000002fd4090 .functor MUXZ 1, o0000000002e2f638, v0000000002ee32d0_0, L_0000000002fd50d0, C4<>;
L_0000000002fd5670 .functor MUXZ 1, L_0000000002fd4090, o0000000002e2f6f8, o0000000002e00088, C4<>;
S_0000000002eefe60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ef05e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee3730_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee1890_0 .net "d", 0 0, L_0000000002fd6110;  alias, 1 drivers
v0000000002ee2510_0 .net "q", 0 0, v0000000002ee32d0_0;  alias, 1 drivers
v0000000002ee3230_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ee32d0_0 .var "state", 0 0;
v0000000002ee35f0_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002eef260 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee4bd0_0 .net8 "Bitline1", 0 0, p0000000002e2fa28;  1 drivers, strength-aware
v0000000002ee53f0_0 .net8 "Bitline2", 0 0, p0000000002e2fa58;  1 drivers, strength-aware
v0000000002ee5e90_0 .net "D", 0 0, L_0000000002fd43b0;  1 drivers
v0000000002ee4f90_0 .net "Q", 0 0, v0000000002ee44f0_0;  1 drivers
v0000000002ee4450_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002ee5710_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002ee4590_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002e2fa88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee5df0_0 name=_s0
o0000000002e2fab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee3cd0_0 name=_s10
v0000000002ee3f50_0 .net *"_s12", 0 0, L_0000000002fd61b0;  1 drivers
o0000000002e2fb18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee4770_0 name=_s2
v0000000002ee5d50_0 .net *"_s4", 0 0, L_0000000002fd57b0;  1 drivers
o0000000002e2fb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee4630_0 name=_s8
v0000000002ee46d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee3e10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd57b0 .functor MUXZ 1, o0000000002e2fb18, v0000000002ee44f0_0, L_0000000002fd5030, C4<>;
L_0000000002fd4950 .functor MUXZ 1, L_0000000002fd57b0, o0000000002e2fa88, o0000000002e00088, C4<>;
L_0000000002fd61b0 .functor MUXZ 1, o0000000002e2fab8, v0000000002ee44f0_0, L_0000000002fd50d0, C4<>;
L_0000000002fd5a30 .functor MUXZ 1, L_0000000002fd61b0, o0000000002e2fb78, o0000000002e00088, C4<>;
S_0000000002eed160 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eef260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee50d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee6070_0 .net "d", 0 0, L_0000000002fd43b0;  alias, 1 drivers
v0000000002ee4e50_0 .net "q", 0 0, v0000000002ee44f0_0;  alias, 1 drivers
v0000000002ee43b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ee44f0_0 .var "state", 0 0;
v0000000002ee48b0_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002ef0160 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee4810_0 .net8 "Bitline1", 0 0, p0000000002e2fea8;  1 drivers, strength-aware
v0000000002ee4950_0 .net8 "Bitline2", 0 0, p0000000002e2fed8;  1 drivers, strength-aware
v0000000002ee4a90_0 .net "D", 0 0, L_0000000002fd5710;  1 drivers
v0000000002ee4090_0 .net "Q", 0 0, v0000000002ee39b0_0;  1 drivers
v0000000002ee5210_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002ee49f0_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002ee4c70_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002e2ff08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee5990_0 name=_s0
o0000000002e2ff38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee4d10_0 name=_s10
v0000000002ee3a50_0 .net *"_s12", 0 0, L_0000000002fd4130;  1 drivers
o0000000002e2ff98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee4db0_0 name=_s2
v0000000002ee3b90_0 .net *"_s4", 0 0, L_0000000002fd5ad0;  1 drivers
o0000000002e2fff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee3eb0_0 name=_s8
v0000000002ee5030_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee52b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd5ad0 .functor MUXZ 1, o0000000002e2ff98, v0000000002ee39b0_0, L_0000000002fd5030, C4<>;
L_0000000002fd5c10 .functor MUXZ 1, L_0000000002fd5ad0, o0000000002e2ff08, o0000000002e00088, C4<>;
L_0000000002fd4130 .functor MUXZ 1, o0000000002e2ff38, v0000000002ee39b0_0, L_0000000002fd50d0, C4<>;
L_0000000002fd4450 .functor MUXZ 1, L_0000000002fd4130, o0000000002e2fff8, o0000000002e00088, C4<>;
S_0000000002eee1e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ef0160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee5cb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee3ff0_0 .net "d", 0 0, L_0000000002fd5710;  alias, 1 drivers
v0000000002ee5170_0 .net "q", 0 0, v0000000002ee39b0_0;  alias, 1 drivers
v0000000002ee3af0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ee39b0_0 .var "state", 0 0;
v0000000002ee5670_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002ef0ee0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee58f0_0 .net8 "Bitline1", 0 0, p0000000002f036c8;  1 drivers, strength-aware
v0000000002ee5a30_0 .net8 "Bitline2", 0 0, p0000000002f036f8;  1 drivers, strength-aware
v0000000002ee41d0_0 .net "D", 0 0, L_0000000002fd5cb0;  1 drivers
v0000000002ee5ad0_0 .net "Q", 0 0, v0000000002ee4130_0;  1 drivers
v0000000002ee5b70_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002ee7790_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002ee87d0_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002f03728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee8410_0 name=_s0
o0000000002f03758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee7290_0 name=_s10
v0000000002ee6430_0 .net *"_s12", 0 0, L_0000000002fd5850;  1 drivers
o0000000002f037b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee6390_0 name=_s2
v0000000002ee61b0_0 .net *"_s4", 0 0, L_0000000002fd5210;  1 drivers
o0000000002f03818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee7470_0 name=_s8
v0000000002ee7650_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee6250_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd5210 .functor MUXZ 1, o0000000002f037b8, v0000000002ee4130_0, L_0000000002fd5030, C4<>;
L_0000000002fd3ff0 .functor MUXZ 1, L_0000000002fd5210, o0000000002f03728, o0000000002e00088, C4<>;
L_0000000002fd5850 .functor MUXZ 1, o0000000002f03758, v0000000002ee4130_0, L_0000000002fd50d0, C4<>;
L_0000000002fd41d0 .functor MUXZ 1, L_0000000002fd5850, o0000000002f03818, o0000000002e00088, C4<>;
S_0000000002ef02e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ef0ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee5350_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee5490_0 .net "d", 0 0, L_0000000002fd5cb0;  alias, 1 drivers
v0000000002ee5530_0 .net "q", 0 0, v0000000002ee4130_0;  alias, 1 drivers
v0000000002ee57b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ee4130_0 .var "state", 0 0;
v0000000002ee5850_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002eef3e0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee7830_0 .net8 "Bitline1", 0 0, p0000000002f03b48;  1 drivers, strength-aware
v0000000002ee6d90_0 .net8 "Bitline2", 0 0, p0000000002f03b78;  1 drivers, strength-aware
v0000000002ee8730_0 .net "D", 0 0, L_0000000002fd4a90;  1 drivers
v0000000002ee8370_0 .net "Q", 0 0, v0000000002ee7bf0_0;  1 drivers
v0000000002ee6750_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002ee7d30_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002ee6f70_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002f03ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee7010_0 name=_s0
o0000000002f03bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee73d0_0 name=_s10
v0000000002ee82d0_0 .net *"_s12", 0 0, L_0000000002fd4270;  1 drivers
o0000000002f03c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee6b10_0 name=_s2
v0000000002ee7330_0 .net *"_s4", 0 0, L_0000000002fd5fd0;  1 drivers
o0000000002f03c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee6ed0_0 name=_s8
v0000000002ee8230_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee7510_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd5fd0 .functor MUXZ 1, o0000000002f03c38, v0000000002ee7bf0_0, L_0000000002fd5030, C4<>;
L_0000000002fd5f30 .functor MUXZ 1, L_0000000002fd5fd0, o0000000002f03ba8, o0000000002e00088, C4<>;
L_0000000002fd4270 .functor MUXZ 1, o0000000002f03bd8, v0000000002ee7bf0_0, L_0000000002fd50d0, C4<>;
L_0000000002fd4310 .functor MUXZ 1, L_0000000002fd4270, o0000000002f03c98, o0000000002e00088, C4<>;
S_0000000002eee4e0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eef3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee8190_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee64d0_0 .net "d", 0 0, L_0000000002fd4a90;  alias, 1 drivers
v0000000002ee78d0_0 .net "q", 0 0, v0000000002ee7bf0_0;  alias, 1 drivers
v0000000002ee7b50_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ee7bf0_0 .var "state", 0 0;
v0000000002ee8690_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002eedbe0 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee84b0_0 .net8 "Bitline1", 0 0, p0000000002f03fc8;  1 drivers, strength-aware
v0000000002ee76f0_0 .net8 "Bitline2", 0 0, p0000000002f03ff8;  1 drivers, strength-aware
v0000000002ee7970_0 .net "D", 0 0, L_0000000002fd39b0;  1 drivers
v0000000002ee7a10_0 .net "Q", 0 0, v0000000002ee7e70_0;  1 drivers
v0000000002ee6570_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002ee7dd0_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002ee8550_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002f04028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee8870_0 name=_s0
o0000000002f04058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee7ab0_0 name=_s10
v0000000002ee7150_0 .net *"_s12", 0 0, L_0000000002fd2830;  1 drivers
o0000000002f040b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee6610_0 name=_s2
v0000000002ee66b0_0 .net *"_s4", 0 0, L_0000000002fd2330;  1 drivers
o0000000002f04118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee7c90_0 name=_s8
v0000000002ee8910_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee71f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd2330 .functor MUXZ 1, o0000000002f040b8, v0000000002ee7e70_0, L_0000000002fd5030, C4<>;
L_0000000002fd2470 .functor MUXZ 1, L_0000000002fd2330, o0000000002f04028, o0000000002e00088, C4<>;
L_0000000002fd2830 .functor MUXZ 1, o0000000002f04058, v0000000002ee7e70_0, L_0000000002fd50d0, C4<>;
L_0000000002fd19d0 .functor MUXZ 1, L_0000000002fd2830, o0000000002f04118, o0000000002e00088, C4<>;
S_0000000002eed460 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eedbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee75b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee62f0_0 .net "d", 0 0, L_0000000002fd39b0;  alias, 1 drivers
v0000000002ee6e30_0 .net "q", 0 0, v0000000002ee7e70_0;  alias, 1 drivers
v0000000002ee70b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ee7e70_0 .var "state", 0 0;
v0000000002ee6930_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002eee360 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee69d0_0 .net8 "Bitline1", 0 0, p0000000002f04448;  1 drivers, strength-aware
v0000000002ee80f0_0 .net8 "Bitline2", 0 0, p0000000002f04478;  1 drivers, strength-aware
v0000000002ee6a70_0 .net "D", 0 0, L_0000000002fd34b0;  1 drivers
v0000000002ee6c50_0 .net "Q", 0 0, v0000000002ee6890_0;  1 drivers
v0000000002ee6bb0_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002ee6cf0_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002eeaa30_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002f044a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eeadf0_0 name=_s0
o0000000002f044d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee9810_0 name=_s10
v0000000002ee9630_0 .net *"_s12", 0 0, L_0000000002fd3d70;  1 drivers
o0000000002f04538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eeaf30_0 name=_s2
v0000000002eea490_0 .net *"_s4", 0 0, L_0000000002fd3cd0;  1 drivers
o0000000002f04598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eea0d0_0 name=_s8
v0000000002eea3f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee96d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd3cd0 .functor MUXZ 1, o0000000002f04538, v0000000002ee6890_0, L_0000000002fd5030, C4<>;
L_0000000002fd3410 .functor MUXZ 1, L_0000000002fd3cd0, o0000000002f044a8, o0000000002e00088, C4<>;
L_0000000002fd3d70 .functor MUXZ 1, o0000000002f044d8, v0000000002ee6890_0, L_0000000002fd50d0, C4<>;
L_0000000002fd17f0 .functor MUXZ 1, L_0000000002fd3d70, o0000000002f04598, o0000000002e00088, C4<>;
S_0000000002eeede0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eee360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee7f10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee7fb0_0 .net "d", 0 0, L_0000000002fd34b0;  alias, 1 drivers
v0000000002ee67f0_0 .net "q", 0 0, v0000000002ee6890_0;  alias, 1 drivers
v0000000002ee8050_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ee6890_0 .var "state", 0 0;
v0000000002ee85f0_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002eed5e0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eeafd0_0 .net8 "Bitline1", 0 0, p0000000002f048c8;  1 drivers, strength-aware
v0000000002ee9e50_0 .net8 "Bitline2", 0 0, p0000000002f048f8;  1 drivers, strength-aware
v0000000002ee9270_0 .net "D", 0 0, L_0000000002fd35f0;  1 drivers
v0000000002ee9db0_0 .net "Q", 0 0, v0000000002eeac10_0;  1 drivers
v0000000002ee93b0_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002eea2b0_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002ee8c30_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002f04928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eeaad0_0 name=_s0
o0000000002f04958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee9b30_0 name=_s10
v0000000002eea030_0 .net *"_s12", 0 0, L_0000000002fd1a70;  1 drivers
o0000000002f049b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee9090_0 name=_s2
v0000000002eeae90_0 .net *"_s4", 0 0, L_0000000002fd2650;  1 drivers
o0000000002f04a18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee9f90_0 name=_s8
v0000000002ee9590_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eeb070_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd2650 .functor MUXZ 1, o0000000002f049b8, v0000000002eeac10_0, L_0000000002fd5030, C4<>;
L_0000000002fd28d0 .functor MUXZ 1, L_0000000002fd2650, o0000000002f04928, o0000000002e00088, C4<>;
L_0000000002fd1a70 .functor MUXZ 1, o0000000002f04958, v0000000002eeac10_0, L_0000000002fd50d0, C4<>;
L_0000000002fd3550 .functor MUXZ 1, L_0000000002fd1a70, o0000000002f04a18, o0000000002e00088, C4<>;
S_0000000002ef0460 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eed5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee8a50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee8b90_0 .net "d", 0 0, L_0000000002fd35f0;  alias, 1 drivers
v0000000002ee89b0_0 .net "q", 0 0, v0000000002eeac10_0;  alias, 1 drivers
v0000000002ee9c70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eeac10_0 .var "state", 0 0;
v0000000002ee8af0_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002ef08e0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee9d10_0 .net8 "Bitline1", 0 0, p0000000002f04d48;  1 drivers, strength-aware
v0000000002ee9ef0_0 .net8 "Bitline2", 0 0, p0000000002f04d78;  1 drivers, strength-aware
v0000000002ee98b0_0 .net "D", 0 0, L_0000000002fd1c50;  1 drivers
v0000000002eea170_0 .net "Q", 0 0, v0000000002ee8d70_0;  1 drivers
v0000000002ee8e10_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002ee8eb0_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002eea210_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002f04da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eea350_0 name=_s0
o0000000002f04dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee94f0_0 name=_s10
v0000000002ee9450_0 .net *"_s12", 0 0, L_0000000002fd1b10;  1 drivers
o0000000002f04e38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ee8f50_0 name=_s2
v0000000002eea530_0 .net *"_s4", 0 0, L_0000000002fd1750;  1 drivers
o0000000002f04e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eea5d0_0 name=_s8
v0000000002ee9950_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee8ff0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd1750 .functor MUXZ 1, o0000000002f04e38, v0000000002ee8d70_0, L_0000000002fd5030, C4<>;
L_0000000002fd1890 .functor MUXZ 1, L_0000000002fd1750, o0000000002f04da8, o0000000002e00088, C4<>;
L_0000000002fd1b10 .functor MUXZ 1, o0000000002f04dd8, v0000000002ee8d70_0, L_0000000002fd50d0, C4<>;
L_0000000002fd1bb0 .functor MUXZ 1, L_0000000002fd1b10, o0000000002f04e98, o0000000002e00088, C4<>;
S_0000000002ef0a60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002ef08e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee8cd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eeb110_0 .net "d", 0 0, L_0000000002fd1c50;  alias, 1 drivers
v0000000002ee9bd0_0 .net "q", 0 0, v0000000002ee8d70_0;  alias, 1 drivers
v0000000002ee9770_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ee8d70_0 .var "state", 0 0;
v0000000002eea7b0_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002eeeae0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ee91d0_0 .net8 "Bitline1", 0 0, p0000000002f051c8;  1 drivers, strength-aware
v0000000002eeab70_0 .net8 "Bitline2", 0 0, p0000000002f051f8;  1 drivers, strength-aware
v0000000002eea850_0 .net "D", 0 0, L_0000000002fd20b0;  1 drivers
v0000000002ee9310_0 .net "Q", 0 0, v0000000002eea710_0;  1 drivers
v0000000002eeacb0_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002eea8f0_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002eea990_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002f05228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eecfb0_0 name=_s0
o0000000002f05258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eebbb0_0 name=_s10
v0000000002eeba70_0 .net *"_s12", 0 0, L_0000000002fd1f70;  1 drivers
o0000000002f052b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eebc50_0 name=_s2
v0000000002eeb1b0_0 .net *"_s4", 0 0, L_0000000002fd1e30;  1 drivers
o0000000002f05318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eebcf0_0 name=_s8
v0000000002eebd90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eec8d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd1e30 .functor MUXZ 1, o0000000002f052b8, v0000000002eea710_0, L_0000000002fd5030, C4<>;
L_0000000002fd1ed0 .functor MUXZ 1, L_0000000002fd1e30, o0000000002f05228, o0000000002e00088, C4<>;
L_0000000002fd1f70 .functor MUXZ 1, o0000000002f05258, v0000000002eea710_0, L_0000000002fd50d0, C4<>;
L_0000000002fd2010 .functor MUXZ 1, L_0000000002fd1f70, o0000000002f05318, o0000000002e00088, C4<>;
S_0000000002eee960 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eeeae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ee99f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ee9a90_0 .net "d", 0 0, L_0000000002fd20b0;  alias, 1 drivers
v0000000002eead50_0 .net "q", 0 0, v0000000002eea710_0;  alias, 1 drivers
v0000000002eea670_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eea710_0 .var "state", 0 0;
v0000000002ee9130_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002eeec60 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eeb430_0 .net8 "Bitline1", 0 0, p0000000002f05648;  1 drivers, strength-aware
v0000000002eeb4d0_0 .net8 "Bitline2", 0 0, p0000000002f05678;  1 drivers, strength-aware
v0000000002eec650_0 .net "D", 0 0, L_0000000002fd44f0;  1 drivers
v0000000002eed050_0 .net "Q", 0 0, v0000000002eecf10_0;  1 drivers
v0000000002eeca10_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002eec470_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002eeb250_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002f056a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eeb890_0 name=_s0
o0000000002f056d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eecab0_0 name=_s10
v0000000002eeb570_0 .net *"_s12", 0 0, L_0000000002fd62f0;  1 drivers
o0000000002f05738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eec0b0_0 name=_s2
v0000000002eecb50_0 .net *"_s4", 0 0, L_0000000002fd5530;  1 drivers
o0000000002f05798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eec970_0 name=_s8
v0000000002eebb10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eecd30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd5530 .functor MUXZ 1, o0000000002f05738, v0000000002eecf10_0, L_0000000002fd5030, C4<>;
L_0000000002fd5490 .functor MUXZ 1, L_0000000002fd5530, o0000000002f056a8, o0000000002e00088, C4<>;
L_0000000002fd62f0 .functor MUXZ 1, o0000000002f056d8, v0000000002eecf10_0, L_0000000002fd50d0, C4<>;
L_0000000002fd49f0 .functor MUXZ 1, L_0000000002fd62f0, o0000000002f05798, o0000000002e00088, C4<>;
S_0000000002ef0be0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eeec60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eeb2f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eebe30_0 .net "d", 0 0, L_0000000002fd44f0;  alias, 1 drivers
v0000000002eeb390_0 .net "q", 0 0, v0000000002eecf10_0;  alias, 1 drivers
v0000000002eecdd0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eecf10_0 .var "state", 0 0;
v0000000002eec330_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002eed8e0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002eeb7f0_0 .net8 "Bitline1", 0 0, p0000000002f05ac8;  1 drivers, strength-aware
v0000000002eece70_0 .net8 "Bitline2", 0 0, p0000000002f05af8;  1 drivers, strength-aware
v0000000002eecbf0_0 .net "D", 0 0, L_0000000002fd6430;  1 drivers
v0000000002eebf70_0 .net "Q", 0 0, v0000000002eeb750_0;  1 drivers
v0000000002eec010_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002eec5b0_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002eeb930_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002f05b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eecc90_0 name=_s0
o0000000002f05b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eeb9d0_0 name=_s10
v0000000002eec150_0 .net *"_s12", 0 0, L_0000000002fd5e90;  1 drivers
o0000000002f05bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eec290_0 name=_s2
v0000000002eec1f0_0 .net *"_s4", 0 0, L_0000000002fd46d0;  1 drivers
o0000000002f05c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eec6f0_0 name=_s8
v0000000002eec790_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eec830_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd46d0 .functor MUXZ 1, o0000000002f05bb8, v0000000002eeb750_0, L_0000000002fd5030, C4<>;
L_0000000002fd4810 .functor MUXZ 1, L_0000000002fd46d0, o0000000002f05b28, o0000000002e00088, C4<>;
L_0000000002fd5e90 .functor MUXZ 1, o0000000002f05b58, v0000000002eeb750_0, L_0000000002fd50d0, C4<>;
L_0000000002fd4f90 .functor MUXZ 1, L_0000000002fd5e90, o0000000002f05c18, o0000000002e00088, C4<>;
S_0000000002eeef60 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eed8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002eec3d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eeb610_0 .net "d", 0 0, L_0000000002fd6430;  alias, 1 drivers
v0000000002eebed0_0 .net "q", 0 0, v0000000002eeb750_0;  alias, 1 drivers
v0000000002eeb6b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002eeb750_0 .var "state", 0 0;
v0000000002eec510_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002eef0e0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002eee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ecd250_0 .net8 "Bitline1", 0 0, p0000000002f05f48;  1 drivers, strength-aware
v0000000002ecdc50_0 .net8 "Bitline2", 0 0, p0000000002f05f78;  1 drivers, strength-aware
v0000000002ecd7f0_0 .net "D", 0 0, L_0000000002fd4ef0;  1 drivers
v0000000002ecf410_0 .net "Q", 0 0, v0000000002ece790_0;  1 drivers
v0000000002ece650_0 .net "ReadEnable1", 0 0, L_0000000002fd5030;  alias, 1 drivers
v0000000002ecd890_0 .net "ReadEnable2", 0 0, L_0000000002fd50d0;  alias, 1 drivers
v0000000002ecdf70_0 .net "WriteEnable", 0 0, L_0000000002fd4590;  alias, 1 drivers
o0000000002f05fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ece010_0 name=_s0
o0000000002f05fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecda70_0 name=_s10
v0000000002ece6f0_0 .net *"_s12", 0 0, L_0000000002fd5350;  1 drivers
o0000000002f06038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecdb10_0 name=_s2
v0000000002ece5b0_0 .net *"_s4", 0 0, L_0000000002fd3eb0;  1 drivers
o0000000002f06098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecf190_0 name=_s8
v0000000002ecf2d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ece330_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd3eb0 .functor MUXZ 1, o0000000002f06038, v0000000002ece790_0, L_0000000002fd5030, C4<>;
L_0000000002fd5b70 .functor MUXZ 1, L_0000000002fd3eb0, o0000000002f05fa8, o0000000002e00088, C4<>;
L_0000000002fd5350 .functor MUXZ 1, o0000000002f05fd8, v0000000002ece790_0, L_0000000002fd50d0, C4<>;
L_0000000002fd48b0 .functor MUXZ 1, L_0000000002fd5350, o0000000002f06098, o0000000002e00088, C4<>;
S_0000000002f592f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002eef0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ece830_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ecf5f0_0 .net "d", 0 0, L_0000000002fd4ef0;  alias, 1 drivers
v0000000002ecded0_0 .net "q", 0 0, v0000000002ece790_0;  alias, 1 drivers
v0000000002ecd1b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ece790_0 .var "state", 0 0;
v0000000002ecedd0_0 .net "wen", 0 0, L_0000000002fd4590;  alias, 1 drivers
S_0000000002f571f0 .scope module, "R5" "Register" 2 56, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002f70430_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002f6e9f0_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002f6f530_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002f6ebd0_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  1 drivers
v0000000002f707f0_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  1 drivers
v0000000002f6f710_0 .net "WriteReg", 0 0, L_0000000002fd9130;  1 drivers
v0000000002f704d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f70570_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd5df0 .part o0000000002e049d8, 0, 1;
L_0000000002fd64d0 .part o0000000002e049d8, 1, 1;
L_0000000002fd3e10 .part o0000000002e049d8, 2, 1;
L_0000000002fd8910 .part o0000000002e049d8, 3, 1;
L_0000000002fd80f0 .part o0000000002e049d8, 4, 1;
L_0000000002fd8c30 .part o0000000002e049d8, 5, 1;
L_0000000002fd6cf0 .part o0000000002e049d8, 6, 1;
L_0000000002fd8b90 .part o0000000002e049d8, 7, 1;
L_0000000002fd6e30 .part o0000000002e049d8, 8, 1;
L_0000000002fd7b50 .part o0000000002e049d8, 9, 1;
L_0000000002fd8cd0 .part o0000000002e049d8, 10, 1;
L_0000000002fd6f70 .part o0000000002e049d8, 11, 1;
L_0000000002fd6610 .part o0000000002e049d8, 12, 1;
L_0000000002fd70b0 .part o0000000002e049d8, 13, 1;
L_0000000002fd7510 .part o0000000002e049d8, 14, 1;
L_0000000002fd7970 .part o0000000002e049d8, 15, 1;
p0000000002f06578 .port I0000000002dac200, L_0000000002fd4b30;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002f06578;
p0000000002f065a8 .port I0000000002dac280, L_0000000002fd52b0;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002f065a8;
p0000000002f06a58 .port I0000000002dac200, L_0000000002fd4d10;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002f06a58;
p0000000002f06a88 .port I0000000002dac280, L_0000000002fd58f0;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002f06a88;
p0000000002f089d8 .port I0000000002dac200, L_0000000002fd4db0;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002f089d8;
p0000000002f08a08 .port I0000000002dac280, L_0000000002fd6570;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002f08a08;
p0000000002f08e58 .port I0000000002dac200, L_0000000002fd6a70;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002f08e58;
p0000000002f08e88 .port I0000000002dac280, L_0000000002fd7d30;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002f08e88;
p0000000002f092d8 .port I0000000002dac200, L_0000000002fd7fb0;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002f092d8;
p0000000002f09308 .port I0000000002dac280, L_0000000002fd7dd0;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002f09308;
p0000000002f09758 .port I0000000002dac200, L_0000000002fd8af0;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002f09758;
p0000000002f09788 .port I0000000002dac280, L_0000000002fd7330;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002f09788;
p0000000002f09bd8 .port I0000000002dac200, L_0000000002fd6b10;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002f09bd8;
p0000000002f09c08 .port I0000000002dac280, L_0000000002fd6c50;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002f09c08;
p0000000002f0a058 .port I0000000002dac200, L_0000000002fd8190;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002f0a058;
p0000000002f0a088 .port I0000000002dac280, L_0000000002fd7a10;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002f0a088;
p0000000002f0a4d8 .port I0000000002dac200, L_0000000002fd8870;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002f0a4d8;
p0000000002f0a508 .port I0000000002dac280, L_0000000002fd6930;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002f0a508;
p0000000002f0a958 .port I0000000002dac200, L_0000000002fd7ab0;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002f0a958;
p0000000002f0a988 .port I0000000002dac280, L_0000000002fd8050;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002f0a988;
p0000000002f06ed8 .port I0000000002dac200, L_0000000002fd7bf0;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002f06ed8;
p0000000002f06f08 .port I0000000002dac280, L_0000000002fd6ed0;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002f06f08;
p0000000002f07358 .port I0000000002dac200, L_0000000002fd8690;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002f07358;
p0000000002f07388 .port I0000000002dac280, L_0000000002fd8d70;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002f07388;
p0000000002f077d8 .port I0000000002dac200, L_0000000002fd71f0;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002f077d8;
p0000000002f07808 .port I0000000002dac280, L_0000000002fd7010;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002f07808;
p0000000002f07c58 .port I0000000002dac200, L_0000000002fd6750;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002f07c58;
p0000000002f07c88 .port I0000000002dac280, L_0000000002fd8410;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002f07c88;
p0000000002f080d8 .port I0000000002dac200, L_0000000002fd7830;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002f080d8;
p0000000002f08108 .port I0000000002dac280, L_0000000002fd6890;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002f08108;
p0000000002f08558 .port I0000000002dac200, L_0000000002fd75b0;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002f08558;
p0000000002f08588 .port I0000000002dac280, L_0000000002fd78d0;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002f08588;
S_0000000002f5a670 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ecf4b0_0 .net8 "Bitline1", 0 0, p0000000002f06578;  1 drivers, strength-aware
v0000000002ece3d0_0 .net8 "Bitline2", 0 0, p0000000002f065a8;  1 drivers, strength-aware
v0000000002ecebf0_0 .net "D", 0 0, L_0000000002fd5df0;  1 drivers
v0000000002ecf870_0 .net "Q", 0 0, v0000000002ece970_0;  1 drivers
v0000000002ecd610_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002ecdd90_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002ecea10_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f06638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002eced30_0 name=_s0
o0000000002f06668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecd6b0_0 name=_s10
v0000000002ecf550_0 .net *"_s12", 0 0, L_0000000002fd6390;  1 drivers
o0000000002f066c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ece150_0 name=_s2
v0000000002ece1f0_0 .net *"_s4", 0 0, L_0000000002fd4630;  1 drivers
o0000000002f06728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ece470_0 name=_s8
v0000000002ecee70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ecd2f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd4630 .functor MUXZ 1, o0000000002f066c8, v0000000002ece970_0, L_0000000002fda530, C4<>;
L_0000000002fd4b30 .functor MUXZ 1, L_0000000002fd4630, o0000000002f06638, o0000000002e00088, C4<>;
L_0000000002fd6390 .functor MUXZ 1, o0000000002f06668, v0000000002ece970_0, L_0000000002fda5d0, C4<>;
L_0000000002fd52b0 .functor MUXZ 1, L_0000000002fd6390, o0000000002f06728, o0000000002e00088, C4<>;
S_0000000002f5c2f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5a670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ece0b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ecf910_0 .net "d", 0 0, L_0000000002fd5df0;  alias, 1 drivers
v0000000002ecf7d0_0 .net "q", 0 0, v0000000002ece970_0;  alias, 1 drivers
v0000000002ece8d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ece970_0 .var "state", 0 0;
v0000000002ecdcf0_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f59ef0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ece290_0 .net8 "Bitline1", 0 0, p0000000002f06a58;  1 drivers, strength-aware
v0000000002ece510_0 .net8 "Bitline2", 0 0, p0000000002f06a88;  1 drivers, strength-aware
v0000000002eceb50_0 .net "D", 0 0, L_0000000002fd64d0;  1 drivers
v0000000002ecec90_0 .net "Q", 0 0, v0000000002ecd9d0_0;  1 drivers
v0000000002ecefb0_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002ecf050_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002ecf0f0_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f06ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecf230_0 name=_s0
o0000000002f06ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed0a90_0 name=_s10
v0000000002ed1170_0 .net *"_s12", 0 0, L_0000000002fd4c70;  1 drivers
o0000000002f06b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed08b0_0 name=_s2
v0000000002ed1350_0 .net *"_s4", 0 0, L_0000000002fd6250;  1 drivers
o0000000002f06ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecfc30_0 name=_s8
v0000000002ed01d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed0c70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd6250 .functor MUXZ 1, o0000000002f06b48, v0000000002ecd9d0_0, L_0000000002fda530, C4<>;
L_0000000002fd4d10 .functor MUXZ 1, L_0000000002fd6250, o0000000002f06ab8, o0000000002e00088, C4<>;
L_0000000002fd4c70 .functor MUXZ 1, o0000000002f06ae8, v0000000002ecd9d0_0, L_0000000002fda5d0, C4<>;
L_0000000002fd58f0 .functor MUXZ 1, L_0000000002fd4c70, o0000000002f06ba8, o0000000002e00088, C4<>;
S_0000000002f59a70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f59ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ecd390_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002eceab0_0 .net "d", 0 0, L_0000000002fd64d0;  alias, 1 drivers
v0000000002ecd930_0 .net "q", 0 0, v0000000002ecd9d0_0;  alias, 1 drivers
v0000000002ecd4d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ecd9d0_0 .var "state", 0 0;
v0000000002ecde30_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f5c8f0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed17b0_0 .net8 "Bitline1", 0 0, p0000000002f06ed8;  1 drivers, strength-aware
v0000000002ecff50_0 .net8 "Bitline2", 0 0, p0000000002f06f08;  1 drivers, strength-aware
v0000000002ed1b70_0 .net "D", 0 0, L_0000000002fd8cd0;  1 drivers
v0000000002ecfcd0_0 .net "Q", 0 0, v0000000002ed09f0_0;  1 drivers
v0000000002ed0ef0_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002ed04f0_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002ed1210_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f06f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecfaf0_0 name=_s0
o0000000002f06f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed1fd0_0 name=_s10
v0000000002ed0270_0 .net *"_s12", 0 0, L_0000000002fd7c90;  1 drivers
o0000000002f06fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed1a30_0 name=_s2
v0000000002ed03b0_0 .net *"_s4", 0 0, L_0000000002fd89b0;  1 drivers
o0000000002f07028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed1490_0 name=_s8
v0000000002ed1cb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed0450_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd89b0 .functor MUXZ 1, o0000000002f06fc8, v0000000002ed09f0_0, L_0000000002fda530, C4<>;
L_0000000002fd7bf0 .functor MUXZ 1, L_0000000002fd89b0, o0000000002f06f38, o0000000002e00088, C4<>;
L_0000000002fd7c90 .functor MUXZ 1, o0000000002f06f68, v0000000002ed09f0_0, L_0000000002fda5d0, C4<>;
L_0000000002fd6ed0 .functor MUXZ 1, L_0000000002fd7c90, o0000000002f07028, o0000000002e00088, C4<>;
S_0000000002f595f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5c8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ecfd70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed0950_0 .net "d", 0 0, L_0000000002fd8cd0;  alias, 1 drivers
v0000000002ecfe10_0 .net "q", 0 0, v0000000002ed09f0_0;  alias, 1 drivers
v0000000002ecfeb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed09f0_0 .var "state", 0 0;
v0000000002ed1990_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f5b9f0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed1e90_0 .net8 "Bitline1", 0 0, p0000000002f07358;  1 drivers, strength-aware
v0000000002ed0f90_0 .net8 "Bitline2", 0 0, p0000000002f07388;  1 drivers, strength-aware
v0000000002ed0590_0 .net "D", 0 0, L_0000000002fd6f70;  1 drivers
v0000000002ed1f30_0 .net "Q", 0 0, v0000000002ed0b30_0;  1 drivers
v0000000002ed1030_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002ecfff0_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002ed0090_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f073b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed0810_0 name=_s0
o0000000002f073e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed0bd0_0 name=_s10
v0000000002ed0630_0 .net *"_s12", 0 0, L_0000000002fd7790;  1 drivers
o0000000002f07448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed1ad0_0 name=_s2
v0000000002ed0310_0 .net *"_s4", 0 0, L_0000000002fd7150;  1 drivers
o0000000002f074a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed06d0_0 name=_s8
v0000000002ed1d50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed0d10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd7150 .functor MUXZ 1, o0000000002f07448, v0000000002ed0b30_0, L_0000000002fda530, C4<>;
L_0000000002fd8690 .functor MUXZ 1, L_0000000002fd7150, o0000000002f073b8, o0000000002e00088, C4<>;
L_0000000002fd7790 .functor MUXZ 1, o0000000002f073e8, v0000000002ed0b30_0, L_0000000002fda5d0, C4<>;
L_0000000002fd8d70 .functor MUXZ 1, L_0000000002fd7790, o0000000002f074a8, o0000000002e00088, C4<>;
S_0000000002f5aaf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5b9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ecf9b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed2070_0 .net "d", 0 0, L_0000000002fd6f70;  alias, 1 drivers
v0000000002ecfb90_0 .net "q", 0 0, v0000000002ed0b30_0;  alias, 1 drivers
v0000000002ed10d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed0b30_0 .var "state", 0 0;
v0000000002ed13f0_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f5bff0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed0e50_0 .net8 "Bitline1", 0 0, p0000000002f077d8;  1 drivers, strength-aware
v0000000002ed12b0_0 .net8 "Bitline2", 0 0, p0000000002f07808;  1 drivers, strength-aware
v0000000002ed15d0_0 .net "D", 0 0, L_0000000002fd6610;  1 drivers
v0000000002ed1670_0 .net "Q", 0 0, v0000000002ed1530_0;  1 drivers
v0000000002ed1850_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002ed18f0_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002ed1c10_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f07838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed1df0_0 name=_s0
o0000000002f07868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ecfa50_0 name=_s10
v0000000002ed33d0_0 .net *"_s12", 0 0, L_0000000002fd87d0;  1 drivers
o0000000002f078c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed3470_0 name=_s2
v0000000002ed3150_0 .net *"_s4", 0 0, L_0000000002fd8370;  1 drivers
o0000000002f07928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed3d30_0 name=_s8
v0000000002ed3dd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed4690_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd8370 .functor MUXZ 1, o0000000002f078c8, v0000000002ed1530_0, L_0000000002fda530, C4<>;
L_0000000002fd71f0 .functor MUXZ 1, L_0000000002fd8370, o0000000002f07838, o0000000002e00088, C4<>;
L_0000000002fd87d0 .functor MUXZ 1, o0000000002f07868, v0000000002ed1530_0, L_0000000002fda5d0, C4<>;
L_0000000002fd7010 .functor MUXZ 1, L_0000000002fd87d0, o0000000002f07928, o0000000002e00088, C4<>;
S_0000000002f57970 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5bff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed2110_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed0770_0 .net "d", 0 0, L_0000000002fd6610;  alias, 1 drivers
v0000000002ed0db0_0 .net "q", 0 0, v0000000002ed1530_0;  alias, 1 drivers
v0000000002ed0130_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed1530_0 .var "state", 0 0;
v0000000002ed1710_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f57af0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed44b0_0 .net8 "Bitline1", 0 0, p0000000002f07c58;  1 drivers, strength-aware
v0000000002ed36f0_0 .net8 "Bitline2", 0 0, p0000000002f07c88;  1 drivers, strength-aware
v0000000002ed2cf0_0 .net "D", 0 0, L_0000000002fd70b0;  1 drivers
v0000000002ed22f0_0 .net "Q", 0 0, v0000000002ed3510_0;  1 drivers
v0000000002ed3330_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002ed4230_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002ed2c50_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f07cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed35b0_0 name=_s0
o0000000002f07ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed4370_0 name=_s10
v0000000002ed2bb0_0 .net *"_s12", 0 0, L_0000000002fd67f0;  1 drivers
o0000000002f07d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed3c90_0 name=_s2
v0000000002ed4550_0 .net *"_s4", 0 0, L_0000000002fd66b0;  1 drivers
o0000000002f07da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed3650_0 name=_s8
v0000000002ed3ab0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed3010_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd66b0 .functor MUXZ 1, o0000000002f07d48, v0000000002ed3510_0, L_0000000002fda530, C4<>;
L_0000000002fd6750 .functor MUXZ 1, L_0000000002fd66b0, o0000000002f07cb8, o0000000002e00088, C4<>;
L_0000000002fd67f0 .functor MUXZ 1, o0000000002f07ce8, v0000000002ed3510_0, L_0000000002fda5d0, C4<>;
L_0000000002fd8410 .functor MUXZ 1, L_0000000002fd67f0, o0000000002f07da8, o0000000002e00088, C4<>;
S_0000000002f59470 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f57af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed30b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed4190_0 .net "d", 0 0, L_0000000002fd70b0;  alias, 1 drivers
v0000000002ed2ed0_0 .net "q", 0 0, v0000000002ed3510_0;  alias, 1 drivers
v0000000002ed2570_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed3510_0 .var "state", 0 0;
v0000000002ed2430_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f58ff0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed2f70_0 .net8 "Bitline1", 0 0, p0000000002f080d8;  1 drivers, strength-aware
v0000000002ed38d0_0 .net8 "Bitline2", 0 0, p0000000002f08108;  1 drivers, strength-aware
v0000000002ed3970_0 .net "D", 0 0, L_0000000002fd7510;  1 drivers
v0000000002ed3a10_0 .net "Q", 0 0, v0000000002ed3830_0;  1 drivers
v0000000002ed2a70_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002ed31f0_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002ed3b50_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f08138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed3bf0_0 name=_s0
o0000000002f08168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed3e70_0 name=_s10
v0000000002ed24d0_0 .net *"_s12", 0 0, L_0000000002fd7470;  1 drivers
o0000000002f081c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed2610_0 name=_s2
v0000000002ed3f10_0 .net *"_s4", 0 0, L_0000000002fd84b0;  1 drivers
o0000000002f08228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed3fb0_0 name=_s8
v0000000002ed4050_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed40f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd84b0 .functor MUXZ 1, o0000000002f081c8, v0000000002ed3830_0, L_0000000002fda530, C4<>;
L_0000000002fd7830 .functor MUXZ 1, L_0000000002fd84b0, o0000000002f08138, o0000000002e00088, C4<>;
L_0000000002fd7470 .functor MUXZ 1, o0000000002f08168, v0000000002ed3830_0, L_0000000002fda5d0, C4<>;
L_0000000002fd6890 .functor MUXZ 1, L_0000000002fd7470, o0000000002f08228, o0000000002e00088, C4<>;
S_0000000002f5a4f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f58ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed3290_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed2d90_0 .net "d", 0 0, L_0000000002fd7510;  alias, 1 drivers
v0000000002ed2250_0 .net "q", 0 0, v0000000002ed3830_0;  alias, 1 drivers
v0000000002ed2e30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed3830_0 .var "state", 0 0;
v0000000002ed3790_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f5c170 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002ed47d0_0 .net8 "Bitline1", 0 0, p0000000002f08558;  1 drivers, strength-aware
v0000000002ed4870_0 .net8 "Bitline2", 0 0, p0000000002f08588;  1 drivers, strength-aware
v0000000002ed4910_0 .net "D", 0 0, L_0000000002fd7970;  1 drivers
v0000000002ed21b0_0 .net "Q", 0 0, v0000000002ed4730_0;  1 drivers
v0000000002ed2930_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002ed2890_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002ed2750_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f085b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed27f0_0 name=_s0
o0000000002f085e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002ed29d0_0 name=_s10
v0000000002ed2b10_0 .net *"_s12", 0 0, L_0000000002fd76f0;  1 drivers
o0000000002f08648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6aa30_0 name=_s2
v0000000002f69a90_0 .net *"_s4", 0 0, L_0000000002fd8550;  1 drivers
o0000000002f086a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6a8f0_0 name=_s8
v0000000002f6b9d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f69770_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd8550 .functor MUXZ 1, o0000000002f08648, v0000000002ed4730_0, L_0000000002fda530, C4<>;
L_0000000002fd75b0 .functor MUXZ 1, L_0000000002fd8550, o0000000002f085b8, o0000000002e00088, C4<>;
L_0000000002fd76f0 .functor MUXZ 1, o0000000002f085e8, v0000000002ed4730_0, L_0000000002fda5d0, C4<>;
L_0000000002fd78d0 .functor MUXZ 1, L_0000000002fd76f0, o0000000002f086a8, o0000000002e00088, C4<>;
S_0000000002f5be70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5c170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002ed42d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002ed4410_0 .net "d", 0 0, L_0000000002fd7970;  alias, 1 drivers
v0000000002ed45f0_0 .net "q", 0 0, v0000000002ed4730_0;  alias, 1 drivers
v0000000002ed26b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002ed4730_0 .var "state", 0 0;
v0000000002ed2390_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f5b270 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6ad50_0 .net8 "Bitline1", 0 0, p0000000002f089d8;  1 drivers, strength-aware
v0000000002f69b30_0 .net8 "Bitline2", 0 0, p0000000002f08a08;  1 drivers, strength-aware
v0000000002f6a5d0_0 .net "D", 0 0, L_0000000002fd3e10;  1 drivers
v0000000002f6a2b0_0 .net "Q", 0 0, v0000000002f69950_0;  1 drivers
v0000000002f6adf0_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002f6b110_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002f6ae90_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f08a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6b7f0_0 name=_s0
o0000000002f08a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6af30_0 name=_s10
v0000000002f6bb10_0 .net *"_s12", 0 0, L_0000000002fd5170;  1 drivers
o0000000002f08ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6a670_0 name=_s2
v0000000002f6b6b0_0 .net *"_s4", 0 0, L_0000000002fd6070;  1 drivers
o0000000002f08b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6afd0_0 name=_s8
v0000000002f6b070_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6b1b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd6070 .functor MUXZ 1, o0000000002f08ac8, v0000000002f69950_0, L_0000000002fda530, C4<>;
L_0000000002fd4db0 .functor MUXZ 1, L_0000000002fd6070, o0000000002f08a38, o0000000002e00088, C4<>;
L_0000000002fd5170 .functor MUXZ 1, o0000000002f08a68, v0000000002f69950_0, L_0000000002fda5d0, C4<>;
L_0000000002fd6570 .functor MUXZ 1, L_0000000002fd5170, o0000000002f08b28, o0000000002e00088, C4<>;
S_0000000002f5adf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5b270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6b390_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6acb0_0 .net "d", 0 0, L_0000000002fd3e10;  alias, 1 drivers
v0000000002f6ac10_0 .net "q", 0 0, v0000000002f69950_0;  alias, 1 drivers
v0000000002f6a3f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f69950_0 .var "state", 0 0;
v0000000002f698b0_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f59770 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6ab70_0 .net8 "Bitline1", 0 0, p0000000002f08e58;  1 drivers, strength-aware
v0000000002f6b2f0_0 .net8 "Bitline2", 0 0, p0000000002f08e88;  1 drivers, strength-aware
v0000000002f6a990_0 .net "D", 0 0, L_0000000002fd8910;  1 drivers
v0000000002f69bd0_0 .net "Q", 0 0, v0000000002f6a710_0;  1 drivers
v0000000002f6a350_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002f6b430_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002f69db0_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f08eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6ba70_0 name=_s0
o0000000002f08ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6b4d0_0 name=_s10
v0000000002f6a030_0 .net *"_s12", 0 0, L_0000000002fd7f10;  1 drivers
o0000000002f08f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6a490_0 name=_s2
v0000000002f6b570_0 .net *"_s4", 0 0, L_0000000002fd53f0;  1 drivers
o0000000002f08fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6a7b0_0 name=_s8
v0000000002f6b610_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6b750_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd53f0 .functor MUXZ 1, o0000000002f08f48, v0000000002f6a710_0, L_0000000002fda530, C4<>;
L_0000000002fd6a70 .functor MUXZ 1, L_0000000002fd53f0, o0000000002f08eb8, o0000000002e00088, C4<>;
L_0000000002fd7f10 .functor MUXZ 1, o0000000002f08ee8, v0000000002f6a710_0, L_0000000002fda5d0, C4<>;
L_0000000002fd7d30 .functor MUXZ 1, L_0000000002fd7f10, o0000000002f08fa8, o0000000002e00088, C4<>;
S_0000000002f5bb70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f59770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6a170_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6a210_0 .net "d", 0 0, L_0000000002fd8910;  alias, 1 drivers
v0000000002f6aad0_0 .net "q", 0 0, v0000000002f6a710_0;  alias, 1 drivers
v0000000002f6b250_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f6a710_0 .var "state", 0 0;
v0000000002f6a0d0_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f57df0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6a530_0 .net8 "Bitline1", 0 0, p0000000002f092d8;  1 drivers, strength-aware
v0000000002f69590_0 .net8 "Bitline2", 0 0, p0000000002f09308;  1 drivers, strength-aware
v0000000002f69d10_0 .net "D", 0 0, L_0000000002fd80f0;  1 drivers
v0000000002f69630_0 .net "Q", 0 0, v0000000002f6bc50_0;  1 drivers
v0000000002f696d0_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002f6a850_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002f699f0_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f09338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f69c70_0 name=_s0
o0000000002f09368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f69e50_0 name=_s10
v0000000002f69ef0_0 .net *"_s12", 0 0, L_0000000002fd8230;  1 drivers
o0000000002f093c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f69f90_0 name=_s2
v0000000002f6d370_0 .net *"_s4", 0 0, L_0000000002fd6bb0;  1 drivers
o0000000002f09428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6cb50_0 name=_s8
v0000000002f6c970_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6ca10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd6bb0 .functor MUXZ 1, o0000000002f093c8, v0000000002f6bc50_0, L_0000000002fda530, C4<>;
L_0000000002fd7fb0 .functor MUXZ 1, L_0000000002fd6bb0, o0000000002f09338, o0000000002e00088, C4<>;
L_0000000002fd8230 .functor MUXZ 1, o0000000002f09368, v0000000002f6bc50_0, L_0000000002fda5d0, C4<>;
L_0000000002fd7dd0 .functor MUXZ 1, L_0000000002fd8230, o0000000002f09428, o0000000002e00088, C4<>;
S_0000000002f58cf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f57df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6b890_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f69810_0 .net "d", 0 0, L_0000000002fd80f0;  alias, 1 drivers
v0000000002f6b930_0 .net "q", 0 0, v0000000002f6bc50_0;  alias, 1 drivers
v0000000002f6bbb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f6bc50_0 .var "state", 0 0;
v0000000002f694f0_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f5a1f0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6cdd0_0 .net8 "Bitline1", 0 0, p0000000002f09758;  1 drivers, strength-aware
v0000000002f6c6f0_0 .net8 "Bitline2", 0 0, p0000000002f09788;  1 drivers, strength-aware
v0000000002f6c790_0 .net "D", 0 0, L_0000000002fd8c30;  1 drivers
v0000000002f6bed0_0 .net "Q", 0 0, v0000000002f6cab0_0;  1 drivers
v0000000002f6ce70_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002f6cf10_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002f6d9b0_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f097b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6d690_0 name=_s0
o0000000002f097e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6c830_0 name=_s10
v0000000002f6d2d0_0 .net *"_s12", 0 0, L_0000000002fd7650;  1 drivers
o0000000002f09848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6c290_0 name=_s2
v0000000002f6d870_0 .net *"_s4", 0 0, L_0000000002fd7290;  1 drivers
o0000000002f098a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6c1f0_0 name=_s8
v0000000002f6d4b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6deb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd7290 .functor MUXZ 1, o0000000002f09848, v0000000002f6cab0_0, L_0000000002fda530, C4<>;
L_0000000002fd8af0 .functor MUXZ 1, L_0000000002fd7290, o0000000002f097b8, o0000000002e00088, C4<>;
L_0000000002fd7650 .functor MUXZ 1, o0000000002f097e8, v0000000002f6cab0_0, L_0000000002fda5d0, C4<>;
L_0000000002fd7330 .functor MUXZ 1, L_0000000002fd7650, o0000000002f098a8, o0000000002e00088, C4<>;
S_0000000002f57370 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5a1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6bcf0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6d230_0 .net "d", 0 0, L_0000000002fd8c30;  alias, 1 drivers
v0000000002f6d190_0 .net "q", 0 0, v0000000002f6cab0_0;  alias, 1 drivers
v0000000002f6c330_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f6cab0_0 .var "state", 0 0;
v0000000002f6d410_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f58870 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6c0b0_0 .net8 "Bitline1", 0 0, p0000000002f09bd8;  1 drivers, strength-aware
v0000000002f6df50_0 .net8 "Bitline2", 0 0, p0000000002f09c08;  1 drivers, strength-aware
v0000000002f6cc90_0 .net "D", 0 0, L_0000000002fd6cf0;  1 drivers
v0000000002f6cd30_0 .net "Q", 0 0, v0000000002f6cfb0_0;  1 drivers
v0000000002f6e090_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002f6c010_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002f6d730_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f09c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6d050_0 name=_s0
o0000000002f09c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6d0f0_0 name=_s10
v0000000002f6c470_0 .net *"_s12", 0 0, L_0000000002fd85f0;  1 drivers
o0000000002f09cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6d550_0 name=_s2
v0000000002f6c650_0 .net *"_s4", 0 0, L_0000000002fd69d0;  1 drivers
o0000000002f09d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6d5f0_0 name=_s8
v0000000002f6d910_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6d7d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd69d0 .functor MUXZ 1, o0000000002f09cc8, v0000000002f6cfb0_0, L_0000000002fda530, C4<>;
L_0000000002fd6b10 .functor MUXZ 1, L_0000000002fd69d0, o0000000002f09c38, o0000000002e00088, C4<>;
L_0000000002fd85f0 .functor MUXZ 1, o0000000002f09c68, v0000000002f6cfb0_0, L_0000000002fda5d0, C4<>;
L_0000000002fd6c50 .functor MUXZ 1, L_0000000002fd85f0, o0000000002f09d28, o0000000002e00088, C4<>;
S_0000000002f58570 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f58870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6c8d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6de10_0 .net "d", 0 0, L_0000000002fd6cf0;  alias, 1 drivers
v0000000002f6cbf0_0 .net "q", 0 0, v0000000002f6cfb0_0;  alias, 1 drivers
v0000000002f6dd70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f6cfb0_0 .var "state", 0 0;
v0000000002f6bf70_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f5af70 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6dcd0_0 .net8 "Bitline1", 0 0, p0000000002f0a058;  1 drivers, strength-aware
v0000000002f6dff0_0 .net8 "Bitline2", 0 0, p0000000002f0a088;  1 drivers, strength-aware
v0000000002f6e130_0 .net "D", 0 0, L_0000000002fd8b90;  1 drivers
v0000000002f6e310_0 .net "Q", 0 0, v0000000002f6dc30_0;  1 drivers
v0000000002f6e3b0_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002f6e450_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002f6bd90_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f0a0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6be30_0 name=_s0
o0000000002f0a0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6c3d0_0 name=_s10
v0000000002f6c150_0 .net *"_s12", 0 0, L_0000000002fd8a50;  1 drivers
o0000000002f0a148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6c510_0 name=_s2
v0000000002f6c5b0_0 .net *"_s4", 0 0, L_0000000002fd6d90;  1 drivers
o0000000002f0a1a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6e4f0_0 name=_s8
v0000000002f6f7b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f70750_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd6d90 .functor MUXZ 1, o0000000002f0a148, v0000000002f6dc30_0, L_0000000002fda530, C4<>;
L_0000000002fd8190 .functor MUXZ 1, L_0000000002fd6d90, o0000000002f0a0b8, o0000000002e00088, C4<>;
L_0000000002fd8a50 .functor MUXZ 1, o0000000002f0a0e8, v0000000002f6dc30_0, L_0000000002fda5d0, C4<>;
L_0000000002fd7a10 .functor MUXZ 1, L_0000000002fd8a50, o0000000002f0a1a8, o0000000002e00088, C4<>;
S_0000000002f59bf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5af70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6da50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6daf0_0 .net "d", 0 0, L_0000000002fd8b90;  alias, 1 drivers
v0000000002f6db90_0 .net "q", 0 0, v0000000002f6dc30_0;  alias, 1 drivers
v0000000002f6e1d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f6dc30_0 .var "state", 0 0;
v0000000002f6e270_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f5ca70 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f709d0_0 .net8 "Bitline1", 0 0, p0000000002f0a4d8;  1 drivers, strength-aware
v0000000002f6fad0_0 .net8 "Bitline2", 0 0, p0000000002f0a508;  1 drivers, strength-aware
v0000000002f6f0d0_0 .net "D", 0 0, L_0000000002fd6e30;  1 drivers
v0000000002f70a70_0 .net "Q", 0 0, v0000000002f6f670_0;  1 drivers
v0000000002f6fb70_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002f6e770_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002f6ea90_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f0a538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6f350_0 name=_s0
o0000000002f0a568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6f3f0_0 name=_s10
v0000000002f6ef90_0 .net *"_s12", 0 0, L_0000000002fd82d0;  1 drivers
o0000000002f0a5c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f70610_0 name=_s2
v0000000002f6ee50_0 .net *"_s4", 0 0, L_0000000002fd73d0;  1 drivers
o0000000002f0a628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6f030_0 name=_s8
v0000000002f70890_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6f850_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd73d0 .functor MUXZ 1, o0000000002f0a5c8, v0000000002f6f670_0, L_0000000002fda530, C4<>;
L_0000000002fd8870 .functor MUXZ 1, L_0000000002fd73d0, o0000000002f0a538, o0000000002e00088, C4<>;
L_0000000002fd82d0 .functor MUXZ 1, o0000000002f0a568, v0000000002f6f670_0, L_0000000002fda5d0, C4<>;
L_0000000002fd6930 .functor MUXZ 1, L_0000000002fd82d0, o0000000002f0a628, o0000000002e00088, C4<>;
S_0000000002f5a970 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5ca70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6f8f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6eef0_0 .net "d", 0 0, L_0000000002fd6e30;  alias, 1 drivers
v0000000002f6e6d0_0 .net "q", 0 0, v0000000002f6f670_0;  alias, 1 drivers
v0000000002f6fc10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f6f670_0 .var "state", 0 0;
v0000000002f6ff30_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f5c470 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002f571f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f6fa30_0 .net8 "Bitline1", 0 0, p0000000002f0a958;  1 drivers, strength-aware
v0000000002f6fd50_0 .net8 "Bitline2", 0 0, p0000000002f0a988;  1 drivers, strength-aware
v0000000002f6f2b0_0 .net "D", 0 0, L_0000000002fd7b50;  1 drivers
v0000000002f702f0_0 .net "Q", 0 0, v0000000002f6e810_0;  1 drivers
v0000000002f70070_0 .net "ReadEnable1", 0 0, L_0000000002fda530;  alias, 1 drivers
v0000000002f6f5d0_0 .net "ReadEnable2", 0 0, L_0000000002fda5d0;  alias, 1 drivers
v0000000002f70390_0 .net "WriteEnable", 0 0, L_0000000002fd9130;  alias, 1 drivers
o0000000002f0a9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6fdf0_0 name=_s0
o0000000002f0a9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6eb30_0 name=_s10
v0000000002f6fe90_0 .net *"_s12", 0 0, L_0000000002fd8730;  1 drivers
o0000000002f0aa48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6e8b0_0 name=_s2
v0000000002f6ed10_0 .net *"_s4", 0 0, L_0000000002fd7e70;  1 drivers
o0000000002f0aaa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f6f490_0 name=_s8
v0000000002f6e950_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f70110_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd7e70 .functor MUXZ 1, o0000000002f0aa48, v0000000002f6e810_0, L_0000000002fda530, C4<>;
L_0000000002fd7ab0 .functor MUXZ 1, L_0000000002fd7e70, o0000000002f0a9b8, o0000000002e00088, C4<>;
L_0000000002fd8730 .functor MUXZ 1, o0000000002f0a9e8, v0000000002f6e810_0, L_0000000002fda5d0, C4<>;
L_0000000002fd8050 .functor MUXZ 1, L_0000000002fd8730, o0000000002f0aaa8, o0000000002e00088, C4<>;
S_0000000002f5cbf0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5c470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6e630_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6f170_0 .net "d", 0 0, L_0000000002fd7b50;  alias, 1 drivers
v0000000002f6f210_0 .net "q", 0 0, v0000000002f6e810_0;  alias, 1 drivers
v0000000002f6e590_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f6e810_0 .var "state", 0 0;
v0000000002f6fcb0_0 .net "wen", 0 0, L_0000000002fd9130;  alias, 1 drivers
S_0000000002f598f0 .scope module, "R6" "Register" 2 65, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002f7e710_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002f7e7b0_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002f7ddb0_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002f7e030_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  1 drivers
v0000000002f7ed50_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  1 drivers
v0000000002f7ee90_0 .net "WriteReg", 0 0, L_0000000002fdd690;  1 drivers
v0000000002f7e2b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7e670_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd93b0 .part o0000000002e049d8, 0, 1;
L_0000000002fdaf30 .part o0000000002e049d8, 1, 1;
L_0000000002fd96d0 .part o0000000002e049d8, 2, 1;
L_0000000002fdaad0 .part o0000000002e049d8, 3, 1;
L_0000000002fd9770 .part o0000000002e049d8, 4, 1;
L_0000000002fdb570 .part o0000000002e049d8, 5, 1;
L_0000000002fda3f0 .part o0000000002e049d8, 6, 1;
L_0000000002fdb1b0 .part o0000000002e049d8, 7, 1;
L_0000000002fd9630 .part o0000000002e049d8, 8, 1;
L_0000000002fda0d0 .part o0000000002e049d8, 9, 1;
L_0000000002fda990 .part o0000000002e049d8, 10, 1;
L_0000000002fd8f50 .part o0000000002e049d8, 11, 1;
L_0000000002fdb750 .part o0000000002e049d8, 12, 1;
L_0000000002fdd230 .part o0000000002e049d8, 13, 1;
L_0000000002fdbf70 .part o0000000002e049d8, 14, 1;
L_0000000002fdcfb0 .part o0000000002e049d8, 15, 1;
p0000000002f0af88 .port I0000000002dac200, L_0000000002fdb250;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002f0af88;
p0000000002f0afb8 .port I0000000002dac280, L_0000000002fdb2f0;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002f0afb8;
p0000000002f0b468 .port I0000000002dac200, L_0000000002fd9e50;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002f0b468;
p0000000002f0b498 .port I0000000002dac280, L_0000000002fd9ef0;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002f0b498;
p0000000002f0d3e8 .port I0000000002dac200, L_0000000002fd9c70;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002f0d3e8;
p0000000002f0d418 .port I0000000002dac280, L_0000000002fd9090;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002f0d418;
p0000000002f0d868 .port I0000000002dac200, L_0000000002fd9db0;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002f0d868;
p0000000002f0d898 .port I0000000002dac280, L_0000000002fd9450;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002f0d898;
p0000000002f0dce8 .port I0000000002dac200, L_0000000002fd8e10;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002f0dce8;
p0000000002f0dd18 .port I0000000002dac280, L_0000000002fdb110;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002f0dd18;
p0000000002f0e168 .port I0000000002dac200, L_0000000002fdab70;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002f0e168;
p0000000002f0e198 .port I0000000002dac280, L_0000000002fdad50;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002f0e198;
p0000000002f0e5e8 .port I0000000002dac200, L_0000000002fda2b0;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002f0e5e8;
p0000000002f0e618 .port I0000000002dac280, L_0000000002fda850;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002f0e618;
p0000000002f0ea68 .port I0000000002dac200, L_0000000002fda030;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002f0ea68;
p0000000002f0ea98 .port I0000000002dac280, L_0000000002fd98b0;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002f0ea98;
p0000000002f0eee8 .port I0000000002dac200, L_0000000002fda7b0;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002f0eee8;
p0000000002f0ef18 .port I0000000002dac280, L_0000000002fdb430;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002f0ef18;
p0000000002f0f368 .port I0000000002dac200, L_0000000002fdac10;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002f0f368;
p0000000002f0f398 .port I0000000002dac280, L_0000000002fda8f0;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002f0f398;
p0000000002f0b8e8 .port I0000000002dac200, L_0000000002fd99f0;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002f0b8e8;
p0000000002f0b918 .port I0000000002dac280, L_0000000002fda170;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002f0b918;
p0000000002f0bd68 .port I0000000002dac200, L_0000000002fdae90;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002f0bd68;
p0000000002f0bd98 .port I0000000002dac280, L_0000000002fd8eb0;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002f0bd98;
p0000000002f0c1e8 .port I0000000002dac200, L_0000000002fdda50;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002f0c1e8;
p0000000002f0c218 .port I0000000002dac280, L_0000000002fdd190;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002f0c218;
p0000000002f0c668 .port I0000000002dac200, L_0000000002fdc5b0;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002f0c668;
p0000000002f0c698 .port I0000000002dac280, L_0000000002fdbb10;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002f0c698;
p0000000002f0cae8 .port I0000000002dac200, L_0000000002fdb610;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002f0cae8;
p0000000002f0cb18 .port I0000000002dac280, L_0000000002fdd910;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002f0cb18;
p0000000002f0cf68 .port I0000000002dac200, L_0000000002fdd2d0;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002f0cf68;
p0000000002f0cf98 .port I0000000002dac280, L_0000000002fdcf10;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002f0cf98;
S_0000000002f5c5f0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f70b10_0 .net8 "Bitline1", 0 0, p0000000002f0af88;  1 drivers, strength-aware
v0000000002f70250_0 .net8 "Bitline2", 0 0, p0000000002f0afb8;  1 drivers, strength-aware
v0000000002f70bb0_0 .net "D", 0 0, L_0000000002fd93b0;  1 drivers
v0000000002f70c50_0 .net "Q", 0 0, v0000000002f701b0_0;  1 drivers
v0000000002f6ec70_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f73130_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f71970_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0b048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f71a10_0 name=_s0
o0000000002f0b078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f722d0_0 name=_s10
v0000000002f71f10_0 .net *"_s12", 0 0, L_0000000002fda210;  1 drivers
o0000000002f0b0d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f71bf0_0 name=_s2
v0000000002f72cd0_0 .net *"_s4", 0 0, L_0000000002fda350;  1 drivers
o0000000002f0b138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f71d30_0 name=_s8
v0000000002f72050_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f71290_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fda350 .functor MUXZ 1, o0000000002f0b0d8, v0000000002f701b0_0, L_0000000002fd9310, C4<>;
L_0000000002fdb250 .functor MUXZ 1, L_0000000002fda350, o0000000002f0b048, o0000000002e00088, C4<>;
L_0000000002fda210 .functor MUXZ 1, o0000000002f0b078, v0000000002f701b0_0, L_0000000002fdc470, C4<>;
L_0000000002fdb2f0 .functor MUXZ 1, L_0000000002fda210, o0000000002f0b138, o0000000002e00088, C4<>;
S_0000000002f5a370 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5c5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f6ffd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f6f990_0 .net "d", 0 0, L_0000000002fd93b0;  alias, 1 drivers
v0000000002f706b0_0 .net "q", 0 0, v0000000002f701b0_0;  alias, 1 drivers
v0000000002f6edb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f701b0_0 .var "state", 0 0;
v0000000002f70930_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f577f0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f72190_0 .net8 "Bitline1", 0 0, p0000000002f0b468;  1 drivers, strength-aware
v0000000002f725f0_0 .net8 "Bitline2", 0 0, p0000000002f0b498;  1 drivers, strength-aware
v0000000002f72370_0 .net "D", 0 0, L_0000000002fdaf30;  1 drivers
v0000000002f72410_0 .net "Q", 0 0, v0000000002f731d0_0;  1 drivers
v0000000002f73270_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f71ab0_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f71330_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0b4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f70cf0_0 name=_s0
o0000000002f0b4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f72f50_0 name=_s10
v0000000002f72230_0 .net *"_s12", 0 0, L_0000000002fd9a90;  1 drivers
o0000000002f0b558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f70f70_0 name=_s2
v0000000002f70ed0_0 .net *"_s4", 0 0, L_0000000002fdaa30;  1 drivers
o0000000002f0b5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f70d90_0 name=_s8
v0000000002f71fb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f72ff0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdaa30 .functor MUXZ 1, o0000000002f0b558, v0000000002f731d0_0, L_0000000002fd9310, C4<>;
L_0000000002fd9e50 .functor MUXZ 1, L_0000000002fdaa30, o0000000002f0b4c8, o0000000002e00088, C4<>;
L_0000000002fd9a90 .functor MUXZ 1, o0000000002f0b4f8, v0000000002f731d0_0, L_0000000002fdc470, C4<>;
L_0000000002fd9ef0 .functor MUXZ 1, L_0000000002fd9a90, o0000000002f0b5b8, o0000000002e00088, C4<>;
S_0000000002f58b70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f577f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f71e70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f72d70_0 .net "d", 0 0, L_0000000002fdaf30;  alias, 1 drivers
v0000000002f71510_0 .net "q", 0 0, v0000000002f731d0_0;  alias, 1 drivers
v0000000002f72e10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f731d0_0 .var "state", 0 0;
v0000000002f71b50_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f5cd70 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f713d0_0 .net8 "Bitline1", 0 0, p0000000002f0b8e8;  1 drivers, strength-aware
v0000000002f72870_0 .net8 "Bitline2", 0 0, p0000000002f0b918;  1 drivers, strength-aware
v0000000002f711f0_0 .net "D", 0 0, L_0000000002fda990;  1 drivers
v0000000002f72550_0 .net "Q", 0 0, v0000000002f729b0_0;  1 drivers
v0000000002f71010_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f72910_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f71dd0_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0b948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f72690_0 name=_s0
o0000000002f0b978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f716f0_0 name=_s10
v0000000002f715b0_0 .net *"_s12", 0 0, L_0000000002fd9bd0;  1 drivers
o0000000002f0b9d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f73310_0 name=_s2
v0000000002f71650_0 .net *"_s4", 0 0, L_0000000002fd9270;  1 drivers
o0000000002f0ba38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f72730_0 name=_s8
v0000000002f71470_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f733b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd9270 .functor MUXZ 1, o0000000002f0b9d8, v0000000002f729b0_0, L_0000000002fd9310, C4<>;
L_0000000002fd99f0 .functor MUXZ 1, L_0000000002fd9270, o0000000002f0b948, o0000000002e00088, C4<>;
L_0000000002fd9bd0 .functor MUXZ 1, o0000000002f0b978, v0000000002f729b0_0, L_0000000002fdc470, C4<>;
L_0000000002fda170 .functor MUXZ 1, L_0000000002fd9bd0, o0000000002f0ba38, o0000000002e00088, C4<>;
S_0000000002f59d70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5cd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f71c90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f72eb0_0 .net "d", 0 0, L_0000000002fda990;  alias, 1 drivers
v0000000002f73090_0 .net "q", 0 0, v0000000002f729b0_0;  alias, 1 drivers
v0000000002f720f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f729b0_0 .var "state", 0 0;
v0000000002f724b0_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f5cef0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f73450_0 .net8 "Bitline1", 0 0, p0000000002f0bd68;  1 drivers, strength-aware
v0000000002f70e30_0 .net8 "Bitline2", 0 0, p0000000002f0bd98;  1 drivers, strength-aware
v0000000002f71150_0 .net "D", 0 0, L_0000000002fd8f50;  1 drivers
v0000000002f71790_0 .net "Q", 0 0, v0000000002f72b90_0;  1 drivers
v0000000002f71830_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f718d0_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f73a90_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0bdc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f738b0_0 name=_s0
o0000000002f0bdf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f74e90_0 name=_s10
v0000000002f74710_0 .net *"_s12", 0 0, L_0000000002fdb4d0;  1 drivers
o0000000002f0be58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f747b0_0 name=_s2
v0000000002f74490_0 .net *"_s4", 0 0, L_0000000002fdacb0;  1 drivers
o0000000002f0beb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f75070_0 name=_s8
v0000000002f75110_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f759d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdacb0 .functor MUXZ 1, o0000000002f0be58, v0000000002f72b90_0, L_0000000002fd9310, C4<>;
L_0000000002fdae90 .functor MUXZ 1, L_0000000002fdacb0, o0000000002f0bdc8, o0000000002e00088, C4<>;
L_0000000002fdb4d0 .functor MUXZ 1, o0000000002f0bdf8, v0000000002f72b90_0, L_0000000002fdc470, C4<>;
L_0000000002fd8eb0 .functor MUXZ 1, L_0000000002fdb4d0, o0000000002f0beb8, o0000000002e00088, C4<>;
S_0000000002f5c770 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5cef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f72a50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f727d0_0 .net "d", 0 0, L_0000000002fd8f50;  alias, 1 drivers
v0000000002f710b0_0 .net "q", 0 0, v0000000002f72b90_0;  alias, 1 drivers
v0000000002f72af0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f72b90_0 .var "state", 0 0;
v0000000002f72c30_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f57c70 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f74c10_0 .net8 "Bitline1", 0 0, p0000000002f0c1e8;  1 drivers, strength-aware
v0000000002f743f0_0 .net8 "Bitline2", 0 0, p0000000002f0c218;  1 drivers, strength-aware
v0000000002f757f0_0 .net "D", 0 0, L_0000000002fdb750;  1 drivers
v0000000002f742b0_0 .net "Q", 0 0, v0000000002f75a70_0;  1 drivers
v0000000002f754d0_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f745d0_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f73950_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0c248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f74850_0 name=_s0
o0000000002f0c278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f73770_0 name=_s10
v0000000002f74350_0 .net *"_s12", 0 0, L_0000000002fdd550;  1 drivers
o0000000002f0c2d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f75890_0 name=_s2
v0000000002f74ad0_0 .net *"_s4", 0 0, L_0000000002fdbbb0;  1 drivers
o0000000002f0c338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f74030_0 name=_s8
v0000000002f73630_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f74670_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdbbb0 .functor MUXZ 1, o0000000002f0c2d8, v0000000002f75a70_0, L_0000000002fd9310, C4<>;
L_0000000002fdda50 .functor MUXZ 1, L_0000000002fdbbb0, o0000000002f0c248, o0000000002e00088, C4<>;
L_0000000002fdd550 .functor MUXZ 1, o0000000002f0c278, v0000000002f75a70_0, L_0000000002fdc470, C4<>;
L_0000000002fdd190 .functor MUXZ 1, L_0000000002fdd550, o0000000002f0c338, o0000000002e00088, C4<>;
S_0000000002f57f70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f57c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f74a30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f74530_0 .net "d", 0 0, L_0000000002fdb750;  alias, 1 drivers
v0000000002f751b0_0 .net "q", 0 0, v0000000002f75a70_0;  alias, 1 drivers
v0000000002f75250_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f75a70_0 .var "state", 0 0;
v0000000002f73f90_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f57070 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f734f0_0 .net8 "Bitline1", 0 0, p0000000002f0c668;  1 drivers, strength-aware
v0000000002f75750_0 .net8 "Bitline2", 0 0, p0000000002f0c698;  1 drivers, strength-aware
v0000000002f74d50_0 .net "D", 0 0, L_0000000002fdd230;  1 drivers
v0000000002f75bb0_0 .net "Q", 0 0, v0000000002f74cb0_0;  1 drivers
v0000000002f73590_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f736d0_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f740d0_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0c6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f74f30_0 name=_s0
o0000000002f0c6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f74fd0_0 name=_s10
v0000000002f752f0_0 .net *"_s12", 0 0, L_0000000002fdc650;  1 drivers
o0000000002f0c758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f74210_0 name=_s2
v0000000002f75390_0 .net *"_s4", 0 0, L_0000000002fdc510;  1 drivers
o0000000002f0c7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f75430_0 name=_s8
v0000000002f75570_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f75610_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdc510 .functor MUXZ 1, o0000000002f0c758, v0000000002f74cb0_0, L_0000000002fd9310, C4<>;
L_0000000002fdc5b0 .functor MUXZ 1, L_0000000002fdc510, o0000000002f0c6c8, o0000000002e00088, C4<>;
L_0000000002fdc650 .functor MUXZ 1, o0000000002f0c6f8, v0000000002f74cb0_0, L_0000000002fdc470, C4<>;
L_0000000002fdbb10 .functor MUXZ 1, L_0000000002fdc650, o0000000002f0c7b8, o0000000002e00088, C4<>;
S_0000000002f5b0f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f57070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f73ef0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f74990_0 .net "d", 0 0, L_0000000002fdd230;  alias, 1 drivers
v0000000002f74df0_0 .net "q", 0 0, v0000000002f74cb0_0;  alias, 1 drivers
v0000000002f74b70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f74cb0_0 .var "state", 0 0;
v0000000002f748f0_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f574f0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f75c50_0 .net8 "Bitline1", 0 0, p0000000002f0cae8;  1 drivers, strength-aware
v0000000002f73810_0 .net8 "Bitline2", 0 0, p0000000002f0cb18;  1 drivers, strength-aware
v0000000002f73bd0_0 .net "D", 0 0, L_0000000002fdbf70;  1 drivers
v0000000002f73c70_0 .net "Q", 0 0, v0000000002f75930_0;  1 drivers
v0000000002f73e50_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f74170_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f73d10_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0cb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f78450_0 name=_s0
o0000000002f0cb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f77e10_0 name=_s10
v0000000002f77d70_0 .net *"_s12", 0 0, L_0000000002fdc010;  1 drivers
o0000000002f0cbd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f76e70_0 name=_s2
v0000000002f75f70_0 .net *"_s4", 0 0, L_0000000002fdcc90;  1 drivers
o0000000002f0cc38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f77f50_0 name=_s8
v0000000002f78310_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f760b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdcc90 .functor MUXZ 1, o0000000002f0cbd8, v0000000002f75930_0, L_0000000002fd9310, C4<>;
L_0000000002fdb610 .functor MUXZ 1, L_0000000002fdcc90, o0000000002f0cb48, o0000000002e00088, C4<>;
L_0000000002fdc010 .functor MUXZ 1, o0000000002f0cb78, v0000000002f75930_0, L_0000000002fdc470, C4<>;
L_0000000002fdd910 .functor MUXZ 1, L_0000000002fdc010, o0000000002f0cc38, o0000000002e00088, C4<>;
S_0000000002f5b570 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f574f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f75b10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f739f0_0 .net "d", 0 0, L_0000000002fdbf70;  alias, 1 drivers
v0000000002f73db0_0 .net "q", 0 0, v0000000002f75930_0;  alias, 1 drivers
v0000000002f756b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f75930_0 .var "state", 0 0;
v0000000002f73b30_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f5a070 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f77230_0 .net8 "Bitline1", 0 0, p0000000002f0cf68;  1 drivers, strength-aware
v0000000002f76290_0 .net8 "Bitline2", 0 0, p0000000002f0cf98;  1 drivers, strength-aware
v0000000002f770f0_0 .net "D", 0 0, L_0000000002fdcfb0;  1 drivers
v0000000002f781d0_0 .net "Q", 0 0, v0000000002f76650_0;  1 drivers
v0000000002f76f10_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f76510_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f77ff0_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0cfc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f77910_0 name=_s0
o0000000002f0cff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f77190_0 name=_s10
v0000000002f75d90_0 .net *"_s12", 0 0, L_0000000002fdb930;  1 drivers
o0000000002f0d058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f76790_0 name=_s2
v0000000002f76330_0 .net *"_s4", 0 0, L_0000000002fdc290;  1 drivers
o0000000002f0d0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f78090_0 name=_s8
v0000000002f75e30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f76470_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdc290 .functor MUXZ 1, o0000000002f0d058, v0000000002f76650_0, L_0000000002fd9310, C4<>;
L_0000000002fdd2d0 .functor MUXZ 1, L_0000000002fdc290, o0000000002f0cfc8, o0000000002e00088, C4<>;
L_0000000002fdb930 .functor MUXZ 1, o0000000002f0cff8, v0000000002f76650_0, L_0000000002fdc470, C4<>;
L_0000000002fdcf10 .functor MUXZ 1, L_0000000002fdb930, o0000000002f0d0b8, o0000000002e00088, C4<>;
S_0000000002f5b3f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f779b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f76dd0_0 .net "d", 0 0, L_0000000002fdcfb0;  alias, 1 drivers
v0000000002f763d0_0 .net "q", 0 0, v0000000002f76650_0;  alias, 1 drivers
v0000000002f77eb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f76650_0 .var "state", 0 0;
v0000000002f76d30_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f5ac70 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f768d0_0 .net8 "Bitline1", 0 0, p0000000002f0d3e8;  1 drivers, strength-aware
v0000000002f78270_0 .net8 "Bitline2", 0 0, p0000000002f0d418;  1 drivers, strength-aware
v0000000002f78130_0 .net "D", 0 0, L_0000000002fd96d0;  1 drivers
v0000000002f76b50_0 .net "Q", 0 0, v0000000002f76830_0;  1 drivers
v0000000002f76ab0_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f783b0_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f766f0_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0d448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f76970_0 name=_s0
o0000000002f0d478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f765b0_0 name=_s10
v0000000002f75cf0_0 .net *"_s12", 0 0, L_0000000002fdadf0;  1 drivers
o0000000002f0d4d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f76010_0 name=_s2
v0000000002f76a10_0 .net *"_s4", 0 0, L_0000000002fd9b30;  1 drivers
o0000000002f0d538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f761f0_0 name=_s8
v0000000002f77870_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f76bf0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd9b30 .functor MUXZ 1, o0000000002f0d4d8, v0000000002f76830_0, L_0000000002fd9310, C4<>;
L_0000000002fd9c70 .functor MUXZ 1, L_0000000002fd9b30, o0000000002f0d448, o0000000002e00088, C4<>;
L_0000000002fdadf0 .functor MUXZ 1, o0000000002f0d478, v0000000002f76830_0, L_0000000002fdc470, C4<>;
L_0000000002fd9090 .functor MUXZ 1, L_0000000002fdadf0, o0000000002f0d538, o0000000002e00088, C4<>;
S_0000000002f5a7f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5ac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f75ed0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f76fb0_0 .net "d", 0 0, L_0000000002fd96d0;  alias, 1 drivers
v0000000002f77a50_0 .net "q", 0 0, v0000000002f76830_0;  alias, 1 drivers
v0000000002f77370_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f76830_0 .var "state", 0 0;
v0000000002f76150_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f57670 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f77410_0 .net8 "Bitline1", 0 0, p0000000002f0d868;  1 drivers, strength-aware
v0000000002f77b90_0 .net8 "Bitline2", 0 0, p0000000002f0d898;  1 drivers, strength-aware
v0000000002f77c30_0 .net "D", 0 0, L_0000000002fdaad0;  1 drivers
v0000000002f774b0_0 .net "Q", 0 0, v0000000002f77050_0;  1 drivers
v0000000002f77550_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f775f0_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f77690_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0d8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f77cd0_0 name=_s0
o0000000002f0d8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f79710_0 name=_s10
v0000000002f79a30_0 .net *"_s12", 0 0, L_0000000002fd9f90;  1 drivers
o0000000002f0d958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f79990_0 name=_s2
v0000000002f79b70_0 .net *"_s4", 0 0, L_0000000002fd9d10;  1 drivers
o0000000002f0d9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7a9d0_0 name=_s8
v0000000002f78f90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7aa70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd9d10 .functor MUXZ 1, o0000000002f0d958, v0000000002f77050_0, L_0000000002fd9310, C4<>;
L_0000000002fd9db0 .functor MUXZ 1, L_0000000002fd9d10, o0000000002f0d8c8, o0000000002e00088, C4<>;
L_0000000002fd9f90 .functor MUXZ 1, o0000000002f0d8f8, v0000000002f77050_0, L_0000000002fdc470, C4<>;
L_0000000002fd9450 .functor MUXZ 1, L_0000000002fd9f90, o0000000002f0d9b8, o0000000002e00088, C4<>;
S_0000000002f583f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f57670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f76c90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f77730_0 .net "d", 0 0, L_0000000002fdaad0;  alias, 1 drivers
v0000000002f77af0_0 .net "q", 0 0, v0000000002f77050_0;  alias, 1 drivers
v0000000002f777d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f77050_0 .var "state", 0 0;
v0000000002f772d0_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f5b6f0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f79c10_0 .net8 "Bitline1", 0 0, p0000000002f0dce8;  1 drivers, strength-aware
v0000000002f79cb0_0 .net8 "Bitline2", 0 0, p0000000002f0dd18;  1 drivers, strength-aware
v0000000002f793f0_0 .net "D", 0 0, L_0000000002fd9770;  1 drivers
v0000000002f7a570_0 .net "Q", 0 0, v0000000002f795d0_0;  1 drivers
v0000000002f79670_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f79e90_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f7a6b0_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0dd48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7a610_0 name=_s0
o0000000002f0dd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f78ef0_0 name=_s10
v0000000002f798f0_0 .net *"_s12", 0 0, L_0000000002fd9810;  1 drivers
o0000000002f0ddd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f79030_0 name=_s2
v0000000002f7ab10_0 .net *"_s4", 0 0, L_0000000002fda490;  1 drivers
o0000000002f0de38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f79350_0 name=_s8
v0000000002f79d50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7a390_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fda490 .functor MUXZ 1, o0000000002f0ddd8, v0000000002f795d0_0, L_0000000002fd9310, C4<>;
L_0000000002fd8e10 .functor MUXZ 1, L_0000000002fda490, o0000000002f0dd48, o0000000002e00088, C4<>;
L_0000000002fd9810 .functor MUXZ 1, o0000000002f0dd78, v0000000002f795d0_0, L_0000000002fdc470, C4<>;
L_0000000002fdb110 .functor MUXZ 1, L_0000000002fd9810, o0000000002f0de38, o0000000002e00088, C4<>;
S_0000000002f580f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5b6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f7a070_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f79530_0 .net "d", 0 0, L_0000000002fd9770;  alias, 1 drivers
v0000000002f79850_0 .net "q", 0 0, v0000000002f795d0_0;  alias, 1 drivers
v0000000002f78770_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f795d0_0 .var "state", 0 0;
v0000000002f792b0_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f5b870 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7a930_0 .net8 "Bitline1", 0 0, p0000000002f0e168;  1 drivers, strength-aware
v0000000002f78810_0 .net8 "Bitline2", 0 0, p0000000002f0e198;  1 drivers, strength-aware
v0000000002f788b0_0 .net "D", 0 0, L_0000000002fdb570;  1 drivers
v0000000002f7a110_0 .net "Q", 0 0, v0000000002f78bd0_0;  1 drivers
v0000000002f79490_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f7a890_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f79df0_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0e1c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f790d0_0 name=_s0
o0000000002f0e1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7a750_0 name=_s10
v0000000002f784f0_0 .net *"_s12", 0 0, L_0000000002fd91d0;  1 drivers
o0000000002f0e258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f78d10_0 name=_s2
v0000000002f79fd0_0 .net *"_s4", 0 0, L_0000000002fd94f0;  1 drivers
o0000000002f0e2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f78c70_0 name=_s8
v0000000002f78db0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7a1b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd94f0 .functor MUXZ 1, o0000000002f0e258, v0000000002f78bd0_0, L_0000000002fd9310, C4<>;
L_0000000002fdab70 .functor MUXZ 1, L_0000000002fd94f0, o0000000002f0e1c8, o0000000002e00088, C4<>;
L_0000000002fd91d0 .functor MUXZ 1, o0000000002f0e1f8, v0000000002f78bd0_0, L_0000000002fdc470, C4<>;
L_0000000002fdad50 .functor MUXZ 1, L_0000000002fd91d0, o0000000002f0e2b8, o0000000002e00088, C4<>;
S_0000000002f589f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5b870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f797b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f79ad0_0 .net "d", 0 0, L_0000000002fdb570;  alias, 1 drivers
v0000000002f79f30_0 .net "q", 0 0, v0000000002f78bd0_0;  alias, 1 drivers
v0000000002f7abb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f78bd0_0 .var "state", 0 0;
v0000000002f7ac50_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f58e70 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7a7f0_0 .net8 "Bitline1", 0 0, p0000000002f0e5e8;  1 drivers, strength-aware
v0000000002f78630_0 .net8 "Bitline2", 0 0, p0000000002f0e618;  1 drivers, strength-aware
v0000000002f78950_0 .net "D", 0 0, L_0000000002fda3f0;  1 drivers
v0000000002f789f0_0 .net "Q", 0 0, v0000000002f7a430_0;  1 drivers
v0000000002f78a90_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f78b30_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f78e50_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0e648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f79170_0 name=_s0
o0000000002f0e678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f79210_0 name=_s10
v0000000002f7bfb0_0 .net *"_s12", 0 0, L_0000000002fdafd0;  1 drivers
o0000000002f0e6d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7bc90_0 name=_s2
v0000000002f7c870_0 .net *"_s4", 0 0, L_0000000002fda670;  1 drivers
o0000000002f0e738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7c910_0 name=_s8
v0000000002f7be70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7b790_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fda670 .functor MUXZ 1, o0000000002f0e6d8, v0000000002f7a430_0, L_0000000002fd9310, C4<>;
L_0000000002fda2b0 .functor MUXZ 1, L_0000000002fda670, o0000000002f0e648, o0000000002e00088, C4<>;
L_0000000002fdafd0 .functor MUXZ 1, o0000000002f0e678, v0000000002f7a430_0, L_0000000002fdc470, C4<>;
L_0000000002fda850 .functor MUXZ 1, L_0000000002fdafd0, o0000000002f0e738, o0000000002e00088, C4<>;
S_0000000002f59170 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f58e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f78590_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f786d0_0 .net "d", 0 0, L_0000000002fda3f0;  alias, 1 drivers
v0000000002f7a250_0 .net "q", 0 0, v0000000002f7a430_0;  alias, 1 drivers
v0000000002f7a2f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f7a430_0 .var "state", 0 0;
v0000000002f7a4d0_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f5bcf0 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7c230_0 .net8 "Bitline1", 0 0, p0000000002f0ea68;  1 drivers, strength-aware
v0000000002f7b830_0 .net8 "Bitline2", 0 0, p0000000002f0ea98;  1 drivers, strength-aware
v0000000002f7ae30_0 .net "D", 0 0, L_0000000002fdb1b0;  1 drivers
v0000000002f7d310_0 .net "Q", 0 0, v0000000002f7af70_0;  1 drivers
v0000000002f7b8d0_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f7b510_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f7c730_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0eac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7ceb0_0 name=_s0
o0000000002f0eaf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7c7d0_0 name=_s10
v0000000002f7c9b0_0 .net *"_s12", 0 0, L_0000000002fda710;  1 drivers
o0000000002f0eb58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7cff0_0 name=_s2
v0000000002f7c190_0 .net *"_s4", 0 0, L_0000000002fdb070;  1 drivers
o0000000002f0ebb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7c5f0_0 name=_s8
v0000000002f7c2d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7c370_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdb070 .functor MUXZ 1, o0000000002f0eb58, v0000000002f7af70_0, L_0000000002fd9310, C4<>;
L_0000000002fda030 .functor MUXZ 1, L_0000000002fdb070, o0000000002f0eac8, o0000000002e00088, C4<>;
L_0000000002fda710 .functor MUXZ 1, o0000000002f0eaf8, v0000000002f7af70_0, L_0000000002fdc470, C4<>;
L_0000000002fd98b0 .functor MUXZ 1, L_0000000002fda710, o0000000002f0ebb8, o0000000002e00088, C4<>;
S_0000000002f58270 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f7ccd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7ba10_0 .net "d", 0 0, L_0000000002fdb1b0;  alias, 1 drivers
v0000000002f7b0b0_0 .net "q", 0 0, v0000000002f7af70_0;  alias, 1 drivers
v0000000002f7caf0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f7af70_0 .var "state", 0 0;
v0000000002f7c690_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f586f0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7c550_0 .net8 "Bitline1", 0 0, p0000000002f0eee8;  1 drivers, strength-aware
v0000000002f7ca50_0 .net8 "Bitline2", 0 0, p0000000002f0ef18;  1 drivers, strength-aware
v0000000002f7cb90_0 .net "D", 0 0, L_0000000002fd9630;  1 drivers
v0000000002f7bab0_0 .net "Q", 0 0, v0000000002f7c410_0;  1 drivers
v0000000002f7b150_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f7bbf0_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f7cc30_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0ef48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7bd30_0 name=_s0
o0000000002f0ef78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7d090_0 name=_s10
v0000000002f7cd70_0 .net *"_s12", 0 0, L_0000000002fd9590;  1 drivers
o0000000002f0efd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7bb50_0 name=_s2
v0000000002f7b1f0_0 .net *"_s4", 0 0, L_0000000002fdb390;  1 drivers
o0000000002f0f038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7ce10_0 name=_s8
v0000000002f7b290_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7cf50_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdb390 .functor MUXZ 1, o0000000002f0efd8, v0000000002f7c410_0, L_0000000002fd9310, C4<>;
L_0000000002fda7b0 .functor MUXZ 1, L_0000000002fdb390, o0000000002f0ef48, o0000000002e00088, C4<>;
L_0000000002fd9590 .functor MUXZ 1, o0000000002f0ef78, v0000000002f7c410_0, L_0000000002fdc470, C4<>;
L_0000000002fdb430 .functor MUXZ 1, L_0000000002fd9590, o0000000002f0f038, o0000000002e00088, C4<>;
S_0000000002f5e570 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f586f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f7d3b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7ad90_0 .net "d", 0 0, L_0000000002fd9630;  alias, 1 drivers
v0000000002f7b970_0 .net "q", 0 0, v0000000002f7c410_0;  alias, 1 drivers
v0000000002f7b330_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f7c410_0 .var "state", 0 0;
v0000000002f7c4b0_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f5d7f0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002f598f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7d450_0 .net8 "Bitline1", 0 0, p0000000002f0f368;  1 drivers, strength-aware
v0000000002f7acf0_0 .net8 "Bitline2", 0 0, p0000000002f0f398;  1 drivers, strength-aware
v0000000002f7aed0_0 .net "D", 0 0, L_0000000002fda0d0;  1 drivers
v0000000002f7b010_0 .net "Q", 0 0, v0000000002f7d270_0;  1 drivers
v0000000002f7c0f0_0 .net "ReadEnable1", 0 0, L_0000000002fd9310;  alias, 1 drivers
v0000000002f7b3d0_0 .net "ReadEnable2", 0 0, L_0000000002fdc470;  alias, 1 drivers
v0000000002f7b470_0 .net "WriteEnable", 0 0, L_0000000002fdd690;  alias, 1 drivers
o0000000002f0f3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7b5b0_0 name=_s0
o0000000002f0f3f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7b650_0 name=_s10
v0000000002f7b6f0_0 .net *"_s12", 0 0, L_0000000002fd9950;  1 drivers
o0000000002f0f458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7d590_0 name=_s2
v0000000002f7dd10_0 .net *"_s4", 0 0, L_0000000002fd8ff0;  1 drivers
o0000000002f0f4b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7d950_0 name=_s8
v0000000002f7efd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7e530_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fd8ff0 .functor MUXZ 1, o0000000002f0f458, v0000000002f7d270_0, L_0000000002fd9310, C4<>;
L_0000000002fdac10 .functor MUXZ 1, L_0000000002fd8ff0, o0000000002f0f3c8, o0000000002e00088, C4<>;
L_0000000002fd9950 .functor MUXZ 1, o0000000002f0f3f8, v0000000002f7d270_0, L_0000000002fdc470, C4<>;
L_0000000002fda8f0 .functor MUXZ 1, L_0000000002fd9950, o0000000002f0f4b8, o0000000002e00088, C4<>;
S_0000000002f5dc70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5d7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f7bf10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7d130_0 .net "d", 0 0, L_0000000002fda0d0;  alias, 1 drivers
v0000000002f7d1d0_0 .net "q", 0 0, v0000000002f7d270_0;  alias, 1 drivers
v0000000002f7bdd0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f7d270_0 .var "state", 0 0;
v0000000002f7c050_0 .net "wen", 0 0, L_0000000002fdd690;  alias, 1 drivers
S_0000000002f5df70 .scope module, "R7" "Register" 2 74, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002fa5e70_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002fa5f10_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002fa62d0_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002fa6370_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  1 drivers
v0000000002fa6410_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  1 drivers
v0000000002fa64b0_0 .net "WriteReg", 0 0, L_0000000002fdf3f0;  1 drivers
v0000000002fa6870_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f88730_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdc830 .part o0000000002e049d8, 0, 1;
L_0000000002fdd5f0 .part o0000000002e049d8, 1, 1;
L_0000000002fdcb50 .part o0000000002e049d8, 2, 1;
L_0000000002fdba70 .part o0000000002e049d8, 3, 1;
L_0000000002fdd870 .part o0000000002e049d8, 4, 1;
L_0000000002fdb890 .part o0000000002e049d8, 5, 1;
L_0000000002fdc330 .part o0000000002e049d8, 6, 1;
L_0000000002fdd4b0 .part o0000000002e049d8, 7, 1;
L_0000000002fde950 .part o0000000002e049d8, 8, 1;
L_0000000002fdfe90 .part o0000000002e049d8, 9, 1;
L_0000000002fded10 .part o0000000002e049d8, 10, 1;
L_0000000002fde1d0 .part o0000000002e049d8, 11, 1;
L_0000000002fdf210 .part o0000000002e049d8, 12, 1;
L_0000000002fdf990 .part o0000000002e049d8, 13, 1;
L_0000000002fdebd0 .part o0000000002e049d8, 14, 1;
L_0000000002fdee50 .part o0000000002e049d8, 15, 1;
p0000000002f0f998 .port I0000000002dac200, L_0000000002fdc3d0;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002f0f998;
p0000000002f0f9c8 .port I0000000002dac280, L_0000000002fdbc50;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002f0f9c8;
p0000000002f0fe78 .port I0000000002dac200, L_0000000002fdb7f0;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002f0fe78;
p0000000002f0fea8 .port I0000000002dac280, L_0000000002fdbed0;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002f0fea8;
p0000000002f11df8 .port I0000000002dac200, L_0000000002fdbe30;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002f11df8;
p0000000002f11e28 .port I0000000002dac280, L_0000000002fdcd30;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002f11e28;
p0000000002f12278 .port I0000000002dac200, L_0000000002fdd730;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002f12278;
p0000000002f122a8 .port I0000000002dac280, L_0000000002fdd050;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002f122a8;
p0000000002f126f8 .port I0000000002dac200, L_0000000002fdd7d0;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002f126f8;
p0000000002f12728 .port I0000000002dac280, L_0000000002fddcd0;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002f12728;
p0000000002f12b78 .port I0000000002dac200, L_0000000002fdc8d0;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002f12b78;
p0000000002f12ba8 .port I0000000002dac280, L_0000000002fddaf0;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002f12ba8;
p0000000002f12ff8 .port I0000000002dac200, L_0000000002fdc150;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002f12ff8;
p0000000002f13028 .port I0000000002dac280, L_0000000002fdc1f0;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002f13028;
p0000000002f13478 .port I0000000002dac200, L_0000000002fdca10;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002f13478;
p0000000002f134a8 .port I0000000002dac280, L_0000000002fdd410;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002f134a8;
p0000000002f138f8 .port I0000000002dac200, L_0000000002fddd70;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002f138f8;
p0000000002f13928 .port I0000000002dac280, L_0000000002fddf50;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002f13928;
p0000000002f13d78 .port I0000000002dac200, L_0000000002fdffd0;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002f13d78;
p0000000002f13da8 .port I0000000002dac280, L_0000000002fe0390;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002f13da8;
p0000000002f102f8 .port I0000000002dac200, L_0000000002fdf030;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002f102f8;
p0000000002f10328 .port I0000000002dac280, L_0000000002fdf710;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002f10328;
p0000000002f10778 .port I0000000002dac200, L_0000000002fdedb0;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002f10778;
p0000000002f107a8 .port I0000000002dac280, L_0000000002fdf490;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002f107a8;
p0000000002f10bf8 .port I0000000002dac200, L_0000000002fde590;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002f10bf8;
p0000000002f10c28 .port I0000000002dac280, L_0000000002fe0430;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002f10c28;
p0000000002f11078 .port I0000000002dac200, L_0000000002fdea90;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002f11078;
p0000000002f110a8 .port I0000000002dac280, L_0000000002fdf850;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002f110a8;
p0000000002f114f8 .port I0000000002dac200, L_0000000002fdfd50;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002f114f8;
p0000000002f11528 .port I0000000002dac280, L_0000000002fddeb0;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002f11528;
p0000000002f11978 .port I0000000002dac200, L_0000000002fdf0d0;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002f11978;
p0000000002f119a8 .port I0000000002dac280, L_0000000002fe02f0;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002f119a8;
S_0000000002f5e0f0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7f070_0 .net8 "Bitline1", 0 0, p0000000002f0f998;  1 drivers, strength-aware
v0000000002f7def0_0 .net8 "Bitline2", 0 0, p0000000002f0f9c8;  1 drivers, strength-aware
v0000000002f7f110_0 .net "D", 0 0, L_0000000002fdc830;  1 drivers
v0000000002f7ea30_0 .net "Q", 0 0, v0000000002f7dc70_0;  1 drivers
v0000000002f7e850_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f7e8f0_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f7f2f0_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f0fa58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7e990_0 name=_s0
o0000000002f0fa88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7d630_0 name=_s10
v0000000002f7ead0_0 .net *"_s12", 0 0, L_0000000002fdc6f0;  1 drivers
o0000000002f0fae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7f1b0_0 name=_s2
v0000000002f7eb70_0 .net *"_s4", 0 0, L_0000000002fddb90;  1 drivers
o0000000002f0fb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7ec10_0 name=_s8
v0000000002f7ecb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7e210_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fddb90 .functor MUXZ 1, o0000000002f0fae8, v0000000002f7dc70_0, L_0000000002fde6d0, C4<>;
L_0000000002fdc3d0 .functor MUXZ 1, L_0000000002fddb90, o0000000002f0fa58, o0000000002e00088, C4<>;
L_0000000002fdc6f0 .functor MUXZ 1, o0000000002f0fa88, v0000000002f7dc70_0, L_0000000002fddff0, C4<>;
L_0000000002fdbc50 .functor MUXZ 1, L_0000000002fdc6f0, o0000000002f0fb48, o0000000002e00088, C4<>;
S_0000000002f5d370 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5e0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f7d6d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7df90_0 .net "d", 0 0, L_0000000002fdc830;  alias, 1 drivers
v0000000002f7e0d0_0 .net "q", 0 0, v0000000002f7dc70_0;  alias, 1 drivers
v0000000002f7e350_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f7dc70_0 .var "state", 0 0;
v0000000002f7ef30_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f5ddf0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f7d4f0_0 .net8 "Bitline1", 0 0, p0000000002f0fe78;  1 drivers, strength-aware
v0000000002f7e490_0 .net8 "Bitline2", 0 0, p0000000002f0fea8;  1 drivers, strength-aware
v0000000002f7d770_0 .net "D", 0 0, L_0000000002fdd5f0;  1 drivers
v0000000002f7d810_0 .net "Q", 0 0, v0000000002f7e5d0_0;  1 drivers
v0000000002f7da90_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f7d8b0_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f7db30_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f0fed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7dbd0_0 name=_s0
o0000000002f0ff08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f7de50_0 name=_s10
v0000000002f7e170_0 .net *"_s12", 0 0, L_0000000002fdd370;  1 drivers
o0000000002f0ff68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f60fd0_0 name=_s2
v0000000002f617f0_0 .net *"_s4", 0 0, L_0000000002fdbcf0;  1 drivers
o0000000002f0ffc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f60990_0 name=_s8
v0000000002f60df0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f60350_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdbcf0 .functor MUXZ 1, o0000000002f0ff68, v0000000002f7e5d0_0, L_0000000002fde6d0, C4<>;
L_0000000002fdb7f0 .functor MUXZ 1, L_0000000002fdbcf0, o0000000002f0fed8, o0000000002e00088, C4<>;
L_0000000002fdd370 .functor MUXZ 1, o0000000002f0ff08, v0000000002f7e5d0_0, L_0000000002fddff0, C4<>;
L_0000000002fdbed0 .functor MUXZ 1, L_0000000002fdd370, o0000000002f0ffc8, o0000000002e00088, C4<>;
S_0000000002f5e270 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5ddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f7d9f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f7f390_0 .net "d", 0 0, L_0000000002fdd5f0;  alias, 1 drivers
v0000000002f7f250_0 .net "q", 0 0, v0000000002f7e5d0_0;  alias, 1 drivers
v0000000002f7e3f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f7e5d0_0 .var "state", 0 0;
v0000000002f7edf0_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f5daf0 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f61c50_0 .net8 "Bitline1", 0 0, p0000000002f102f8;  1 drivers, strength-aware
v0000000002f61a70_0 .net8 "Bitline2", 0 0, p0000000002f10328;  1 drivers, strength-aware
v0000000002f60ad0_0 .net "D", 0 0, L_0000000002fded10;  1 drivers
v0000000002f5fdb0_0 .net "Q", 0 0, v0000000002f5f4f0_0;  1 drivers
v0000000002f5fef0_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f5ff90_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f60e90_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f10358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f5f6d0_0 name=_s0
o0000000002f10388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f60c10_0 name=_s10
v0000000002f60f30_0 .net *"_s12", 0 0, L_0000000002fdfc10;  1 drivers
o0000000002f103e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f619d0_0 name=_s2
v0000000002f60cb0_0 .net *"_s4", 0 0, L_0000000002fdde10;  1 drivers
o0000000002f10448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f5fa90_0 name=_s8
v0000000002f61070_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f600d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdde10 .functor MUXZ 1, o0000000002f103e8, v0000000002f5f4f0_0, L_0000000002fde6d0, C4<>;
L_0000000002fdf030 .functor MUXZ 1, L_0000000002fdde10, o0000000002f10358, o0000000002e00088, C4<>;
L_0000000002fdfc10 .functor MUXZ 1, o0000000002f10388, v0000000002f5f4f0_0, L_0000000002fddff0, C4<>;
L_0000000002fdf710 .functor MUXZ 1, L_0000000002fdfc10, o0000000002f10448, o0000000002e00088, C4<>;
S_0000000002f5ee70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f60a30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f61bb0_0 .net "d", 0 0, L_0000000002fded10;  alias, 1 drivers
v0000000002f612f0_0 .net "q", 0 0, v0000000002f5f4f0_0;  alias, 1 drivers
v0000000002f60b70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f5f4f0_0 .var "state", 0 0;
v0000000002f607b0_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f5e6f0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f60d50_0 .net8 "Bitline1", 0 0, p0000000002f10778;  1 drivers, strength-aware
v0000000002f61110_0 .net8 "Bitline2", 0 0, p0000000002f107a8;  1 drivers, strength-aware
v0000000002f5f8b0_0 .net "D", 0 0, L_0000000002fde1d0;  1 drivers
v0000000002f61750_0 .net "Q", 0 0, v0000000002f61890_0;  1 drivers
v0000000002f5f630_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f5fd10_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f611b0_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f107d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f60210_0 name=_s0
o0000000002f10808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f5f770_0 name=_s10
v0000000002f61250_0 .net *"_s12", 0 0, L_0000000002fdef90;  1 drivers
o0000000002f10868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f61390_0 name=_s2
v0000000002f5fc70_0 .net *"_s4", 0 0, L_0000000002fdeef0;  1 drivers
o0000000002f108c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f602b0_0 name=_s8
v0000000002f5fe50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f60030_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdeef0 .functor MUXZ 1, o0000000002f10868, v0000000002f61890_0, L_0000000002fde6d0, C4<>;
L_0000000002fdedb0 .functor MUXZ 1, L_0000000002fdeef0, o0000000002f107d8, o0000000002e00088, C4<>;
L_0000000002fdef90 .functor MUXZ 1, o0000000002f10808, v0000000002f61890_0, L_0000000002fddff0, C4<>;
L_0000000002fdf490 .functor MUXZ 1, L_0000000002fdef90, o0000000002f108c8, o0000000002e00088, C4<>;
S_0000000002f5eb70 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5e6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f61610_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f5f810_0 .net "d", 0 0, L_0000000002fde1d0;  alias, 1 drivers
v0000000002f5f590_0 .net "q", 0 0, v0000000002f61890_0;  alias, 1 drivers
v0000000002f616b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f61890_0 .var "state", 0 0;
v0000000002f61570_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f5e3f0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f61930_0 .net8 "Bitline1", 0 0, p0000000002f10bf8;  1 drivers, strength-aware
v0000000002f5f9f0_0 .net8 "Bitline2", 0 0, p0000000002f10c28;  1 drivers, strength-aware
v0000000002f61b10_0 .net "D", 0 0, L_0000000002fdf210;  1 drivers
v0000000002f60490_0 .net "Q", 0 0, v0000000002f61430_0;  1 drivers
v0000000002f5fb30_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f5fbd0_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f60530_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f10c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f605d0_0 name=_s0
o0000000002f10c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f60670_0 name=_s10
v0000000002f60850_0 .net *"_s12", 0 0, L_0000000002fde810;  1 drivers
o0000000002f10ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f608f0_0 name=_s2
v0000000002f63550_0 .net *"_s4", 0 0, L_0000000002fde4f0;  1 drivers
o0000000002f10d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f63910_0 name=_s8
v0000000002f63ff0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f62830_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fde4f0 .functor MUXZ 1, o0000000002f10ce8, v0000000002f61430_0, L_0000000002fde6d0, C4<>;
L_0000000002fde590 .functor MUXZ 1, L_0000000002fde4f0, o0000000002f10c58, o0000000002e00088, C4<>;
L_0000000002fde810 .functor MUXZ 1, o0000000002f10c88, v0000000002f61430_0, L_0000000002fddff0, C4<>;
L_0000000002fe0430 .functor MUXZ 1, L_0000000002fde810, o0000000002f10d48, o0000000002e00088, C4<>;
S_0000000002f5e870 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5e3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f60710_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f60170_0 .net "d", 0 0, L_0000000002fdf210;  alias, 1 drivers
v0000000002f603f0_0 .net "q", 0 0, v0000000002f61430_0;  alias, 1 drivers
v0000000002f5f950_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f61430_0 .var "state", 0 0;
v0000000002f614d0_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f5d670 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f63a50_0 .net8 "Bitline1", 0 0, p0000000002f11078;  1 drivers, strength-aware
v0000000002f62470_0 .net8 "Bitline2", 0 0, p0000000002f110a8;  1 drivers, strength-aware
v0000000002f62ab0_0 .net "D", 0 0, L_0000000002fdf990;  1 drivers
v0000000002f62650_0 .net "Q", 0 0, v0000000002f62a10_0;  1 drivers
v0000000002f63cd0_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f63af0_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f62e70_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f110d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f63870_0 name=_s0
o0000000002f11108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f63b90_0 name=_s10
v0000000002f62290_0 .net *"_s12", 0 0, L_0000000002fdff30;  1 drivers
o0000000002f11168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f630f0_0 name=_s2
v0000000002f641d0_0 .net *"_s4", 0 0, L_0000000002fdf530;  1 drivers
o0000000002f111c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f632d0_0 name=_s8
v0000000002f63230_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f62bf0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdf530 .functor MUXZ 1, o0000000002f11168, v0000000002f62a10_0, L_0000000002fde6d0, C4<>;
L_0000000002fdea90 .functor MUXZ 1, L_0000000002fdf530, o0000000002f110d8, o0000000002e00088, C4<>;
L_0000000002fdff30 .functor MUXZ 1, o0000000002f11108, v0000000002f62a10_0, L_0000000002fddff0, C4<>;
L_0000000002fdf850 .functor MUXZ 1, L_0000000002fdff30, o0000000002f111c8, o0000000002e00088, C4<>;
S_0000000002f5e9f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5d670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f620b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f62970_0 .net "d", 0 0, L_0000000002fdf990;  alias, 1 drivers
v0000000002f64450_0 .net "q", 0 0, v0000000002f62a10_0;  alias, 1 drivers
v0000000002f639b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f62a10_0 .var "state", 0 0;
v0000000002f61d90_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f5ecf0 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f63d70_0 .net8 "Bitline1", 0 0, p0000000002f114f8;  1 drivers, strength-aware
v0000000002f62150_0 .net8 "Bitline2", 0 0, p0000000002f11528;  1 drivers, strength-aware
v0000000002f63eb0_0 .net "D", 0 0, L_0000000002fdebd0;  1 drivers
v0000000002f62010_0 .net "Q", 0 0, v0000000002f62d30_0;  1 drivers
v0000000002f63370_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f64090_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f628d0_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f11558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f634b0_0 name=_s0
o0000000002f11588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f62dd0_0 name=_s10
v0000000002f62790_0 .net *"_s12", 0 0, L_0000000002fdfdf0;  1 drivers
o0000000002f115e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f63690_0 name=_s2
v0000000002f64130_0 .net *"_s4", 0 0, L_0000000002fdfcb0;  1 drivers
o0000000002f11648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f62f10_0 name=_s8
v0000000002f63190_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f62fb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdfcb0 .functor MUXZ 1, o0000000002f115e8, v0000000002f62d30_0, L_0000000002fde6d0, C4<>;
L_0000000002fdfd50 .functor MUXZ 1, L_0000000002fdfcb0, o0000000002f11558, o0000000002e00088, C4<>;
L_0000000002fdfdf0 .functor MUXZ 1, o0000000002f11588, v0000000002f62d30_0, L_0000000002fddff0, C4<>;
L_0000000002fddeb0 .functor MUXZ 1, L_0000000002fdfdf0, o0000000002f11648, o0000000002e00088, C4<>;
S_0000000002f5d070 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5ecf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f63410_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f63730_0 .net "d", 0 0, L_0000000002fdebd0;  alias, 1 drivers
v0000000002f62b50_0 .net "q", 0 0, v0000000002f62d30_0;  alias, 1 drivers
v0000000002f62c90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f62d30_0 .var "state", 0 0;
v0000000002f63c30_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f5d1f0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f62330_0 .net8 "Bitline1", 0 0, p0000000002f11978;  1 drivers, strength-aware
v0000000002f64270_0 .net8 "Bitline2", 0 0, p0000000002f119a8;  1 drivers, strength-aware
v0000000002f61e30_0 .net "D", 0 0, L_0000000002fdee50;  1 drivers
v0000000002f63e10_0 .net "Q", 0 0, v0000000002f637d0_0;  1 drivers
v0000000002f64310_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f643b0_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f61ed0_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f119d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f621f0_0 name=_s0
o0000000002f11a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f623d0_0 name=_s10
v0000000002f62510_0 .net *"_s12", 0 0, L_0000000002fde270;  1 drivers
o0000000002f11a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f625b0_0 name=_s2
v0000000002f626f0_0 .net *"_s4", 0 0, L_0000000002fe0070;  1 drivers
o0000000002f11ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f65670_0 name=_s8
v0000000002f65f30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f65b70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe0070 .functor MUXZ 1, o0000000002f11a68, v0000000002f637d0_0, L_0000000002fde6d0, C4<>;
L_0000000002fdf0d0 .functor MUXZ 1, L_0000000002fe0070, o0000000002f119d8, o0000000002e00088, C4<>;
L_0000000002fde270 .functor MUXZ 1, o0000000002f11a08, v0000000002f637d0_0, L_0000000002fddff0, C4<>;
L_0000000002fe02f0 .functor MUXZ 1, L_0000000002fde270, o0000000002f11ac8, o0000000002e00088, C4<>;
S_0000000002f5d4f0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5d1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f63050_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f61cf0_0 .net "d", 0 0, L_0000000002fdee50;  alias, 1 drivers
v0000000002f63f50_0 .net "q", 0 0, v0000000002f637d0_0;  alias, 1 drivers
v0000000002f635f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f637d0_0 .var "state", 0 0;
v0000000002f61f70_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f5d970 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f65d50_0 .net8 "Bitline1", 0 0, p0000000002f11df8;  1 drivers, strength-aware
v0000000002f65710_0 .net8 "Bitline2", 0 0, p0000000002f11e28;  1 drivers, strength-aware
v0000000002f64f90_0 .net "D", 0 0, L_0000000002fdcb50;  1 drivers
v0000000002f65fd0_0 .net "Q", 0 0, v0000000002f652b0_0;  1 drivers
v0000000002f66570_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f64ef0_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f66070_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f11e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f66110_0 name=_s0
o0000000002f11e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f66890_0 name=_s10
v0000000002f669d0_0 .net *"_s12", 0 0, L_0000000002fddc30;  1 drivers
o0000000002f11ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f65350_0 name=_s2
v0000000002f65c10_0 .net *"_s4", 0 0, L_0000000002fdbd90;  1 drivers
o0000000002f11f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f653f0_0 name=_s8
v0000000002f65170_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f65210_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdbd90 .functor MUXZ 1, o0000000002f11ee8, v0000000002f652b0_0, L_0000000002fde6d0, C4<>;
L_0000000002fdbe30 .functor MUXZ 1, L_0000000002fdbd90, o0000000002f11e58, o0000000002e00088, C4<>;
L_0000000002fddc30 .functor MUXZ 1, o0000000002f11e88, v0000000002f652b0_0, L_0000000002fddff0, C4<>;
L_0000000002fdcd30 .functor MUXZ 1, L_0000000002fddc30, o0000000002f11f48, o0000000002e00088, C4<>;
S_0000000002f835c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f5d970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f65cb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f65850_0 .net "d", 0 0, L_0000000002fdcb50;  alias, 1 drivers
v0000000002f64770_0 .net "q", 0 0, v0000000002f652b0_0;  alias, 1 drivers
v0000000002f65e90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f652b0_0 .var "state", 0 0;
v0000000002f667f0_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f82e40 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f655d0_0 .net8 "Bitline1", 0 0, p0000000002f12278;  1 drivers, strength-aware
v0000000002f65030_0 .net8 "Bitline2", 0 0, p0000000002f122a8;  1 drivers, strength-aware
v0000000002f650d0_0 .net "D", 0 0, L_0000000002fdba70;  1 drivers
v0000000002f646d0_0 .net "Q", 0 0, v0000000002f65490_0;  1 drivers
v0000000002f657b0_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f658f0_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f661b0_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f122d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f66250_0 name=_s0
o0000000002f12308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f65530_0 name=_s10
v0000000002f65ad0_0 .net *"_s12", 0 0, L_0000000002fdb9d0;  1 drivers
o0000000002f12368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f64a90_0 name=_s2
v0000000002f662f0_0 .net *"_s4", 0 0, L_0000000002fdc790;  1 drivers
o0000000002f123c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f66390_0 name=_s8
v0000000002f66430_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f666b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdc790 .functor MUXZ 1, o0000000002f12368, v0000000002f65490_0, L_0000000002fde6d0, C4<>;
L_0000000002fdd730 .functor MUXZ 1, L_0000000002fdc790, o0000000002f122d8, o0000000002e00088, C4<>;
L_0000000002fdb9d0 .functor MUXZ 1, o0000000002f12308, v0000000002f65490_0, L_0000000002fddff0, C4<>;
L_0000000002fdd050 .functor MUXZ 1, L_0000000002fdb9d0, o0000000002f123c8, o0000000002e00088, C4<>;
S_0000000002f7fe40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f82e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f644f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f65a30_0 .net "d", 0 0, L_0000000002fdba70;  alias, 1 drivers
v0000000002f65990_0 .net "q", 0 0, v0000000002f65490_0;  alias, 1 drivers
v0000000002f64b30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f65490_0 .var "state", 0 0;
v0000000002f65df0_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f814c0 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f648b0_0 .net8 "Bitline1", 0 0, p0000000002f126f8;  1 drivers, strength-aware
v0000000002f66b10_0 .net8 "Bitline2", 0 0, p0000000002f12728;  1 drivers, strength-aware
v0000000002f66bb0_0 .net "D", 0 0, L_0000000002fdd870;  1 drivers
v0000000002f66c50_0 .net "Q", 0 0, v0000000002f66a70_0;  1 drivers
v0000000002f64590_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f64950_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f64630_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f12758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f649f0_0 name=_s0
o0000000002f12788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f64bd0_0 name=_s10
v0000000002f64c70_0 .net *"_s12", 0 0, L_0000000002fdd0f0;  1 drivers
o0000000002f127e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f64d10_0 name=_s2
v0000000002f64e50_0 .net *"_s4", 0 0, L_0000000002fdc970;  1 drivers
o0000000002f12848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f64db0_0 name=_s8
v0000000002f68870_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f67dd0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdc970 .functor MUXZ 1, o0000000002f127e8, v0000000002f66a70_0, L_0000000002fde6d0, C4<>;
L_0000000002fdd7d0 .functor MUXZ 1, L_0000000002fdc970, o0000000002f12758, o0000000002e00088, C4<>;
L_0000000002fdd0f0 .functor MUXZ 1, o0000000002f12788, v0000000002f66a70_0, L_0000000002fddff0, C4<>;
L_0000000002fddcd0 .functor MUXZ 1, L_0000000002fdd0f0, o0000000002f12848, o0000000002e00088, C4<>;
S_0000000002f811c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f814c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f664d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f66610_0 .net "d", 0 0, L_0000000002fdd870;  alias, 1 drivers
v0000000002f66750_0 .net "q", 0 0, v0000000002f66a70_0;  alias, 1 drivers
v0000000002f66930_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f66a70_0 .var "state", 0 0;
v0000000002f64810_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f83a40 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f68410_0 .net8 "Bitline1", 0 0, p0000000002f12b78;  1 drivers, strength-aware
v0000000002f67c90_0 .net8 "Bitline2", 0 0, p0000000002f12ba8;  1 drivers, strength-aware
v0000000002f68ff0_0 .net "D", 0 0, L_0000000002fdb890;  1 drivers
v0000000002f67ab0_0 .net "Q", 0 0, v0000000002f68690_0;  1 drivers
v0000000002f68cd0_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f67a10_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f67d30_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f12bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f67f10_0 name=_s0
o0000000002f12c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f67fb0_0 name=_s10
v0000000002f68230_0 .net *"_s12", 0 0, L_0000000002fdd9b0;  1 drivers
o0000000002f12c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f684b0_0 name=_s2
v0000000002f69310_0 .net *"_s4", 0 0, L_0000000002fdcbf0;  1 drivers
o0000000002f12cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f67790_0 name=_s8
v0000000002f68b90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f687d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdcbf0 .functor MUXZ 1, o0000000002f12c68, v0000000002f68690_0, L_0000000002fde6d0, C4<>;
L_0000000002fdc8d0 .functor MUXZ 1, L_0000000002fdcbf0, o0000000002f12bd8, o0000000002e00088, C4<>;
L_0000000002fdd9b0 .functor MUXZ 1, o0000000002f12c08, v0000000002f68690_0, L_0000000002fddff0, C4<>;
L_0000000002fddaf0 .functor MUXZ 1, L_0000000002fdd9b0, o0000000002f12cc8, o0000000002e00088, C4<>;
S_0000000002f82840 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f83a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f67bf0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f68190_0 .net "d", 0 0, L_0000000002fdb890;  alias, 1 drivers
v0000000002f68370_0 .net "q", 0 0, v0000000002f68690_0;  alias, 1 drivers
v0000000002f691d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f68690_0 .var "state", 0 0;
v0000000002f69270_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f850c0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f685f0_0 .net8 "Bitline1", 0 0, p0000000002f12ff8;  1 drivers, strength-aware
v0000000002f67e70_0 .net8 "Bitline2", 0 0, p0000000002f13028;  1 drivers, strength-aware
v0000000002f68d70_0 .net "D", 0 0, L_0000000002fdc330;  1 drivers
v0000000002f67510_0 .net "Q", 0 0, v0000000002f67b50_0;  1 drivers
v0000000002f68eb0_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f69130_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f68910_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f13058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f676f0_0 name=_s0
o0000000002f13088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f689b0_0 name=_s10
v0000000002f67830_0 .net *"_s12", 0 0, L_0000000002fdcdd0;  1 drivers
o0000000002f130e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f693b0_0 name=_s2
v0000000002f680f0_0 .net *"_s4", 0 0, L_0000000002fdc0b0;  1 drivers
o0000000002f13148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f68a50_0 name=_s8
v0000000002f682d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f69450_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdc0b0 .functor MUXZ 1, o0000000002f130e8, v0000000002f67b50_0, L_0000000002fde6d0, C4<>;
L_0000000002fdc150 .functor MUXZ 1, L_0000000002fdc0b0, o0000000002f13058, o0000000002e00088, C4<>;
L_0000000002fdcdd0 .functor MUXZ 1, o0000000002f13088, v0000000002f67b50_0, L_0000000002fddff0, C4<>;
L_0000000002fdc1f0 .functor MUXZ 1, L_0000000002fdcdd0, o0000000002f13148, o0000000002e00088, C4<>;
S_0000000002f84940 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f850c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f68550_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f68050_0 .net "d", 0 0, L_0000000002fdc330;  alias, 1 drivers
v0000000002f66f70_0 .net "q", 0 0, v0000000002f67b50_0;  alias, 1 drivers
v0000000002f68730_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f67b50_0 .var "state", 0 0;
v0000000002f69090_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f84040 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f66d90_0 .net8 "Bitline1", 0 0, p0000000002f13478;  1 drivers, strength-aware
v0000000002f66e30_0 .net8 "Bitline2", 0 0, p0000000002f134a8;  1 drivers, strength-aware
v0000000002f678d0_0 .net "D", 0 0, L_0000000002fdd4b0;  1 drivers
v0000000002f67970_0 .net "Q", 0 0, v0000000002f68f50_0;  1 drivers
v0000000002f67010_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002f670b0_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002f67150_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f134d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f671f0_0 name=_s0
o0000000002f13508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f67290_0 name=_s10
v0000000002f67330_0 .net *"_s12", 0 0, L_0000000002fdce70;  1 drivers
o0000000002f13568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f673d0_0 name=_s2
v0000000002f67470_0 .net *"_s4", 0 0, L_0000000002fdb6b0;  1 drivers
o0000000002f135c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f675b0_0 name=_s8
v0000000002f67650_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002fa7770_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdb6b0 .functor MUXZ 1, o0000000002f13568, v0000000002f68f50_0, L_0000000002fde6d0, C4<>;
L_0000000002fdca10 .functor MUXZ 1, L_0000000002fdb6b0, o0000000002f134d8, o0000000002e00088, C4<>;
L_0000000002fdce70 .functor MUXZ 1, o0000000002f13508, v0000000002f68f50_0, L_0000000002fddff0, C4<>;
L_0000000002fdd410 .functor MUXZ 1, L_0000000002fdce70, o0000000002f135c8, o0000000002e00088, C4<>;
S_0000000002f81940 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f84040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f66ed0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f68af0_0 .net "d", 0 0, L_0000000002fdd4b0;  alias, 1 drivers
v0000000002f68c30_0 .net "q", 0 0, v0000000002f68f50_0;  alias, 1 drivers
v0000000002f68e10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f68f50_0 .var "state", 0 0;
v0000000002f66cf0_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f80d40 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa6b90_0 .net8 "Bitline1", 0 0, p0000000002f138f8;  1 drivers, strength-aware
v0000000002fa6910_0 .net8 "Bitline2", 0 0, p0000000002f13928;  1 drivers, strength-aware
v0000000002fa7270_0 .net "D", 0 0, L_0000000002fde950;  1 drivers
v0000000002fa7310_0 .net "Q", 0 0, v0000000002fa5fb0_0;  1 drivers
v0000000002fa71d0_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002fa6550_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002fa79f0_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f13958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa69b0_0 name=_s0
o0000000002f13988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa6f50_0 name=_s10
v0000000002fa6c30_0 .net *"_s12", 0 0, L_0000000002fdf5d0;  1 drivers
o0000000002f139e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa6050_0 name=_s2
v0000000002fa60f0_0 .net *"_s4", 0 0, L_0000000002fdcab0;  1 drivers
o0000000002f13a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa7630_0 name=_s8
v0000000002fa6730_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002fa6cd0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdcab0 .functor MUXZ 1, o0000000002f139e8, v0000000002fa5fb0_0, L_0000000002fde6d0, C4<>;
L_0000000002fddd70 .functor MUXZ 1, L_0000000002fdcab0, o0000000002f13958, o0000000002e00088, C4<>;
L_0000000002fdf5d0 .functor MUXZ 1, o0000000002f13988, v0000000002fa5fb0_0, L_0000000002fddff0, C4<>;
L_0000000002fddf50 .functor MUXZ 1, L_0000000002fdf5d0, o0000000002f13a48, o0000000002e00088, C4<>;
S_0000000002f81340 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f80d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa6af0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002fa6a50_0 .net "d", 0 0, L_0000000002fde950;  alias, 1 drivers
v0000000002fa6d70_0 .net "q", 0 0, v0000000002fa5fb0_0;  alias, 1 drivers
v0000000002fa6190_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002fa5fb0_0 .var "state", 0 0;
v0000000002fa7130_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f81dc0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002f5df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa73b0_0 .net8 "Bitline1", 0 0, p0000000002f13d78;  1 drivers, strength-aware
v0000000002fa78b0_0 .net8 "Bitline2", 0 0, p0000000002f13da8;  1 drivers, strength-aware
v0000000002fa7090_0 .net "D", 0 0, L_0000000002fdfe90;  1 drivers
v0000000002fa7450_0 .net "Q", 0 0, v0000000002fa6eb0_0;  1 drivers
v0000000002fa74f0_0 .net "ReadEnable1", 0 0, L_0000000002fde6d0;  alias, 1 drivers
v0000000002fa7590_0 .net "ReadEnable2", 0 0, L_0000000002fddff0;  alias, 1 drivers
v0000000002fa76d0_0 .net "WriteEnable", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
o0000000002f13dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa7950_0 name=_s0
o0000000002f13e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa7a90_0 name=_s10
v0000000002fa6230_0 .net *"_s12", 0 0, L_0000000002fdf8f0;  1 drivers
o0000000002f13e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa7b30_0 name=_s2
v0000000002fa7bd0_0 .net *"_s4", 0 0, L_0000000002fdf170;  1 drivers
o0000000002f13ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa67d0_0 name=_s8
v0000000002fa5dd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002fa5d30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdf170 .functor MUXZ 1, o0000000002f13e68, v0000000002fa6eb0_0, L_0000000002fde6d0, C4<>;
L_0000000002fdffd0 .functor MUXZ 1, L_0000000002fdf170, o0000000002f13dd8, o0000000002e00088, C4<>;
L_0000000002fdf8f0 .functor MUXZ 1, o0000000002f13e08, v0000000002fa6eb0_0, L_0000000002fddff0, C4<>;
L_0000000002fe0390 .functor MUXZ 1, L_0000000002fdf8f0, o0000000002f13ec8, o0000000002e00088, C4<>;
S_0000000002f80440 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f81dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa65f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002fa6ff0_0 .net "d", 0 0, L_0000000002fdfe90;  alias, 1 drivers
v0000000002fa6e10_0 .net "q", 0 0, v0000000002fa6eb0_0;  alias, 1 drivers
v0000000002fa6690_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002fa6eb0_0 .var "state", 0 0;
v0000000002fa7810_0 .net "wen", 0 0, L_0000000002fdf3f0;  alias, 1 drivers
S_0000000002f826c0 .scope module, "R8" "Register" 2 83, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002f96150_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002f963d0_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002f95250_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002f96c90_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  1 drivers
v0000000002f95ed0_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  1 drivers
v0000000002f947b0_0 .net "WriteReg", 0 0, L_0000000002fe0ed0;  1 drivers
v0000000002f95750_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f95b10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fde310 .part o0000000002e049d8, 0, 1;
L_0000000002fe04d0 .part o0000000002e049d8, 1, 1;
L_0000000002fde130 .part o0000000002e049d8, 2, 1;
L_0000000002fde8b0 .part o0000000002e049d8, 3, 1;
L_0000000002fe1010 .part o0000000002e049d8, 4, 1;
L_0000000002fe0d90 .part o0000000002e049d8, 5, 1;
L_0000000002fe0890 .part o0000000002e049d8, 6, 1;
L_0000000002fe2410 .part o0000000002e049d8, 7, 1;
L_0000000002fe1290 .part o0000000002e049d8, 8, 1;
L_0000000002fe0930 .part o0000000002e049d8, 9, 1;
L_0000000002fe1fb0 .part o0000000002e049d8, 10, 1;
L_0000000002fe0bb0 .part o0000000002e049d8, 11, 1;
L_0000000002fe2550 .part o0000000002e049d8, 12, 1;
L_0000000002fe2910 .part o0000000002e049d8, 13, 1;
L_0000000002fe0e30 .part o0000000002e049d8, 14, 1;
L_0000000002fe0cf0 .part o0000000002e049d8, 15, 1;
p0000000002f143a8 .port I0000000002dac200, L_0000000002fdfa30;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002f143a8;
p0000000002f143d8 .port I0000000002dac280, L_0000000002fdf350;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002f143d8;
p0000000002f14888 .port I0000000002dac200, L_0000000002fdfad0;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002f14888;
p0000000002f148b8 .port I0000000002dac280, L_0000000002fdfb70;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002f148b8;
p0000000002f16808 .port I0000000002dac200, L_0000000002fde090;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002f16808;
p0000000002f16838 .port I0000000002dac280, L_0000000002fe0570;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002f16838;
p0000000002f16c88 .port I0000000002dac200, L_0000000002fde770;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002f16c88;
p0000000002f16cb8 .port I0000000002dac280, L_0000000002fde630;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002f16cb8;
p0000000002f17108 .port I0000000002dac200, L_0000000002fdeb30;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002f17108;
p0000000002f17138 .port I0000000002dac280, L_0000000002fe2730;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002f17138;
p0000000002f17588 .port I0000000002dac200, L_0000000002fe2c30;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002f17588;
p0000000002f175b8 .port I0000000002dac280, L_0000000002fe1dd0;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002f175b8;
p0000000002f17a08 .port I0000000002dac200, L_0000000002fe1790;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002f17a08;
p0000000002f17a38 .port I0000000002dac280, L_0000000002fe25f0;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002f17a38;
p0000000002f17e88 .port I0000000002dac200, L_0000000002fe1510;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002f17e88;
p0000000002f17eb8 .port I0000000002dac280, L_0000000002fe1330;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002f17eb8;
p0000000002f18308 .port I0000000002dac200, L_0000000002fe0b10;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002f18308;
p0000000002f18338 .port I0000000002dac280, L_0000000002fe2230;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002f18338;
p0000000002f18788 .port I0000000002dac200, L_0000000002fe13d0;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002f18788;
p0000000002f187b8 .port I0000000002dac280, L_0000000002fe22d0;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002f187b8;
p0000000002f14d08 .port I0000000002dac200, L_0000000002fe0a70;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002f14d08;
p0000000002f14d38 .port I0000000002dac280, L_0000000002fe07f0;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002f14d38;
p0000000002f15188 .port I0000000002dac200, L_0000000002fe1650;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002f15188;
p0000000002f151b8 .port I0000000002dac280, L_0000000002fe2370;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002f151b8;
p0000000002f15608 .port I0000000002dac200, L_0000000002fe1bf0;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002f15608;
p0000000002f15638 .port I0000000002dac280, L_0000000002fe24b0;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002f15638;
p0000000002f15a88 .port I0000000002dac200, L_0000000002fe1150;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002f15a88;
p0000000002f15ab8 .port I0000000002dac280, L_0000000002fe11f0;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002f15ab8;
p0000000002f15f08 .port I0000000002dac200, L_0000000002fe0750;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002f15f08;
p0000000002f15f38 .port I0000000002dac280, L_0000000002fe1f10;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002f15f38;
p0000000002f16388 .port I0000000002dac200, L_0000000002fe16f0;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002f16388;
p0000000002f163b8 .port I0000000002dac280, L_0000000002fe1830;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002f163b8;
S_0000000002f832c0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f899f0_0 .net8 "Bitline1", 0 0, p0000000002f143a8;  1 drivers, strength-aware
v0000000002f88050_0 .net8 "Bitline2", 0 0, p0000000002f143d8;  1 drivers, strength-aware
v0000000002f8a490_0 .net "D", 0 0, L_0000000002fde310;  1 drivers
v0000000002f89e50_0 .net "Q", 0 0, v0000000002f89c70_0;  1 drivers
v0000000002f89090_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f884b0_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f88eb0_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f14468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f89950_0 name=_s0
o0000000002f14498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f89ef0_0 name=_s10
v0000000002f8a350_0 .net *"_s12", 0 0, L_0000000002fdf2b0;  1 drivers
o0000000002f144f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f889b0_0 name=_s2
v0000000002f87d30_0 .net *"_s4", 0 0, L_0000000002fdf670;  1 drivers
o0000000002f14558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f89b30_0 name=_s8
v0000000002f8a0d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f87dd0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdf670 .functor MUXZ 1, o0000000002f144f8, v0000000002f89c70_0, L_0000000002fe2af0, C4<>;
L_0000000002fdfa30 .functor MUXZ 1, L_0000000002fdf670, o0000000002f14468, o0000000002e00088, C4<>;
L_0000000002fdf2b0 .functor MUXZ 1, o0000000002f14498, v0000000002f89c70_0, L_0000000002fe2b90, C4<>;
L_0000000002fdf350 .functor MUXZ 1, L_0000000002fdf2b0, o0000000002f14558, o0000000002e00088, C4<>;
S_0000000002f82fc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f832c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f89a90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f88910_0 .net "d", 0 0, L_0000000002fde310;  alias, 1 drivers
v0000000002f88d70_0 .net "q", 0 0, v0000000002f89c70_0;  alias, 1 drivers
v0000000002f88410_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f89c70_0 .var "state", 0 0;
v0000000002f898b0_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f80bc0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f885f0_0 .net8 "Bitline1", 0 0, p0000000002f14888;  1 drivers, strength-aware
v0000000002f87f10_0 .net8 "Bitline2", 0 0, p0000000002f148b8;  1 drivers, strength-aware
v0000000002f88e10_0 .net "D", 0 0, L_0000000002fe04d0;  1 drivers
v0000000002f88870_0 .net "Q", 0 0, v0000000002f89270_0;  1 drivers
v0000000002f88c30_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f89630_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f89f90_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f148e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f88f50_0 name=_s0
o0000000002f14918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f89bd0_0 name=_s10
v0000000002f88a50_0 .net *"_s12", 0 0, L_0000000002fe0110;  1 drivers
o0000000002f14978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f880f0_0 name=_s2
v0000000002f88690_0 .net *"_s4", 0 0, L_0000000002fdf7b0;  1 drivers
o0000000002f149d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f89d10_0 name=_s8
v0000000002f8a2b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f87fb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fdf7b0 .functor MUXZ 1, o0000000002f14978, v0000000002f89270_0, L_0000000002fe2af0, C4<>;
L_0000000002fdfad0 .functor MUXZ 1, L_0000000002fdf7b0, o0000000002f148e8, o0000000002e00088, C4<>;
L_0000000002fe0110 .functor MUXZ 1, o0000000002f14918, v0000000002f89270_0, L_0000000002fe2b90, C4<>;
L_0000000002fdfb70 .functor MUXZ 1, L_0000000002fe0110, o0000000002f149d8, o0000000002e00088, C4<>;
S_0000000002f841c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f80bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f8a3f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f87e70_0 .net "d", 0 0, L_0000000002fe04d0;  alias, 1 drivers
v0000000002f887d0_0 .net "q", 0 0, v0000000002f89270_0;  alias, 1 drivers
v0000000002f88370_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f89270_0 .var "state", 0 0;
v0000000002f891d0_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f81f40 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f88550_0 .net8 "Bitline1", 0 0, p0000000002f14d08;  1 drivers, strength-aware
v0000000002f894f0_0 .net8 "Bitline2", 0 0, p0000000002f14d38;  1 drivers, strength-aware
v0000000002f88230_0 .net "D", 0 0, L_0000000002fe1fb0;  1 drivers
v0000000002f88cd0_0 .net "Q", 0 0, v0000000002f89db0_0;  1 drivers
v0000000002f89130_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f882d0_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f89770_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f14d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f89310_0 name=_s0
o0000000002f14d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f893b0_0 name=_s10
v0000000002f89450_0 .net *"_s12", 0 0, L_0000000002fe10b0;  1 drivers
o0000000002f14df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f89590_0 name=_s2
v0000000002f896d0_0 .net *"_s4", 0 0, L_0000000002fe1c90;  1 drivers
o0000000002f14e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f89810_0 name=_s8
v0000000002f8a170_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8a210_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe1c90 .functor MUXZ 1, o0000000002f14df8, v0000000002f89db0_0, L_0000000002fe2af0, C4<>;
L_0000000002fe0a70 .functor MUXZ 1, L_0000000002fe1c90, o0000000002f14d68, o0000000002e00088, C4<>;
L_0000000002fe10b0 .functor MUXZ 1, o0000000002f14d98, v0000000002f89db0_0, L_0000000002fe2b90, C4<>;
L_0000000002fe07f0 .functor MUXZ 1, L_0000000002fe10b0, o0000000002f14e58, o0000000002e00088, C4<>;
S_0000000002f81640 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f81f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f88af0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f88190_0 .net "d", 0 0, L_0000000002fe1fb0;  alias, 1 drivers
v0000000002f8a030_0 .net "q", 0 0, v0000000002f89db0_0;  alias, 1 drivers
v0000000002f88b90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f89db0_0 .var "state", 0 0;
v0000000002f88ff0_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f83bc0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f8bc50_0 .net8 "Bitline1", 0 0, p0000000002f15188;  1 drivers, strength-aware
v0000000002f8b4d0_0 .net8 "Bitline2", 0 0, p0000000002f151b8;  1 drivers, strength-aware
v0000000002f8c830_0 .net "D", 0 0, L_0000000002fe0bb0;  1 drivers
v0000000002f8b2f0_0 .net "Q", 0 0, v0000000002f8bed0_0;  1 drivers
v0000000002f8c510_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f8b250_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f8b570_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f151e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8bcf0_0 name=_s0
o0000000002f15218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8aad0_0 name=_s10
v0000000002f8a8f0_0 .net *"_s12", 0 0, L_0000000002fe06b0;  1 drivers
o0000000002f15278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8c6f0_0 name=_s2
v0000000002f8a850_0 .net *"_s4", 0 0, L_0000000002fe2050;  1 drivers
o0000000002f152d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8bd90_0 name=_s8
v0000000002f8be30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8bf70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe2050 .functor MUXZ 1, o0000000002f15278, v0000000002f8bed0_0, L_0000000002fe2af0, C4<>;
L_0000000002fe1650 .functor MUXZ 1, L_0000000002fe2050, o0000000002f151e8, o0000000002e00088, C4<>;
L_0000000002fe06b0 .functor MUXZ 1, o0000000002f15218, v0000000002f8bed0_0, L_0000000002fe2b90, C4<>;
L_0000000002fe2370 .functor MUXZ 1, L_0000000002fe06b0, o0000000002f152d8, o0000000002e00088, C4<>;
S_0000000002f829c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f83bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f8b430_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8b9d0_0 .net "d", 0 0, L_0000000002fe0bb0;  alias, 1 drivers
v0000000002f8bbb0_0 .net "q", 0 0, v0000000002f8bed0_0;  alias, 1 drivers
v0000000002f8ca10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f8bed0_0 .var "state", 0 0;
v0000000002f8cab0_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f84dc0 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f8b390_0 .net8 "Bitline1", 0 0, p0000000002f15608;  1 drivers, strength-aware
v0000000002f8ae90_0 .net8 "Bitline2", 0 0, p0000000002f15638;  1 drivers, strength-aware
v0000000002f8b610_0 .net "D", 0 0, L_0000000002fe2550;  1 drivers
v0000000002f8c150_0 .net "Q", 0 0, v0000000002f8bb10_0;  1 drivers
v0000000002f8b6b0_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f8b750_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f8ab70_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f15668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8a990_0 name=_s0
o0000000002f15698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8c1f0_0 name=_s10
v0000000002f8b7f0_0 .net *"_s12", 0 0, L_0000000002fe0c50;  1 drivers
o0000000002f156f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8b890_0 name=_s2
v0000000002f8b930_0 .net *"_s4", 0 0, L_0000000002fe15b0;  1 drivers
o0000000002f15758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8c290_0 name=_s8
v0000000002f8c330_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8cc90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe15b0 .functor MUXZ 1, o0000000002f156f8, v0000000002f8bb10_0, L_0000000002fe2af0, C4<>;
L_0000000002fe1bf0 .functor MUXZ 1, L_0000000002fe15b0, o0000000002f15668, o0000000002e00088, C4<>;
L_0000000002fe0c50 .functor MUXZ 1, o0000000002f15698, v0000000002f8bb10_0, L_0000000002fe2b90, C4<>;
L_0000000002fe24b0 .functor MUXZ 1, L_0000000002fe0c50, o0000000002f15758, o0000000002e00088, C4<>;
S_0000000002f820c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f84dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f8c8d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8cb50_0 .net "d", 0 0, L_0000000002fe2550;  alias, 1 drivers
v0000000002f8cbf0_0 .net "q", 0 0, v0000000002f8bb10_0;  alias, 1 drivers
v0000000002f8c010_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f8bb10_0 .var "state", 0 0;
v0000000002f8c0b0_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f805c0 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f8c970_0 .net8 "Bitline1", 0 0, p0000000002f15a88;  1 drivers, strength-aware
v0000000002f8c650_0 .net8 "Bitline2", 0 0, p0000000002f15ab8;  1 drivers, strength-aware
v0000000002f8b070_0 .net "D", 0 0, L_0000000002fe2910;  1 drivers
v0000000002f8a670_0 .net "Q", 0 0, v0000000002f8c470_0;  1 drivers
v0000000002f8c790_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f8a530_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f8afd0_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f15ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8a5d0_0 name=_s0
o0000000002f15b18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8a710_0 name=_s10
v0000000002f8af30_0 .net *"_s12", 0 0, L_0000000002fe27d0;  1 drivers
o0000000002f15b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8ac10_0 name=_s2
v0000000002f8acb0_0 .net *"_s4", 0 0, L_0000000002fe1e70;  1 drivers
o0000000002f15bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8ad50_0 name=_s8
v0000000002f8adf0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8b110_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe1e70 .functor MUXZ 1, o0000000002f15b78, v0000000002f8c470_0, L_0000000002fe2af0, C4<>;
L_0000000002fe1150 .functor MUXZ 1, L_0000000002fe1e70, o0000000002f15ae8, o0000000002e00088, C4<>;
L_0000000002fe27d0 .functor MUXZ 1, o0000000002f15b18, v0000000002f8c470_0, L_0000000002fe2b90, C4<>;
L_0000000002fe11f0 .functor MUXZ 1, L_0000000002fe27d0, o0000000002f15bd8, o0000000002e00088, C4<>;
S_0000000002f82240 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f805c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f8ba70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8c5b0_0 .net "d", 0 0, L_0000000002fe2910;  alias, 1 drivers
v0000000002f8c3d0_0 .net "q", 0 0, v0000000002f8c470_0;  alias, 1 drivers
v0000000002f8aa30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f8c470_0 .var "state", 0 0;
v0000000002f8a7b0_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f81c40 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f8da50_0 .net8 "Bitline1", 0 0, p0000000002f15f08;  1 drivers, strength-aware
v0000000002f8e450_0 .net8 "Bitline2", 0 0, p0000000002f15f38;  1 drivers, strength-aware
v0000000002f8e4f0_0 .net "D", 0 0, L_0000000002fe0e30;  1 drivers
v0000000002f8e590_0 .net "Q", 0 0, v0000000002f8e3b0_0;  1 drivers
v0000000002f8d5f0_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f8d730_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f8e130_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f15f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8dc30_0 name=_s0
o0000000002f15f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8e630_0 name=_s10
v0000000002f8e6d0_0 .net *"_s12", 0 0, L_0000000002fe0610;  1 drivers
o0000000002f15ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8e770_0 name=_s2
v0000000002f8d870_0 .net *"_s4", 0 0, L_0000000002fe2cd0;  1 drivers
o0000000002f16058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8d0f0_0 name=_s8
v0000000002f8d690_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8d2d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe2cd0 .functor MUXZ 1, o0000000002f15ff8, v0000000002f8e3b0_0, L_0000000002fe2af0, C4<>;
L_0000000002fe0750 .functor MUXZ 1, L_0000000002fe2cd0, o0000000002f15f68, o0000000002e00088, C4<>;
L_0000000002fe0610 .functor MUXZ 1, o0000000002f15f98, v0000000002f8e3b0_0, L_0000000002fe2b90, C4<>;
L_0000000002fe1f10 .functor MUXZ 1, L_0000000002fe0610, o0000000002f16058, o0000000002e00088, C4<>;
S_0000000002f83140 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f81c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f8b1b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8d910_0 .net "d", 0 0, L_0000000002fe0e30;  alias, 1 drivers
v0000000002f8cdd0_0 .net "q", 0 0, v0000000002f8e3b0_0;  alias, 1 drivers
v0000000002f8d7d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f8e3b0_0 .var "state", 0 0;
v0000000002f8e270_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f80ec0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f8deb0_0 .net8 "Bitline1", 0 0, p0000000002f16388;  1 drivers, strength-aware
v0000000002f8cfb0_0 .net8 "Bitline2", 0 0, p0000000002f163b8;  1 drivers, strength-aware
v0000000002f8ef90_0 .net "D", 0 0, L_0000000002fe0cf0;  1 drivers
v0000000002f8f350_0 .net "Q", 0 0, v0000000002f8f490_0;  1 drivers
v0000000002f8e810_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f8f030_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f8ce70_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f163e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8cd30_0 name=_s0
o0000000002f16418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8e9f0_0 name=_s10
v0000000002f8cf10_0 .net *"_s12", 0 0, L_0000000002fe2a50;  1 drivers
o0000000002f16478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8db90_0 name=_s2
v0000000002f8dcd0_0 .net *"_s4", 0 0, L_0000000002fe29b0;  1 drivers
o0000000002f164d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8ea90_0 name=_s8
v0000000002f8e8b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8dd70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe29b0 .functor MUXZ 1, o0000000002f16478, v0000000002f8f490_0, L_0000000002fe2af0, C4<>;
L_0000000002fe16f0 .functor MUXZ 1, L_0000000002fe29b0, o0000000002f163e8, o0000000002e00088, C4<>;
L_0000000002fe2a50 .functor MUXZ 1, o0000000002f16418, v0000000002f8f490_0, L_0000000002fe2b90, C4<>;
L_0000000002fe1830 .functor MUXZ 1, L_0000000002fe2a50, o0000000002f164d8, o0000000002e00088, C4<>;
S_0000000002f83ec0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f80ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f8df50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8d9b0_0 .net "d", 0 0, L_0000000002fe0cf0;  alias, 1 drivers
v0000000002f8daf0_0 .net "q", 0 0, v0000000002f8f490_0;  alias, 1 drivers
v0000000002f8f2b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f8f490_0 .var "state", 0 0;
v0000000002f8ee50_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f84340 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f8e1d0_0 .net8 "Bitline1", 0 0, p0000000002f16808;  1 drivers, strength-aware
v0000000002f8d410_0 .net8 "Bitline2", 0 0, p0000000002f16838;  1 drivers, strength-aware
v0000000002f8d4b0_0 .net "D", 0 0, L_0000000002fde130;  1 drivers
v0000000002f8e950_0 .net "Q", 0 0, v0000000002f8eb30_0;  1 drivers
v0000000002f8f170_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f8f3f0_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f8ebd0_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f16868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8e310_0 name=_s0
o0000000002f16898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8d190_0 name=_s10
v0000000002f8ec70_0 .net *"_s12", 0 0, L_0000000002fe0250;  1 drivers
o0000000002f168f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8d230_0 name=_s2
v0000000002f8ed10_0 .net *"_s4", 0 0, L_0000000002fe01b0;  1 drivers
o0000000002f16958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8edb0_0 name=_s8
v0000000002f8eef0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8d550_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe01b0 .functor MUXZ 1, o0000000002f168f8, v0000000002f8eb30_0, L_0000000002fe2af0, C4<>;
L_0000000002fde090 .functor MUXZ 1, L_0000000002fe01b0, o0000000002f16868, o0000000002e00088, C4<>;
L_0000000002fe0250 .functor MUXZ 1, o0000000002f16898, v0000000002f8eb30_0, L_0000000002fe2b90, C4<>;
L_0000000002fe0570 .functor MUXZ 1, L_0000000002fe0250, o0000000002f16958, o0000000002e00088, C4<>;
S_0000000002f81ac0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f84340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f8de10_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8dff0_0 .net "d", 0 0, L_0000000002fde130;  alias, 1 drivers
v0000000002f8f0d0_0 .net "q", 0 0, v0000000002f8eb30_0;  alias, 1 drivers
v0000000002f8e090_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f8eb30_0 .var "state", 0 0;
v0000000002f8d050_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f844c0 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f8f670_0 .net8 "Bitline1", 0 0, p0000000002f16c88;  1 drivers, strength-aware
v0000000002f90ed0_0 .net8 "Bitline2", 0 0, p0000000002f16cb8;  1 drivers, strength-aware
v0000000002f91a10_0 .net "D", 0 0, L_0000000002fde8b0;  1 drivers
v0000000002f91010_0 .net "Q", 0 0, v0000000002f90b10_0;  1 drivers
v0000000002f8f5d0_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f90c50_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f90430_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f16ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f90f70_0 name=_s0
o0000000002f16d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f90390_0 name=_s10
v0000000002f902f0_0 .net *"_s12", 0 0, L_0000000002fde450;  1 drivers
o0000000002f16d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f910b0_0 name=_s2
v0000000002f90cf0_0 .net *"_s4", 0 0, L_0000000002fde3b0;  1 drivers
o0000000002f16dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8fad0_0 name=_s8
v0000000002f90610_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8f8f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fde3b0 .functor MUXZ 1, o0000000002f16d78, v0000000002f90b10_0, L_0000000002fe2af0, C4<>;
L_0000000002fde770 .functor MUXZ 1, L_0000000002fde3b0, o0000000002f16ce8, o0000000002e00088, C4<>;
L_0000000002fde450 .functor MUXZ 1, o0000000002f16d18, v0000000002f90b10_0, L_0000000002fe2b90, C4<>;
L_0000000002fde630 .functor MUXZ 1, L_0000000002fde450, o0000000002f16dd8, o0000000002e00088, C4<>;
S_0000000002f82540 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f844c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f8d370_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8f210_0 .net "d", 0 0, L_0000000002fde8b0;  alias, 1 drivers
v0000000002f918d0_0 .net "q", 0 0, v0000000002f90b10_0;  alias, 1 drivers
v0000000002f90750_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f90b10_0 .var "state", 0 0;
v0000000002f90a70_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f85240 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f91bf0_0 .net8 "Bitline1", 0 0, p0000000002f17108;  1 drivers, strength-aware
v0000000002f90d90_0 .net8 "Bitline2", 0 0, p0000000002f17138;  1 drivers, strength-aware
v0000000002f913d0_0 .net "D", 0 0, L_0000000002fe1010;  1 drivers
v0000000002f91970_0 .net "Q", 0 0, v0000000002f904d0_0;  1 drivers
v0000000002f901b0_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f90250_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f8fb70_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f17168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8f530_0 name=_s0
o0000000002f17198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f91790_0 name=_s10
v0000000002f909d0_0 .net *"_s12", 0 0, L_0000000002fdec70;  1 drivers
o0000000002f171f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8f7b0_0 name=_s2
v0000000002f8f710_0 .net *"_s4", 0 0, L_0000000002fde9f0;  1 drivers
o0000000002f17258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8f850_0 name=_s8
v0000000002f907f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f91830_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fde9f0 .functor MUXZ 1, o0000000002f171f8, v0000000002f904d0_0, L_0000000002fe2af0, C4<>;
L_0000000002fdeb30 .functor MUXZ 1, L_0000000002fde9f0, o0000000002f17168, o0000000002e00088, C4<>;
L_0000000002fdec70 .functor MUXZ 1, o0000000002f17198, v0000000002f904d0_0, L_0000000002fe2b90, C4<>;
L_0000000002fe2730 .functor MUXZ 1, L_0000000002fdec70, o0000000002f17258, o0000000002e00088, C4<>;
S_0000000002f7ffc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f85240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f8ffd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8fd50_0 .net "d", 0 0, L_0000000002fe1010;  alias, 1 drivers
v0000000002f915b0_0 .net "q", 0 0, v0000000002f904d0_0;  alias, 1 drivers
v0000000002f8ff30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f904d0_0 .var "state", 0 0;
v0000000002f90930_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f856c0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f90890_0 .net8 "Bitline1", 0 0, p0000000002f17588;  1 drivers, strength-aware
v0000000002f90570_0 .net8 "Bitline2", 0 0, p0000000002f175b8;  1 drivers, strength-aware
v0000000002f911f0_0 .net "D", 0 0, L_0000000002fe0d90;  1 drivers
v0000000002f91290_0 .net "Q", 0 0, v0000000002f906b0_0;  1 drivers
v0000000002f91330_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f90110_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f91ab0_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f175e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f91470_0 name=_s0
o0000000002f17618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f91510_0 name=_s10
v0000000002f91650_0 .net *"_s12", 0 0, L_0000000002fe2d70;  1 drivers
o0000000002f17678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f8fa30_0 name=_s2
v0000000002f8fc10_0 .net *"_s4", 0 0, L_0000000002fe1ab0;  1 drivers
o0000000002f176d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f916f0_0 name=_s8
v0000000002f91b50_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f91c90_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe1ab0 .functor MUXZ 1, o0000000002f17678, v0000000002f906b0_0, L_0000000002fe2af0, C4<>;
L_0000000002fe2c30 .functor MUXZ 1, L_0000000002fe1ab0, o0000000002f175e8, o0000000002e00088, C4<>;
L_0000000002fe2d70 .functor MUXZ 1, o0000000002f17618, v0000000002f906b0_0, L_0000000002fe2b90, C4<>;
L_0000000002fe1dd0 .functor MUXZ 1, L_0000000002fe2d70, o0000000002f176d8, o0000000002e00088, C4<>;
S_0000000002f83740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f856c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f90bb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f90070_0 .net "d", 0 0, L_0000000002fe0d90;  alias, 1 drivers
v0000000002f8f990_0 .net "q", 0 0, v0000000002f906b0_0;  alias, 1 drivers
v0000000002f90e30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f906b0_0 .var "state", 0 0;
v0000000002f91150_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f823c0 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f93810_0 .net8 "Bitline1", 0 0, p0000000002f17a08;  1 drivers, strength-aware
v0000000002f94030_0 .net8 "Bitline2", 0 0, p0000000002f17a38;  1 drivers, strength-aware
v0000000002f931d0_0 .net "D", 0 0, L_0000000002fe0890;  1 drivers
v0000000002f93630_0 .net "Q", 0 0, v0000000002f92eb0_0;  1 drivers
v0000000002f93590_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f933b0_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f93bd0_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f17a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f93450_0 name=_s0
o0000000002f17a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f936d0_0 name=_s10
v0000000002f92370_0 .net *"_s12", 0 0, L_0000000002fe1470;  1 drivers
o0000000002f17af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f94350_0 name=_s2
v0000000002f92f50_0 .net *"_s4", 0 0, L_0000000002fe2190;  1 drivers
o0000000002f17b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f92910_0 name=_s8
v0000000002f91dd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f93b30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe2190 .functor MUXZ 1, o0000000002f17af8, v0000000002f92eb0_0, L_0000000002fe2af0, C4<>;
L_0000000002fe1790 .functor MUXZ 1, L_0000000002fe2190, o0000000002f17a68, o0000000002e00088, C4<>;
L_0000000002fe1470 .functor MUXZ 1, o0000000002f17a98, v0000000002f92eb0_0, L_0000000002fe2b90, C4<>;
L_0000000002fe25f0 .functor MUXZ 1, L_0000000002fe1470, o0000000002f17b58, o0000000002e00088, C4<>;
S_0000000002f80740 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f823c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f8fcb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f8fdf0_0 .net "d", 0 0, L_0000000002fe0890;  alias, 1 drivers
v0000000002f8fe90_0 .net "q", 0 0, v0000000002f92eb0_0;  alias, 1 drivers
v0000000002f927d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f92eb0_0 .var "state", 0 0;
v0000000002f93ef0_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f83440 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f938b0_0 .net8 "Bitline1", 0 0, p0000000002f17e88;  1 drivers, strength-aware
v0000000002f92870_0 .net8 "Bitline2", 0 0, p0000000002f17eb8;  1 drivers, strength-aware
v0000000002f920f0_0 .net "D", 0 0, L_0000000002fe2410;  1 drivers
v0000000002f92690_0 .net "Q", 0 0, v0000000002f92c30_0;  1 drivers
v0000000002f93310_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f93950_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f929b0_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f17ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f942b0_0 name=_s0
o0000000002f17f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f92a50_0 name=_s10
v0000000002f939f0_0 .net *"_s12", 0 0, L_0000000002fe09d0;  1 drivers
o0000000002f17f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f92af0_0 name=_s2
v0000000002f940d0_0 .net *"_s4", 0 0, L_0000000002fe20f0;  1 drivers
o0000000002f17fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f92730_0 name=_s8
v0000000002f92b90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f92050_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe20f0 .functor MUXZ 1, o0000000002f17f78, v0000000002f92c30_0, L_0000000002fe2af0, C4<>;
L_0000000002fe1510 .functor MUXZ 1, L_0000000002fe20f0, o0000000002f17ee8, o0000000002e00088, C4<>;
L_0000000002fe09d0 .functor MUXZ 1, o0000000002f17f18, v0000000002f92c30_0, L_0000000002fe2b90, C4<>;
L_0000000002fe1330 .functor MUXZ 1, L_0000000002fe09d0, o0000000002f17fd8, o0000000002e00088, C4<>;
S_0000000002f82b40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f83440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f934f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f93270_0 .net "d", 0 0, L_0000000002fe2410;  alias, 1 drivers
v0000000002f925f0_0 .net "q", 0 0, v0000000002f92c30_0;  alias, 1 drivers
v0000000002f93130_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f92c30_0 .var "state", 0 0;
v0000000002f93770_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f84ac0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f92cd0_0 .net8 "Bitline1", 0 0, p0000000002f18308;  1 drivers, strength-aware
v0000000002f92d70_0 .net8 "Bitline2", 0 0, p0000000002f18338;  1 drivers, strength-aware
v0000000002f92e10_0 .net "D", 0 0, L_0000000002fe1290;  1 drivers
v0000000002f924b0_0 .net "Q", 0 0, v0000000002f94490_0;  1 drivers
v0000000002f93d10_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f92ff0_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f93090_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f18368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f93db0_0 name=_s0
o0000000002f18398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f93e50_0 name=_s10
v0000000002f94170_0 .net *"_s12", 0 0, L_0000000002fe1b50;  1 drivers
o0000000002f183f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f94210_0 name=_s2
v0000000002f943f0_0 .net *"_s4", 0 0, L_0000000002fe1d30;  1 drivers
o0000000002f18458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f92550_0 name=_s8
v0000000002f91d30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f91f10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe1d30 .functor MUXZ 1, o0000000002f183f8, v0000000002f94490_0, L_0000000002fe2af0, C4<>;
L_0000000002fe0b10 .functor MUXZ 1, L_0000000002fe1d30, o0000000002f18368, o0000000002e00088, C4<>;
L_0000000002fe1b50 .functor MUXZ 1, o0000000002f18398, v0000000002f94490_0, L_0000000002fe2b90, C4<>;
L_0000000002fe2230 .functor MUXZ 1, L_0000000002fe1b50, o0000000002f18458, o0000000002e00088, C4<>;
S_0000000002f81040 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f84ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f93f90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f92410_0 .net "d", 0 0, L_0000000002fe1290;  alias, 1 drivers
v0000000002f93a90_0 .net "q", 0 0, v0000000002f94490_0;  alias, 1 drivers
v0000000002f91e70_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f94490_0 .var "state", 0 0;
v0000000002f93c70_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f84f40 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f965b0_0 .net8 "Bitline1", 0 0, p0000000002f18788;  1 drivers, strength-aware
v0000000002f960b0_0 .net8 "Bitline2", 0 0, p0000000002f187b8;  1 drivers, strength-aware
v0000000002f96650_0 .net "D", 0 0, L_0000000002fe0930;  1 drivers
v0000000002f94b70_0 .net "Q", 0 0, v0000000002f96ab0_0;  1 drivers
v0000000002f948f0_0 .net "ReadEnable1", 0 0, L_0000000002fe2af0;  alias, 1 drivers
v0000000002f951b0_0 .net "ReadEnable2", 0 0, L_0000000002fe2b90;  alias, 1 drivers
v0000000002f96790_0 .net "WriteEnable", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
o0000000002f187e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f94670_0 name=_s0
o0000000002f18818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f94df0_0 name=_s10
v0000000002f968d0_0 .net *"_s12", 0 0, L_0000000002fe2870;  1 drivers
o0000000002f18878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f95f70_0 name=_s2
v0000000002f96290_0 .net *"_s4", 0 0, L_0000000002fe2690;  1 drivers
o0000000002f188d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f96010_0 name=_s8
v0000000002f95a70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f94c10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe2690 .functor MUXZ 1, o0000000002f18878, v0000000002f96ab0_0, L_0000000002fe2af0, C4<>;
L_0000000002fe13d0 .functor MUXZ 1, L_0000000002fe2690, o0000000002f187e8, o0000000002e00088, C4<>;
L_0000000002fe2870 .functor MUXZ 1, o0000000002f18818, v0000000002f96ab0_0, L_0000000002fe2b90, C4<>;
L_0000000002fe22d0 .functor MUXZ 1, L_0000000002fe2870, o0000000002f188d8, o0000000002e00088, C4<>;
S_0000000002f82cc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f84f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f91fb0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f92190_0 .net "d", 0 0, L_0000000002fe0930;  alias, 1 drivers
v0000000002f92230_0 .net "q", 0 0, v0000000002f96ab0_0;  alias, 1 drivers
v0000000002f922d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f96ab0_0 .var "state", 0 0;
v0000000002f94d50_0 .net "wen", 0 0, L_0000000002fe0ed0;  alias, 1 drivers
S_0000000002f80140 .scope module, "R9" "Register" 2 92, 3 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "D"
    .port_info 3 /INPUT 1 "WriteReg"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 16 "Bitline1"
    .port_info 7 /INOUT 16 "Bitline2"
v0000000002fa14b0_0 .net8 "Bitline1", 15 0, p0000000002e04978;  alias, 0 drivers, strength-aware
v0000000002fa1b90_0 .net8 "Bitline2", 15 0, p0000000002e049a8;  alias, 0 drivers, strength-aware
v0000000002fa1690_0 .net "D", 15 0, o0000000002e049d8;  alias, 0 drivers
v0000000002fa1d70_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  1 drivers
v0000000002fa1eb0_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  1 drivers
v0000000002fa1e10_0 .net "WriteReg", 0 0, L_0000000002fe6830;  1 drivers
v0000000002fa2c70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002fa2db0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe4a30 .part o0000000002e049d8, 0, 1;
L_0000000002fe3310 .part o0000000002e049d8, 1, 1;
L_0000000002fe3db0 .part o0000000002e049d8, 2, 1;
L_0000000002fe4850 .part o0000000002e049d8, 3, 1;
L_0000000002fe3e50 .part o0000000002e049d8, 4, 1;
L_0000000002fe3a90 .part o0000000002e049d8, 5, 1;
L_0000000002fe4cb0 .part o0000000002e049d8, 6, 1;
L_0000000002fe4b70 .part o0000000002e049d8, 7, 1;
L_0000000002fe4e90 .part o0000000002e049d8, 8, 1;
L_0000000002fe3450 .part o0000000002e049d8, 9, 1;
L_0000000002fe5570 .part o0000000002e049d8, 10, 1;
L_0000000002fe2f50 .part o0000000002e049d8, 11, 1;
L_0000000002fe38b0 .part o0000000002e049d8, 12, 1;
L_0000000002fe7910 .part o0000000002e049d8, 13, 1;
L_0000000002fe5930 .part o0000000002e049d8, 14, 1;
L_0000000002fe6d30 .part o0000000002e049d8, 15, 1;
p0000000002f18db8 .port I0000000002dac200, L_0000000002fe1970;
 .tranvp 16 1 0, I0000000002dac200, p0000000002e04978 p0000000002f18db8;
p0000000002f18de8 .port I0000000002dac280, L_0000000002fe0f70;
 .tranvp 16 1 0, I0000000002dac280, p0000000002e049a8 p0000000002f18de8;
p0000000002f19298 .port I0000000002dac200, L_0000000002fe5250;
 .tranvp 16 1 1, I0000000002dac200, p0000000002e04978 p0000000002f19298;
p0000000002f192c8 .port I0000000002dac280, L_0000000002fe52f0;
 .tranvp 16 1 1, I0000000002dac280, p0000000002e049a8 p0000000002f192c8;
p0000000002f1b218 .port I0000000002dac200, L_0000000002fe39f0;
 .tranvp 16 1 2, I0000000002dac200, p0000000002e04978 p0000000002f1b218;
p0000000002f1b248 .port I0000000002dac280, L_0000000002fe31d0;
 .tranvp 16 1 2, I0000000002dac280, p0000000002e049a8 p0000000002f1b248;
p0000000002f1b698 .port I0000000002dac200, L_0000000002fe2ff0;
 .tranvp 16 1 3, I0000000002dac200, p0000000002e04978 p0000000002f1b698;
p0000000002f1b6c8 .port I0000000002dac280, L_0000000002fe3270;
 .tranvp 16 1 3, I0000000002dac280, p0000000002e049a8 p0000000002f1b6c8;
p0000000002f1bb18 .port I0000000002dac200, L_0000000002fe4ad0;
 .tranvp 16 1 4, I0000000002dac200, p0000000002e04978 p0000000002f1bb18;
p0000000002f1bb48 .port I0000000002dac280, L_0000000002fe4670;
 .tranvp 16 1 4, I0000000002dac280, p0000000002e049a8 p0000000002f1bb48;
p0000000002f1bf98 .port I0000000002dac200, L_0000000002fe3130;
 .tranvp 16 1 5, I0000000002dac200, p0000000002e04978 p0000000002f1bf98;
p0000000002f1bfc8 .port I0000000002dac280, L_0000000002fe3d10;
 .tranvp 16 1 5, I0000000002dac280, p0000000002e049a8 p0000000002f1bfc8;
p0000000002f1c418 .port I0000000002dac200, L_0000000002fe48f0;
 .tranvp 16 1 6, I0000000002dac200, p0000000002e04978 p0000000002f1c418;
p0000000002f1c448 .port I0000000002dac280, L_0000000002fe4710;
 .tranvp 16 1 6, I0000000002dac280, p0000000002e049a8 p0000000002f1c448;
p0000000002f1c898 .port I0000000002dac200, L_0000000002fe3810;
 .tranvp 16 1 7, I0000000002dac200, p0000000002e04978 p0000000002f1c898;
p0000000002f1c8c8 .port I0000000002dac280, L_0000000002fe33b0;
 .tranvp 16 1 7, I0000000002dac280, p0000000002e049a8 p0000000002f1c8c8;
p0000000002f1cd18 .port I0000000002dac200, L_0000000002fe4df0;
 .tranvp 16 1 8, I0000000002dac200, p0000000002e04978 p0000000002f1cd18;
p0000000002f1cd48 .port I0000000002dac280, L_0000000002fe4d50;
 .tranvp 16 1 8, I0000000002dac280, p0000000002e049a8 p0000000002f1cd48;
p0000000002f1d198 .port I0000000002dac200, L_0000000002fe5390;
 .tranvp 16 1 9, I0000000002dac200, p0000000002e04978 p0000000002f1d198;
p0000000002f1d1c8 .port I0000000002dac280, L_0000000002fe5430;
 .tranvp 16 1 9, I0000000002dac280, p0000000002e049a8 p0000000002f1d1c8;
p0000000002f19718 .port I0000000002dac200, L_0000000002fe4530;
 .tranvp 16 1 10, I0000000002dac200, p0000000002e04978 p0000000002f19718;
p0000000002f19748 .port I0000000002dac280, L_0000000002fe3590;
 .tranvp 16 1 10, I0000000002dac280, p0000000002e049a8 p0000000002f19748;
p0000000002f19b98 .port I0000000002dac200, L_0000000002fe2e10;
 .tranvp 16 1 11, I0000000002dac200, p0000000002e04978 p0000000002f19b98;
p0000000002f19bc8 .port I0000000002dac280, L_0000000002fe2eb0;
 .tranvp 16 1 11, I0000000002dac280, p0000000002e049a8 p0000000002f19bc8;
p0000000002f1a018 .port I0000000002dac200, L_0000000002fe36d0;
 .tranvp 16 1 12, I0000000002dac200, p0000000002e04978 p0000000002f1a018;
p0000000002f1a048 .port I0000000002dac280, L_0000000002fe3770;
 .tranvp 16 1 12, I0000000002dac280, p0000000002e049a8 p0000000002f1a048;
p0000000002f1a498 .port I0000000002dac200, L_0000000002fe3bd0;
 .tranvp 16 1 13, I0000000002dac200, p0000000002e04978 p0000000002f1a498;
p0000000002f1a4c8 .port I0000000002dac280, L_0000000002fe6010;
 .tranvp 16 1 13, I0000000002dac280, p0000000002e049a8 p0000000002f1a4c8;
p0000000002f1a918 .port I0000000002dac200, L_0000000002fe6330;
 .tranvp 16 1 14, I0000000002dac200, p0000000002e04978 p0000000002f1a918;
p0000000002f1a948 .port I0000000002dac280, L_0000000002fe72d0;
 .tranvp 16 1 14, I0000000002dac280, p0000000002e049a8 p0000000002f1a948;
p0000000002f1ad98 .port I0000000002dac200, L_0000000002fe6ab0;
 .tranvp 16 1 15, I0000000002dac200, p0000000002e04978 p0000000002f1ad98;
p0000000002f1adc8 .port I0000000002dac280, L_0000000002fe6790;
 .tranvp 16 1 15, I0000000002dac280, p0000000002e049a8 p0000000002f1adc8;
S_0000000002f838c0 .scope module, "Bit0" "BitCell" 3 4, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f95610_0 .net8 "Bitline1", 0 0, p0000000002f18db8;  1 drivers, strength-aware
v0000000002f95570_0 .net8 "Bitline2", 0 0, p0000000002f18de8;  1 drivers, strength-aware
v0000000002f96970_0 .net "D", 0 0, L_0000000002fe4a30;  1 drivers
v0000000002f95bb0_0 .net "Q", 0 0, v0000000002f96510_0;  1 drivers
v0000000002f96a10_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002f95cf0_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f956b0_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f18e78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f96b50_0 name=_s0
o0000000002f18ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f957f0_0 name=_s10
v0000000002f966f0_0 .net *"_s12", 0 0, L_0000000002fe1a10;  1 drivers
o0000000002f18f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f94f30_0 name=_s2
v0000000002f961f0_0 .net *"_s4", 0 0, L_0000000002fe18d0;  1 drivers
o0000000002f18f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f96bf0_0 name=_s8
v0000000002f959d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f94530_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe18d0 .functor MUXZ 1, o0000000002f18f08, v0000000002f96510_0, L_0000000002fe7230, C4<>;
L_0000000002fe1970 .functor MUXZ 1, L_0000000002fe18d0, o0000000002f18e78, o0000000002e00088, C4<>;
L_0000000002fe1a10 .functor MUXZ 1, o0000000002f18ea8, v0000000002f96510_0, L_0000000002fe6e70, C4<>;
L_0000000002fe0f70 .functor MUXZ 1, L_0000000002fe1a10, o0000000002f18f68, o0000000002e00088, C4<>;
S_0000000002f83d40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f838c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f95430_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f954d0_0 .net "d", 0 0, L_0000000002fe4a30;  alias, 1 drivers
v0000000002f96830_0 .net "q", 0 0, v0000000002f96510_0;  alias, 1 drivers
v0000000002f952f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f96510_0 .var "state", 0 0;
v0000000002f95390_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f853c0 .scope module, "Bit1" "BitCell" 3 13, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f94cb0_0 .net8 "Bitline1", 0 0, p0000000002f19298;  1 drivers, strength-aware
v0000000002f94990_0 .net8 "Bitline2", 0 0, p0000000002f192c8;  1 drivers, strength-aware
v0000000002f94a30_0 .net "D", 0 0, L_0000000002fe3310;  1 drivers
v0000000002f95c50_0 .net "Q", 0 0, v0000000002f94710_0;  1 drivers
v0000000002f95930_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002f94fd0_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f95d90_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f192f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f95070_0 name=_s0
o0000000002f19328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f94ad0_0 name=_s10
v0000000002f95e30_0 .net *"_s12", 0 0, L_0000000002fe4210;  1 drivers
o0000000002f19388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f94e90_0 name=_s2
v0000000002f95110_0 .net *"_s4", 0 0, L_0000000002fe4c10;  1 drivers
o0000000002f193e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f97eb0_0 name=_s8
v0000000002f97cd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f98bd0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe4c10 .functor MUXZ 1, o0000000002f19388, v0000000002f94710_0, L_0000000002fe7230, C4<>;
L_0000000002fe5250 .functor MUXZ 1, L_0000000002fe4c10, o0000000002f192f8, o0000000002e00088, C4<>;
L_0000000002fe4210 .functor MUXZ 1, o0000000002f19328, v0000000002f94710_0, L_0000000002fe6e70, C4<>;
L_0000000002fe52f0 .functor MUXZ 1, L_0000000002fe4210, o0000000002f193e8, o0000000002e00088, C4<>;
S_0000000002f817c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f853c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f96330_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f95890_0 .net "d", 0 0, L_0000000002fe3310;  alias, 1 drivers
v0000000002f945d0_0 .net "q", 0 0, v0000000002f94710_0;  alias, 1 drivers
v0000000002f96470_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f94710_0 .var "state", 0 0;
v0000000002f94850_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f84640 .scope module, "Bit10" "BitCell" 3 93, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f98590_0 .net8 "Bitline1", 0 0, p0000000002f19718;  1 drivers, strength-aware
v0000000002f97f50_0 .net8 "Bitline2", 0 0, p0000000002f19748;  1 drivers, strength-aware
v0000000002f977d0_0 .net "D", 0 0, L_0000000002fe5570;  1 drivers
v0000000002f98770_0 .net "Q", 0 0, v0000000002f97af0_0;  1 drivers
v0000000002f98db0_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002f97730_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f98810_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f19778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f988b0_0 name=_s0
o0000000002f197a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f990d0_0 name=_s10
v0000000002f99210_0 .net *"_s12", 0 0, L_0000000002fe51b0;  1 drivers
o0000000002f19808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f97b90_0 name=_s2
v0000000002f983b0_0 .net *"_s4", 0 0, L_0000000002fe54d0;  1 drivers
o0000000002f19868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f97c30_0 name=_s8
v0000000002f979b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f97a50_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe54d0 .functor MUXZ 1, o0000000002f19808, v0000000002f97af0_0, L_0000000002fe7230, C4<>;
L_0000000002fe4530 .functor MUXZ 1, L_0000000002fe54d0, o0000000002f19778, o0000000002e00088, C4<>;
L_0000000002fe51b0 .functor MUXZ 1, o0000000002f197a8, v0000000002f97af0_0, L_0000000002fe6e70, C4<>;
L_0000000002fe3590 .functor MUXZ 1, L_0000000002fe51b0, o0000000002f19868, o0000000002e00088, C4<>;
S_0000000002f84c40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f84640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f984f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f98090_0 .net "d", 0 0, L_0000000002fe5570;  alias, 1 drivers
v0000000002f96fb0_0 .net "q", 0 0, v0000000002f97af0_0;  alias, 1 drivers
v0000000002f986d0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f97af0_0 .var "state", 0 0;
v0000000002f99030_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f847c0 .scope module, "Bit11" "BitCell" 3 102, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f97e10_0 .net8 "Bitline1", 0 0, p0000000002f19b98;  1 drivers, strength-aware
v0000000002f97870_0 .net8 "Bitline2", 0 0, p0000000002f19bc8;  1 drivers, strength-aware
v0000000002f97910_0 .net "D", 0 0, L_0000000002fe2f50;  1 drivers
v0000000002f96f10_0 .net "Q", 0 0, v0000000002f97d70_0;  1 drivers
v0000000002f97ff0_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002f98130_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f989f0_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f19bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f98950_0 name=_s0
o0000000002f19c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f98310_0 name=_s10
v0000000002f98630_0 .net *"_s12", 0 0, L_0000000002fe4030;  1 drivers
o0000000002f19c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f972d0_0 name=_s2
v0000000002f98a90_0 .net *"_s4", 0 0, L_0000000002fe3950;  1 drivers
o0000000002f19ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f992b0_0 name=_s8
v0000000002f98f90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f97410_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe3950 .functor MUXZ 1, o0000000002f19c88, v0000000002f97d70_0, L_0000000002fe7230, C4<>;
L_0000000002fe2e10 .functor MUXZ 1, L_0000000002fe3950, o0000000002f19bf8, o0000000002e00088, C4<>;
L_0000000002fe4030 .functor MUXZ 1, o0000000002f19c28, v0000000002f97d70_0, L_0000000002fe6e70, C4<>;
L_0000000002fe2eb0 .functor MUXZ 1, L_0000000002fe4030, o0000000002f19ce8, o0000000002e00088, C4<>;
S_0000000002f802c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f847c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f96d30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f98270_0 .net "d", 0 0, L_0000000002fe2f50;  alias, 1 drivers
v0000000002f981d0_0 .net "q", 0 0, v0000000002f97d70_0;  alias, 1 drivers
v0000000002f97370_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f97d70_0 .var "state", 0 0;
v0000000002f98450_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f85540 .scope module, "Bit12" "BitCell" 3 111, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f98d10_0 .net8 "Bitline1", 0 0, p0000000002f1a018;  1 drivers, strength-aware
v0000000002f99490_0 .net8 "Bitline2", 0 0, p0000000002f1a048;  1 drivers, strength-aware
v0000000002f98ef0_0 .net "D", 0 0, L_0000000002fe38b0;  1 drivers
v0000000002f99350_0 .net "Q", 0 0, v0000000002f974b0_0;  1 drivers
v0000000002f97050_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002f993f0_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f96dd0_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f1a078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f96e70_0 name=_s0
o0000000002f1a0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f975f0_0 name=_s10
v0000000002f970f0_0 .net *"_s12", 0 0, L_0000000002fe40d0;  1 drivers
o0000000002f1a108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f97190_0 name=_s2
v0000000002f97230_0 .net *"_s4", 0 0, L_0000000002fe3630;  1 drivers
o0000000002f1a168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f97690_0 name=_s8
v0000000002f9aa70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9a6b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe3630 .functor MUXZ 1, o0000000002f1a108, v0000000002f974b0_0, L_0000000002fe7230, C4<>;
L_0000000002fe36d0 .functor MUXZ 1, L_0000000002fe3630, o0000000002f1a078, o0000000002e00088, C4<>;
L_0000000002fe40d0 .functor MUXZ 1, o0000000002f1a0a8, v0000000002f974b0_0, L_0000000002fe6e70, C4<>;
L_0000000002fe3770 .functor MUXZ 1, L_0000000002fe40d0, o0000000002f1a168, o0000000002e00088, C4<>;
S_0000000002f808c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f85540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f97550_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f99170_0 .net "d", 0 0, L_0000000002fe38b0;  alias, 1 drivers
v0000000002f98e50_0 .net "q", 0 0, v0000000002f974b0_0;  alias, 1 drivers
v0000000002f98b30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f974b0_0 .var "state", 0 0;
v0000000002f98c70_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f85840 .scope module, "Bit13" "BitCell" 3 120, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f99fd0_0 .net8 "Bitline1", 0 0, p0000000002f1a498;  1 drivers, strength-aware
v0000000002f9aed0_0 .net8 "Bitline2", 0 0, p0000000002f1a4c8;  1 drivers, strength-aware
v0000000002f9b970_0 .net "D", 0 0, L_0000000002fe7910;  1 drivers
v0000000002f9a390_0 .net "Q", 0 0, v0000000002f9ac50_0;  1 drivers
v0000000002f9b010_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002f9a1b0_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f9b8d0_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f1a4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f99f30_0 name=_s0
o0000000002f1a528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9ba10_0 name=_s10
v0000000002f9ad90_0 .net *"_s12", 0 0, L_0000000002fe3c70;  1 drivers
o0000000002f1a588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9b3d0_0 name=_s2
v0000000002f9bab0_0 .net *"_s4", 0 0, L_0000000002fe3b30;  1 drivers
o0000000002f1a5e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9a250_0 name=_s8
v0000000002f99530_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9abb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe3b30 .functor MUXZ 1, o0000000002f1a588, v0000000002f9ac50_0, L_0000000002fe7230, C4<>;
L_0000000002fe3bd0 .functor MUXZ 1, L_0000000002fe3b30, o0000000002f1a4f8, o0000000002e00088, C4<>;
L_0000000002fe3c70 .functor MUXZ 1, o0000000002f1a528, v0000000002f9ac50_0, L_0000000002fe6e70, C4<>;
L_0000000002fe6010 .functor MUXZ 1, L_0000000002fe3c70, o0000000002f1a5e8, o0000000002e00088, C4<>;
S_0000000002f859c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f85840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f9b0b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9a2f0_0 .net "d", 0 0, L_0000000002fe7910;  alias, 1 drivers
v0000000002f9b830_0 .net "q", 0 0, v0000000002f9ac50_0;  alias, 1 drivers
v0000000002f9ab10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f9ac50_0 .var "state", 0 0;
v0000000002f9acf0_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f80a40 .scope module, "Bit14" "BitCell" 3 129, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f9a930_0 .net8 "Bitline1", 0 0, p0000000002f1a918;  1 drivers, strength-aware
v0000000002f9b510_0 .net8 "Bitline2", 0 0, p0000000002f1a948;  1 drivers, strength-aware
v0000000002f9b650_0 .net "D", 0 0, L_0000000002fe5930;  1 drivers
v0000000002f9a750_0 .net "Q", 0 0, v0000000002f99df0_0;  1 drivers
v0000000002f9af70_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002f9b150_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f9a070_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f1a978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9bbf0_0 name=_s0
o0000000002f1a9a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9b1f0_0 name=_s10
v0000000002f9b290_0 .net *"_s12", 0 0, L_0000000002fe7870;  1 drivers
o0000000002f1aa08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9a110_0 name=_s2
v0000000002f9a570_0 .net *"_s4", 0 0, L_0000000002fe75f0;  1 drivers
o0000000002f1aa68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f99c10_0 name=_s8
v0000000002f9a4d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9b330_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe75f0 .functor MUXZ 1, o0000000002f1aa08, v0000000002f99df0_0, L_0000000002fe7230, C4<>;
L_0000000002fe6330 .functor MUXZ 1, L_0000000002fe75f0, o0000000002f1a978, o0000000002e00088, C4<>;
L_0000000002fe7870 .functor MUXZ 1, o0000000002f1a9a8, v0000000002f99df0_0, L_0000000002fe6e70, C4<>;
L_0000000002fe72d0 .functor MUXZ 1, L_0000000002fe7870, o0000000002f1aa68, o0000000002e00088, C4<>;
S_0000000002f85b40 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f80a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f9b790_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9a9d0_0 .net "d", 0 0, L_0000000002fe5930;  alias, 1 drivers
v0000000002f9a430_0 .net "q", 0 0, v0000000002f99df0_0;  alias, 1 drivers
v0000000002f9ae30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f99df0_0 .var "state", 0 0;
v0000000002f9bb50_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f7fcc0 .scope module, "Bit15" "BitCell" 3 138, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f99670_0 .net8 "Bitline1", 0 0, p0000000002f1ad98;  1 drivers, strength-aware
v0000000002f99d50_0 .net8 "Bitline2", 0 0, p0000000002f1adc8;  1 drivers, strength-aware
v0000000002f9a610_0 .net "D", 0 0, L_0000000002fe6d30;  1 drivers
v0000000002f99710_0 .net "Q", 0 0, v0000000002f9b470_0;  1 drivers
v0000000002f9bc90_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002f995d0_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f99850_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f1adf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f998f0_0 name=_s0
o0000000002f1ae28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f99cb0_0 name=_s10
v0000000002f99990_0 .net *"_s12", 0 0, L_0000000002fe6a10;  1 drivers
o0000000002f1ae88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f99a30_0 name=_s2
v0000000002f99ad0_0 .net *"_s4", 0 0, L_0000000002fe6c90;  1 drivers
o0000000002f1aee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f99b70_0 name=_s8
v0000000002f99e90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9ceb0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe6c90 .functor MUXZ 1, o0000000002f1ae88, v0000000002f9b470_0, L_0000000002fe7230, C4<>;
L_0000000002fe6ab0 .functor MUXZ 1, L_0000000002fe6c90, o0000000002f1adf8, o0000000002e00088, C4<>;
L_0000000002fe6a10 .functor MUXZ 1, o0000000002f1ae28, v0000000002f9b470_0, L_0000000002fe6e70, C4<>;
L_0000000002fe6790 .functor MUXZ 1, L_0000000002fe6a10, o0000000002f1aee8, o0000000002e00088, C4<>;
S_0000000002f87ac0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f7fcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f9a890_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9b5b0_0 .net "d", 0 0, L_0000000002fe6d30;  alias, 1 drivers
v0000000002f9a7f0_0 .net "q", 0 0, v0000000002f9b470_0;  alias, 1 drivers
v0000000002f997b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f9b470_0 .var "state", 0 0;
v0000000002f9b6f0_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f86a40 .scope module, "Bit2" "BitCell" 3 22, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f9e030_0 .net8 "Bitline1", 0 0, p0000000002f1b218;  1 drivers, strength-aware
v0000000002f9caf0_0 .net8 "Bitline2", 0 0, p0000000002f1b248;  1 drivers, strength-aware
v0000000002f9d8b0_0 .net "D", 0 0, L_0000000002fe3db0;  1 drivers
v0000000002f9d4f0_0 .net "Q", 0 0, v0000000002f9dbd0_0;  1 drivers
v0000000002f9d090_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002f9bfb0_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f9c0f0_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f1b278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9c5f0_0 name=_s0
o0000000002f1b2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9da90_0 name=_s10
v0000000002f9e2b0_0 .net *"_s12", 0 0, L_0000000002fe45d0;  1 drivers
o0000000002f1b308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9df90_0 name=_s2
v0000000002f9d1d0_0 .net *"_s4", 0 0, L_0000000002fe5070;  1 drivers
o0000000002f1b368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9cb90_0 name=_s8
v0000000002f9e0d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9cff0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe5070 .functor MUXZ 1, o0000000002f1b308, v0000000002f9dbd0_0, L_0000000002fe7230, C4<>;
L_0000000002fe39f0 .functor MUXZ 1, L_0000000002fe5070, o0000000002f1b278, o0000000002e00088, C4<>;
L_0000000002fe45d0 .functor MUXZ 1, o0000000002f1b2a8, v0000000002f9dbd0_0, L_0000000002fe6e70, C4<>;
L_0000000002fe31d0 .functor MUXZ 1, L_0000000002fe45d0, o0000000002f1b368, o0000000002e00088, C4<>;
S_0000000002f868c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f86a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f9d3b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9d950_0 .net "d", 0 0, L_0000000002fe3db0;  alias, 1 drivers
v0000000002f9cf50_0 .net "q", 0 0, v0000000002f9dbd0_0;  alias, 1 drivers
v0000000002f9ccd0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f9dbd0_0 .var "state", 0 0;
v0000000002f9bdd0_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f86440 .scope module, "Bit3" "BitCell" 3 31, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f9ca50_0 .net8 "Bitline1", 0 0, p0000000002f1b698;  1 drivers, strength-aware
v0000000002f9be70_0 .net8 "Bitline2", 0 0, p0000000002f1b6c8;  1 drivers, strength-aware
v0000000002f9cc30_0 .net "D", 0 0, L_0000000002fe4850;  1 drivers
v0000000002f9cd70_0 .net "Q", 0 0, v0000000002f9e350_0;  1 drivers
v0000000002f9d770_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002f9c4b0_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f9d270_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f1b6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9c410_0 name=_s0
o0000000002f1b728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9def0_0 name=_s10
v0000000002f9ce10_0 .net *"_s12", 0 0, L_0000000002fe47b0;  1 drivers
o0000000002f1b788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9db30_0 name=_s2
v0000000002f9dc70_0 .net *"_s4", 0 0, L_0000000002fe42b0;  1 drivers
o0000000002f1b7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9d310_0 name=_s8
v0000000002f9e490_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9d450_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe42b0 .functor MUXZ 1, o0000000002f1b788, v0000000002f9e350_0, L_0000000002fe7230, C4<>;
L_0000000002fe2ff0 .functor MUXZ 1, L_0000000002fe42b0, o0000000002f1b6f8, o0000000002e00088, C4<>;
L_0000000002fe47b0 .functor MUXZ 1, o0000000002f1b728, v0000000002f9e350_0, L_0000000002fe6e70, C4<>;
L_0000000002fe3270 .functor MUXZ 1, L_0000000002fe47b0, o0000000002f1b7e8, o0000000002e00088, C4<>;
S_0000000002f86bc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f86440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f9d130_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9d9f0_0 .net "d", 0 0, L_0000000002fe4850;  alias, 1 drivers
v0000000002f9de50_0 .net "q", 0 0, v0000000002f9e350_0;  alias, 1 drivers
v0000000002f9c370_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f9e350_0 .var "state", 0 0;
v0000000002f9c9b0_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f86d40 .scope module, "Bit4" "BitCell" 3 40, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f9d590_0 .net8 "Bitline1", 0 0, p0000000002f1bb18;  1 drivers, strength-aware
v0000000002f9ddb0_0 .net8 "Bitline2", 0 0, p0000000002f1bb48;  1 drivers, strength-aware
v0000000002f9d630_0 .net "D", 0 0, L_0000000002fe3e50;  1 drivers
v0000000002f9c2d0_0 .net "Q", 0 0, v0000000002f9c190_0;  1 drivers
v0000000002f9c050_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002f9c230_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f9e170_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f1bb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9e210_0 name=_s0
o0000000002f1bba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9e3f0_0 name=_s10
v0000000002f9bd30_0 .net *"_s12", 0 0, L_0000000002fe34f0;  1 drivers
o0000000002f1bc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9c550_0 name=_s2
v0000000002f9c690_0 .net *"_s4", 0 0, L_0000000002fe3090;  1 drivers
o0000000002f1bc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9c730_0 name=_s8
v0000000002f9c870_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9c910_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe3090 .functor MUXZ 1, o0000000002f1bc08, v0000000002f9c190_0, L_0000000002fe7230, C4<>;
L_0000000002fe4ad0 .functor MUXZ 1, L_0000000002fe3090, o0000000002f1bb78, o0000000002e00088, C4<>;
L_0000000002fe34f0 .functor MUXZ 1, o0000000002f1bba8, v0000000002f9c190_0, L_0000000002fe6e70, C4<>;
L_0000000002fe4670 .functor MUXZ 1, L_0000000002fe34f0, o0000000002f1bc68, o0000000002e00088, C4<>;
S_0000000002f871c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f86d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f9d6d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9c7d0_0 .net "d", 0 0, L_0000000002fe3e50;  alias, 1 drivers
v0000000002f9dd10_0 .net "q", 0 0, v0000000002f9c190_0;  alias, 1 drivers
v0000000002f9bf10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f9c190_0 .var "state", 0 0;
v0000000002f9d810_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f865c0 .scope module, "Bit5" "BitCell" 3 49, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002f9f9d0_0 .net8 "Bitline1", 0 0, p0000000002f1bf98;  1 drivers, strength-aware
v0000000002f9e7b0_0 .net8 "Bitline2", 0 0, p0000000002f1bfc8;  1 drivers, strength-aware
v0000000002f9e710_0 .net "D", 0 0, L_0000000002fe3a90;  1 drivers
v0000000002f9e5d0_0 .net "Q", 0 0, v0000000002f9f250_0;  1 drivers
v0000000002f9fa70_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002fa0790_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f9fb10_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f1bff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9fc50_0 name=_s0
o0000000002f1c028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9f2f0_0 name=_s10
v0000000002f9edf0_0 .net *"_s12", 0 0, L_0000000002fe4f30;  1 drivers
o0000000002f1c088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa0b50_0 name=_s2
v0000000002f9f610_0 .net *"_s4", 0 0, L_0000000002fe4350;  1 drivers
o0000000002f1c0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9ef30_0 name=_s8
v0000000002f9efd0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002fa0510_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe4350 .functor MUXZ 1, o0000000002f1c088, v0000000002f9f250_0, L_0000000002fe7230, C4<>;
L_0000000002fe3130 .functor MUXZ 1, L_0000000002fe4350, o0000000002f1bff8, o0000000002e00088, C4<>;
L_0000000002fe4f30 .functor MUXZ 1, o0000000002f1c028, v0000000002f9f250_0, L_0000000002fe6e70, C4<>;
L_0000000002fe3d10 .functor MUXZ 1, L_0000000002fe4f30, o0000000002f1c0e8, o0000000002e00088, C4<>;
S_0000000002f86ec0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f865c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f9fd90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9fbb0_0 .net "d", 0 0, L_0000000002fe3a90;  alias, 1 drivers
v0000000002f9f390_0 .net "q", 0 0, v0000000002f9f250_0;  alias, 1 drivers
v0000000002f9f1b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f9f250_0 .var "state", 0 0;
v0000000002f9e530_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f87040 .scope module, "Bit6" "BitCell" 3 58, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa0bf0_0 .net8 "Bitline1", 0 0, p0000000002f1c418;  1 drivers, strength-aware
v0000000002f9f430_0 .net8 "Bitline2", 0 0, p0000000002f1c448;  1 drivers, strength-aware
v0000000002fa0470_0 .net "D", 0 0, L_0000000002fe4cb0;  1 drivers
v0000000002fa00b0_0 .net "Q", 0 0, v0000000002f9ec10_0;  1 drivers
v0000000002f9f4d0_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002fa08d0_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002f9f7f0_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f1c478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9f070_0 name=_s0
o0000000002f1c4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa0650_0 name=_s10
v0000000002fa0c90_0 .net *"_s12", 0 0, L_0000000002fe4990;  1 drivers
o0000000002f1c508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9ed50_0 name=_s2
v0000000002f9f890_0 .net *"_s4", 0 0, L_0000000002fe3ef0;  1 drivers
o0000000002f1c568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9ecb0_0 name=_s8
v0000000002f9ee90_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002fa0150_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe3ef0 .functor MUXZ 1, o0000000002f1c508, v0000000002f9ec10_0, L_0000000002fe7230, C4<>;
L_0000000002fe48f0 .functor MUXZ 1, L_0000000002fe3ef0, o0000000002f1c478, o0000000002e00088, C4<>;
L_0000000002fe4990 .functor MUXZ 1, o0000000002f1c4a8, v0000000002f9ec10_0, L_0000000002fe6e70, C4<>;
L_0000000002fe4710 .functor MUXZ 1, L_0000000002fe4990, o0000000002f1c568, o0000000002e00088, C4<>;
S_0000000002f85fc0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f87040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f9f6b0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9f750_0 .net "d", 0 0, L_0000000002fe4cb0;  alias, 1 drivers
v0000000002f9ff70_0 .net "q", 0 0, v0000000002f9ec10_0;  alias, 1 drivers
v0000000002fa0a10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002f9ec10_0 .var "state", 0 0;
v0000000002fa0ab0_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f86740 .scope module, "Bit7" "BitCell" 3 67, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa05b0_0 .net8 "Bitline1", 0 0, p0000000002f1c898;  1 drivers, strength-aware
v0000000002f9f930_0 .net8 "Bitline2", 0 0, p0000000002f1c8c8;  1 drivers, strength-aware
v0000000002f9fed0_0 .net "D", 0 0, L_0000000002fe4b70;  1 drivers
v0000000002fa0290_0 .net "Q", 0 0, v0000000002fa0010_0;  1 drivers
v0000000002f9ead0_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002f9e670_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002fa0330_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f1c8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa03d0_0 name=_s0
o0000000002f1c928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9e8f0_0 name=_s10
v0000000002fa06f0_0 .net *"_s12", 0 0, L_0000000002fe3f90;  1 drivers
o0000000002f1c988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9f570_0 name=_s2
v0000000002fa0830_0 .net *"_s4", 0 0, L_0000000002fe43f0;  1 drivers
o0000000002f1c9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002f9e990_0 name=_s8
v0000000002f9ea30_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9f110_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe43f0 .functor MUXZ 1, o0000000002f1c988, v0000000002fa0010_0, L_0000000002fe7230, C4<>;
L_0000000002fe3810 .functor MUXZ 1, L_0000000002fe43f0, o0000000002f1c8f8, o0000000002e00088, C4<>;
L_0000000002fe3f90 .functor MUXZ 1, o0000000002f1c928, v0000000002fa0010_0, L_0000000002fe6e70, C4<>;
L_0000000002fe33b0 .functor MUXZ 1, L_0000000002fe3f90, o0000000002f1c9e8, o0000000002e00088, C4<>;
S_0000000002f87340 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f86740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa0970_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002f9e850_0 .net "d", 0 0, L_0000000002fe4b70;  alias, 1 drivers
v0000000002f9fcf0_0 .net "q", 0 0, v0000000002fa0010_0;  alias, 1 drivers
v0000000002fa01f0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002fa0010_0 .var "state", 0 0;
v0000000002f9fe30_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f874c0 .scope module, "Bit8" "BitCell" 3 76, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa2270_0 .net8 "Bitline1", 0 0, p0000000002f1cd18;  1 drivers, strength-aware
v0000000002fa1870_0 .net8 "Bitline2", 0 0, p0000000002f1cd48;  1 drivers, strength-aware
v0000000002fa0e70_0 .net "D", 0 0, L_0000000002fe4e90;  1 drivers
v0000000002fa3350_0 .net "Q", 0 0, v0000000002fa0fb0_0;  1 drivers
v0000000002fa17d0_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002fa1550_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002fa2770_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f1cd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa2ef0_0 name=_s0
o0000000002f1cda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa2810_0 name=_s10
v0000000002fa28b0_0 .net *"_s12", 0 0, L_0000000002fe4170;  1 drivers
o0000000002f1ce08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa3030_0 name=_s2
v0000000002fa21d0_0 .net *"_s4", 0 0, L_0000000002fe5110;  1 drivers
o0000000002f1ce68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa2630_0 name=_s8
v0000000002fa2310_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002fa23b0_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe5110 .functor MUXZ 1, o0000000002f1ce08, v0000000002fa0fb0_0, L_0000000002fe7230, C4<>;
L_0000000002fe4df0 .functor MUXZ 1, L_0000000002fe5110, o0000000002f1cd78, o0000000002e00088, C4<>;
L_0000000002fe4170 .functor MUXZ 1, o0000000002f1cda8, v0000000002fa0fb0_0, L_0000000002fe6e70, C4<>;
L_0000000002fe4d50 .functor MUXZ 1, L_0000000002fe4170, o0000000002f1ce68, o0000000002e00088, C4<>;
S_0000000002f877c0 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f874c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002f9eb70_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002fa1a50_0 .net "d", 0 0, L_0000000002fe4e90;  alias, 1 drivers
v0000000002fa10f0_0 .net "q", 0 0, v0000000002fa0fb0_0;  alias, 1 drivers
v0000000002fa2b30_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002fa0fb0_0 .var "state", 0 0;
v0000000002fa26d0_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f85cc0 .scope module, "Bit9" "BitCell" 3 85, 4 1 0, S_0000000002f80140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "WriteEnable"
    .port_info 4 /INPUT 1 "ReadEnable1"
    .port_info 5 /INPUT 1 "ReadEnable2"
    .port_info 6 /INOUT 1 "Bitline1"
    .port_info 7 /INOUT 1 "Bitline2"
v0000000002fa2590_0 .net8 "Bitline1", 0 0, p0000000002f1d198;  1 drivers, strength-aware
v0000000002fa2950_0 .net8 "Bitline2", 0 0, p0000000002f1d1c8;  1 drivers, strength-aware
v0000000002fa29f0_0 .net "D", 0 0, L_0000000002fe3450;  1 drivers
v0000000002fa19b0_0 .net "Q", 0 0, v0000000002fa2450_0;  1 drivers
v0000000002fa2130_0 .net "ReadEnable1", 0 0, L_0000000002fe7230;  alias, 1 drivers
v0000000002fa1730_0 .net "ReadEnable2", 0 0, L_0000000002fe6e70;  alias, 1 drivers
v0000000002fa2d10_0 .net "WriteEnable", 0 0, L_0000000002fe6830;  alias, 1 drivers
o0000000002f1d1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa2a90_0 name=_s0
o0000000002f1d228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa2e50_0 name=_s10
v0000000002fa3490_0 .net *"_s12", 0 0, L_0000000002fe4490;  1 drivers
o0000000002f1d288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa1af0_0 name=_s2
v0000000002fa0d30_0 .net *"_s4", 0 0, L_0000000002fe4fd0;  1 drivers
o0000000002f1d2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002fa2bd0_0 name=_s8
v0000000002fa30d0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002fa0f10_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
L_0000000002fe4fd0 .functor MUXZ 1, o0000000002f1d288, v0000000002fa2450_0, L_0000000002fe7230, C4<>;
L_0000000002fe5390 .functor MUXZ 1, L_0000000002fe4fd0, o0000000002f1d1f8, o0000000002e00088, C4<>;
L_0000000002fe4490 .functor MUXZ 1, o0000000002f1d228, v0000000002fa2450_0, L_0000000002fe6e70, C4<>;
L_0000000002fe5430 .functor MUXZ 1, L_0000000002fe4490, o0000000002f1d2e8, o0000000002e00088, C4<>;
S_0000000002f87640 .scope module, "iDFF" "dff" 4 6, 5 3 0, S_0000000002f85cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0000000002fa33f0_0 .net "clk", 0 0, o0000000002e00088;  alias, 0 drivers
v0000000002fa0dd0_0 .net "d", 0 0, L_0000000002fe3450;  alias, 1 drivers
v0000000002fa1910_0 .net "q", 0 0, v0000000002fa2450_0;  alias, 1 drivers
v0000000002fa1370_0 .net "rst", 0 0, o0000000002e00118;  alias, 0 drivers
v0000000002fa2450_0 .var "state", 0 0;
v0000000002fa24f0_0 .net "wen", 0 0, L_0000000002fe6830;  alias, 1 drivers
S_0000000002f86140 .scope module, "RD1" "ReadDecoder_4_16" 2 6, 6 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId"
    .port_info 1 /OUTPUT 16 "Wordline"
L_0000000002a63e00 .functor NOT 1, L_0000000002fbe010, C4<0>, C4<0>, C4<0>;
L_0000000002a64880 .functor NOT 1, L_0000000002fbe1f0, C4<0>, C4<0>, C4<0>;
L_0000000002a646c0 .functor AND 1, L_0000000002a63e00, L_0000000002a64880, C4<1>, C4<1>;
L_0000000002a648f0 .functor NOT 1, L_0000000002fbf730, C4<0>, C4<0>, C4<0>;
L_0000000002a63af0 .functor AND 1, L_0000000002a646c0, L_0000000002a648f0, C4<1>, C4<1>;
L_0000000002a63b60 .functor NOT 1, L_0000000002fbe6f0, C4<0>, C4<0>, C4<0>;
L_0000000002a63fc0 .functor AND 1, L_0000000002a63af0, L_0000000002a63b60, C4<1>, C4<1>;
L_0000000002a647a0 .functor NOT 1, L_0000000002fbdcf0, C4<0>, C4<0>, C4<0>;
L_0000000002a640a0 .functor NOT 1, L_0000000002fbf410, C4<0>, C4<0>, C4<0>;
L_0000000002a63f50 .functor AND 1, L_0000000002a647a0, L_0000000002a640a0, C4<1>, C4<1>;
L_0000000002a63c40 .functor NOT 1, L_0000000002fbfa50, C4<0>, C4<0>, C4<0>;
L_0000000002a64030 .functor AND 1, L_0000000002a63f50, L_0000000002a63c40, C4<1>, C4<1>;
L_0000000002a64110 .functor AND 1, L_0000000002a64030, L_0000000002fbf230, C4<1>, C4<1>;
L_0000000002a643b0 .functor NOT 1, L_0000000002fbedd0, C4<0>, C4<0>, C4<0>;
L_0000000002a63cb0 .functor NOT 1, L_0000000002fbda70, C4<0>, C4<0>, C4<0>;
L_0000000002a64960 .functor AND 1, L_0000000002a643b0, L_0000000002a63cb0, C4<1>, C4<1>;
L_0000000002a645e0 .functor AND 1, L_0000000002a64960, L_0000000002fbdb10, C4<1>, C4<1>;
L_0000000002a63a80 .functor NOT 1, L_0000000002fbe470, C4<0>, C4<0>, C4<0>;
L_0000000002a63d20 .functor AND 1, L_0000000002a645e0, L_0000000002a63a80, C4<1>, C4<1>;
L_0000000002a63e70 .functor NOT 1, L_0000000002fbd750, C4<0>, C4<0>, C4<0>;
L_0000000002a63ee0 .functor NOT 1, L_0000000002fbde30, C4<0>, C4<0>, C4<0>;
L_0000000002a64570 .functor AND 1, L_0000000002a63e70, L_0000000002a63ee0, C4<1>, C4<1>;
L_0000000002a64180 .functor AND 1, L_0000000002a64570, L_0000000002fbe330, C4<1>, C4<1>;
L_0000000002a64490 .functor AND 1, L_0000000002a64180, L_0000000002fbe510, C4<1>, C4<1>;
L_0000000002a641f0 .functor NOT 1, L_0000000002fbfaf0, C4<0>, C4<0>, C4<0>;
L_0000000002a64260 .functor AND 1, L_0000000002a641f0, L_0000000002fbd610, C4<1>, C4<1>;
L_0000000002a642d0 .functor NOT 1, L_0000000002fbec90, C4<0>, C4<0>, C4<0>;
L_0000000002a64500 .functor AND 1, L_0000000002a64260, L_0000000002a642d0, C4<1>, C4<1>;
L_0000000002a64420 .functor NOT 1, L_0000000002fbed30, C4<0>, C4<0>, C4<0>;
L_0000000003005630 .functor AND 1, L_0000000002a64500, L_0000000002a64420, C4<1>, C4<1>;
L_0000000003005860 .functor NOT 1, L_0000000002fbdbb0, C4<0>, C4<0>, C4<0>;
L_00000000030057f0 .functor AND 1, L_0000000003005860, L_0000000002fbe5b0, C4<1>, C4<1>;
L_0000000003005710 .functor NOT 1, L_0000000002fbd7f0, C4<0>, C4<0>, C4<0>;
L_0000000003005a20 .functor AND 1, L_00000000030057f0, L_0000000003005710, C4<1>, C4<1>;
L_00000000030058d0 .functor AND 1, L_0000000003005a20, L_0000000002fbdd90, C4<1>, C4<1>;
L_00000000030054e0 .functor NOT 1, L_0000000002fbf4b0, C4<0>, C4<0>, C4<0>;
L_0000000003005320 .functor AND 1, L_00000000030054e0, L_0000000002fbe650, C4<1>, C4<1>;
L_00000000030056a0 .functor AND 1, L_0000000003005320, L_0000000002fbdc50, C4<1>, C4<1>;
L_0000000003005780 .functor NOT 1, L_0000000002fbf910, C4<0>, C4<0>, C4<0>;
L_0000000003005b00 .functor AND 1, L_00000000030056a0, L_0000000003005780, C4<1>, C4<1>;
L_0000000003005be0 .functor NOT 1, L_0000000002fbe970, C4<0>, C4<0>, C4<0>;
L_0000000003005d30 .functor AND 1, L_0000000003005be0, L_0000000002fbefb0, C4<1>, C4<1>;
L_0000000003005da0 .functor AND 1, L_0000000003005d30, L_0000000002fbee70, C4<1>, C4<1>;
L_0000000003005ef0 .functor AND 1, L_0000000003005da0, L_0000000002fbe790, C4<1>, C4<1>;
L_0000000003005a90 .functor NOT 1, L_0000000002fbf690, C4<0>, C4<0>, C4<0>;
L_0000000003005b70 .functor AND 1, L_0000000002fbf050, L_0000000003005a90, C4<1>, C4<1>;
L_0000000003005e80 .functor NOT 1, L_0000000002fbfc30, C4<0>, C4<0>, C4<0>;
L_0000000003005240 .functor AND 1, L_0000000003005b70, L_0000000003005e80, C4<1>, C4<1>;
L_00000000030059b0 .functor NOT 1, L_0000000002fbe830, C4<0>, C4<0>, C4<0>;
L_00000000030052b0 .functor AND 1, L_0000000003005240, L_00000000030059b0, C4<1>, C4<1>;
L_0000000003005550 .functor NOT 1, L_0000000002fbe8d0, C4<0>, C4<0>, C4<0>;
L_0000000003005c50 .functor AND 1, L_0000000002fbf2d0, L_0000000003005550, C4<1>, C4<1>;
L_0000000003005940 .functor NOT 1, L_0000000002fbea10, C4<0>, C4<0>, C4<0>;
L_0000000003005080 .functor AND 1, L_0000000003005c50, L_0000000003005940, C4<1>, C4<1>;
L_0000000003005cc0 .functor AND 1, L_0000000003005080, L_0000000002fbef10, C4<1>, C4<1>;
L_0000000003005e10 .functor NOT 1, L_0000000002fbf190, C4<0>, C4<0>, C4<0>;
L_0000000003005f60 .functor AND 1, L_0000000002fbf0f0, L_0000000003005e10, C4<1>, C4<1>;
L_00000000030050f0 .functor AND 1, L_0000000003005f60, L_0000000002fbf550, C4<1>, C4<1>;
L_0000000003005160 .functor NOT 1, L_0000000002fbf5f0, C4<0>, C4<0>, C4<0>;
L_00000000030051d0 .functor AND 1, L_00000000030050f0, L_0000000003005160, C4<1>, C4<1>;
L_0000000003005390 .functor NOT 1, L_0000000002fbf7d0, C4<0>, C4<0>, C4<0>;
L_0000000003005400 .functor AND 1, L_0000000002fbfcd0, L_0000000003005390, C4<1>, C4<1>;
L_0000000003005470 .functor AND 1, L_0000000003005400, L_0000000002fbf9b0, C4<1>, C4<1>;
L_00000000030055c0 .functor AND 1, L_0000000003005470, L_0000000002fbfd70, C4<1>, C4<1>;
L_0000000002ec12d0 .functor AND 1, L_0000000002fbd6b0, L_0000000002fbd890, C4<1>, C4<1>;
L_0000000002ec1340 .functor NOT 1, L_0000000002fbd930, C4<0>, C4<0>, C4<0>;
L_0000000002ec15e0 .functor AND 1, L_0000000002ec12d0, L_0000000002ec1340, C4<1>, C4<1>;
L_0000000002ec1650 .functor NOT 1, L_0000000002fc0630, C4<0>, C4<0>, C4<0>;
L_0000000002ec1180 .functor AND 1, L_0000000002ec15e0, L_0000000002ec1650, C4<1>, C4<1>;
L_0000000002ec13b0 .functor AND 1, L_0000000002fc0bd0, L_0000000002fc1850, C4<1>, C4<1>;
L_0000000002ec1500 .functor NOT 1, L_0000000002fc1f30, C4<0>, C4<0>, C4<0>;
L_0000000002ec17a0 .functor AND 1, L_0000000002ec13b0, L_0000000002ec1500, C4<1>, C4<1>;
L_0000000002ec16c0 .functor AND 1, L_0000000002ec17a0, L_0000000002fc1350, C4<1>, C4<1>;
L_0000000002ec1f10 .functor AND 1, L_0000000002fc0c70, L_0000000002fc0770, C4<1>, C4<1>;
L_0000000002ec18f0 .functor AND 1, L_0000000002ec1f10, L_0000000002fc0d10, C4<1>, C4<1>;
L_0000000002ec1ab0 .functor NOT 1, L_0000000002fc1a30, C4<0>, C4<0>, C4<0>;
L_0000000002ec1730 .functor AND 1, L_0000000002ec18f0, L_0000000002ec1ab0, C4<1>, C4<1>;
L_0000000002ec1260 .functor AND 1, L_0000000002fc03b0, L_0000000002fc0090, C4<1>, C4<1>;
L_0000000002ec1b90 .functor AND 1, L_0000000002ec1260, L_0000000002fc2110, C4<1>, C4<1>;
L_0000000002ec11f0 .functor AND 1, L_0000000002ec1b90, L_0000000002fc1530, C4<1>, C4<1>;
v0000000002fa2f90_0 .net "RegId", 3 0, o0000000002f1d618;  alias, 0 drivers
v0000000002fa1050_0 .net "Wordline", 15 0, L_0000000002fc01d0;  alias, 1 drivers
v0000000002fa3170_0 .net *"_s10", 0 0, L_0000000002a646c0;  1 drivers
v0000000002fa1c30_0 .net *"_s100", 0 0, L_0000000002a642d0;  1 drivers
v0000000002fa3210_0 .net *"_s102", 0 0, L_0000000002a64500;  1 drivers
v0000000002fa1190_0 .net *"_s105", 0 0, L_0000000002fbed30;  1 drivers
v0000000002fa32b0_0 .net *"_s106", 0 0, L_0000000002a64420;  1 drivers
v0000000002fa1cd0_0 .net *"_s108", 0 0, L_0000000003005630;  1 drivers
v0000000002fa1f50_0 .net *"_s113", 0 0, L_0000000002fbdbb0;  1 drivers
v0000000002fa1230_0 .net *"_s114", 0 0, L_0000000003005860;  1 drivers
v0000000002fa12d0_0 .net *"_s117", 0 0, L_0000000002fbe5b0;  1 drivers
v0000000002fa1410_0 .net *"_s118", 0 0, L_00000000030057f0;  1 drivers
v0000000002fa1ff0_0 .net *"_s121", 0 0, L_0000000002fbd7f0;  1 drivers
v0000000002fa2090_0 .net *"_s122", 0 0, L_0000000003005710;  1 drivers
v0000000002fa15f0_0 .net *"_s124", 0 0, L_0000000003005a20;  1 drivers
v0000000002fa4a70_0 .net *"_s127", 0 0, L_0000000002fbdd90;  1 drivers
v0000000002fa4070_0 .net *"_s128", 0 0, L_00000000030058d0;  1 drivers
v0000000002fa4430_0 .net *"_s13", 0 0, L_0000000002fbf730;  1 drivers
v0000000002fa55b0_0 .net *"_s133", 0 0, L_0000000002fbf4b0;  1 drivers
v0000000002fa3d50_0 .net *"_s134", 0 0, L_00000000030054e0;  1 drivers
v0000000002fa5650_0 .net *"_s137", 0 0, L_0000000002fbe650;  1 drivers
v0000000002fa3f30_0 .net *"_s138", 0 0, L_0000000003005320;  1 drivers
v0000000002fa5010_0 .net *"_s14", 0 0, L_0000000002a648f0;  1 drivers
v0000000002fa5830_0 .net *"_s141", 0 0, L_0000000002fbdc50;  1 drivers
v0000000002fa49d0_0 .net *"_s142", 0 0, L_00000000030056a0;  1 drivers
v0000000002fa4e30_0 .net *"_s145", 0 0, L_0000000002fbf910;  1 drivers
v0000000002fa4b10_0 .net *"_s146", 0 0, L_0000000003005780;  1 drivers
v0000000002fa4bb0_0 .net *"_s148", 0 0, L_0000000003005b00;  1 drivers
v0000000002fa4d90_0 .net *"_s153", 0 0, L_0000000002fbe970;  1 drivers
v0000000002fa41b0_0 .net *"_s154", 0 0, L_0000000003005be0;  1 drivers
v0000000002fa4c50_0 .net *"_s157", 0 0, L_0000000002fbefb0;  1 drivers
v0000000002fa5150_0 .net *"_s158", 0 0, L_0000000003005d30;  1 drivers
v0000000002fa4cf0_0 .net *"_s16", 0 0, L_0000000002a63af0;  1 drivers
v0000000002fa35d0_0 .net *"_s161", 0 0, L_0000000002fbee70;  1 drivers
v0000000002fa3fd0_0 .net *"_s162", 0 0, L_0000000003005da0;  1 drivers
v0000000002fa3b70_0 .net *"_s165", 0 0, L_0000000002fbe790;  1 drivers
v0000000002fa5790_0 .net *"_s166", 0 0, L_0000000003005ef0;  1 drivers
v0000000002fa3670_0 .net *"_s171", 0 0, L_0000000002fbf050;  1 drivers
v0000000002fa42f0_0 .net *"_s173", 0 0, L_0000000002fbf690;  1 drivers
v0000000002fa3df0_0 .net *"_s174", 0 0, L_0000000003005a90;  1 drivers
v0000000002fa5b50_0 .net *"_s176", 0 0, L_0000000003005b70;  1 drivers
v0000000002fa4610_0 .net *"_s179", 0 0, L_0000000002fbfc30;  1 drivers
v0000000002fa4110_0 .net *"_s180", 0 0, L_0000000003005e80;  1 drivers
v0000000002fa4250_0 .net *"_s182", 0 0, L_0000000003005240;  1 drivers
v0000000002fa3710_0 .net *"_s185", 0 0, L_0000000002fbe830;  1 drivers
v0000000002fa4ed0_0 .net *"_s186", 0 0, L_00000000030059b0;  1 drivers
v0000000002fa4f70_0 .net *"_s188", 0 0, L_00000000030052b0;  1 drivers
v0000000002fa4390_0 .net *"_s19", 0 0, L_0000000002fbe6f0;  1 drivers
v0000000002fa38f0_0 .net *"_s193", 0 0, L_0000000002fbf2d0;  1 drivers
v0000000002fa3e90_0 .net *"_s195", 0 0, L_0000000002fbe8d0;  1 drivers
v0000000002fa5290_0 .net *"_s196", 0 0, L_0000000003005550;  1 drivers
v0000000002fa5ab0_0 .net *"_s198", 0 0, L_0000000003005c50;  1 drivers
v0000000002fa44d0_0 .net *"_s20", 0 0, L_0000000002a63b60;  1 drivers
v0000000002fa5470_0 .net *"_s201", 0 0, L_0000000002fbea10;  1 drivers
v0000000002fa50b0_0 .net *"_s202", 0 0, L_0000000003005940;  1 drivers
v0000000002fa4570_0 .net *"_s204", 0 0, L_0000000003005080;  1 drivers
v0000000002fa46b0_0 .net *"_s207", 0 0, L_0000000002fbef10;  1 drivers
v0000000002fa56f0_0 .net *"_s208", 0 0, L_0000000003005cc0;  1 drivers
v0000000002fa4750_0 .net *"_s213", 0 0, L_0000000002fbf0f0;  1 drivers
v0000000002fa47f0_0 .net *"_s215", 0 0, L_0000000002fbf190;  1 drivers
v0000000002fa58d0_0 .net *"_s216", 0 0, L_0000000003005e10;  1 drivers
v0000000002fa5970_0 .net *"_s218", 0 0, L_0000000003005f60;  1 drivers
v0000000002fa4890_0 .net *"_s22", 0 0, L_0000000002a63fc0;  1 drivers
v0000000002fa5a10_0 .net *"_s221", 0 0, L_0000000002fbf550;  1 drivers
v0000000002fa3c10_0 .net *"_s222", 0 0, L_00000000030050f0;  1 drivers
v0000000002fa51f0_0 .net *"_s225", 0 0, L_0000000002fbf5f0;  1 drivers
v0000000002fa37b0_0 .net *"_s226", 0 0, L_0000000003005160;  1 drivers
v0000000002fa4930_0 .net *"_s228", 0 0, L_00000000030051d0;  1 drivers
v0000000002fa5330_0 .net *"_s233", 0 0, L_0000000002fbfcd0;  1 drivers
v0000000002fa3850_0 .net *"_s235", 0 0, L_0000000002fbf7d0;  1 drivers
v0000000002fa53d0_0 .net *"_s236", 0 0, L_0000000003005390;  1 drivers
v0000000002fa5510_0 .net *"_s238", 0 0, L_0000000003005400;  1 drivers
v0000000002fa3cb0_0 .net *"_s241", 0 0, L_0000000002fbf9b0;  1 drivers
v0000000002fa5bf0_0 .net *"_s242", 0 0, L_0000000003005470;  1 drivers
v0000000002fa5c90_0 .net *"_s245", 0 0, L_0000000002fbfd70;  1 drivers
v0000000002fa3530_0 .net *"_s246", 0 0, L_00000000030055c0;  1 drivers
v0000000002fa3990_0 .net *"_s251", 0 0, L_0000000002fbd6b0;  1 drivers
v0000000002fa3a30_0 .net *"_s253", 0 0, L_0000000002fbd890;  1 drivers
v0000000002fa3ad0_0 .net *"_s254", 0 0, L_0000000002ec12d0;  1 drivers
v0000000002fefed0_0 .net *"_s257", 0 0, L_0000000002fbd930;  1 drivers
v0000000002fefe30_0 .net *"_s258", 0 0, L_0000000002ec1340;  1 drivers
v0000000002ff0a10_0 .net *"_s260", 0 0, L_0000000002ec15e0;  1 drivers
v0000000002feff70_0 .net *"_s263", 0 0, L_0000000002fc0630;  1 drivers
v0000000002fef750_0 .net *"_s264", 0 0, L_0000000002ec1650;  1 drivers
v0000000002fef6b0_0 .net *"_s266", 0 0, L_0000000002ec1180;  1 drivers
v0000000002ff0650_0 .net *"_s27", 0 0, L_0000000002fbdcf0;  1 drivers
v0000000002ff0dd0_0 .net *"_s271", 0 0, L_0000000002fc0bd0;  1 drivers
v0000000002ff06f0_0 .net *"_s273", 0 0, L_0000000002fc1850;  1 drivers
v0000000002fef890_0 .net *"_s274", 0 0, L_0000000002ec13b0;  1 drivers
v0000000002ff0790_0 .net *"_s277", 0 0, L_0000000002fc1f30;  1 drivers
v0000000002ff0010_0 .net *"_s278", 0 0, L_0000000002ec1500;  1 drivers
v0000000002ff00b0_0 .net *"_s28", 0 0, L_0000000002a647a0;  1 drivers
v0000000002ff0ab0_0 .net *"_s280", 0 0, L_0000000002ec17a0;  1 drivers
v0000000002ff0150_0 .net *"_s283", 0 0, L_0000000002fc1350;  1 drivers
v0000000002ff01f0_0 .net *"_s284", 0 0, L_0000000002ec16c0;  1 drivers
v0000000002fef7f0_0 .net *"_s289", 0 0, L_0000000002fc0c70;  1 drivers
v0000000002ff0830_0 .net *"_s291", 0 0, L_0000000002fc0770;  1 drivers
v0000000002ff0510_0 .net *"_s292", 0 0, L_0000000002ec1f10;  1 drivers
v0000000002ff08d0_0 .net *"_s295", 0 0, L_0000000002fc0d10;  1 drivers
v0000000002ff0bf0_0 .net *"_s296", 0 0, L_0000000002ec18f0;  1 drivers
v0000000002ff05b0_0 .net *"_s299", 0 0, L_0000000002fc1a30;  1 drivers
v0000000002ff0290_0 .net *"_s3", 0 0, L_0000000002fbe010;  1 drivers
v0000000002fefcf0_0 .net *"_s300", 0 0, L_0000000002ec1ab0;  1 drivers
v0000000002ff0970_0 .net *"_s302", 0 0, L_0000000002ec1730;  1 drivers
v0000000002ff0d30_0 .net *"_s308", 0 0, L_0000000002fc03b0;  1 drivers
v0000000002ff0330_0 .net *"_s31", 0 0, L_0000000002fbf410;  1 drivers
v0000000002ff03d0_0 .net *"_s310", 0 0, L_0000000002fc0090;  1 drivers
v0000000002fefc50_0 .net *"_s311", 0 0, L_0000000002ec1260;  1 drivers
v0000000002ff0e70_0 .net *"_s314", 0 0, L_0000000002fc2110;  1 drivers
v0000000002ff0470_0 .net *"_s315", 0 0, L_0000000002ec1b90;  1 drivers
v0000000002ff0b50_0 .net *"_s318", 0 0, L_0000000002fc1530;  1 drivers
v0000000002ff0c90_0 .net *"_s319", 0 0, L_0000000002ec11f0;  1 drivers
v0000000002fefd90_0 .net *"_s32", 0 0, L_0000000002a640a0;  1 drivers
v0000000002fef9d0_0 .net *"_s34", 0 0, L_0000000002a63f50;  1 drivers
v0000000002ff0f10_0 .net *"_s37", 0 0, L_0000000002fbfa50;  1 drivers
v0000000002fef610_0 .net *"_s38", 0 0, L_0000000002a63c40;  1 drivers
v0000000002fef930_0 .net *"_s4", 0 0, L_0000000002a63e00;  1 drivers
v0000000002fefa70_0 .net *"_s40", 0 0, L_0000000002a64030;  1 drivers
v0000000002fefb10_0 .net *"_s43", 0 0, L_0000000002fbf230;  1 drivers
v0000000002fefbb0_0 .net *"_s44", 0 0, L_0000000002a64110;  1 drivers
v0000000002fb3070_0 .net *"_s49", 0 0, L_0000000002fbedd0;  1 drivers
v0000000002fb0eb0_0 .net *"_s50", 0 0, L_0000000002a643b0;  1 drivers
v0000000002fb1bd0_0 .net *"_s53", 0 0, L_0000000002fbda70;  1 drivers
v0000000002fb16d0_0 .net *"_s54", 0 0, L_0000000002a63cb0;  1 drivers
v0000000002fb3430_0 .net *"_s56", 0 0, L_0000000002a64960;  1 drivers
v0000000002fb1ef0_0 .net *"_s59", 0 0, L_0000000002fbdb10;  1 drivers
v0000000002fb1810_0 .net *"_s60", 0 0, L_0000000002a645e0;  1 drivers
v0000000002fb18b0_0 .net *"_s63", 0 0, L_0000000002fbe470;  1 drivers
v0000000002fb0ff0_0 .net *"_s64", 0 0, L_0000000002a63a80;  1 drivers
v0000000002fb2530_0 .net *"_s66", 0 0, L_0000000002a63d20;  1 drivers
v0000000002fb27b0_0 .net *"_s7", 0 0, L_0000000002fbe1f0;  1 drivers
v0000000002fb1950_0 .net *"_s71", 0 0, L_0000000002fbd750;  1 drivers
v0000000002fb11d0_0 .net *"_s72", 0 0, L_0000000002a63e70;  1 drivers
v0000000002fb1770_0 .net *"_s75", 0 0, L_0000000002fbde30;  1 drivers
v0000000002fb2b70_0 .net *"_s76", 0 0, L_0000000002a63ee0;  1 drivers
v0000000002fb3390_0 .net *"_s78", 0 0, L_0000000002a64570;  1 drivers
v0000000002fb1a90_0 .net *"_s8", 0 0, L_0000000002a64880;  1 drivers
v0000000002fb2d50_0 .net *"_s81", 0 0, L_0000000002fbe330;  1 drivers
v0000000002fb2c10_0 .net *"_s82", 0 0, L_0000000002a64180;  1 drivers
v0000000002fb1f90_0 .net *"_s85", 0 0, L_0000000002fbe510;  1 drivers
v0000000002fb2350_0 .net *"_s86", 0 0, L_0000000002a64490;  1 drivers
v0000000002fb13b0_0 .net *"_s91", 0 0, L_0000000002fbfaf0;  1 drivers
v0000000002fb2210_0 .net *"_s92", 0 0, L_0000000002a641f0;  1 drivers
v0000000002fb19f0_0 .net *"_s95", 0 0, L_0000000002fbd610;  1 drivers
v0000000002fb1090_0 .net *"_s96", 0 0, L_0000000002a64260;  1 drivers
v0000000002fb23f0_0 .net *"_s99", 0 0, L_0000000002fbec90;  1 drivers
L_0000000002fbe010 .part o0000000002f1d618, 0, 1;
L_0000000002fbe1f0 .part o0000000002f1d618, 1, 1;
L_0000000002fbf730 .part o0000000002f1d618, 2, 1;
L_0000000002fbe6f0 .part o0000000002f1d618, 3, 1;
L_0000000002fbdcf0 .part o0000000002f1d618, 0, 1;
L_0000000002fbf410 .part o0000000002f1d618, 1, 1;
L_0000000002fbfa50 .part o0000000002f1d618, 2, 1;
L_0000000002fbf230 .part o0000000002f1d618, 3, 1;
L_0000000002fbedd0 .part o0000000002f1d618, 0, 1;
L_0000000002fbda70 .part o0000000002f1d618, 1, 1;
L_0000000002fbdb10 .part o0000000002f1d618, 2, 1;
L_0000000002fbe470 .part o0000000002f1d618, 3, 1;
L_0000000002fbd750 .part o0000000002f1d618, 0, 1;
L_0000000002fbde30 .part o0000000002f1d618, 1, 1;
L_0000000002fbe330 .part o0000000002f1d618, 2, 1;
L_0000000002fbe510 .part o0000000002f1d618, 3, 1;
L_0000000002fbfaf0 .part o0000000002f1d618, 0, 1;
L_0000000002fbd610 .part o0000000002f1d618, 1, 1;
L_0000000002fbec90 .part o0000000002f1d618, 2, 1;
L_0000000002fbed30 .part o0000000002f1d618, 3, 1;
L_0000000002fbdbb0 .part o0000000002f1d618, 0, 1;
L_0000000002fbe5b0 .part o0000000002f1d618, 1, 1;
L_0000000002fbd7f0 .part o0000000002f1d618, 2, 1;
L_0000000002fbdd90 .part o0000000002f1d618, 3, 1;
L_0000000002fbf4b0 .part o0000000002f1d618, 0, 1;
L_0000000002fbe650 .part o0000000002f1d618, 1, 1;
L_0000000002fbdc50 .part o0000000002f1d618, 2, 1;
L_0000000002fbf910 .part o0000000002f1d618, 3, 1;
L_0000000002fbe970 .part o0000000002f1d618, 0, 1;
L_0000000002fbefb0 .part o0000000002f1d618, 1, 1;
L_0000000002fbee70 .part o0000000002f1d618, 2, 1;
L_0000000002fbe790 .part o0000000002f1d618, 3, 1;
L_0000000002fbf050 .part o0000000002f1d618, 0, 1;
L_0000000002fbf690 .part o0000000002f1d618, 1, 1;
L_0000000002fbfc30 .part o0000000002f1d618, 2, 1;
L_0000000002fbe830 .part o0000000002f1d618, 3, 1;
L_0000000002fbf2d0 .part o0000000002f1d618, 0, 1;
L_0000000002fbe8d0 .part o0000000002f1d618, 1, 1;
L_0000000002fbea10 .part o0000000002f1d618, 2, 1;
L_0000000002fbef10 .part o0000000002f1d618, 3, 1;
L_0000000002fbf0f0 .part o0000000002f1d618, 0, 1;
L_0000000002fbf190 .part o0000000002f1d618, 1, 1;
L_0000000002fbf550 .part o0000000002f1d618, 2, 1;
L_0000000002fbf5f0 .part o0000000002f1d618, 3, 1;
L_0000000002fbfcd0 .part o0000000002f1d618, 0, 1;
L_0000000002fbf7d0 .part o0000000002f1d618, 1, 1;
L_0000000002fbf9b0 .part o0000000002f1d618, 2, 1;
L_0000000002fbfd70 .part o0000000002f1d618, 3, 1;
L_0000000002fbd6b0 .part o0000000002f1d618, 0, 1;
L_0000000002fbd890 .part o0000000002f1d618, 1, 1;
L_0000000002fbd930 .part o0000000002f1d618, 2, 1;
L_0000000002fc0630 .part o0000000002f1d618, 3, 1;
L_0000000002fc0bd0 .part o0000000002f1d618, 0, 1;
L_0000000002fc1850 .part o0000000002f1d618, 1, 1;
L_0000000002fc1f30 .part o0000000002f1d618, 2, 1;
L_0000000002fc1350 .part o0000000002f1d618, 3, 1;
L_0000000002fc0c70 .part o0000000002f1d618, 0, 1;
L_0000000002fc0770 .part o0000000002f1d618, 1, 1;
L_0000000002fc0d10 .part o0000000002f1d618, 2, 1;
L_0000000002fc1a30 .part o0000000002f1d618, 3, 1;
LS_0000000002fc01d0_0_0 .concat8 [ 1 1 1 1], L_0000000002a63fc0, L_0000000002a64110, L_0000000002a63d20, L_0000000002a64490;
LS_0000000002fc01d0_0_4 .concat8 [ 1 1 1 1], L_0000000003005630, L_00000000030058d0, L_0000000003005b00, L_0000000003005ef0;
LS_0000000002fc01d0_0_8 .concat8 [ 1 1 1 1], L_00000000030052b0, L_0000000003005cc0, L_00000000030051d0, L_00000000030055c0;
LS_0000000002fc01d0_0_12 .concat8 [ 1 1 1 1], L_0000000002ec1180, L_0000000002ec16c0, L_0000000002ec1730, L_0000000002ec11f0;
L_0000000002fc01d0 .concat8 [ 4 4 4 4], LS_0000000002fc01d0_0_0, LS_0000000002fc01d0_0_4, LS_0000000002fc01d0_0_8, LS_0000000002fc01d0_0_12;
L_0000000002fc03b0 .part o0000000002f1d618, 0, 1;
L_0000000002fc0090 .part o0000000002f1d618, 1, 1;
L_0000000002fc2110 .part o0000000002f1d618, 2, 1;
L_0000000002fc1530 .part o0000000002f1d618, 3, 1;
S_0000000002f87940 .scope module, "RD2" "ReadDecoder_4_16" 2 7, 6 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId"
    .port_info 1 /OUTPUT 16 "Wordline"
L_0000000002ec1dc0 .functor NOT 1, L_0000000002fc08b0, C4<0>, C4<0>, C4<0>;
L_0000000002ec1880 .functor NOT 1, L_0000000002fc0db0, C4<0>, C4<0>, C4<0>;
L_0000000002ec1960 .functor AND 1, L_0000000002ec1dc0, L_0000000002ec1880, C4<1>, C4<1>;
L_0000000002ec1810 .functor NOT 1, L_0000000002fc04f0, C4<0>, C4<0>, C4<0>;
L_0000000002ec19d0 .functor AND 1, L_0000000002ec1960, L_0000000002ec1810, C4<1>, C4<1>;
L_0000000002ec1a40 .functor NOT 1, L_0000000002fc1ad0, C4<0>, C4<0>, C4<0>;
L_0000000002ec1c70 .functor AND 1, L_0000000002ec19d0, L_0000000002ec1a40, C4<1>, C4<1>;
L_0000000002ec1b20 .functor NOT 1, L_0000000002fc13f0, C4<0>, C4<0>, C4<0>;
L_0000000002ec1c00 .functor NOT 1, L_0000000002fc0e50, C4<0>, C4<0>, C4<0>;
L_0000000002ec1ce0 .functor AND 1, L_0000000002ec1b20, L_0000000002ec1c00, C4<1>, C4<1>;
L_0000000002ec1420 .functor NOT 1, L_0000000002fc0ef0, C4<0>, C4<0>, C4<0>;
L_0000000002ec1d50 .functor AND 1, L_0000000002ec1ce0, L_0000000002ec1420, C4<1>, C4<1>;
L_0000000002ec1ff0 .functor AND 1, L_0000000002ec1d50, L_0000000002fc0590, C4<1>, C4<1>;
L_0000000002ec1ea0 .functor NOT 1, L_0000000002fc09f0, C4<0>, C4<0>, C4<0>;
L_0000000002ec1490 .functor NOT 1, L_0000000002fc1d50, C4<0>, C4<0>, C4<0>;
L_0000000002ec1e30 .functor AND 1, L_0000000002ec1ea0, L_0000000002ec1490, C4<1>, C4<1>;
L_0000000002ec1f80 .functor AND 1, L_0000000002ec1e30, L_0000000002fc1fd0, C4<1>, C4<1>;
L_0000000002ec1570 .functor NOT 1, L_0000000002fc1210, C4<0>, C4<0>, C4<0>;
L_0000000002ec2b30 .functor AND 1, L_0000000002ec1f80, L_0000000002ec1570, C4<1>, C4<1>;
L_0000000002ec2a50 .functor NOT 1, L_0000000002fc0450, C4<0>, C4<0>, C4<0>;
L_0000000002ec2970 .functor NOT 1, L_0000000002fc06d0, C4<0>, C4<0>, C4<0>;
L_0000000002ec27b0 .functor AND 1, L_0000000002ec2a50, L_0000000002ec2970, C4<1>, C4<1>;
L_0000000002ec2190 .functor AND 1, L_0000000002ec27b0, L_0000000002fc0130, C4<1>, C4<1>;
L_0000000002ec2e40 .functor AND 1, L_0000000002ec2190, L_0000000002fc1490, C4<1>, C4<1>;
L_0000000002ec29e0 .functor NOT 1, L_0000000002fc2070, C4<0>, C4<0>, C4<0>;
L_0000000002ec2900 .functor AND 1, L_0000000002ec29e0, L_0000000002fc0310, C4<1>, C4<1>;
L_0000000002ec26d0 .functor NOT 1, L_0000000002fc0810, C4<0>, C4<0>, C4<0>;
L_0000000002ec2200 .functor AND 1, L_0000000002ec2900, L_0000000002ec26d0, C4<1>, C4<1>;
L_0000000002ec2ba0 .functor NOT 1, L_0000000002fc1b70, C4<0>, C4<0>, C4<0>;
L_0000000002ec23c0 .functor AND 1, L_0000000002ec2200, L_0000000002ec2ba0, C4<1>, C4<1>;
L_0000000002ec2c10 .functor NOT 1, L_0000000002fc0950, C4<0>, C4<0>, C4<0>;
L_0000000002ec25f0 .functor AND 1, L_0000000002ec2c10, L_0000000002fc2390, C4<1>, C4<1>;
L_0000000002ec2510 .functor NOT 1, L_0000000002fc0f90, C4<0>, C4<0>, C4<0>;
L_0000000002ec2cf0 .functor AND 1, L_0000000002ec25f0, L_0000000002ec2510, C4<1>, C4<1>;
L_0000000002ec2c80 .functor AND 1, L_0000000002ec2cf0, L_0000000002fc15d0, C4<1>, C4<1>;
L_0000000002ec2270 .functor NOT 1, L_0000000002fc22f0, C4<0>, C4<0>, C4<0>;
L_0000000002ec2d60 .functor AND 1, L_0000000002ec2270, L_0000000002fc0a90, C4<1>, C4<1>;
L_0000000002ec2eb0 .functor AND 1, L_0000000002ec2d60, L_0000000002fc1030, C4<1>, C4<1>;
L_0000000002ec2660 .functor NOT 1, L_0000000002fc1990, C4<0>, C4<0>, C4<0>;
L_0000000002ec2580 .functor AND 1, L_0000000002ec2eb0, L_0000000002ec2660, C4<1>, C4<1>;
L_0000000002ec2f20 .functor NOT 1, L_0000000002fc0270, C4<0>, C4<0>, C4<0>;
L_0000000002ec2820 .functor AND 1, L_0000000002ec2f20, L_0000000002fc21b0, C4<1>, C4<1>;
L_0000000002ec2dd0 .functor AND 1, L_0000000002ec2820, L_0000000002fc1670, C4<1>, C4<1>;
L_0000000002ec2f90 .functor AND 1, L_0000000002ec2dd0, L_0000000002fc1710, C4<1>, C4<1>;
L_0000000002ec3000 .functor NOT 1, L_0000000002fc0b30, C4<0>, C4<0>, C4<0>;
L_0000000002ec2120 .functor AND 1, L_0000000002fbff50, L_0000000002ec3000, C4<1>, C4<1>;
L_0000000002ec22e0 .functor NOT 1, L_0000000002fc1c10, C4<0>, C4<0>, C4<0>;
L_0000000002ec2350 .functor AND 1, L_0000000002ec2120, L_0000000002ec22e0, C4<1>, C4<1>;
L_0000000002ec2430 .functor NOT 1, L_0000000002fc10d0, C4<0>, C4<0>, C4<0>;
L_0000000002ec24a0 .functor AND 1, L_0000000002ec2350, L_0000000002ec2430, C4<1>, C4<1>;
L_0000000002ec2740 .functor NOT 1, L_0000000002fc12b0, C4<0>, C4<0>, C4<0>;
L_0000000002ec2890 .functor AND 1, L_0000000002fc1170, L_0000000002ec2740, C4<1>, C4<1>;
L_0000000002ec2ac0 .functor NOT 1, L_0000000002fc1df0, C4<0>, C4<0>, C4<0>;
L_0000000002ec1110 .functor AND 1, L_0000000002ec2890, L_0000000002ec2ac0, C4<1>, C4<1>;
L_0000000002ec33d0 .functor AND 1, L_0000000002ec1110, L_0000000002fc17b0, C4<1>, C4<1>;
L_0000000002ec36e0 .functor NOT 1, L_0000000002fc1cb0, C4<0>, C4<0>, C4<0>;
L_0000000002ec3280 .functor AND 1, L_0000000002fc18f0, L_0000000002ec36e0, C4<1>, C4<1>;
L_0000000002ec3750 .functor AND 1, L_0000000002ec3280, L_0000000002fc1e90, C4<1>, C4<1>;
L_0000000002ec37c0 .functor NOT 1, L_0000000002fc2250, C4<0>, C4<0>, C4<0>;
L_0000000002ec3de0 .functor AND 1, L_0000000002ec3750, L_0000000002ec37c0, C4<1>, C4<1>;
L_0000000002ec39f0 .functor NOT 1, L_0000000002fc24d0, C4<0>, C4<0>, C4<0>;
L_0000000002ec3830 .functor AND 1, L_0000000002fc2430, L_0000000002ec39f0, C4<1>, C4<1>;
L_0000000002ec3e50 .functor AND 1, L_0000000002ec3830, L_0000000002fc2570, C4<1>, C4<1>;
L_0000000002ec3b40 .functor AND 1, L_0000000002ec3e50, L_0000000002fbfe10, C4<1>, C4<1>;
L_0000000002ec3bb0 .functor AND 1, L_0000000002fbfeb0, L_0000000002fbfff0, C4<1>, C4<1>;
L_0000000002ec3670 .functor NOT 1, L_0000000002fc38d0, C4<0>, C4<0>, C4<0>;
L_0000000002ec3600 .functor AND 1, L_0000000002ec3bb0, L_0000000002ec3670, C4<1>, C4<1>;
L_0000000002ec3c20 .functor NOT 1, L_0000000002fc4c30, C4<0>, C4<0>, C4<0>;
L_0000000002ec3590 .functor AND 1, L_0000000002ec3600, L_0000000002ec3c20, C4<1>, C4<1>;
L_0000000002ec3360 .functor AND 1, L_0000000002fc27f0, L_0000000002fc3c90, C4<1>, C4<1>;
L_0000000002ec3440 .functor NOT 1, L_0000000002fc3ab0, C4<0>, C4<0>, C4<0>;
L_0000000002ec38a0 .functor AND 1, L_0000000002ec3360, L_0000000002ec3440, C4<1>, C4<1>;
L_0000000002ec3910 .functor AND 1, L_0000000002ec38a0, L_0000000002fc3b50, C4<1>, C4<1>;
L_0000000002ec31a0 .functor AND 1, L_0000000002fc3510, L_0000000002fc45f0, C4<1>, C4<1>;
L_0000000002ec3c90 .functor AND 1, L_0000000002ec31a0, L_0000000002fc42d0, C4<1>, C4<1>;
L_0000000002ec3f30 .functor NOT 1, L_0000000002fc29d0, C4<0>, C4<0>, C4<0>;
L_0000000002ec3d00 .functor AND 1, L_0000000002ec3c90, L_0000000002ec3f30, C4<1>, C4<1>;
L_0000000002ec3980 .functor AND 1, L_0000000002fc26b0, L_0000000002fc4870, C4<1>, C4<1>;
L_0000000002ec3a60 .functor AND 1, L_0000000002ec3980, L_0000000002fc2930, C4<1>, C4<1>;
L_0000000002ec34b0 .functor AND 1, L_0000000002ec3a60, L_0000000002fc3a10, C4<1>, C4<1>;
v0000000002fb2850_0 .net "RegId", 3 0, o0000000002f1f1d8;  alias, 0 drivers
v0000000002fb1db0_0 .net "Wordline", 15 0, L_0000000002fc3650;  alias, 1 drivers
v0000000002fb0f50_0 .net *"_s10", 0 0, L_0000000002ec1960;  1 drivers
v0000000002fb28f0_0 .net *"_s100", 0 0, L_0000000002ec26d0;  1 drivers
v0000000002fb1c70_0 .net *"_s102", 0 0, L_0000000002ec2200;  1 drivers
v0000000002fb1d10_0 .net *"_s105", 0 0, L_0000000002fc1b70;  1 drivers
v0000000002fb2990_0 .net *"_s106", 0 0, L_0000000002ec2ba0;  1 drivers
v0000000002fb25d0_0 .net *"_s108", 0 0, L_0000000002ec23c0;  1 drivers
v0000000002fb1450_0 .net *"_s113", 0 0, L_0000000002fc0950;  1 drivers
v0000000002fb1270_0 .net *"_s114", 0 0, L_0000000002ec2c10;  1 drivers
v0000000002fb2fd0_0 .net *"_s117", 0 0, L_0000000002fc2390;  1 drivers
v0000000002fb1130_0 .net *"_s118", 0 0, L_0000000002ec25f0;  1 drivers
v0000000002fb2670_0 .net *"_s121", 0 0, L_0000000002fc0f90;  1 drivers
v0000000002fb2710_0 .net *"_s122", 0 0, L_0000000002ec2510;  1 drivers
v0000000002fb1e50_0 .net *"_s124", 0 0, L_0000000002ec2cf0;  1 drivers
v0000000002fb2e90_0 .net *"_s127", 0 0, L_0000000002fc15d0;  1 drivers
v0000000002fb1630_0 .net *"_s128", 0 0, L_0000000002ec2c80;  1 drivers
v0000000002fb3250_0 .net *"_s13", 0 0, L_0000000002fc04f0;  1 drivers
v0000000002fb2030_0 .net *"_s133", 0 0, L_0000000002fc22f0;  1 drivers
v0000000002fb22b0_0 .net *"_s134", 0 0, L_0000000002ec2270;  1 drivers
v0000000002fb1b30_0 .net *"_s137", 0 0, L_0000000002fc0a90;  1 drivers
v0000000002fb0e10_0 .net *"_s138", 0 0, L_0000000002ec2d60;  1 drivers
v0000000002fb14f0_0 .net *"_s14", 0 0, L_0000000002ec1810;  1 drivers
v0000000002fb2a30_0 .net *"_s141", 0 0, L_0000000002fc1030;  1 drivers
v0000000002fb2ad0_0 .net *"_s142", 0 0, L_0000000002ec2eb0;  1 drivers
v0000000002fb20d0_0 .net *"_s145", 0 0, L_0000000002fc1990;  1 drivers
v0000000002fb2490_0 .net *"_s146", 0 0, L_0000000002ec2660;  1 drivers
v0000000002fb2cb0_0 .net *"_s148", 0 0, L_0000000002ec2580;  1 drivers
v0000000002fb2df0_0 .net *"_s153", 0 0, L_0000000002fc0270;  1 drivers
v0000000002fb1310_0 .net *"_s154", 0 0, L_0000000002ec2f20;  1 drivers
v0000000002fb1590_0 .net *"_s157", 0 0, L_0000000002fc21b0;  1 drivers
v0000000002fb2170_0 .net *"_s158", 0 0, L_0000000002ec2820;  1 drivers
v0000000002fb2f30_0 .net *"_s16", 0 0, L_0000000002ec19d0;  1 drivers
v0000000002fb3110_0 .net *"_s161", 0 0, L_0000000002fc1670;  1 drivers
v0000000002fb31b0_0 .net *"_s162", 0 0, L_0000000002ec2dd0;  1 drivers
v0000000002fb32f0_0 .net *"_s165", 0 0, L_0000000002fc1710;  1 drivers
v0000000002fb34d0_0 .net *"_s166", 0 0, L_0000000002ec2f90;  1 drivers
v0000000002fb3570_0 .net *"_s171", 0 0, L_0000000002fbff50;  1 drivers
v0000000002fb4010_0 .net *"_s173", 0 0, L_0000000002fc0b30;  1 drivers
v0000000002fb40b0_0 .net *"_s174", 0 0, L_0000000002ec3000;  1 drivers
v0000000002fb37f0_0 .net *"_s176", 0 0, L_0000000002ec2120;  1 drivers
v0000000002fb4d30_0 .net *"_s179", 0 0, L_0000000002fc1c10;  1 drivers
v0000000002fb4fb0_0 .net *"_s180", 0 0, L_0000000002ec22e0;  1 drivers
v0000000002fb4150_0 .net *"_s182", 0 0, L_0000000002ec2350;  1 drivers
v0000000002fb39d0_0 .net *"_s185", 0 0, L_0000000002fc10d0;  1 drivers
v0000000002fb3ed0_0 .net *"_s186", 0 0, L_0000000002ec2430;  1 drivers
v0000000002fb5370_0 .net *"_s188", 0 0, L_0000000002ec24a0;  1 drivers
v0000000002fb5b90_0 .net *"_s19", 0 0, L_0000000002fc1ad0;  1 drivers
v0000000002fb4290_0 .net *"_s193", 0 0, L_0000000002fc1170;  1 drivers
v0000000002fb5550_0 .net *"_s195", 0 0, L_0000000002fc12b0;  1 drivers
v0000000002fb4510_0 .net *"_s196", 0 0, L_0000000002ec2740;  1 drivers
v0000000002fb5690_0 .net *"_s198", 0 0, L_0000000002ec2890;  1 drivers
v0000000002fb3e30_0 .net *"_s20", 0 0, L_0000000002ec1a40;  1 drivers
v0000000002fb5730_0 .net *"_s201", 0 0, L_0000000002fc1df0;  1 drivers
v0000000002fb41f0_0 .net *"_s202", 0 0, L_0000000002ec2ac0;  1 drivers
v0000000002fb50f0_0 .net *"_s204", 0 0, L_0000000002ec1110;  1 drivers
v0000000002fb5910_0 .net *"_s207", 0 0, L_0000000002fc17b0;  1 drivers
v0000000002fb4ab0_0 .net *"_s208", 0 0, L_0000000002ec33d0;  1 drivers
v0000000002fb3610_0 .net *"_s213", 0 0, L_0000000002fc18f0;  1 drivers
v0000000002fb3cf0_0 .net *"_s215", 0 0, L_0000000002fc1cb0;  1 drivers
v0000000002fb5190_0 .net *"_s216", 0 0, L_0000000002ec36e0;  1 drivers
v0000000002fb4e70_0 .net *"_s218", 0 0, L_0000000002ec3280;  1 drivers
v0000000002fb4330_0 .net *"_s22", 0 0, L_0000000002ec1c70;  1 drivers
v0000000002fb4bf0_0 .net *"_s221", 0 0, L_0000000002fc1e90;  1 drivers
v0000000002fb5230_0 .net *"_s222", 0 0, L_0000000002ec3750;  1 drivers
v0000000002fb4b50_0 .net *"_s225", 0 0, L_0000000002fc2250;  1 drivers
v0000000002fb3890_0 .net *"_s226", 0 0, L_0000000002ec37c0;  1 drivers
v0000000002fb3930_0 .net *"_s228", 0 0, L_0000000002ec3de0;  1 drivers
v0000000002fb36b0_0 .net *"_s233", 0 0, L_0000000002fc2430;  1 drivers
v0000000002fb48d0_0 .net *"_s235", 0 0, L_0000000002fc24d0;  1 drivers
v0000000002fb4c90_0 .net *"_s236", 0 0, L_0000000002ec39f0;  1 drivers
v0000000002fb43d0_0 .net *"_s238", 0 0, L_0000000002ec3830;  1 drivers
v0000000002fb4dd0_0 .net *"_s241", 0 0, L_0000000002fc2570;  1 drivers
v0000000002fb4f10_0 .net *"_s242", 0 0, L_0000000002ec3e50;  1 drivers
v0000000002fb5050_0 .net *"_s245", 0 0, L_0000000002fbfe10;  1 drivers
v0000000002fb4470_0 .net *"_s246", 0 0, L_0000000002ec3b40;  1 drivers
v0000000002fb45b0_0 .net *"_s251", 0 0, L_0000000002fbfeb0;  1 drivers
v0000000002fb52d0_0 .net *"_s253", 0 0, L_0000000002fbfff0;  1 drivers
v0000000002fb4790_0 .net *"_s254", 0 0, L_0000000002ec3bb0;  1 drivers
v0000000002fb5410_0 .net *"_s257", 0 0, L_0000000002fc38d0;  1 drivers
v0000000002fb54b0_0 .net *"_s258", 0 0, L_0000000002ec3670;  1 drivers
v0000000002fb3d90_0 .net *"_s260", 0 0, L_0000000002ec3600;  1 drivers
v0000000002fb5af0_0 .net *"_s263", 0 0, L_0000000002fc4c30;  1 drivers
v0000000002fb55f0_0 .net *"_s264", 0 0, L_0000000002ec3c20;  1 drivers
v0000000002fb4650_0 .net *"_s266", 0 0, L_0000000002ec3590;  1 drivers
v0000000002fb46f0_0 .net *"_s27", 0 0, L_0000000002fc13f0;  1 drivers
v0000000002fb3f70_0 .net *"_s271", 0 0, L_0000000002fc27f0;  1 drivers
v0000000002fb4830_0 .net *"_s273", 0 0, L_0000000002fc3c90;  1 drivers
v0000000002fb4970_0 .net *"_s274", 0 0, L_0000000002ec3360;  1 drivers
v0000000002fb4a10_0 .net *"_s277", 0 0, L_0000000002fc3ab0;  1 drivers
v0000000002fb57d0_0 .net *"_s278", 0 0, L_0000000002ec3440;  1 drivers
v0000000002fb3a70_0 .net *"_s28", 0 0, L_0000000002ec1b20;  1 drivers
v0000000002fb5d70_0 .net *"_s280", 0 0, L_0000000002ec38a0;  1 drivers
v0000000002fb5870_0 .net *"_s283", 0 0, L_0000000002fc3b50;  1 drivers
v0000000002fb59b0_0 .net *"_s284", 0 0, L_0000000002ec3910;  1 drivers
v0000000002fb5a50_0 .net *"_s289", 0 0, L_0000000002fc3510;  1 drivers
v0000000002fb5c30_0 .net *"_s291", 0 0, L_0000000002fc45f0;  1 drivers
v0000000002fb5cd0_0 .net *"_s292", 0 0, L_0000000002ec31a0;  1 drivers
v0000000002fb3c50_0 .net *"_s295", 0 0, L_0000000002fc42d0;  1 drivers
v0000000002fb3750_0 .net *"_s296", 0 0, L_0000000002ec3c90;  1 drivers
v0000000002fb3b10_0 .net *"_s299", 0 0, L_0000000002fc29d0;  1 drivers
v0000000002fb3bb0_0 .net *"_s3", 0 0, L_0000000002fc08b0;  1 drivers
v0000000002fb6ef0_0 .net *"_s300", 0 0, L_0000000002ec3f30;  1 drivers
v0000000002fb5ff0_0 .net *"_s302", 0 0, L_0000000002ec3d00;  1 drivers
v0000000002fb75d0_0 .net *"_s308", 0 0, L_0000000002fc26b0;  1 drivers
v0000000002fb7ad0_0 .net *"_s31", 0 0, L_0000000002fc0e50;  1 drivers
v0000000002fb6590_0 .net *"_s310", 0 0, L_0000000002fc4870;  1 drivers
v0000000002fb6bd0_0 .net *"_s311", 0 0, L_0000000002ec3980;  1 drivers
v0000000002fb6770_0 .net *"_s314", 0 0, L_0000000002fc2930;  1 drivers
v0000000002fb6e50_0 .net *"_s315", 0 0, L_0000000002ec3a60;  1 drivers
v0000000002fb7990_0 .net *"_s318", 0 0, L_0000000002fc3a10;  1 drivers
v0000000002fb7cb0_0 .net *"_s319", 0 0, L_0000000002ec34b0;  1 drivers
v0000000002fb6b30_0 .net *"_s32", 0 0, L_0000000002ec1c00;  1 drivers
v0000000002fb8570_0 .net *"_s34", 0 0, L_0000000002ec1ce0;  1 drivers
v0000000002fb8250_0 .net *"_s37", 0 0, L_0000000002fc0ef0;  1 drivers
v0000000002fb82f0_0 .net *"_s38", 0 0, L_0000000002ec1420;  1 drivers
v0000000002fb7d50_0 .net *"_s4", 0 0, L_0000000002ec1dc0;  1 drivers
v0000000002fb6db0_0 .net *"_s40", 0 0, L_0000000002ec1d50;  1 drivers
v0000000002fb7a30_0 .net *"_s43", 0 0, L_0000000002fc0590;  1 drivers
v0000000002fb7b70_0 .net *"_s44", 0 0, L_0000000002ec1ff0;  1 drivers
v0000000002fb6f90_0 .net *"_s49", 0 0, L_0000000002fc09f0;  1 drivers
v0000000002fb7030_0 .net *"_s50", 0 0, L_0000000002ec1ea0;  1 drivers
v0000000002fb7670_0 .net *"_s53", 0 0, L_0000000002fc1d50;  1 drivers
v0000000002fb7530_0 .net *"_s54", 0 0, L_0000000002ec1490;  1 drivers
v0000000002fb6d10_0 .net *"_s56", 0 0, L_0000000002ec1e30;  1 drivers
v0000000002fb8110_0 .net *"_s59", 0 0, L_0000000002fc1fd0;  1 drivers
v0000000002fb6c70_0 .net *"_s60", 0 0, L_0000000002ec1f80;  1 drivers
v0000000002fb7c10_0 .net *"_s63", 0 0, L_0000000002fc1210;  1 drivers
v0000000002fb7710_0 .net *"_s64", 0 0, L_0000000002ec1570;  1 drivers
v0000000002fb63b0_0 .net *"_s66", 0 0, L_0000000002ec2b30;  1 drivers
v0000000002fb70d0_0 .net *"_s7", 0 0, L_0000000002fc0db0;  1 drivers
v0000000002fb7170_0 .net *"_s71", 0 0, L_0000000002fc0450;  1 drivers
v0000000002fb81b0_0 .net *"_s72", 0 0, L_0000000002ec2a50;  1 drivers
v0000000002fb7350_0 .net *"_s75", 0 0, L_0000000002fc06d0;  1 drivers
v0000000002fb6950_0 .net *"_s76", 0 0, L_0000000002ec2970;  1 drivers
v0000000002fb5f50_0 .net *"_s78", 0 0, L_0000000002ec27b0;  1 drivers
v0000000002fb7210_0 .net *"_s8", 0 0, L_0000000002ec1880;  1 drivers
v0000000002fb7fd0_0 .net *"_s81", 0 0, L_0000000002fc0130;  1 drivers
v0000000002fb78f0_0 .net *"_s82", 0 0, L_0000000002ec2190;  1 drivers
v0000000002fb7df0_0 .net *"_s85", 0 0, L_0000000002fc1490;  1 drivers
v0000000002fb6a90_0 .net *"_s86", 0 0, L_0000000002ec2e40;  1 drivers
v0000000002fb8390_0 .net *"_s91", 0 0, L_0000000002fc2070;  1 drivers
v0000000002fb72b0_0 .net *"_s92", 0 0, L_0000000002ec29e0;  1 drivers
v0000000002fb6310_0 .net *"_s95", 0 0, L_0000000002fc0310;  1 drivers
v0000000002fb6450_0 .net *"_s96", 0 0, L_0000000002ec2900;  1 drivers
v0000000002fb8430_0 .net *"_s99", 0 0, L_0000000002fc0810;  1 drivers
L_0000000002fc08b0 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc0db0 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc04f0 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc1ad0 .part o0000000002f1f1d8, 3, 1;
L_0000000002fc13f0 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc0e50 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc0ef0 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc0590 .part o0000000002f1f1d8, 3, 1;
L_0000000002fc09f0 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc1d50 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc1fd0 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc1210 .part o0000000002f1f1d8, 3, 1;
L_0000000002fc0450 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc06d0 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc0130 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc1490 .part o0000000002f1f1d8, 3, 1;
L_0000000002fc2070 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc0310 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc0810 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc1b70 .part o0000000002f1f1d8, 3, 1;
L_0000000002fc0950 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc2390 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc0f90 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc15d0 .part o0000000002f1f1d8, 3, 1;
L_0000000002fc22f0 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc0a90 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc1030 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc1990 .part o0000000002f1f1d8, 3, 1;
L_0000000002fc0270 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc21b0 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc1670 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc1710 .part o0000000002f1f1d8, 3, 1;
L_0000000002fbff50 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc0b30 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc1c10 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc10d0 .part o0000000002f1f1d8, 3, 1;
L_0000000002fc1170 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc12b0 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc1df0 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc17b0 .part o0000000002f1f1d8, 3, 1;
L_0000000002fc18f0 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc1cb0 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc1e90 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc2250 .part o0000000002f1f1d8, 3, 1;
L_0000000002fc2430 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc24d0 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc2570 .part o0000000002f1f1d8, 2, 1;
L_0000000002fbfe10 .part o0000000002f1f1d8, 3, 1;
L_0000000002fbfeb0 .part o0000000002f1f1d8, 0, 1;
L_0000000002fbfff0 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc38d0 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc4c30 .part o0000000002f1f1d8, 3, 1;
L_0000000002fc27f0 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc3c90 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc3ab0 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc3b50 .part o0000000002f1f1d8, 3, 1;
L_0000000002fc3510 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc45f0 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc42d0 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc29d0 .part o0000000002f1f1d8, 3, 1;
LS_0000000002fc3650_0_0 .concat8 [ 1 1 1 1], L_0000000002ec1c70, L_0000000002ec1ff0, L_0000000002ec2b30, L_0000000002ec2e40;
LS_0000000002fc3650_0_4 .concat8 [ 1 1 1 1], L_0000000002ec23c0, L_0000000002ec2c80, L_0000000002ec2580, L_0000000002ec2f90;
LS_0000000002fc3650_0_8 .concat8 [ 1 1 1 1], L_0000000002ec24a0, L_0000000002ec33d0, L_0000000002ec3de0, L_0000000002ec3b40;
LS_0000000002fc3650_0_12 .concat8 [ 1 1 1 1], L_0000000002ec3590, L_0000000002ec3910, L_0000000002ec3d00, L_0000000002ec34b0;
L_0000000002fc3650 .concat8 [ 4 4 4 4], LS_0000000002fc3650_0_0, LS_0000000002fc3650_0_4, LS_0000000002fc3650_0_8, LS_0000000002fc3650_0_12;
L_0000000002fc26b0 .part o0000000002f1f1d8, 0, 1;
L_0000000002fc4870 .part o0000000002f1f1d8, 1, 1;
L_0000000002fc2930 .part o0000000002f1f1d8, 2, 1;
L_0000000002fc3a10 .part o0000000002f1f1d8, 3, 1;
S_0000000002f85e40 .scope module, "WD" "WriteDecoder_4_16" 2 9, 7 1 0, S_000000000085bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId"
    .port_info 1 /INPUT 1 "WriteReg"
    .port_info 2 /OUTPUT 16 "Wordline"
L_0000000002ec3ad0 .functor NOT 1, L_0000000002fc3790, C4<0>, C4<0>, C4<0>;
L_0000000002ec3fa0 .functor NOT 1, L_0000000002fc2cf0, C4<0>, C4<0>, C4<0>;
L_0000000002ec3d70 .functor AND 1, L_0000000002ec3ad0, L_0000000002ec3fa0, C4<1>, C4<1>;
L_0000000002ec3ec0 .functor NOT 1, L_0000000002fc4910, C4<0>, C4<0>, C4<0>;
L_0000000002ec4010 .functor AND 1, L_0000000002ec3d70, L_0000000002ec3ec0, C4<1>, C4<1>;
L_0000000002ec3130 .functor NOT 1, L_0000000002fc2ed0, C4<0>, C4<0>, C4<0>;
L_0000000002ec3210 .functor AND 1, L_0000000002ec4010, L_0000000002ec3130, C4<1>, C4<1>;
L_0000000002ec32f0 .functor NOT 1, L_0000000002fc3bf0, C4<0>, C4<0>, C4<0>;
L_0000000002ec3520 .functor NOT 1, L_0000000002fc2c50, C4<0>, C4<0>, C4<0>;
L_00000000030084f0 .functor AND 1, L_0000000002ec32f0, L_0000000002ec3520, C4<1>, C4<1>;
L_0000000003007840 .functor NOT 1, L_0000000002fc4050, C4<0>, C4<0>, C4<0>;
L_0000000003007d80 .functor AND 1, L_00000000030084f0, L_0000000003007840, C4<1>, C4<1>;
L_00000000030083a0 .functor AND 1, L_0000000003007d80, L_0000000002fc3010, C4<1>, C4<1>;
L_0000000003007290 .functor NOT 1, L_0000000002fc3d30, C4<0>, C4<0>, C4<0>;
L_00000000030077d0 .functor NOT 1, L_0000000002fc3470, C4<0>, C4<0>, C4<0>;
L_0000000003008480 .functor AND 1, L_0000000003007290, L_00000000030077d0, C4<1>, C4<1>;
L_0000000003006f80 .functor AND 1, L_0000000003008480, L_0000000002fc2890, C4<1>, C4<1>;
L_0000000003007060 .functor NOT 1, L_0000000002fc33d0, C4<0>, C4<0>, C4<0>;
L_0000000003007140 .functor AND 1, L_0000000003006f80, L_0000000003007060, C4<1>, C4<1>;
L_00000000030071b0 .functor NOT 1, L_0000000002fc2a70, C4<0>, C4<0>, C4<0>;
L_00000000030078b0 .functor NOT 1, L_0000000002fc4690, C4<0>, C4<0>, C4<0>;
L_0000000003007c30 .functor AND 1, L_00000000030071b0, L_00000000030078b0, C4<1>, C4<1>;
L_0000000003008640 .functor AND 1, L_0000000003007c30, L_0000000002fc2b10, C4<1>, C4<1>;
L_0000000003008720 .functor AND 1, L_0000000003008640, L_0000000002fc3dd0, C4<1>, C4<1>;
L_0000000003008950 .functor NOT 1, L_0000000002fc35b0, C4<0>, C4<0>, C4<0>;
L_00000000030086b0 .functor AND 1, L_0000000003008950, L_0000000002fc2e30, C4<1>, C4<1>;
L_0000000003008170 .functor NOT 1, L_0000000002fc36f0, C4<0>, C4<0>, C4<0>;
L_00000000030075a0 .functor AND 1, L_00000000030086b0, L_0000000003008170, C4<1>, C4<1>;
L_0000000003007ca0 .functor NOT 1, L_0000000002fc4230, C4<0>, C4<0>, C4<0>;
L_0000000003007300 .functor AND 1, L_00000000030075a0, L_0000000003007ca0, C4<1>, C4<1>;
L_0000000003007370 .functor NOT 1, L_0000000002fc3330, C4<0>, C4<0>, C4<0>;
L_0000000003007b50 .functor AND 1, L_0000000003007370, L_0000000002fc49b0, C4<1>, C4<1>;
L_0000000003008410 .functor NOT 1, L_0000000002fc2bb0, C4<0>, C4<0>, C4<0>;
L_0000000003006ea0 .functor AND 1, L_0000000003007b50, L_0000000003008410, C4<1>, C4<1>;
L_0000000003006f10 .functor AND 1, L_0000000003006ea0, L_0000000002fc3e70, C4<1>, C4<1>;
L_0000000003008250 .functor NOT 1, L_0000000002fc3830, C4<0>, C4<0>, C4<0>;
L_00000000030074c0 .functor AND 1, L_0000000003008250, L_0000000002fc3f10, C4<1>, C4<1>;
L_0000000003008020 .functor AND 1, L_00000000030074c0, L_0000000002fc30b0, C4<1>, C4<1>;
L_0000000003008090 .functor NOT 1, L_0000000002fc3970, C4<0>, C4<0>, C4<0>;
L_0000000003008870 .functor AND 1, L_0000000003008020, L_0000000003008090, C4<1>, C4<1>;
L_0000000003007df0 .functor NOT 1, L_0000000002fc2f70, C4<0>, C4<0>, C4<0>;
L_0000000003007a00 .functor AND 1, L_0000000003007df0, L_0000000002fc4b90, C4<1>, C4<1>;
L_0000000003008560 .functor AND 1, L_0000000003007a00, L_0000000002fc3fb0, C4<1>, C4<1>;
L_0000000003007d10 .functor AND 1, L_0000000003008560, L_0000000002fc40f0, C4<1>, C4<1>;
L_0000000003008100 .functor NOT 1, L_0000000002fc4370, C4<0>, C4<0>, C4<0>;
L_0000000003007bc0 .functor AND 1, L_0000000002fc4190, L_0000000003008100, C4<1>, C4<1>;
L_0000000003007760 .functor NOT 1, L_0000000002fc3290, C4<0>, C4<0>, C4<0>;
L_00000000030089c0 .functor AND 1, L_0000000003007bc0, L_0000000003007760, C4<1>, C4<1>;
L_0000000003008a30 .functor NOT 1, L_0000000002fc4410, C4<0>, C4<0>, C4<0>;
L_0000000003006ff0 .functor AND 1, L_00000000030089c0, L_0000000003008a30, C4<1>, C4<1>;
L_0000000003007e60 .functor NOT 1, L_0000000002fc4a50, C4<0>, C4<0>, C4<0>;
L_0000000003007990 .functor AND 1, L_0000000002fc44b0, L_0000000003007e60, C4<1>, C4<1>;
L_0000000003007ed0 .functor NOT 1, L_0000000002fc2d90, C4<0>, C4<0>, C4<0>;
L_0000000003007680 .functor AND 1, L_0000000003007990, L_0000000003007ed0, C4<1>, C4<1>;
L_00000000030070d0 .functor AND 1, L_0000000003007680, L_0000000002fc4730, C4<1>, C4<1>;
L_00000000030076f0 .functor NOT 1, L_0000000002fc47d0, C4<0>, C4<0>, C4<0>;
L_0000000003007f40 .functor AND 1, L_0000000002fc4550, L_00000000030076f0, C4<1>, C4<1>;
L_0000000003007920 .functor AND 1, L_0000000003007f40, L_0000000002fc4af0, C4<1>, C4<1>;
L_00000000030085d0 .functor NOT 1, L_0000000002fc4cd0, C4<0>, C4<0>, C4<0>;
L_0000000003007a70 .functor AND 1, L_0000000003007920, L_00000000030085d0, C4<1>, C4<1>;
L_0000000003007530 .functor NOT 1, L_0000000002fc4d70, C4<0>, C4<0>, C4<0>;
L_0000000003007220 .functor AND 1, L_0000000002fc3150, L_0000000003007530, C4<1>, C4<1>;
L_0000000003008790 .functor AND 1, L_0000000003007220, L_0000000002fc2610, C4<1>, C4<1>;
L_0000000003007fb0 .functor AND 1, L_0000000003008790, L_0000000002fc2750, C4<1>, C4<1>;
L_0000000003008800 .functor AND 1, L_0000000002fc31f0, L_0000000002fc65d0, C4<1>, C4<1>;
L_00000000030073e0 .functor NOT 1, L_0000000002fc6df0, C4<0>, C4<0>, C4<0>;
L_00000000030081e0 .functor AND 1, L_0000000003008800, L_00000000030073e0, C4<1>, C4<1>;
L_0000000003007ae0 .functor NOT 1, L_0000000002fc6ad0, C4<0>, C4<0>, C4<0>;
L_00000000030082c0 .functor AND 1, L_00000000030081e0, L_0000000003007ae0, C4<1>, C4<1>;
L_0000000003008330 .functor AND 1, L_0000000002fc6e90, L_0000000002fc6c10, C4<1>, C4<1>;
L_0000000003007450 .functor NOT 1, L_0000000002fc5f90, C4<0>, C4<0>, C4<0>;
L_00000000030088e0 .functor AND 1, L_0000000003008330, L_0000000003007450, C4<1>, C4<1>;
L_0000000003007610 .functor AND 1, L_00000000030088e0, L_0000000002fc5090, C4<1>, C4<1>;
L_0000000003008bf0 .functor AND 1, L_0000000002fc5130, L_0000000002fc6490, C4<1>, C4<1>;
L_0000000003008aa0 .functor AND 1, L_0000000003008bf0, L_0000000002fc5810, C4<1>, C4<1>;
L_0000000003008d40 .functor NOT 1, L_0000000002fc6530, C4<0>, C4<0>, C4<0>;
L_0000000003008b10 .functor AND 1, L_0000000003008aa0, L_0000000003008d40, C4<1>, C4<1>;
L_0000000003008db0 .functor AND 1, L_0000000002fc6350, L_0000000002fc7110, C4<1>, C4<1>;
L_0000000003008c60 .functor AND 1, L_0000000003008db0, L_0000000002fc7430, C4<1>, C4<1>;
L_0000000003008b80 .functor AND 1, L_0000000003008c60, L_0000000002fc5950, C4<1>, C4<1>;
v0000000002fb7e90_0 .net "Int_Wordline", 15 0, L_0000000002fc6f30;  1 drivers
v0000000002fb69f0_0 .net "RegId", 3 0, o0000000002f20dc8;  alias, 0 drivers
v0000000002fb7f30_0 .net "Wordline", 15 0, L_0000000002fc5630;  alias, 1 drivers
v0000000002fb5e10_0 .net "WriteReg", 0 0, o0000000002f20e28;  alias, 0 drivers
v0000000002fb73f0_0 .net *"_s10", 0 0, L_0000000002ec3d70;  1 drivers
v0000000002fb7490_0 .net *"_s100", 0 0, L_0000000003008170;  1 drivers
v0000000002fb77b0_0 .net *"_s102", 0 0, L_00000000030075a0;  1 drivers
v0000000002fb7850_0 .net *"_s105", 0 0, L_0000000002fc4230;  1 drivers
v0000000002fb8070_0 .net *"_s106", 0 0, L_0000000003007ca0;  1 drivers
v0000000002fb84d0_0 .net *"_s108", 0 0, L_0000000003007300;  1 drivers
v0000000002fb6810_0 .net *"_s113", 0 0, L_0000000002fc3330;  1 drivers
v0000000002fb68b0_0 .net *"_s114", 0 0, L_0000000003007370;  1 drivers
v0000000002fb6090_0 .net *"_s117", 0 0, L_0000000002fc49b0;  1 drivers
v0000000002fb5eb0_0 .net *"_s118", 0 0, L_0000000003007b50;  1 drivers
v0000000002fb6130_0 .net *"_s121", 0 0, L_0000000002fc2bb0;  1 drivers
v0000000002fb61d0_0 .net *"_s122", 0 0, L_0000000003008410;  1 drivers
v0000000002fb6270_0 .net *"_s124", 0 0, L_0000000003006ea0;  1 drivers
v0000000002fb64f0_0 .net *"_s127", 0 0, L_0000000002fc3e70;  1 drivers
v0000000002fb6630_0 .net *"_s128", 0 0, L_0000000003006f10;  1 drivers
v0000000002fb66d0_0 .net *"_s13", 0 0, L_0000000002fc4910;  1 drivers
v0000000002fba870_0 .net *"_s133", 0 0, L_0000000002fc3830;  1 drivers
v0000000002fb9ab0_0 .net *"_s134", 0 0, L_0000000003008250;  1 drivers
v0000000002fb93d0_0 .net *"_s137", 0 0, L_0000000002fc3f10;  1 drivers
v0000000002fba9b0_0 .net *"_s138", 0 0, L_00000000030074c0;  1 drivers
v0000000002fb9010_0 .net *"_s14", 0 0, L_0000000002ec3ec0;  1 drivers
v0000000002fb8ed0_0 .net *"_s141", 0 0, L_0000000002fc30b0;  1 drivers
v0000000002fbab90_0 .net *"_s142", 0 0, L_0000000003008020;  1 drivers
v0000000002fb8e30_0 .net *"_s145", 0 0, L_0000000002fc3970;  1 drivers
v0000000002fb9970_0 .net *"_s146", 0 0, L_0000000003008090;  1 drivers
v0000000002fb8cf0_0 .net *"_s148", 0 0, L_0000000003008870;  1 drivers
v0000000002fb8d90_0 .net *"_s153", 0 0, L_0000000002fc2f70;  1 drivers
v0000000002fb9d30_0 .net *"_s154", 0 0, L_0000000003007df0;  1 drivers
v0000000002fb9dd0_0 .net *"_s157", 0 0, L_0000000002fc4b90;  1 drivers
v0000000002fb9e70_0 .net *"_s158", 0 0, L_0000000003007a00;  1 drivers
v0000000002fb8750_0 .net *"_s16", 0 0, L_0000000002ec4010;  1 drivers
v0000000002fb8f70_0 .net *"_s161", 0 0, L_0000000002fc3fb0;  1 drivers
v0000000002fb96f0_0 .net *"_s162", 0 0, L_0000000003008560;  1 drivers
v0000000002fb87f0_0 .net *"_s165", 0 0, L_0000000002fc40f0;  1 drivers
v0000000002fb9f10_0 .net *"_s166", 0 0, L_0000000003007d10;  1 drivers
v0000000002fba2d0_0 .net *"_s171", 0 0, L_0000000002fc4190;  1 drivers
v0000000002fb90b0_0 .net *"_s173", 0 0, L_0000000002fc4370;  1 drivers
v0000000002fb9470_0 .net *"_s174", 0 0, L_0000000003008100;  1 drivers
v0000000002fb9150_0 .net *"_s176", 0 0, L_0000000003007bc0;  1 drivers
v0000000002fb9650_0 .net *"_s179", 0 0, L_0000000002fc3290;  1 drivers
v0000000002fba190_0 .net *"_s180", 0 0, L_0000000003007760;  1 drivers
v0000000002fba4b0_0 .net *"_s182", 0 0, L_00000000030089c0;  1 drivers
v0000000002fb9330_0 .net *"_s185", 0 0, L_0000000002fc4410;  1 drivers
v0000000002fbad70_0 .net *"_s186", 0 0, L_0000000003008a30;  1 drivers
v0000000002fbaa50_0 .net *"_s188", 0 0, L_0000000003006ff0;  1 drivers
v0000000002fbaaf0_0 .net *"_s19", 0 0, L_0000000002fc2ed0;  1 drivers
v0000000002fba550_0 .net *"_s193", 0 0, L_0000000002fc44b0;  1 drivers
v0000000002fb95b0_0 .net *"_s195", 0 0, L_0000000002fc4a50;  1 drivers
v0000000002fba230_0 .net *"_s196", 0 0, L_0000000003007e60;  1 drivers
v0000000002fba370_0 .net *"_s198", 0 0, L_0000000003007990;  1 drivers
v0000000002fb9790_0 .net *"_s20", 0 0, L_0000000002ec3130;  1 drivers
v0000000002fb9830_0 .net *"_s201", 0 0, L_0000000002fc2d90;  1 drivers
v0000000002fb9fb0_0 .net *"_s202", 0 0, L_0000000003007ed0;  1 drivers
v0000000002fba050_0 .net *"_s204", 0 0, L_0000000003007680;  1 drivers
v0000000002fb9510_0 .net *"_s207", 0 0, L_0000000002fc4730;  1 drivers
v0000000002fba910_0 .net *"_s208", 0 0, L_00000000030070d0;  1 drivers
v0000000002fb98d0_0 .net *"_s213", 0 0, L_0000000002fc4550;  1 drivers
v0000000002fba410_0 .net *"_s215", 0 0, L_0000000002fc47d0;  1 drivers
v0000000002fba0f0_0 .net *"_s216", 0 0, L_00000000030076f0;  1 drivers
v0000000002fb8bb0_0 .net *"_s218", 0 0, L_0000000003007f40;  1 drivers
v0000000002fb9a10_0 .net *"_s22", 0 0, L_0000000002ec3210;  1 drivers
v0000000002fb9b50_0 .net *"_s221", 0 0, L_0000000002fc4af0;  1 drivers
v0000000002fbac30_0 .net *"_s222", 0 0, L_0000000003007920;  1 drivers
v0000000002fb9bf0_0 .net *"_s225", 0 0, L_0000000002fc4cd0;  1 drivers
v0000000002fb91f0_0 .net *"_s226", 0 0, L_00000000030085d0;  1 drivers
v0000000002fb8890_0 .net *"_s228", 0 0, L_0000000003007a70;  1 drivers
v0000000002fbacd0_0 .net *"_s233", 0 0, L_0000000002fc3150;  1 drivers
v0000000002fb8610_0 .net *"_s235", 0 0, L_0000000002fc4d70;  1 drivers
v0000000002fb9c90_0 .net *"_s236", 0 0, L_0000000003007530;  1 drivers
v0000000002fb9290_0 .net *"_s238", 0 0, L_0000000003007220;  1 drivers
v0000000002fba5f0_0 .net *"_s241", 0 0, L_0000000002fc2610;  1 drivers
v0000000002fb8930_0 .net *"_s242", 0 0, L_0000000003008790;  1 drivers
v0000000002fba690_0 .net *"_s245", 0 0, L_0000000002fc2750;  1 drivers
v0000000002fba730_0 .net *"_s246", 0 0, L_0000000003007fb0;  1 drivers
v0000000002fba7d0_0 .net *"_s251", 0 0, L_0000000002fc31f0;  1 drivers
v0000000002fb89d0_0 .net *"_s253", 0 0, L_0000000002fc65d0;  1 drivers
v0000000002fb86b0_0 .net *"_s254", 0 0, L_0000000003008800;  1 drivers
v0000000002fb8a70_0 .net *"_s257", 0 0, L_0000000002fc6df0;  1 drivers
v0000000002fb8b10_0 .net *"_s258", 0 0, L_00000000030073e0;  1 drivers
v0000000002fb8c50_0 .net *"_s260", 0 0, L_00000000030081e0;  1 drivers
v0000000002fbcd50_0 .net *"_s263", 0 0, L_0000000002fc6ad0;  1 drivers
v0000000002fbc990_0 .net *"_s264", 0 0, L_0000000003007ae0;  1 drivers
v0000000002fbbdb0_0 .net *"_s266", 0 0, L_00000000030082c0;  1 drivers
v0000000002fbb810_0 .net *"_s27", 0 0, L_0000000002fc3bf0;  1 drivers
v0000000002fbcf30_0 .net *"_s271", 0 0, L_0000000002fc6e90;  1 drivers
v0000000002fbb770_0 .net *"_s273", 0 0, L_0000000002fc6c10;  1 drivers
v0000000002fbb8b0_0 .net *"_s274", 0 0, L_0000000003008330;  1 drivers
v0000000002fbd1b0_0 .net *"_s277", 0 0, L_0000000002fc5f90;  1 drivers
v0000000002fbce90_0 .net *"_s278", 0 0, L_0000000003007450;  1 drivers
v0000000002fbbf90_0 .net *"_s28", 0 0, L_0000000002ec32f0;  1 drivers
v0000000002fbb090_0 .net *"_s280", 0 0, L_00000000030088e0;  1 drivers
v0000000002fbd070_0 .net *"_s283", 0 0, L_0000000002fc5090;  1 drivers
v0000000002fbd430_0 .net *"_s284", 0 0, L_0000000003007610;  1 drivers
v0000000002fbba90_0 .net *"_s289", 0 0, L_0000000002fc5130;  1 drivers
v0000000002fbd570_0 .net *"_s291", 0 0, L_0000000002fc6490;  1 drivers
v0000000002fbcad0_0 .net *"_s292", 0 0, L_0000000003008bf0;  1 drivers
v0000000002fbd250_0 .net *"_s295", 0 0, L_0000000002fc5810;  1 drivers
v0000000002fbc850_0 .net *"_s296", 0 0, L_0000000003008aa0;  1 drivers
v0000000002fbcb70_0 .net *"_s299", 0 0, L_0000000002fc6530;  1 drivers
v0000000002fbc8f0_0 .net *"_s3", 0 0, L_0000000002fc3790;  1 drivers
v0000000002fbc350_0 .net *"_s300", 0 0, L_0000000003008d40;  1 drivers
v0000000002fbc5d0_0 .net *"_s302", 0 0, L_0000000003008b10;  1 drivers
v0000000002fbb950_0 .net *"_s308", 0 0, L_0000000002fc6350;  1 drivers
v0000000002fbcc10_0 .net *"_s31", 0 0, L_0000000002fc2c50;  1 drivers
v0000000002fbbef0_0 .net *"_s310", 0 0, L_0000000002fc7110;  1 drivers
v0000000002fbc3f0_0 .net *"_s311", 0 0, L_0000000003008db0;  1 drivers
v0000000002fbb3b0_0 .net *"_s314", 0 0, L_0000000002fc7430;  1 drivers
v0000000002fbc210_0 .net *"_s315", 0 0, L_0000000003008c60;  1 drivers
v0000000002fbb9f0_0 .net *"_s318", 0 0, L_0000000002fc5950;  1 drivers
v0000000002fbb130_0 .net *"_s319", 0 0, L_0000000003008b80;  1 drivers
v0000000002fbc490_0 .net *"_s32", 0 0, L_0000000002ec3520;  1 drivers
L_0000000003009af8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002fbc2b0_0 .net/2u *"_s321", 15 0, L_0000000003009af8;  1 drivers
v0000000002fbc530_0 .net *"_s34", 0 0, L_00000000030084f0;  1 drivers
v0000000002fbd2f0_0 .net *"_s37", 0 0, L_0000000002fc4050;  1 drivers
v0000000002fbbb30_0 .net *"_s38", 0 0, L_0000000003007840;  1 drivers
v0000000002fbccb0_0 .net *"_s4", 0 0, L_0000000002ec3ad0;  1 drivers
v0000000002fbaeb0_0 .net *"_s40", 0 0, L_0000000003007d80;  1 drivers
v0000000002fbbd10_0 .net *"_s43", 0 0, L_0000000002fc3010;  1 drivers
v0000000002fbb270_0 .net *"_s44", 0 0, L_00000000030083a0;  1 drivers
v0000000002fbb1d0_0 .net *"_s49", 0 0, L_0000000002fc3d30;  1 drivers
v0000000002fbcdf0_0 .net *"_s50", 0 0, L_0000000003007290;  1 drivers
v0000000002fbbbd0_0 .net *"_s53", 0 0, L_0000000002fc3470;  1 drivers
v0000000002fbb310_0 .net *"_s54", 0 0, L_00000000030077d0;  1 drivers
v0000000002fbcfd0_0 .net *"_s56", 0 0, L_0000000003008480;  1 drivers
v0000000002fbb450_0 .net *"_s59", 0 0, L_0000000002fc2890;  1 drivers
v0000000002fbd110_0 .net *"_s60", 0 0, L_0000000003006f80;  1 drivers
v0000000002fbb4f0_0 .net *"_s63", 0 0, L_0000000002fc33d0;  1 drivers
v0000000002fbc670_0 .net *"_s64", 0 0, L_0000000003007060;  1 drivers
v0000000002fbc710_0 .net *"_s66", 0 0, L_0000000003007140;  1 drivers
v0000000002fbbe50_0 .net *"_s7", 0 0, L_0000000002fc2cf0;  1 drivers
v0000000002fbd390_0 .net *"_s71", 0 0, L_0000000002fc2a70;  1 drivers
v0000000002fbb630_0 .net *"_s72", 0 0, L_00000000030071b0;  1 drivers
v0000000002fbd4d0_0 .net *"_s75", 0 0, L_0000000002fc4690;  1 drivers
v0000000002fbbc70_0 .net *"_s76", 0 0, L_00000000030078b0;  1 drivers
v0000000002fbca30_0 .net *"_s78", 0 0, L_0000000003007c30;  1 drivers
v0000000002fbae10_0 .net *"_s8", 0 0, L_0000000002ec3fa0;  1 drivers
v0000000002fbc7b0_0 .net *"_s81", 0 0, L_0000000002fc2b10;  1 drivers
v0000000002fbaf50_0 .net *"_s82", 0 0, L_0000000003008640;  1 drivers
v0000000002fbb590_0 .net *"_s85", 0 0, L_0000000002fc3dd0;  1 drivers
v0000000002fbaff0_0 .net *"_s86", 0 0, L_0000000003008720;  1 drivers
v0000000002fbb6d0_0 .net *"_s91", 0 0, L_0000000002fc35b0;  1 drivers
v0000000002fbc030_0 .net *"_s92", 0 0, L_0000000003008950;  1 drivers
v0000000002fbc0d0_0 .net *"_s95", 0 0, L_0000000002fc2e30;  1 drivers
v0000000002fbc170_0 .net *"_s96", 0 0, L_00000000030086b0;  1 drivers
v0000000002fbeab0_0 .net *"_s99", 0 0, L_0000000002fc36f0;  1 drivers
L_0000000002fc3790 .part o0000000002f20dc8, 0, 1;
L_0000000002fc2cf0 .part o0000000002f20dc8, 1, 1;
L_0000000002fc4910 .part o0000000002f20dc8, 2, 1;
L_0000000002fc2ed0 .part o0000000002f20dc8, 3, 1;
L_0000000002fc3bf0 .part o0000000002f20dc8, 0, 1;
L_0000000002fc2c50 .part o0000000002f20dc8, 1, 1;
L_0000000002fc4050 .part o0000000002f20dc8, 2, 1;
L_0000000002fc3010 .part o0000000002f20dc8, 3, 1;
L_0000000002fc3d30 .part o0000000002f20dc8, 0, 1;
L_0000000002fc3470 .part o0000000002f20dc8, 1, 1;
L_0000000002fc2890 .part o0000000002f20dc8, 2, 1;
L_0000000002fc33d0 .part o0000000002f20dc8, 3, 1;
L_0000000002fc2a70 .part o0000000002f20dc8, 0, 1;
L_0000000002fc4690 .part o0000000002f20dc8, 1, 1;
L_0000000002fc2b10 .part o0000000002f20dc8, 2, 1;
L_0000000002fc3dd0 .part o0000000002f20dc8, 3, 1;
L_0000000002fc35b0 .part o0000000002f20dc8, 0, 1;
L_0000000002fc2e30 .part o0000000002f20dc8, 1, 1;
L_0000000002fc36f0 .part o0000000002f20dc8, 2, 1;
L_0000000002fc4230 .part o0000000002f20dc8, 3, 1;
L_0000000002fc3330 .part o0000000002f20dc8, 0, 1;
L_0000000002fc49b0 .part o0000000002f20dc8, 1, 1;
L_0000000002fc2bb0 .part o0000000002f20dc8, 2, 1;
L_0000000002fc3e70 .part o0000000002f20dc8, 3, 1;
L_0000000002fc3830 .part o0000000002f20dc8, 0, 1;
L_0000000002fc3f10 .part o0000000002f20dc8, 1, 1;
L_0000000002fc30b0 .part o0000000002f20dc8, 2, 1;
L_0000000002fc3970 .part o0000000002f20dc8, 3, 1;
L_0000000002fc2f70 .part o0000000002f20dc8, 0, 1;
L_0000000002fc4b90 .part o0000000002f20dc8, 1, 1;
L_0000000002fc3fb0 .part o0000000002f20dc8, 2, 1;
L_0000000002fc40f0 .part o0000000002f20dc8, 3, 1;
L_0000000002fc4190 .part o0000000002f20dc8, 0, 1;
L_0000000002fc4370 .part o0000000002f20dc8, 1, 1;
L_0000000002fc3290 .part o0000000002f20dc8, 2, 1;
L_0000000002fc4410 .part o0000000002f20dc8, 3, 1;
L_0000000002fc44b0 .part o0000000002f20dc8, 0, 1;
L_0000000002fc4a50 .part o0000000002f20dc8, 1, 1;
L_0000000002fc2d90 .part o0000000002f20dc8, 2, 1;
L_0000000002fc4730 .part o0000000002f20dc8, 3, 1;
L_0000000002fc4550 .part o0000000002f20dc8, 0, 1;
L_0000000002fc47d0 .part o0000000002f20dc8, 1, 1;
L_0000000002fc4af0 .part o0000000002f20dc8, 2, 1;
L_0000000002fc4cd0 .part o0000000002f20dc8, 3, 1;
L_0000000002fc3150 .part o0000000002f20dc8, 0, 1;
L_0000000002fc4d70 .part o0000000002f20dc8, 1, 1;
L_0000000002fc2610 .part o0000000002f20dc8, 2, 1;
L_0000000002fc2750 .part o0000000002f20dc8, 3, 1;
L_0000000002fc31f0 .part o0000000002f20dc8, 0, 1;
L_0000000002fc65d0 .part o0000000002f20dc8, 1, 1;
L_0000000002fc6df0 .part o0000000002f20dc8, 2, 1;
L_0000000002fc6ad0 .part o0000000002f20dc8, 3, 1;
L_0000000002fc6e90 .part o0000000002f20dc8, 0, 1;
L_0000000002fc6c10 .part o0000000002f20dc8, 1, 1;
L_0000000002fc5f90 .part o0000000002f20dc8, 2, 1;
L_0000000002fc5090 .part o0000000002f20dc8, 3, 1;
L_0000000002fc5130 .part o0000000002f20dc8, 0, 1;
L_0000000002fc6490 .part o0000000002f20dc8, 1, 1;
L_0000000002fc5810 .part o0000000002f20dc8, 2, 1;
L_0000000002fc6530 .part o0000000002f20dc8, 3, 1;
LS_0000000002fc6f30_0_0 .concat8 [ 1 1 1 1], L_0000000002ec3210, L_00000000030083a0, L_0000000003007140, L_0000000003008720;
LS_0000000002fc6f30_0_4 .concat8 [ 1 1 1 1], L_0000000003007300, L_0000000003006f10, L_0000000003008870, L_0000000003007d10;
LS_0000000002fc6f30_0_8 .concat8 [ 1 1 1 1], L_0000000003006ff0, L_00000000030070d0, L_0000000003007a70, L_0000000003007fb0;
LS_0000000002fc6f30_0_12 .concat8 [ 1 1 1 1], L_00000000030082c0, L_0000000003007610, L_0000000003008b10, L_0000000003008b80;
L_0000000002fc6f30 .concat8 [ 4 4 4 4], LS_0000000002fc6f30_0_0, LS_0000000002fc6f30_0_4, LS_0000000002fc6f30_0_8, LS_0000000002fc6f30_0_12;
L_0000000002fc6350 .part o0000000002f20dc8, 0, 1;
L_0000000002fc7110 .part o0000000002f20dc8, 1, 1;
L_0000000002fc7430 .part o0000000002f20dc8, 2, 1;
L_0000000002fc5950 .part o0000000002f20dc8, 3, 1;
L_0000000002fc5630 .functor MUXZ 16, L_0000000003009af8, L_0000000002fc6f30, o0000000002f20e28, C4<>;
    .scope S_000000000086cbf0;
T_0 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d749f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000000002d75490_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000000002d75990_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0000000002d76e30_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0000000002d76e30_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000867210;
T_1 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d76f70_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0000000002d76390_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0000000002d75670_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0000000002d75df0_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0000000002d75df0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002de9b90;
T_2 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d7e3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0000000002d7cdd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000000002d7cc90_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0000000002d7dff0_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0000000002d7dff0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002de8f90;
T_3 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d7fc10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0000000002d80070_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000000002d7fcb0_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0000000002d7f2b0_0;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0000000002d7f2b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002de9410;
T_4 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d7eb30_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0000000002d7f3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000000002d7fb70_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0000000002d7e950_0;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0000000002d7e950_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000002de9a10;
T_5 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d809d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0000000002d80f70_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000000002d7f8f0_0;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0000000002d7f170_0;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0000000002d7f170_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002de9e20;
T_6 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d81a10_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0000000002d816f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000000002d81ab0_0;
    %jmp/1 T_6.3, 9;
T_6.2 ; End of true expr.
    %load/vec4 v0000000002d81d30_0;
    %jmp/0 T_6.3, 9;
 ; End of false expr.
    %blend;
T_6.3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000000002d81d30_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002deaba0;
T_7 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d74130_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0000000002d73370_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000000002d81510_0;
    %jmp/1 T_7.3, 9;
T_7.2 ; End of true expr.
    %load/vec4 v0000000002d72650_0;
    %jmp/0 T_7.3, 9;
 ; End of false expr.
    %blend;
T_7.3;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0000000002d72650_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002dea8a0;
T_8 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d739b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0000000002d73c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0000000002d746d0_0;
    %jmp/1 T_8.3, 9;
T_8.2 ; End of true expr.
    %load/vec4 v0000000002d73ff0_0;
    %jmp/0 T_8.3, 9;
 ; End of false expr.
    %blend;
T_8.3;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0000000002d73ff0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000002deb7a0;
T_9 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c23220_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0000000002c232c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0000000002c24580_0;
    %jmp/1 T_9.3, 9;
T_9.2 ; End of true expr.
    %load/vec4 v0000000002c22e60_0;
    %jmp/0 T_9.3, 9;
 ; End of false expr.
    %blend;
T_9.3;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0000000002c22e60_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000946680;
T_10 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d771f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0000000002d77bf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0000000002d780f0_0;
    %jmp/1 T_10.3, 9;
T_10.2 ; End of true expr.
    %load/vec4 v0000000002d79630_0;
    %jmp/0 T_10.3, 9;
 ; End of false expr.
    %blend;
T_10.3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0000000002d79630_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000002de80b0;
T_11 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d7a030_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0000000002d7a850_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0000000002d7b070_0;
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %load/vec4 v0000000002d7a0d0_0;
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0000000002d7a0d0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000002de83b0;
T_12 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d7a210_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0000000002d7b430_0;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0000000002d7a3f0_0;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v0000000002d79e50_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0000000002d79e50_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000002de87c0;
T_13 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d7ae90_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0000000002d7af30_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0000000002d7aa30_0;
    %jmp/1 T_13.3, 9;
T_13.2 ; End of true expr.
    %load/vec4 v0000000002d79db0_0;
    %jmp/0 T_13.3, 9;
 ; End of false expr.
    %blend;
T_13.3;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0000000002d79db0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000002de8ac0;
T_14 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d7dd70_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0000000002d7cbf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0000000002d7c290_0;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0000000002d7daf0_0;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0000000002d7daf0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000002de9290;
T_15 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d7c790_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0000000002d7cab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0000000002d7d690_0;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0000000002d7cfb0_0;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0000000002d7cfb0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000002dead20;
T_16 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c25e80_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0000000002c252a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0000000002c25ca0_0;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v0000000002c250c0_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0000000002c250c0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000002dea2a0;
T_17 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c165c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0000000002c16700_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0000000002c18000_0;
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v0000000002c16200_0;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0000000002c16200_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000002dee860;
T_18 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d1f8b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0000000002d1fa90_0;
    %flag_set/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0000000002d212f0_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v0000000002d202b0_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0000000002d202b0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000002decee0;
T_19 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d20b70_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0000000002d20cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0000000002d21390_0;
    %jmp/1 T_19.3, 9;
T_19.2 ; End of true expr.
    %load/vec4 v0000000002d21890_0;
    %jmp/0 T_19.3, 9;
 ; End of false expr.
    %blend;
T_19.3;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0000000002d21890_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000002ded7e0;
T_20 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d22d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0000000002d22510_0;
    %flag_set/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0000000002d237d0_0;
    %jmp/1 T_20.3, 9;
T_20.2 ; End of true expr.
    %load/vec4 v0000000002d22470_0;
    %jmp/0 T_20.3, 9;
 ; End of false expr.
    %blend;
T_20.3;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0000000002d22470_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000002dee6e0;
T_21 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d26430_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0000000002d25d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0000000002d26390_0;
    %jmp/1 T_21.3, 9;
T_21.2 ; End of true expr.
    %load/vec4 v0000000002d257b0_0;
    %jmp/0 T_21.3, 9;
 ; End of false expr.
    %blend;
T_21.3;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0000000002d257b0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000002ded1e0;
T_22 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d26a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0000000002d25e90_0;
    %flag_set/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0000000002d24f90_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %load/vec4 v0000000002d25ad0_0;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0000000002d25ad0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000002ded660;
T_23 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d18fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0000000002d19ff0_0;
    %flag_set/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0000000002d18d30_0;
    %jmp/1 T_23.3, 9;
T_23.2 ; End of true expr.
    %load/vec4 v0000000002d190f0_0;
    %jmp/0 T_23.3, 9;
 ; End of false expr.
    %blend;
T_23.3;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0000000002d190f0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000002dedc60;
T_24 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d18650_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0000000002d18290_0;
    %flag_set/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v0000000002d1a590_0;
    %jmp/1 T_24.3, 9;
T_24.2 ; End of true expr.
    %load/vec4 v0000000002d18150_0;
    %jmp/0 T_24.3, 9;
 ; End of false expr.
    %blend;
T_24.3;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0000000002d18150_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000002ded360;
T_25 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d1c1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v0000000002d1ced0_0;
    %flag_set/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0000000002d1cb10_0;
    %jmp/1 T_25.3, 9;
T_25.2 ; End of true expr.
    %load/vec4 v0000000002d1d010_0;
    %jmp/0 T_25.3, 9;
 ; End of false expr.
    %blend;
T_25.3;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0000000002d1d010_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000002deb920;
T_26 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c19d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0000000002c1a440_0;
    %flag_set/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0000000002c1a3a0_0;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %load/vec4 v0000000002c18dc0_0;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0000000002c18dc0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000002dea420;
T_27 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c188c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0000000002c18aa0_0;
    %flag_set/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0000000002c19220_0;
    %jmp/1 T_27.3, 9;
T_27.2 ; End of true expr.
    %load/vec4 v0000000002c18960_0;
    %jmp/0 T_27.3, 9;
 ; End of false expr.
    %blend;
T_27.3;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0000000002c18960_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000002deaa20;
T_28 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c1d460_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0000000002c1d780_0;
    %flag_set/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0000000002c1c060_0;
    %jmp/1 T_28.3, 9;
T_28.2 ; End of true expr.
    %load/vec4 v0000000002c1c100_0;
    %jmp/0 T_28.3, 9;
 ; End of false expr.
    %blend;
T_28.3;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0000000002c1c100_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000002debaa0;
T_29 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c1ef40_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0000000002c20020_0;
    %flag_set/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0000000002c1ea40_0;
    %jmp/1 T_29.3, 9;
T_29.2 ; End of true expr.
    %load/vec4 v0000000002c1eae0_0;
    %jmp/0 T_29.3, 9;
 ; End of false expr.
    %blend;
T_29.3;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0000000002c1eae0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000002ded960;
T_30 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c1f6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v0000000002c1f8a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0000000002c1fda0_0;
    %jmp/1 T_30.3, 9;
T_30.2 ; End of true expr.
    %load/vec4 v0000000002c1f800_0;
    %jmp/0 T_30.3, 9;
 ; End of false expr.
    %blend;
T_30.3;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %store/vec4 v0000000002c1f800_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000002dee260;
T_31 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c226e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0000000002c21060_0;
    %flag_set/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0000000002c20e80_0;
    %jmp/1 T_31.3, 9;
T_31.2 ; End of true expr.
    %load/vec4 v0000000002c22140_0;
    %jmp/0 T_31.3, 9;
 ; End of false expr.
    %blend;
T_31.3;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0000000002c22140_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000002ebf680;
T_32 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e95280_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0000000002e96b80_0;
    %flag_set/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0000000002e95b40_0;
    %jmp/1 T_32.3, 9;
T_32.2 ; End of true expr.
    %load/vec4 v0000000002e96860_0;
    %jmp/0 T_32.3, 9;
 ; End of false expr.
    %blend;
T_32.3;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %store/vec4 v0000000002e96860_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000002ebfb00;
T_33 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e97580_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0000000002e96900_0;
    %flag_set/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v0000000002e95aa0_0;
    %jmp/1 T_33.3, 9;
T_33.2 ; End of true expr.
    %load/vec4 v0000000002e956e0_0;
    %jmp/0 T_33.3, 9;
 ; End of false expr.
    %blend;
T_33.3;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0000000002e956e0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000002ecac40;
T_34 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e9afa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %load/vec4 v0000000002e9bf40_0;
    %flag_set/vec4 9;
    %jmp/0 T_34.2, 9;
    %load/vec4 v0000000002e9ad20_0;
    %jmp/1 T_34.3, 9;
T_34.2 ; End of true expr.
    %load/vec4 v0000000002e9b540_0;
    %jmp/0 T_34.3, 9;
 ; End of false expr.
    %blend;
T_34.3;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %store/vec4 v0000000002e9b540_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000002eca1c0;
T_35 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e9d840_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v0000000002e9ed80_0;
    %flag_set/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0000000002e9da20_0;
    %jmp/1 T_35.3, 9;
T_35.2 ; End of true expr.
    %load/vec4 v0000000002e9cb20_0;
    %jmp/0 T_35.3, 9;
 ; End of false expr.
    %blend;
T_35.3;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0000000002e9cb20_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0000000002ecbcc0;
T_36 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e9db60_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0000000002e9e9c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_36.2, 9;
    %load/vec4 v0000000002e9ca80_0;
    %jmp/1 T_36.3, 9;
T_36.2 ; End of true expr.
    %load/vec4 v0000000002e9d160_0;
    %jmp/0 T_36.3, 9;
 ; End of false expr.
    %blend;
T_36.3;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0000000002e9d160_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0000000002ec92c0;
T_37 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e9cf80_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0000000002e9d020_0;
    %flag_set/vec4 9;
    %jmp/0 T_37.2, 9;
    %load/vec4 v0000000002e9e6a0_0;
    %jmp/1 T_37.3, 9;
T_37.2 ; End of true expr.
    %load/vec4 v0000000002e9d3e0_0;
    %jmp/0 T_37.3, 9;
 ; End of false expr.
    %blend;
T_37.3;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0000000002e9d3e0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000002ecb3c0;
T_38 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ea1760_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0000000002ea1440_0;
    %flag_set/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0000000002e9f3c0_0;
    %jmp/1 T_38.3, 9;
T_38.2 ; End of true expr.
    %load/vec4 v0000000002e9f500_0;
    %jmp/0 T_38.3, 9;
 ; End of false expr.
    %blend;
T_38.3;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0000000002e9f500_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0000000002ecb6c0;
T_39 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e9f640_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0000000002ea0040_0;
    %flag_set/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0000000002ea1620_0;
    %jmp/1 T_39.3, 9;
T_39.2 ; End of true expr.
    %load/vec4 v0000000002ea0860_0;
    %jmp/0 T_39.3, 9;
 ; End of false expr.
    %blend;
T_39.3;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0000000002ea0860_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000002eccec0;
T_40 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e9fe60_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0000000002e9fa00_0;
    %flag_set/vec4 9;
    %jmp/0 T_40.2, 9;
    %load/vec4 v0000000002ea0fe0_0;
    %jmp/1 T_40.3, 9;
T_40.2 ; End of true expr.
    %load/vec4 v0000000002e9fdc0_0;
    %jmp/0 T_40.3, 9;
 ; End of false expr.
    %blend;
T_40.3;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0000000002e9fdc0_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0000000002ecb540;
T_41 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ea3b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %load/vec4 v0000000002ea34c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_41.2, 9;
    %load/vec4 v0000000002ea2520_0;
    %jmp/1 T_41.3, 9;
T_41.2 ; End of true expr.
    %load/vec4 v0000000002ea1bc0_0;
    %jmp/0 T_41.3, 9;
 ; End of false expr.
    %blend;
T_41.3;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0000000002ea1bc0_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0000000002ebf800;
T_42 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e95500_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %load/vec4 v0000000002e960e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_42.2, 9;
    %load/vec4 v0000000002e96180_0;
    %jmp/1 T_42.3, 9;
T_42.2 ; End of true expr.
    %load/vec4 v0000000002e955a0_0;
    %jmp/0 T_42.3, 9;
 ; End of false expr.
    %blend;
T_42.3;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0000000002e955a0_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0000000002ebff80;
T_43 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e999c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0000000002e992e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_43.2, 9;
    %load/vec4 v0000000002e99100_0;
    %jmp/1 T_43.3, 9;
T_43.2 ; End of true expr.
    %load/vec4 v0000000002e983e0_0;
    %jmp/0 T_43.3, 9;
 ; End of false expr.
    %blend;
T_43.3;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0000000002e983e0_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0000000002ec0d00;
T_44 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e97c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0000000002e99240_0;
    %flag_set/vec4 9;
    %jmp/0 T_44.2, 9;
    %load/vec4 v0000000002e99560_0;
    %jmp/1 T_44.3, 9;
T_44.2 ; End of true expr.
    %load/vec4 v0000000002e9a0a0_0;
    %jmp/0 T_44.3, 9;
 ; End of false expr.
    %blend;
T_44.3;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %store/vec4 v0000000002e9a0a0_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0000000002ebdd00;
T_45 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e980c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0000000002e99a60_0;
    %flag_set/vec4 9;
    %jmp/0 T_45.2, 9;
    %load/vec4 v0000000002e97940_0;
    %jmp/1 T_45.3, 9;
T_45.2 ; End of true expr.
    %load/vec4 v0000000002e98de0_0;
    %jmp/0 T_45.3, 9;
 ; End of false expr.
    %blend;
T_45.3;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0000000002e98de0_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000002eccbc0;
T_46 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e9a280_0;
    %flag_set/vec4 8;
    %jmp/0 T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %load/vec4 v0000000002e9b2c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_46.2, 9;
    %load/vec4 v0000000002e9b040_0;
    %jmp/1 T_46.3, 9;
T_46.2 ; End of true expr.
    %load/vec4 v0000000002e9bd60_0;
    %jmp/0 T_46.3, 9;
 ; End of false expr.
    %blend;
T_46.3;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0000000002e9bd60_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000002ecca40;
T_47 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e9bea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0000000002e9a320_0;
    %flag_set/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0000000002e9adc0_0;
    %jmp/1 T_47.3, 9;
T_47.2 ; End of true expr.
    %load/vec4 v0000000002e9c620_0;
    %jmp/0 T_47.3, 9;
 ; End of false expr.
    %blend;
T_47.3;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0000000002e9c620_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0000000002eca340;
T_48 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ea1a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0000000002ea3380_0;
    %flag_set/vec4 9;
    %jmp/0 T_48.2, 9;
    %load/vec4 v0000000002ea2480_0;
    %jmp/1 T_48.3, 9;
T_48.2 ; End of true expr.
    %load/vec4 v0000000002ea31a0_0;
    %jmp/0 T_48.3, 9;
 ; End of false expr.
    %blend;
T_48.3;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0000000002ea31a0_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000002ecbb40;
T_49 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ea3d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0000000002ea3880_0;
    %flag_set/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v0000000002ea22a0_0;
    %jmp/1 T_49.3, 9;
T_49.2 ; End of true expr.
    %load/vec4 v0000000002ea2700_0;
    %jmp/0 T_49.3, 9;
 ; End of false expr.
    %blend;
T_49.3;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0000000002ea2700_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0000000002ec98c0;
T_50 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eda590_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %load/vec4 v0000000002ed9cd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_50.2, 9;
    %load/vec4 v0000000002edbe90_0;
    %jmp/1 T_50.3, 9;
T_50.2 ; End of true expr.
    %load/vec4 v0000000002edbdf0_0;
    %jmp/0 T_50.3, 9;
 ; End of false expr.
    %blend;
T_50.3;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0000000002edbdf0_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0000000002eca940;
T_51 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ed99b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_51.1, 8;
T_51.0 ; End of true expr.
    %load/vec4 v0000000002edb0d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_51.2, 9;
    %load/vec4 v0000000002eda3b0_0;
    %jmp/1 T_51.3, 9;
T_51.2 ; End of true expr.
    %load/vec4 v0000000002ed9eb0_0;
    %jmp/0 T_51.3, 9;
 ; End of false expr.
    %blend;
T_51.3;
    %jmp/0 T_51.1, 8;
 ; End of false expr.
    %blend;
T_51.1;
    %store/vec4 v0000000002ed9eb0_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_0000000002ecaac0;
T_52 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002edb990_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0000000002edba30_0;
    %flag_set/vec4 9;
    %jmp/0 T_52.2, 9;
    %load/vec4 v0000000002eda1d0_0;
    %jmp/1 T_52.3, 9;
T_52.2 ; End of true expr.
    %load/vec4 v0000000002eda9f0_0;
    %jmp/0 T_52.3, 9;
 ; End of false expr.
    %blend;
T_52.3;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0000000002eda9f0_0, 0, 1;
    %jmp T_52;
    .thread T_52;
    .scope S_0000000002eeffe0;
T_53 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ede4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %load/vec4 v0000000002edc2f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0000000002edcb10_0;
    %jmp/1 T_53.3, 9;
T_53.2 ; End of true expr.
    %load/vec4 v0000000002edccf0_0;
    %jmp/0 T_53.3, 9;
 ; End of false expr.
    %blend;
T_53.3;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0000000002edccf0_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_0000000002eeda60;
T_54 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ede870_0;
    %flag_set/vec4 8;
    %jmp/0 T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_54.1, 8;
T_54.0 ; End of true expr.
    %load/vec4 v0000000002edda10_0;
    %flag_set/vec4 9;
    %jmp/0 T_54.2, 9;
    %load/vec4 v0000000002edc890_0;
    %jmp/1 T_54.3, 9;
T_54.2 ; End of true expr.
    %load/vec4 v0000000002edd970_0;
    %jmp/0 T_54.3, 9;
 ; End of false expr.
    %blend;
T_54.3;
    %jmp/0 T_54.1, 8;
 ; End of false expr.
    %blend;
T_54.1;
    %store/vec4 v0000000002edd970_0, 0, 1;
    %jmp T_54;
    .thread T_54;
    .scope S_0000000002eee060;
T_55 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ede050_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_55.1, 8;
T_55.0 ; End of true expr.
    %load/vec4 v0000000002edd1f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_55.2, 9;
    %load/vec4 v0000000002ede2d0_0;
    %jmp/1 T_55.3, 9;
T_55.2 ; End of true expr.
    %load/vec4 v0000000002ede0f0_0;
    %jmp/0 T_55.3, 9;
 ; End of false expr.
    %blend;
T_55.3;
    %jmp/0 T_55.1, 8;
 ; End of false expr.
    %blend;
T_55.1;
    %store/vec4 v0000000002ede0f0_0, 0, 1;
    %jmp T_55;
    .thread T_55;
    .scope S_0000000002ef0760;
T_56 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ee0170_0;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %load/vec4 v0000000002ee03f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_56.2, 9;
    %load/vec4 v0000000002edfa90_0;
    %jmp/1 T_56.3, 9;
T_56.2 ; End of true expr.
    %load/vec4 v0000000002ee0710_0;
    %jmp/0 T_56.3, 9;
 ; End of false expr.
    %blend;
T_56.3;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0000000002ee0710_0, 0, 1;
    %jmp T_56;
    .thread T_56;
    .scope S_0000000002eee7e0;
T_57 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002edee10_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_57.1, 8;
T_57.0 ; End of true expr.
    %load/vec4 v0000000002edf810_0;
    %flag_set/vec4 9;
    %jmp/0 T_57.2, 9;
    %load/vec4 v0000000002ee0b70_0;
    %jmp/1 T_57.3, 9;
T_57.2 ; End of true expr.
    %load/vec4 v0000000002edfe50_0;
    %jmp/0 T_57.3, 9;
 ; End of false expr.
    %blend;
T_57.3;
    %jmp/0 T_57.1, 8;
 ; End of false expr.
    %blend;
T_57.1;
    %store/vec4 v0000000002edfe50_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0000000002ec95c0;
T_58 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ed6530_0;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %load/vec4 v0000000002ed6cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_58.2, 9;
    %load/vec4 v0000000002ed6b70_0;
    %jmp/1 T_58.3, 9;
T_58.2 ; End of true expr.
    %load/vec4 v0000000002ed65d0_0;
    %jmp/0 T_58.3, 9;
 ; End of false expr.
    %blend;
T_58.3;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0000000002ed65d0_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0000000002ecc140;
T_59 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ed6210_0;
    %flag_set/vec4 8;
    %jmp/0 T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_59.1, 8;
T_59.0 ; End of true expr.
    %load/vec4 v0000000002ed4d70_0;
    %flag_set/vec4 9;
    %jmp/0 T_59.2, 9;
    %load/vec4 v0000000002ed5c70_0;
    %jmp/1 T_59.3, 9;
T_59.2 ; End of true expr.
    %load/vec4 v0000000002ed54f0_0;
    %jmp/0 T_59.3, 9;
 ; End of false expr.
    %blend;
T_59.3;
    %jmp/0 T_59.1, 8;
 ; End of false expr.
    %blend;
T_59.1;
    %store/vec4 v0000000002ed54f0_0, 0, 1;
    %jmp T_59;
    .thread T_59;
    .scope S_0000000002ec9740;
T_60 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ed58b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0000000002ed5270_0;
    %flag_set/vec4 9;
    %jmp/0 T_60.2, 9;
    %load/vec4 v0000000002ed4a50_0;
    %jmp/1 T_60.3, 9;
T_60.2 ; End of true expr.
    %load/vec4 v0000000002ed6f30_0;
    %jmp/0 T_60.3, 9;
 ; End of false expr.
    %blend;
T_60.3;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %store/vec4 v0000000002ed6f30_0, 0, 1;
    %jmp T_60;
    .thread T_60;
    .scope S_0000000002ecb240;
T_61 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ed97d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %load/vec4 v0000000002ed7c50_0;
    %flag_set/vec4 9;
    %jmp/0 T_61.2, 9;
    %load/vec4 v0000000002ed8970_0;
    %jmp/1 T_61.3, 9;
T_61.2 ; End of true expr.
    %load/vec4 v0000000002ed9050_0;
    %jmp/0 T_61.3, 9;
 ; End of false expr.
    %blend;
T_61.3;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0000000002ed9050_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0000000002ecc2c0;
T_62 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ed7d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %load/vec4 v0000000002ed8c90_0;
    %flag_set/vec4 9;
    %jmp/0 T_62.2, 9;
    %load/vec4 v0000000002ed8830_0;
    %jmp/1 T_62.3, 9;
T_62.2 ; End of true expr.
    %load/vec4 v0000000002ed9910_0;
    %jmp/0 T_62.3, 9;
 ; End of false expr.
    %blend;
T_62.3;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0000000002ed9910_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0000000002ecc5c0;
T_63 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ed9410_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0000000002ed79d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_63.2, 9;
    %load/vec4 v0000000002ed7890_0;
    %jmp/1 T_63.3, 9;
T_63.2 ; End of true expr.
    %load/vec4 v0000000002ed8e70_0;
    %jmp/0 T_63.3, 9;
 ; End of false expr.
    %blend;
T_63.3;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0000000002ed8e70_0, 0, 1;
    %jmp T_63;
    .thread T_63;
    .scope S_0000000002eef860;
T_64 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002edf130_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %load/vec4 v0000000002edf310_0;
    %flag_set/vec4 9;
    %jmp/0 T_64.2, 9;
    %load/vec4 v0000000002edf3b0_0;
    %jmp/1 T_64.3, 9;
T_64.2 ; End of true expr.
    %load/vec4 v0000000002edf270_0;
    %jmp/0 T_64.3, 9;
 ; End of false expr.
    %blend;
T_64.3;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0000000002edf270_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_0000000002eefce0;
T_65 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ee1430_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %load/vec4 v0000000002ee2dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v0000000002ee1a70_0;
    %jmp/1 T_65.3, 9;
T_65.2 ; End of true expr.
    %load/vec4 v0000000002ee2d30_0;
    %jmp/0 T_65.3, 9;
 ; End of false expr.
    %blend;
T_65.3;
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %store/vec4 v0000000002ee2d30_0, 0, 1;
    %jmp T_65;
    .thread T_65;
    .scope S_0000000002eed460;
T_66 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ee70b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %load/vec4 v0000000002ee6930_0;
    %flag_set/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v0000000002ee62f0_0;
    %jmp/1 T_66.3, 9;
T_66.2 ; End of true expr.
    %load/vec4 v0000000002ee7e70_0;
    %jmp/0 T_66.3, 9;
 ; End of false expr.
    %blend;
T_66.3;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0000000002ee7e70_0, 0, 1;
    %jmp T_66;
    .thread T_66;
    .scope S_0000000002eeede0;
T_67 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ee8050_0;
    %flag_set/vec4 8;
    %jmp/0 T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_67.1, 8;
T_67.0 ; End of true expr.
    %load/vec4 v0000000002ee85f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_67.2, 9;
    %load/vec4 v0000000002ee7fb0_0;
    %jmp/1 T_67.3, 9;
T_67.2 ; End of true expr.
    %load/vec4 v0000000002ee6890_0;
    %jmp/0 T_67.3, 9;
 ; End of false expr.
    %blend;
T_67.3;
    %jmp/0 T_67.1, 8;
 ; End of false expr.
    %blend;
T_67.1;
    %store/vec4 v0000000002ee6890_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0000000002ef0460;
T_68 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ee9c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_68.1, 8;
T_68.0 ; End of true expr.
    %load/vec4 v0000000002ee8af0_0;
    %flag_set/vec4 9;
    %jmp/0 T_68.2, 9;
    %load/vec4 v0000000002ee8b90_0;
    %jmp/1 T_68.3, 9;
T_68.2 ; End of true expr.
    %load/vec4 v0000000002eeac10_0;
    %jmp/0 T_68.3, 9;
 ; End of false expr.
    %blend;
T_68.3;
    %jmp/0 T_68.1, 8;
 ; End of false expr.
    %blend;
T_68.1;
    %store/vec4 v0000000002eeac10_0, 0, 1;
    %jmp T_68;
    .thread T_68;
    .scope S_0000000002ef0a60;
T_69 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ee9770_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0000000002eea7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_69.2, 9;
    %load/vec4 v0000000002eeb110_0;
    %jmp/1 T_69.3, 9;
T_69.2 ; End of true expr.
    %load/vec4 v0000000002ee8d70_0;
    %jmp/0 T_69.3, 9;
 ; End of false expr.
    %blend;
T_69.3;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0000000002ee8d70_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0000000002eee960;
T_70 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eea670_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %load/vec4 v0000000002ee9130_0;
    %flag_set/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0000000002ee9a90_0;
    %jmp/1 T_70.3, 9;
T_70.2 ; End of true expr.
    %load/vec4 v0000000002eea710_0;
    %jmp/0 T_70.3, 9;
 ; End of false expr.
    %blend;
T_70.3;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %store/vec4 v0000000002eea710_0, 0, 1;
    %jmp T_70;
    .thread T_70;
    .scope S_0000000002ef0be0;
T_71 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eecdd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %load/vec4 v0000000002eec330_0;
    %flag_set/vec4 9;
    %jmp/0 T_71.2, 9;
    %load/vec4 v0000000002eebe30_0;
    %jmp/1 T_71.3, 9;
T_71.2 ; End of true expr.
    %load/vec4 v0000000002eecf10_0;
    %jmp/0 T_71.3, 9;
 ; End of false expr.
    %blend;
T_71.3;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v0000000002eecf10_0, 0, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0000000002eeef60;
T_72 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eeb6b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %load/vec4 v0000000002eec510_0;
    %flag_set/vec4 9;
    %jmp/0 T_72.2, 9;
    %load/vec4 v0000000002eeb610_0;
    %jmp/1 T_72.3, 9;
T_72.2 ; End of true expr.
    %load/vec4 v0000000002eeb750_0;
    %jmp/0 T_72.3, 9;
 ; End of false expr.
    %blend;
T_72.3;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %store/vec4 v0000000002eeb750_0, 0, 1;
    %jmp T_72;
    .thread T_72;
    .scope S_0000000002f592f0;
T_73 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ecd1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0000000002ecedd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_73.2, 9;
    %load/vec4 v0000000002ecf5f0_0;
    %jmp/1 T_73.3, 9;
T_73.2 ; End of true expr.
    %load/vec4 v0000000002ece790_0;
    %jmp/0 T_73.3, 9;
 ; End of false expr.
    %blend;
T_73.3;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0000000002ece790_0, 0, 1;
    %jmp T_73;
    .thread T_73;
    .scope S_0000000002eefb60;
T_74 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ee3690_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_74.1, 8;
T_74.0 ; End of true expr.
    %load/vec4 v0000000002ee3410_0;
    %flag_set/vec4 9;
    %jmp/0 T_74.2, 9;
    %load/vec4 v0000000002ee3550_0;
    %jmp/1 T_74.3, 9;
T_74.2 ; End of true expr.
    %load/vec4 v0000000002ee12f0_0;
    %jmp/0 T_74.3, 9;
 ; End of false expr.
    %blend;
T_74.3;
    %jmp/0 T_74.1, 8;
 ; End of false expr.
    %blend;
T_74.1;
    %store/vec4 v0000000002ee12f0_0, 0, 1;
    %jmp T_74;
    .thread T_74;
    .scope S_0000000002eefe60;
T_75 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ee3230_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %load/vec4 v0000000002ee35f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_75.2, 9;
    %load/vec4 v0000000002ee1890_0;
    %jmp/1 T_75.3, 9;
T_75.2 ; End of true expr.
    %load/vec4 v0000000002ee32d0_0;
    %jmp/0 T_75.3, 9;
 ; End of false expr.
    %blend;
T_75.3;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0000000002ee32d0_0, 0, 1;
    %jmp T_75;
    .thread T_75;
    .scope S_0000000002eed160;
T_76 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ee43b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0000000002ee48b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_76.2, 9;
    %load/vec4 v0000000002ee6070_0;
    %jmp/1 T_76.3, 9;
T_76.2 ; End of true expr.
    %load/vec4 v0000000002ee44f0_0;
    %jmp/0 T_76.3, 9;
 ; End of false expr.
    %blend;
T_76.3;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0000000002ee44f0_0, 0, 1;
    %jmp T_76;
    .thread T_76;
    .scope S_0000000002eee1e0;
T_77 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ee3af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %load/vec4 v0000000002ee5670_0;
    %flag_set/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0000000002ee3ff0_0;
    %jmp/1 T_77.3, 9;
T_77.2 ; End of true expr.
    %load/vec4 v0000000002ee39b0_0;
    %jmp/0 T_77.3, 9;
 ; End of false expr.
    %blend;
T_77.3;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v0000000002ee39b0_0, 0, 1;
    %jmp T_77;
    .thread T_77;
    .scope S_0000000002ef02e0;
T_78 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ee57b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_78.1, 8;
T_78.0 ; End of true expr.
    %load/vec4 v0000000002ee5850_0;
    %flag_set/vec4 9;
    %jmp/0 T_78.2, 9;
    %load/vec4 v0000000002ee5490_0;
    %jmp/1 T_78.3, 9;
T_78.2 ; End of true expr.
    %load/vec4 v0000000002ee4130_0;
    %jmp/0 T_78.3, 9;
 ; End of false expr.
    %blend;
T_78.3;
    %jmp/0 T_78.1, 8;
 ; End of false expr.
    %blend;
T_78.1;
    %store/vec4 v0000000002ee4130_0, 0, 1;
    %jmp T_78;
    .thread T_78;
    .scope S_0000000002eee4e0;
T_79 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ee7b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.1, 8;
T_79.0 ; End of true expr.
    %load/vec4 v0000000002ee8690_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0000000002ee64d0_0;
    %jmp/1 T_79.3, 9;
T_79.2 ; End of true expr.
    %load/vec4 v0000000002ee7bf0_0;
    %jmp/0 T_79.3, 9;
 ; End of false expr.
    %blend;
T_79.3;
    %jmp/0 T_79.1, 8;
 ; End of false expr.
    %blend;
T_79.1;
    %store/vec4 v0000000002ee7bf0_0, 0, 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0000000002f5c2f0;
T_80 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ece8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %load/vec4 v0000000002ecdcf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0000000002ecf910_0;
    %jmp/1 T_80.3, 9;
T_80.2 ; End of true expr.
    %load/vec4 v0000000002ece970_0;
    %jmp/0 T_80.3, 9;
 ; End of false expr.
    %blend;
T_80.3;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %store/vec4 v0000000002ece970_0, 0, 1;
    %jmp T_80;
    .thread T_80;
    .scope S_0000000002f59a70;
T_81 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ecd4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v0000000002ecde30_0;
    %flag_set/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0000000002eceab0_0;
    %jmp/1 T_81.3, 9;
T_81.2 ; End of true expr.
    %load/vec4 v0000000002ecd9d0_0;
    %jmp/0 T_81.3, 9;
 ; End of false expr.
    %blend;
T_81.3;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %store/vec4 v0000000002ecd9d0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0000000002f5adf0;
T_82 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f6a3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_82.1, 8;
T_82.0 ; End of true expr.
    %load/vec4 v0000000002f698b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_82.2, 9;
    %load/vec4 v0000000002f6acb0_0;
    %jmp/1 T_82.3, 9;
T_82.2 ; End of true expr.
    %load/vec4 v0000000002f69950_0;
    %jmp/0 T_82.3, 9;
 ; End of false expr.
    %blend;
T_82.3;
    %jmp/0 T_82.1, 8;
 ; End of false expr.
    %blend;
T_82.1;
    %store/vec4 v0000000002f69950_0, 0, 1;
    %jmp T_82;
    .thread T_82;
    .scope S_0000000002f5bb70;
T_83 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f6b250_0;
    %flag_set/vec4 8;
    %jmp/0 T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %load/vec4 v0000000002f6a0d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_83.2, 9;
    %load/vec4 v0000000002f6a210_0;
    %jmp/1 T_83.3, 9;
T_83.2 ; End of true expr.
    %load/vec4 v0000000002f6a710_0;
    %jmp/0 T_83.3, 9;
 ; End of false expr.
    %blend;
T_83.3;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %store/vec4 v0000000002f6a710_0, 0, 1;
    %jmp T_83;
    .thread T_83;
    .scope S_0000000002f58cf0;
T_84 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f6bbb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_84.1, 8;
T_84.0 ; End of true expr.
    %load/vec4 v0000000002f694f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0000000002f69810_0;
    %jmp/1 T_84.3, 9;
T_84.2 ; End of true expr.
    %load/vec4 v0000000002f6bc50_0;
    %jmp/0 T_84.3, 9;
 ; End of false expr.
    %blend;
T_84.3;
    %jmp/0 T_84.1, 8;
 ; End of false expr.
    %blend;
T_84.1;
    %store/vec4 v0000000002f6bc50_0, 0, 1;
    %jmp T_84;
    .thread T_84;
    .scope S_0000000002f57370;
T_85 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f6c330_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v0000000002f6d410_0;
    %flag_set/vec4 9;
    %jmp/0 T_85.2, 9;
    %load/vec4 v0000000002f6d230_0;
    %jmp/1 T_85.3, 9;
T_85.2 ; End of true expr.
    %load/vec4 v0000000002f6cab0_0;
    %jmp/0 T_85.3, 9;
 ; End of false expr.
    %blend;
T_85.3;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v0000000002f6cab0_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0000000002f58570;
T_86 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f6dd70_0;
    %flag_set/vec4 8;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %load/vec4 v0000000002f6bf70_0;
    %flag_set/vec4 9;
    %jmp/0 T_86.2, 9;
    %load/vec4 v0000000002f6de10_0;
    %jmp/1 T_86.3, 9;
T_86.2 ; End of true expr.
    %load/vec4 v0000000002f6cfb0_0;
    %jmp/0 T_86.3, 9;
 ; End of false expr.
    %blend;
T_86.3;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0000000002f6cfb0_0, 0, 1;
    %jmp T_86;
    .thread T_86;
    .scope S_0000000002f59bf0;
T_87 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f6e1d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0000000002f6e270_0;
    %flag_set/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v0000000002f6daf0_0;
    %jmp/1 T_87.3, 9;
T_87.2 ; End of true expr.
    %load/vec4 v0000000002f6dc30_0;
    %jmp/0 T_87.3, 9;
 ; End of false expr.
    %blend;
T_87.3;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %store/vec4 v0000000002f6dc30_0, 0, 1;
    %jmp T_87;
    .thread T_87;
    .scope S_0000000002f5a970;
T_88 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f6fc10_0;
    %flag_set/vec4 8;
    %jmp/0 T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %load/vec4 v0000000002f6ff30_0;
    %flag_set/vec4 9;
    %jmp/0 T_88.2, 9;
    %load/vec4 v0000000002f6eef0_0;
    %jmp/1 T_88.3, 9;
T_88.2 ; End of true expr.
    %load/vec4 v0000000002f6f670_0;
    %jmp/0 T_88.3, 9;
 ; End of false expr.
    %blend;
T_88.3;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %store/vec4 v0000000002f6f670_0, 0, 1;
    %jmp T_88;
    .thread T_88;
    .scope S_0000000002f5cbf0;
T_89 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f6e590_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_89.1, 8;
T_89.0 ; End of true expr.
    %load/vec4 v0000000002f6fcb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_89.2, 9;
    %load/vec4 v0000000002f6f170_0;
    %jmp/1 T_89.3, 9;
T_89.2 ; End of true expr.
    %load/vec4 v0000000002f6e810_0;
    %jmp/0 T_89.3, 9;
 ; End of false expr.
    %blend;
T_89.3;
    %jmp/0 T_89.1, 8;
 ; End of false expr.
    %blend;
T_89.1;
    %store/vec4 v0000000002f6e810_0, 0, 1;
    %jmp T_89;
    .thread T_89;
    .scope S_0000000002f595f0;
T_90 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ecfeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %load/vec4 v0000000002ed1990_0;
    %flag_set/vec4 9;
    %jmp/0 T_90.2, 9;
    %load/vec4 v0000000002ed0950_0;
    %jmp/1 T_90.3, 9;
T_90.2 ; End of true expr.
    %load/vec4 v0000000002ed09f0_0;
    %jmp/0 T_90.3, 9;
 ; End of false expr.
    %blend;
T_90.3;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %store/vec4 v0000000002ed09f0_0, 0, 1;
    %jmp T_90;
    .thread T_90;
    .scope S_0000000002f5aaf0;
T_91 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ed10d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %load/vec4 v0000000002ed13f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_91.2, 9;
    %load/vec4 v0000000002ed2070_0;
    %jmp/1 T_91.3, 9;
T_91.2 ; End of true expr.
    %load/vec4 v0000000002ed0b30_0;
    %jmp/0 T_91.3, 9;
 ; End of false expr.
    %blend;
T_91.3;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %store/vec4 v0000000002ed0b30_0, 0, 1;
    %jmp T_91;
    .thread T_91;
    .scope S_0000000002f57970;
T_92 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ed0130_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_92.1, 8;
T_92.0 ; End of true expr.
    %load/vec4 v0000000002ed1710_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.2, 9;
    %load/vec4 v0000000002ed0770_0;
    %jmp/1 T_92.3, 9;
T_92.2 ; End of true expr.
    %load/vec4 v0000000002ed1530_0;
    %jmp/0 T_92.3, 9;
 ; End of false expr.
    %blend;
T_92.3;
    %jmp/0 T_92.1, 8;
 ; End of false expr.
    %blend;
T_92.1;
    %store/vec4 v0000000002ed1530_0, 0, 1;
    %jmp T_92;
    .thread T_92;
    .scope S_0000000002f59470;
T_93 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ed2570_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_93.1, 8;
T_93.0 ; End of true expr.
    %load/vec4 v0000000002ed2430_0;
    %flag_set/vec4 9;
    %jmp/0 T_93.2, 9;
    %load/vec4 v0000000002ed4190_0;
    %jmp/1 T_93.3, 9;
T_93.2 ; End of true expr.
    %load/vec4 v0000000002ed3510_0;
    %jmp/0 T_93.3, 9;
 ; End of false expr.
    %blend;
T_93.3;
    %jmp/0 T_93.1, 8;
 ; End of false expr.
    %blend;
T_93.1;
    %store/vec4 v0000000002ed3510_0, 0, 1;
    %jmp T_93;
    .thread T_93;
    .scope S_0000000002f5a4f0;
T_94 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ed2e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %load/vec4 v0000000002ed3790_0;
    %flag_set/vec4 9;
    %jmp/0 T_94.2, 9;
    %load/vec4 v0000000002ed2d90_0;
    %jmp/1 T_94.3, 9;
T_94.2 ; End of true expr.
    %load/vec4 v0000000002ed3830_0;
    %jmp/0 T_94.3, 9;
 ; End of false expr.
    %blend;
T_94.3;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0000000002ed3830_0, 0, 1;
    %jmp T_94;
    .thread T_94;
    .scope S_0000000002f5be70;
T_95 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ed26b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_95.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_95.1, 8;
T_95.0 ; End of true expr.
    %load/vec4 v0000000002ed2390_0;
    %flag_set/vec4 9;
    %jmp/0 T_95.2, 9;
    %load/vec4 v0000000002ed4410_0;
    %jmp/1 T_95.3, 9;
T_95.2 ; End of true expr.
    %load/vec4 v0000000002ed4730_0;
    %jmp/0 T_95.3, 9;
 ; End of false expr.
    %blend;
T_95.3;
    %jmp/0 T_95.1, 8;
 ; End of false expr.
    %blend;
T_95.1;
    %store/vec4 v0000000002ed4730_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_0000000002f5a370;
T_96 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f6edb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0000000002f70930_0;
    %flag_set/vec4 9;
    %jmp/0 T_96.2, 9;
    %load/vec4 v0000000002f6f990_0;
    %jmp/1 T_96.3, 9;
T_96.2 ; End of true expr.
    %load/vec4 v0000000002f701b0_0;
    %jmp/0 T_96.3, 9;
 ; End of false expr.
    %blend;
T_96.3;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0000000002f701b0_0, 0, 1;
    %jmp T_96;
    .thread T_96;
    .scope S_0000000002f58b70;
T_97 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f72e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %load/vec4 v0000000002f71b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_97.2, 9;
    %load/vec4 v0000000002f72d70_0;
    %jmp/1 T_97.3, 9;
T_97.2 ; End of true expr.
    %load/vec4 v0000000002f731d0_0;
    %jmp/0 T_97.3, 9;
 ; End of false expr.
    %blend;
T_97.3;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v0000000002f731d0_0, 0, 1;
    %jmp T_97;
    .thread T_97;
    .scope S_0000000002f5a7f0;
T_98 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f77370_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_98.1, 8;
T_98.0 ; End of true expr.
    %load/vec4 v0000000002f76150_0;
    %flag_set/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0000000002f76fb0_0;
    %jmp/1 T_98.3, 9;
T_98.2 ; End of true expr.
    %load/vec4 v0000000002f76830_0;
    %jmp/0 T_98.3, 9;
 ; End of false expr.
    %blend;
T_98.3;
    %jmp/0 T_98.1, 8;
 ; End of false expr.
    %blend;
T_98.1;
    %store/vec4 v0000000002f76830_0, 0, 1;
    %jmp T_98;
    .thread T_98;
    .scope S_0000000002f583f0;
T_99 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f777d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_99.1, 8;
T_99.0 ; End of true expr.
    %load/vec4 v0000000002f772d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_99.2, 9;
    %load/vec4 v0000000002f77730_0;
    %jmp/1 T_99.3, 9;
T_99.2 ; End of true expr.
    %load/vec4 v0000000002f77050_0;
    %jmp/0 T_99.3, 9;
 ; End of false expr.
    %blend;
T_99.3;
    %jmp/0 T_99.1, 8;
 ; End of false expr.
    %blend;
T_99.1;
    %store/vec4 v0000000002f77050_0, 0, 1;
    %jmp T_99;
    .thread T_99;
    .scope S_0000000002f580f0;
T_100 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f78770_0;
    %flag_set/vec4 8;
    %jmp/0 T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_100.1, 8;
T_100.0 ; End of true expr.
    %load/vec4 v0000000002f792b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_100.2, 9;
    %load/vec4 v0000000002f79530_0;
    %jmp/1 T_100.3, 9;
T_100.2 ; End of true expr.
    %load/vec4 v0000000002f795d0_0;
    %jmp/0 T_100.3, 9;
 ; End of false expr.
    %blend;
T_100.3;
    %jmp/0 T_100.1, 8;
 ; End of false expr.
    %blend;
T_100.1;
    %store/vec4 v0000000002f795d0_0, 0, 1;
    %jmp T_100;
    .thread T_100;
    .scope S_0000000002f589f0;
T_101 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f7abb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_101.1, 8;
T_101.0 ; End of true expr.
    %load/vec4 v0000000002f7ac50_0;
    %flag_set/vec4 9;
    %jmp/0 T_101.2, 9;
    %load/vec4 v0000000002f79ad0_0;
    %jmp/1 T_101.3, 9;
T_101.2 ; End of true expr.
    %load/vec4 v0000000002f78bd0_0;
    %jmp/0 T_101.3, 9;
 ; End of false expr.
    %blend;
T_101.3;
    %jmp/0 T_101.1, 8;
 ; End of false expr.
    %blend;
T_101.1;
    %store/vec4 v0000000002f78bd0_0, 0, 1;
    %jmp T_101;
    .thread T_101;
    .scope S_0000000002f59170;
T_102 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f7a2f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_102.1, 8;
T_102.0 ; End of true expr.
    %load/vec4 v0000000002f7a4d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_102.2, 9;
    %load/vec4 v0000000002f786d0_0;
    %jmp/1 T_102.3, 9;
T_102.2 ; End of true expr.
    %load/vec4 v0000000002f7a430_0;
    %jmp/0 T_102.3, 9;
 ; End of false expr.
    %blend;
T_102.3;
    %jmp/0 T_102.1, 8;
 ; End of false expr.
    %blend;
T_102.1;
    %store/vec4 v0000000002f7a430_0, 0, 1;
    %jmp T_102;
    .thread T_102;
    .scope S_0000000002f58270;
T_103 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f7caf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_103.1, 8;
T_103.0 ; End of true expr.
    %load/vec4 v0000000002f7c690_0;
    %flag_set/vec4 9;
    %jmp/0 T_103.2, 9;
    %load/vec4 v0000000002f7ba10_0;
    %jmp/1 T_103.3, 9;
T_103.2 ; End of true expr.
    %load/vec4 v0000000002f7af70_0;
    %jmp/0 T_103.3, 9;
 ; End of false expr.
    %blend;
T_103.3;
    %jmp/0 T_103.1, 8;
 ; End of false expr.
    %blend;
T_103.1;
    %store/vec4 v0000000002f7af70_0, 0, 1;
    %jmp T_103;
    .thread T_103;
    .scope S_0000000002f5e570;
T_104 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f7b330_0;
    %flag_set/vec4 8;
    %jmp/0 T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_104.1, 8;
T_104.0 ; End of true expr.
    %load/vec4 v0000000002f7c4b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_104.2, 9;
    %load/vec4 v0000000002f7ad90_0;
    %jmp/1 T_104.3, 9;
T_104.2 ; End of true expr.
    %load/vec4 v0000000002f7c410_0;
    %jmp/0 T_104.3, 9;
 ; End of false expr.
    %blend;
T_104.3;
    %jmp/0 T_104.1, 8;
 ; End of false expr.
    %blend;
T_104.1;
    %store/vec4 v0000000002f7c410_0, 0, 1;
    %jmp T_104;
    .thread T_104;
    .scope S_0000000002f5dc70;
T_105 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f7bdd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_105.1, 8;
T_105.0 ; End of true expr.
    %load/vec4 v0000000002f7c050_0;
    %flag_set/vec4 9;
    %jmp/0 T_105.2, 9;
    %load/vec4 v0000000002f7d130_0;
    %jmp/1 T_105.3, 9;
T_105.2 ; End of true expr.
    %load/vec4 v0000000002f7d270_0;
    %jmp/0 T_105.3, 9;
 ; End of false expr.
    %blend;
T_105.3;
    %jmp/0 T_105.1, 8;
 ; End of false expr.
    %blend;
T_105.1;
    %store/vec4 v0000000002f7d270_0, 0, 1;
    %jmp T_105;
    .thread T_105;
    .scope S_0000000002f59d70;
T_106 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f720f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_106.1, 8;
T_106.0 ; End of true expr.
    %load/vec4 v0000000002f724b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_106.2, 9;
    %load/vec4 v0000000002f72eb0_0;
    %jmp/1 T_106.3, 9;
T_106.2 ; End of true expr.
    %load/vec4 v0000000002f729b0_0;
    %jmp/0 T_106.3, 9;
 ; End of false expr.
    %blend;
T_106.3;
    %jmp/0 T_106.1, 8;
 ; End of false expr.
    %blend;
T_106.1;
    %store/vec4 v0000000002f729b0_0, 0, 1;
    %jmp T_106;
    .thread T_106;
    .scope S_0000000002f5c770;
T_107 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f72af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0000000002f72c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_107.2, 9;
    %load/vec4 v0000000002f727d0_0;
    %jmp/1 T_107.3, 9;
T_107.2 ; End of true expr.
    %load/vec4 v0000000002f72b90_0;
    %jmp/0 T_107.3, 9;
 ; End of false expr.
    %blend;
T_107.3;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %store/vec4 v0000000002f72b90_0, 0, 1;
    %jmp T_107;
    .thread T_107;
    .scope S_0000000002f57f70;
T_108 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f75250_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_108.1, 8;
T_108.0 ; End of true expr.
    %load/vec4 v0000000002f73f90_0;
    %flag_set/vec4 9;
    %jmp/0 T_108.2, 9;
    %load/vec4 v0000000002f74530_0;
    %jmp/1 T_108.3, 9;
T_108.2 ; End of true expr.
    %load/vec4 v0000000002f75a70_0;
    %jmp/0 T_108.3, 9;
 ; End of false expr.
    %blend;
T_108.3;
    %jmp/0 T_108.1, 8;
 ; End of false expr.
    %blend;
T_108.1;
    %store/vec4 v0000000002f75a70_0, 0, 1;
    %jmp T_108;
    .thread T_108;
    .scope S_0000000002f5b0f0;
T_109 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f74b70_0;
    %flag_set/vec4 8;
    %jmp/0 T_109.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_109.1, 8;
T_109.0 ; End of true expr.
    %load/vec4 v0000000002f748f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_109.2, 9;
    %load/vec4 v0000000002f74990_0;
    %jmp/1 T_109.3, 9;
T_109.2 ; End of true expr.
    %load/vec4 v0000000002f74cb0_0;
    %jmp/0 T_109.3, 9;
 ; End of false expr.
    %blend;
T_109.3;
    %jmp/0 T_109.1, 8;
 ; End of false expr.
    %blend;
T_109.1;
    %store/vec4 v0000000002f74cb0_0, 0, 1;
    %jmp T_109;
    .thread T_109;
    .scope S_0000000002f5b570;
T_110 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f756b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_110.1, 8;
T_110.0 ; End of true expr.
    %load/vec4 v0000000002f73b30_0;
    %flag_set/vec4 9;
    %jmp/0 T_110.2, 9;
    %load/vec4 v0000000002f739f0_0;
    %jmp/1 T_110.3, 9;
T_110.2 ; End of true expr.
    %load/vec4 v0000000002f75930_0;
    %jmp/0 T_110.3, 9;
 ; End of false expr.
    %blend;
T_110.3;
    %jmp/0 T_110.1, 8;
 ; End of false expr.
    %blend;
T_110.1;
    %store/vec4 v0000000002f75930_0, 0, 1;
    %jmp T_110;
    .thread T_110;
    .scope S_0000000002f5b3f0;
T_111 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f77eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_111.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %load/vec4 v0000000002f76d30_0;
    %flag_set/vec4 9;
    %jmp/0 T_111.2, 9;
    %load/vec4 v0000000002f76dd0_0;
    %jmp/1 T_111.3, 9;
T_111.2 ; End of true expr.
    %load/vec4 v0000000002f76650_0;
    %jmp/0 T_111.3, 9;
 ; End of false expr.
    %blend;
T_111.3;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %store/vec4 v0000000002f76650_0, 0, 1;
    %jmp T_111;
    .thread T_111;
    .scope S_0000000002f5d370;
T_112 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f7e350_0;
    %flag_set/vec4 8;
    %jmp/0 T_112.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_112.1, 8;
T_112.0 ; End of true expr.
    %load/vec4 v0000000002f7ef30_0;
    %flag_set/vec4 9;
    %jmp/0 T_112.2, 9;
    %load/vec4 v0000000002f7df90_0;
    %jmp/1 T_112.3, 9;
T_112.2 ; End of true expr.
    %load/vec4 v0000000002f7dc70_0;
    %jmp/0 T_112.3, 9;
 ; End of false expr.
    %blend;
T_112.3;
    %jmp/0 T_112.1, 8;
 ; End of false expr.
    %blend;
T_112.1;
    %store/vec4 v0000000002f7dc70_0, 0, 1;
    %jmp T_112;
    .thread T_112;
    .scope S_0000000002f5e270;
T_113 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f7e3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_113.1, 8;
T_113.0 ; End of true expr.
    %load/vec4 v0000000002f7edf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_113.2, 9;
    %load/vec4 v0000000002f7f390_0;
    %jmp/1 T_113.3, 9;
T_113.2 ; End of true expr.
    %load/vec4 v0000000002f7e5d0_0;
    %jmp/0 T_113.3, 9;
 ; End of false expr.
    %blend;
T_113.3;
    %jmp/0 T_113.1, 8;
 ; End of false expr.
    %blend;
T_113.1;
    %store/vec4 v0000000002f7e5d0_0, 0, 1;
    %jmp T_113;
    .thread T_113;
    .scope S_0000000002f835c0;
T_114 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f65e90_0;
    %flag_set/vec4 8;
    %jmp/0 T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_114.1, 8;
T_114.0 ; End of true expr.
    %load/vec4 v0000000002f667f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_114.2, 9;
    %load/vec4 v0000000002f65850_0;
    %jmp/1 T_114.3, 9;
T_114.2 ; End of true expr.
    %load/vec4 v0000000002f652b0_0;
    %jmp/0 T_114.3, 9;
 ; End of false expr.
    %blend;
T_114.3;
    %jmp/0 T_114.1, 8;
 ; End of false expr.
    %blend;
T_114.1;
    %store/vec4 v0000000002f652b0_0, 0, 1;
    %jmp T_114;
    .thread T_114;
    .scope S_0000000002f7fe40;
T_115 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f64b30_0;
    %flag_set/vec4 8;
    %jmp/0 T_115.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_115.1, 8;
T_115.0 ; End of true expr.
    %load/vec4 v0000000002f65df0_0;
    %flag_set/vec4 9;
    %jmp/0 T_115.2, 9;
    %load/vec4 v0000000002f65a30_0;
    %jmp/1 T_115.3, 9;
T_115.2 ; End of true expr.
    %load/vec4 v0000000002f65490_0;
    %jmp/0 T_115.3, 9;
 ; End of false expr.
    %blend;
T_115.3;
    %jmp/0 T_115.1, 8;
 ; End of false expr.
    %blend;
T_115.1;
    %store/vec4 v0000000002f65490_0, 0, 1;
    %jmp T_115;
    .thread T_115;
    .scope S_0000000002f811c0;
T_116 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f66930_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_116.1, 8;
T_116.0 ; End of true expr.
    %load/vec4 v0000000002f64810_0;
    %flag_set/vec4 9;
    %jmp/0 T_116.2, 9;
    %load/vec4 v0000000002f66610_0;
    %jmp/1 T_116.3, 9;
T_116.2 ; End of true expr.
    %load/vec4 v0000000002f66a70_0;
    %jmp/0 T_116.3, 9;
 ; End of false expr.
    %blend;
T_116.3;
    %jmp/0 T_116.1, 8;
 ; End of false expr.
    %blend;
T_116.1;
    %store/vec4 v0000000002f66a70_0, 0, 1;
    %jmp T_116;
    .thread T_116;
    .scope S_0000000002f82840;
T_117 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f691d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_117.1, 8;
T_117.0 ; End of true expr.
    %load/vec4 v0000000002f69270_0;
    %flag_set/vec4 9;
    %jmp/0 T_117.2, 9;
    %load/vec4 v0000000002f68190_0;
    %jmp/1 T_117.3, 9;
T_117.2 ; End of true expr.
    %load/vec4 v0000000002f68690_0;
    %jmp/0 T_117.3, 9;
 ; End of false expr.
    %blend;
T_117.3;
    %jmp/0 T_117.1, 8;
 ; End of false expr.
    %blend;
T_117.1;
    %store/vec4 v0000000002f68690_0, 0, 1;
    %jmp T_117;
    .thread T_117;
    .scope S_0000000002f84940;
T_118 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f68730_0;
    %flag_set/vec4 8;
    %jmp/0 T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_118.1, 8;
T_118.0 ; End of true expr.
    %load/vec4 v0000000002f69090_0;
    %flag_set/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0000000002f68050_0;
    %jmp/1 T_118.3, 9;
T_118.2 ; End of true expr.
    %load/vec4 v0000000002f67b50_0;
    %jmp/0 T_118.3, 9;
 ; End of false expr.
    %blend;
T_118.3;
    %jmp/0 T_118.1, 8;
 ; End of false expr.
    %blend;
T_118.1;
    %store/vec4 v0000000002f67b50_0, 0, 1;
    %jmp T_118;
    .thread T_118;
    .scope S_0000000002f81940;
T_119 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f68e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_119.1, 8;
T_119.0 ; End of true expr.
    %load/vec4 v0000000002f66cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_119.2, 9;
    %load/vec4 v0000000002f68af0_0;
    %jmp/1 T_119.3, 9;
T_119.2 ; End of true expr.
    %load/vec4 v0000000002f68f50_0;
    %jmp/0 T_119.3, 9;
 ; End of false expr.
    %blend;
T_119.3;
    %jmp/0 T_119.1, 8;
 ; End of false expr.
    %blend;
T_119.1;
    %store/vec4 v0000000002f68f50_0, 0, 1;
    %jmp T_119;
    .thread T_119;
    .scope S_0000000002f81340;
T_120 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002fa6190_0;
    %flag_set/vec4 8;
    %jmp/0 T_120.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_120.1, 8;
T_120.0 ; End of true expr.
    %load/vec4 v0000000002fa7130_0;
    %flag_set/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0000000002fa6a50_0;
    %jmp/1 T_120.3, 9;
T_120.2 ; End of true expr.
    %load/vec4 v0000000002fa5fb0_0;
    %jmp/0 T_120.3, 9;
 ; End of false expr.
    %blend;
T_120.3;
    %jmp/0 T_120.1, 8;
 ; End of false expr.
    %blend;
T_120.1;
    %store/vec4 v0000000002fa5fb0_0, 0, 1;
    %jmp T_120;
    .thread T_120;
    .scope S_0000000002f80440;
T_121 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002fa6690_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_121.1, 8;
T_121.0 ; End of true expr.
    %load/vec4 v0000000002fa7810_0;
    %flag_set/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0000000002fa6ff0_0;
    %jmp/1 T_121.3, 9;
T_121.2 ; End of true expr.
    %load/vec4 v0000000002fa6eb0_0;
    %jmp/0 T_121.3, 9;
 ; End of false expr.
    %blend;
T_121.3;
    %jmp/0 T_121.1, 8;
 ; End of false expr.
    %blend;
T_121.1;
    %store/vec4 v0000000002fa6eb0_0, 0, 1;
    %jmp T_121;
    .thread T_121;
    .scope S_0000000002f5ee70;
T_122 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f60b70_0;
    %flag_set/vec4 8;
    %jmp/0 T_122.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_122.1, 8;
T_122.0 ; End of true expr.
    %load/vec4 v0000000002f607b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_122.2, 9;
    %load/vec4 v0000000002f61bb0_0;
    %jmp/1 T_122.3, 9;
T_122.2 ; End of true expr.
    %load/vec4 v0000000002f5f4f0_0;
    %jmp/0 T_122.3, 9;
 ; End of false expr.
    %blend;
T_122.3;
    %jmp/0 T_122.1, 8;
 ; End of false expr.
    %blend;
T_122.1;
    %store/vec4 v0000000002f5f4f0_0, 0, 1;
    %jmp T_122;
    .thread T_122;
    .scope S_0000000002f5eb70;
T_123 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f616b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0000000002f61570_0;
    %flag_set/vec4 9;
    %jmp/0 T_123.2, 9;
    %load/vec4 v0000000002f5f810_0;
    %jmp/1 T_123.3, 9;
T_123.2 ; End of true expr.
    %load/vec4 v0000000002f61890_0;
    %jmp/0 T_123.3, 9;
 ; End of false expr.
    %blend;
T_123.3;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0000000002f61890_0, 0, 1;
    %jmp T_123;
    .thread T_123;
    .scope S_0000000002f5e870;
T_124 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f5f950_0;
    %flag_set/vec4 8;
    %jmp/0 T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_124.1, 8;
T_124.0 ; End of true expr.
    %load/vec4 v0000000002f614d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_124.2, 9;
    %load/vec4 v0000000002f60170_0;
    %jmp/1 T_124.3, 9;
T_124.2 ; End of true expr.
    %load/vec4 v0000000002f61430_0;
    %jmp/0 T_124.3, 9;
 ; End of false expr.
    %blend;
T_124.3;
    %jmp/0 T_124.1, 8;
 ; End of false expr.
    %blend;
T_124.1;
    %store/vec4 v0000000002f61430_0, 0, 1;
    %jmp T_124;
    .thread T_124;
    .scope S_0000000002f5e9f0;
T_125 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f639b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %load/vec4 v0000000002f61d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_125.2, 9;
    %load/vec4 v0000000002f62970_0;
    %jmp/1 T_125.3, 9;
T_125.2 ; End of true expr.
    %load/vec4 v0000000002f62a10_0;
    %jmp/0 T_125.3, 9;
 ; End of false expr.
    %blend;
T_125.3;
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v0000000002f62a10_0, 0, 1;
    %jmp T_125;
    .thread T_125;
    .scope S_0000000002f5d070;
T_126 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f62c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_126.1, 8;
T_126.0 ; End of true expr.
    %load/vec4 v0000000002f63c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_126.2, 9;
    %load/vec4 v0000000002f63730_0;
    %jmp/1 T_126.3, 9;
T_126.2 ; End of true expr.
    %load/vec4 v0000000002f62d30_0;
    %jmp/0 T_126.3, 9;
 ; End of false expr.
    %blend;
T_126.3;
    %jmp/0 T_126.1, 8;
 ; End of false expr.
    %blend;
T_126.1;
    %store/vec4 v0000000002f62d30_0, 0, 1;
    %jmp T_126;
    .thread T_126;
    .scope S_0000000002f5d4f0;
T_127 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f635f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_127.1, 8;
T_127.0 ; End of true expr.
    %load/vec4 v0000000002f61f70_0;
    %flag_set/vec4 9;
    %jmp/0 T_127.2, 9;
    %load/vec4 v0000000002f61cf0_0;
    %jmp/1 T_127.3, 9;
T_127.2 ; End of true expr.
    %load/vec4 v0000000002f637d0_0;
    %jmp/0 T_127.3, 9;
 ; End of false expr.
    %blend;
T_127.3;
    %jmp/0 T_127.1, 8;
 ; End of false expr.
    %blend;
T_127.1;
    %store/vec4 v0000000002f637d0_0, 0, 1;
    %jmp T_127;
    .thread T_127;
    .scope S_0000000002f82fc0;
T_128 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f88410_0;
    %flag_set/vec4 8;
    %jmp/0 T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_128.1, 8;
T_128.0 ; End of true expr.
    %load/vec4 v0000000002f898b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_128.2, 9;
    %load/vec4 v0000000002f88910_0;
    %jmp/1 T_128.3, 9;
T_128.2 ; End of true expr.
    %load/vec4 v0000000002f89c70_0;
    %jmp/0 T_128.3, 9;
 ; End of false expr.
    %blend;
T_128.3;
    %jmp/0 T_128.1, 8;
 ; End of false expr.
    %blend;
T_128.1;
    %store/vec4 v0000000002f89c70_0, 0, 1;
    %jmp T_128;
    .thread T_128;
    .scope S_0000000002f841c0;
T_129 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f88370_0;
    %flag_set/vec4 8;
    %jmp/0 T_129.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_129.1, 8;
T_129.0 ; End of true expr.
    %load/vec4 v0000000002f891d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_129.2, 9;
    %load/vec4 v0000000002f87e70_0;
    %jmp/1 T_129.3, 9;
T_129.2 ; End of true expr.
    %load/vec4 v0000000002f89270_0;
    %jmp/0 T_129.3, 9;
 ; End of false expr.
    %blend;
T_129.3;
    %jmp/0 T_129.1, 8;
 ; End of false expr.
    %blend;
T_129.1;
    %store/vec4 v0000000002f89270_0, 0, 1;
    %jmp T_129;
    .thread T_129;
    .scope S_0000000002f81ac0;
T_130 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f8e090_0;
    %flag_set/vec4 8;
    %jmp/0 T_130.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_130.1, 8;
T_130.0 ; End of true expr.
    %load/vec4 v0000000002f8d050_0;
    %flag_set/vec4 9;
    %jmp/0 T_130.2, 9;
    %load/vec4 v0000000002f8dff0_0;
    %jmp/1 T_130.3, 9;
T_130.2 ; End of true expr.
    %load/vec4 v0000000002f8eb30_0;
    %jmp/0 T_130.3, 9;
 ; End of false expr.
    %blend;
T_130.3;
    %jmp/0 T_130.1, 8;
 ; End of false expr.
    %blend;
T_130.1;
    %store/vec4 v0000000002f8eb30_0, 0, 1;
    %jmp T_130;
    .thread T_130;
    .scope S_0000000002f82540;
T_131 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f90750_0;
    %flag_set/vec4 8;
    %jmp/0 T_131.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_131.1, 8;
T_131.0 ; End of true expr.
    %load/vec4 v0000000002f90a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_131.2, 9;
    %load/vec4 v0000000002f8f210_0;
    %jmp/1 T_131.3, 9;
T_131.2 ; End of true expr.
    %load/vec4 v0000000002f90b10_0;
    %jmp/0 T_131.3, 9;
 ; End of false expr.
    %blend;
T_131.3;
    %jmp/0 T_131.1, 8;
 ; End of false expr.
    %blend;
T_131.1;
    %store/vec4 v0000000002f90b10_0, 0, 1;
    %jmp T_131;
    .thread T_131;
    .scope S_0000000002f7ffc0;
T_132 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f8ff30_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_132.1, 8;
T_132.0 ; End of true expr.
    %load/vec4 v0000000002f90930_0;
    %flag_set/vec4 9;
    %jmp/0 T_132.2, 9;
    %load/vec4 v0000000002f8fd50_0;
    %jmp/1 T_132.3, 9;
T_132.2 ; End of true expr.
    %load/vec4 v0000000002f904d0_0;
    %jmp/0 T_132.3, 9;
 ; End of false expr.
    %blend;
T_132.3;
    %jmp/0 T_132.1, 8;
 ; End of false expr.
    %blend;
T_132.1;
    %store/vec4 v0000000002f904d0_0, 0, 1;
    %jmp T_132;
    .thread T_132;
    .scope S_0000000002f83740;
T_133 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f90e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_133.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_133.1, 8;
T_133.0 ; End of true expr.
    %load/vec4 v0000000002f91150_0;
    %flag_set/vec4 9;
    %jmp/0 T_133.2, 9;
    %load/vec4 v0000000002f90070_0;
    %jmp/1 T_133.3, 9;
T_133.2 ; End of true expr.
    %load/vec4 v0000000002f906b0_0;
    %jmp/0 T_133.3, 9;
 ; End of false expr.
    %blend;
T_133.3;
    %jmp/0 T_133.1, 8;
 ; End of false expr.
    %blend;
T_133.1;
    %store/vec4 v0000000002f906b0_0, 0, 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0000000002f80740;
T_134 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f927d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0000000002f93ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_134.2, 9;
    %load/vec4 v0000000002f8fdf0_0;
    %jmp/1 T_134.3, 9;
T_134.2 ; End of true expr.
    %load/vec4 v0000000002f92eb0_0;
    %jmp/0 T_134.3, 9;
 ; End of false expr.
    %blend;
T_134.3;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %store/vec4 v0000000002f92eb0_0, 0, 1;
    %jmp T_134;
    .thread T_134;
    .scope S_0000000002f82b40;
T_135 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f93130_0;
    %flag_set/vec4 8;
    %jmp/0 T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_135.1, 8;
T_135.0 ; End of true expr.
    %load/vec4 v0000000002f93770_0;
    %flag_set/vec4 9;
    %jmp/0 T_135.2, 9;
    %load/vec4 v0000000002f93270_0;
    %jmp/1 T_135.3, 9;
T_135.2 ; End of true expr.
    %load/vec4 v0000000002f92c30_0;
    %jmp/0 T_135.3, 9;
 ; End of false expr.
    %blend;
T_135.3;
    %jmp/0 T_135.1, 8;
 ; End of false expr.
    %blend;
T_135.1;
    %store/vec4 v0000000002f92c30_0, 0, 1;
    %jmp T_135;
    .thread T_135;
    .scope S_0000000002f81040;
T_136 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f91e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_136.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_136.1, 8;
T_136.0 ; End of true expr.
    %load/vec4 v0000000002f93c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_136.2, 9;
    %load/vec4 v0000000002f92410_0;
    %jmp/1 T_136.3, 9;
T_136.2 ; End of true expr.
    %load/vec4 v0000000002f94490_0;
    %jmp/0 T_136.3, 9;
 ; End of false expr.
    %blend;
T_136.3;
    %jmp/0 T_136.1, 8;
 ; End of false expr.
    %blend;
T_136.1;
    %store/vec4 v0000000002f94490_0, 0, 1;
    %jmp T_136;
    .thread T_136;
    .scope S_0000000002f82cc0;
T_137 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f922d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %load/vec4 v0000000002f94d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_137.2, 9;
    %load/vec4 v0000000002f92190_0;
    %jmp/1 T_137.3, 9;
T_137.2 ; End of true expr.
    %load/vec4 v0000000002f96ab0_0;
    %jmp/0 T_137.3, 9;
 ; End of false expr.
    %blend;
T_137.3;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %store/vec4 v0000000002f96ab0_0, 0, 1;
    %jmp T_137;
    .thread T_137;
    .scope S_0000000002f81640;
T_138 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f88b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_138.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_138.1, 8;
T_138.0 ; End of true expr.
    %load/vec4 v0000000002f88ff0_0;
    %flag_set/vec4 9;
    %jmp/0 T_138.2, 9;
    %load/vec4 v0000000002f88190_0;
    %jmp/1 T_138.3, 9;
T_138.2 ; End of true expr.
    %load/vec4 v0000000002f89db0_0;
    %jmp/0 T_138.3, 9;
 ; End of false expr.
    %blend;
T_138.3;
    %jmp/0 T_138.1, 8;
 ; End of false expr.
    %blend;
T_138.1;
    %store/vec4 v0000000002f89db0_0, 0, 1;
    %jmp T_138;
    .thread T_138;
    .scope S_0000000002f829c0;
T_139 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f8ca10_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_139.1, 8;
T_139.0 ; End of true expr.
    %load/vec4 v0000000002f8cab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_139.2, 9;
    %load/vec4 v0000000002f8b9d0_0;
    %jmp/1 T_139.3, 9;
T_139.2 ; End of true expr.
    %load/vec4 v0000000002f8bed0_0;
    %jmp/0 T_139.3, 9;
 ; End of false expr.
    %blend;
T_139.3;
    %jmp/0 T_139.1, 8;
 ; End of false expr.
    %blend;
T_139.1;
    %store/vec4 v0000000002f8bed0_0, 0, 1;
    %jmp T_139;
    .thread T_139;
    .scope S_0000000002f820c0;
T_140 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f8c010_0;
    %flag_set/vec4 8;
    %jmp/0 T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_140.1, 8;
T_140.0 ; End of true expr.
    %load/vec4 v0000000002f8c0b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_140.2, 9;
    %load/vec4 v0000000002f8cb50_0;
    %jmp/1 T_140.3, 9;
T_140.2 ; End of true expr.
    %load/vec4 v0000000002f8bb10_0;
    %jmp/0 T_140.3, 9;
 ; End of false expr.
    %blend;
T_140.3;
    %jmp/0 T_140.1, 8;
 ; End of false expr.
    %blend;
T_140.1;
    %store/vec4 v0000000002f8bb10_0, 0, 1;
    %jmp T_140;
    .thread T_140;
    .scope S_0000000002f82240;
T_141 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f8aa30_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %load/vec4 v0000000002f8a7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_141.2, 9;
    %load/vec4 v0000000002f8c5b0_0;
    %jmp/1 T_141.3, 9;
T_141.2 ; End of true expr.
    %load/vec4 v0000000002f8c470_0;
    %jmp/0 T_141.3, 9;
 ; End of false expr.
    %blend;
T_141.3;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v0000000002f8c470_0, 0, 1;
    %jmp T_141;
    .thread T_141;
    .scope S_0000000002f83140;
T_142 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f8d7d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_142.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_142.1, 8;
T_142.0 ; End of true expr.
    %load/vec4 v0000000002f8e270_0;
    %flag_set/vec4 9;
    %jmp/0 T_142.2, 9;
    %load/vec4 v0000000002f8d910_0;
    %jmp/1 T_142.3, 9;
T_142.2 ; End of true expr.
    %load/vec4 v0000000002f8e3b0_0;
    %jmp/0 T_142.3, 9;
 ; End of false expr.
    %blend;
T_142.3;
    %jmp/0 T_142.1, 8;
 ; End of false expr.
    %blend;
T_142.1;
    %store/vec4 v0000000002f8e3b0_0, 0, 1;
    %jmp T_142;
    .thread T_142;
    .scope S_0000000002f83ec0;
T_143 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f8f2b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0000000002f8ee50_0;
    %flag_set/vec4 9;
    %jmp/0 T_143.2, 9;
    %load/vec4 v0000000002f8d9b0_0;
    %jmp/1 T_143.3, 9;
T_143.2 ; End of true expr.
    %load/vec4 v0000000002f8f490_0;
    %jmp/0 T_143.3, 9;
 ; End of false expr.
    %blend;
T_143.3;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0000000002f8f490_0, 0, 1;
    %jmp T_143;
    .thread T_143;
    .scope S_0000000002f83d40;
T_144 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f952f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_144.1, 8;
T_144.0 ; End of true expr.
    %load/vec4 v0000000002f95390_0;
    %flag_set/vec4 9;
    %jmp/0 T_144.2, 9;
    %load/vec4 v0000000002f954d0_0;
    %jmp/1 T_144.3, 9;
T_144.2 ; End of true expr.
    %load/vec4 v0000000002f96510_0;
    %jmp/0 T_144.3, 9;
 ; End of false expr.
    %blend;
T_144.3;
    %jmp/0 T_144.1, 8;
 ; End of false expr.
    %blend;
T_144.1;
    %store/vec4 v0000000002f96510_0, 0, 1;
    %jmp T_144;
    .thread T_144;
    .scope S_0000000002f817c0;
T_145 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f96470_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v0000000002f94850_0;
    %flag_set/vec4 9;
    %jmp/0 T_145.2, 9;
    %load/vec4 v0000000002f95890_0;
    %jmp/1 T_145.3, 9;
T_145.2 ; End of true expr.
    %load/vec4 v0000000002f94710_0;
    %jmp/0 T_145.3, 9;
 ; End of false expr.
    %blend;
T_145.3;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v0000000002f94710_0, 0, 1;
    %jmp T_145;
    .thread T_145;
    .scope S_0000000002f868c0;
T_146 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f9ccd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_146.1, 8;
T_146.0 ; End of true expr.
    %load/vec4 v0000000002f9bdd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_146.2, 9;
    %load/vec4 v0000000002f9d950_0;
    %jmp/1 T_146.3, 9;
T_146.2 ; End of true expr.
    %load/vec4 v0000000002f9dbd0_0;
    %jmp/0 T_146.3, 9;
 ; End of false expr.
    %blend;
T_146.3;
    %jmp/0 T_146.1, 8;
 ; End of false expr.
    %blend;
T_146.1;
    %store/vec4 v0000000002f9dbd0_0, 0, 1;
    %jmp T_146;
    .thread T_146;
    .scope S_0000000002f86bc0;
T_147 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f9c370_0;
    %flag_set/vec4 8;
    %jmp/0 T_147.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_147.1, 8;
T_147.0 ; End of true expr.
    %load/vec4 v0000000002f9c9b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_147.2, 9;
    %load/vec4 v0000000002f9d9f0_0;
    %jmp/1 T_147.3, 9;
T_147.2 ; End of true expr.
    %load/vec4 v0000000002f9e350_0;
    %jmp/0 T_147.3, 9;
 ; End of false expr.
    %blend;
T_147.3;
    %jmp/0 T_147.1, 8;
 ; End of false expr.
    %blend;
T_147.1;
    %store/vec4 v0000000002f9e350_0, 0, 1;
    %jmp T_147;
    .thread T_147;
    .scope S_0000000002f871c0;
T_148 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f9bf10_0;
    %flag_set/vec4 8;
    %jmp/0 T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_148.1, 8;
T_148.0 ; End of true expr.
    %load/vec4 v0000000002f9d810_0;
    %flag_set/vec4 9;
    %jmp/0 T_148.2, 9;
    %load/vec4 v0000000002f9c7d0_0;
    %jmp/1 T_148.3, 9;
T_148.2 ; End of true expr.
    %load/vec4 v0000000002f9c190_0;
    %jmp/0 T_148.3, 9;
 ; End of false expr.
    %blend;
T_148.3;
    %jmp/0 T_148.1, 8;
 ; End of false expr.
    %blend;
T_148.1;
    %store/vec4 v0000000002f9c190_0, 0, 1;
    %jmp T_148;
    .thread T_148;
    .scope S_0000000002f86ec0;
T_149 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f9f1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_149.1, 8;
T_149.0 ; End of true expr.
    %load/vec4 v0000000002f9e530_0;
    %flag_set/vec4 9;
    %jmp/0 T_149.2, 9;
    %load/vec4 v0000000002f9fbb0_0;
    %jmp/1 T_149.3, 9;
T_149.2 ; End of true expr.
    %load/vec4 v0000000002f9f250_0;
    %jmp/0 T_149.3, 9;
 ; End of false expr.
    %blend;
T_149.3;
    %jmp/0 T_149.1, 8;
 ; End of false expr.
    %blend;
T_149.1;
    %store/vec4 v0000000002f9f250_0, 0, 1;
    %jmp T_149;
    .thread T_149;
    .scope S_0000000002f85fc0;
T_150 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002fa0a10_0;
    %flag_set/vec4 8;
    %jmp/0 T_150.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_150.1, 8;
T_150.0 ; End of true expr.
    %load/vec4 v0000000002fa0ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_150.2, 9;
    %load/vec4 v0000000002f9f750_0;
    %jmp/1 T_150.3, 9;
T_150.2 ; End of true expr.
    %load/vec4 v0000000002f9ec10_0;
    %jmp/0 T_150.3, 9;
 ; End of false expr.
    %blend;
T_150.3;
    %jmp/0 T_150.1, 8;
 ; End of false expr.
    %blend;
T_150.1;
    %store/vec4 v0000000002f9ec10_0, 0, 1;
    %jmp T_150;
    .thread T_150;
    .scope S_0000000002f87340;
T_151 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002fa01f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_151.1, 8;
T_151.0 ; End of true expr.
    %load/vec4 v0000000002f9fe30_0;
    %flag_set/vec4 9;
    %jmp/0 T_151.2, 9;
    %load/vec4 v0000000002f9e850_0;
    %jmp/1 T_151.3, 9;
T_151.2 ; End of true expr.
    %load/vec4 v0000000002fa0010_0;
    %jmp/0 T_151.3, 9;
 ; End of false expr.
    %blend;
T_151.3;
    %jmp/0 T_151.1, 8;
 ; End of false expr.
    %blend;
T_151.1;
    %store/vec4 v0000000002fa0010_0, 0, 1;
    %jmp T_151;
    .thread T_151;
    .scope S_0000000002f877c0;
T_152 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002fa2b30_0;
    %flag_set/vec4 8;
    %jmp/0 T_152.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_152.1, 8;
T_152.0 ; End of true expr.
    %load/vec4 v0000000002fa26d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_152.2, 9;
    %load/vec4 v0000000002fa1a50_0;
    %jmp/1 T_152.3, 9;
T_152.2 ; End of true expr.
    %load/vec4 v0000000002fa0fb0_0;
    %jmp/0 T_152.3, 9;
 ; End of false expr.
    %blend;
T_152.3;
    %jmp/0 T_152.1, 8;
 ; End of false expr.
    %blend;
T_152.1;
    %store/vec4 v0000000002fa0fb0_0, 0, 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0000000002f87640;
T_153 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002fa1370_0;
    %flag_set/vec4 8;
    %jmp/0 T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_153.1, 8;
T_153.0 ; End of true expr.
    %load/vec4 v0000000002fa24f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_153.2, 9;
    %load/vec4 v0000000002fa0dd0_0;
    %jmp/1 T_153.3, 9;
T_153.2 ; End of true expr.
    %load/vec4 v0000000002fa2450_0;
    %jmp/0 T_153.3, 9;
 ; End of false expr.
    %blend;
T_153.3;
    %jmp/0 T_153.1, 8;
 ; End of false expr.
    %blend;
T_153.1;
    %store/vec4 v0000000002fa2450_0, 0, 1;
    %jmp T_153;
    .thread T_153;
    .scope S_0000000002f84c40;
T_154 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f986d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v0000000002f99030_0;
    %flag_set/vec4 9;
    %jmp/0 T_154.2, 9;
    %load/vec4 v0000000002f98090_0;
    %jmp/1 T_154.3, 9;
T_154.2 ; End of true expr.
    %load/vec4 v0000000002f97af0_0;
    %jmp/0 T_154.3, 9;
 ; End of false expr.
    %blend;
T_154.3;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %store/vec4 v0000000002f97af0_0, 0, 1;
    %jmp T_154;
    .thread T_154;
    .scope S_0000000002f802c0;
T_155 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f97370_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_155.1, 8;
T_155.0 ; End of true expr.
    %load/vec4 v0000000002f98450_0;
    %flag_set/vec4 9;
    %jmp/0 T_155.2, 9;
    %load/vec4 v0000000002f98270_0;
    %jmp/1 T_155.3, 9;
T_155.2 ; End of true expr.
    %load/vec4 v0000000002f97d70_0;
    %jmp/0 T_155.3, 9;
 ; End of false expr.
    %blend;
T_155.3;
    %jmp/0 T_155.1, 8;
 ; End of false expr.
    %blend;
T_155.1;
    %store/vec4 v0000000002f97d70_0, 0, 1;
    %jmp T_155;
    .thread T_155;
    .scope S_0000000002f808c0;
T_156 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f98b30_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_156.1, 8;
T_156.0 ; End of true expr.
    %load/vec4 v0000000002f98c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_156.2, 9;
    %load/vec4 v0000000002f99170_0;
    %jmp/1 T_156.3, 9;
T_156.2 ; End of true expr.
    %load/vec4 v0000000002f974b0_0;
    %jmp/0 T_156.3, 9;
 ; End of false expr.
    %blend;
T_156.3;
    %jmp/0 T_156.1, 8;
 ; End of false expr.
    %blend;
T_156.1;
    %store/vec4 v0000000002f974b0_0, 0, 1;
    %jmp T_156;
    .thread T_156;
    .scope S_0000000002f859c0;
T_157 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f9ab10_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_157.1, 8;
T_157.0 ; End of true expr.
    %load/vec4 v0000000002f9acf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_157.2, 9;
    %load/vec4 v0000000002f9a2f0_0;
    %jmp/1 T_157.3, 9;
T_157.2 ; End of true expr.
    %load/vec4 v0000000002f9ac50_0;
    %jmp/0 T_157.3, 9;
 ; End of false expr.
    %blend;
T_157.3;
    %jmp/0 T_157.1, 8;
 ; End of false expr.
    %blend;
T_157.1;
    %store/vec4 v0000000002f9ac50_0, 0, 1;
    %jmp T_157;
    .thread T_157;
    .scope S_0000000002f85b40;
T_158 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f9ae30_0;
    %flag_set/vec4 8;
    %jmp/0 T_158.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_158.1, 8;
T_158.0 ; End of true expr.
    %load/vec4 v0000000002f9bb50_0;
    %flag_set/vec4 9;
    %jmp/0 T_158.2, 9;
    %load/vec4 v0000000002f9a9d0_0;
    %jmp/1 T_158.3, 9;
T_158.2 ; End of true expr.
    %load/vec4 v0000000002f99df0_0;
    %jmp/0 T_158.3, 9;
 ; End of false expr.
    %blend;
T_158.3;
    %jmp/0 T_158.1, 8;
 ; End of false expr.
    %blend;
T_158.1;
    %store/vec4 v0000000002f99df0_0, 0, 1;
    %jmp T_158;
    .thread T_158;
    .scope S_0000000002f87ac0;
T_159 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002f997b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %load/vec4 v0000000002f9b6f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_159.2, 9;
    %load/vec4 v0000000002f9b5b0_0;
    %jmp/1 T_159.3, 9;
T_159.2 ; End of true expr.
    %load/vec4 v0000000002f9b470_0;
    %jmp/0 T_159.3, 9;
 ; End of false expr.
    %blend;
T_159.3;
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v0000000002f9b470_0, 0, 1;
    %jmp T_159;
    .thread T_159;
    .scope S_0000000002df8fa0;
T_160 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002d1ee10_0;
    %flag_set/vec4 8;
    %jmp/0 T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_160.1, 8;
T_160.0 ; End of true expr.
    %load/vec4 v0000000002d1d150_0;
    %flag_set/vec4 9;
    %jmp/0 T_160.2, 9;
    %load/vec4 v0000000002d1f770_0;
    %jmp/1 T_160.3, 9;
T_160.2 ; End of true expr.
    %load/vec4 v0000000002d1e230_0;
    %jmp/0 T_160.3, 9;
 ; End of false expr.
    %blend;
T_160.3;
    %jmp/0 T_160.1, 8;
 ; End of false expr.
    %blend;
T_160.1;
    %store/vec4 v0000000002d1e230_0, 0, 1;
    %jmp T_160;
    .thread T_160;
    .scope S_0000000002df7f20;
T_161 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c89480_0;
    %flag_set/vec4 8;
    %jmp/0 T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_161.1, 8;
T_161.0 ; End of true expr.
    %load/vec4 v0000000002c89660_0;
    %flag_set/vec4 9;
    %jmp/0 T_161.2, 9;
    %load/vec4 v0000000002c8aec0_0;
    %jmp/1 T_161.3, 9;
T_161.2 ; End of true expr.
    %load/vec4 v0000000002c8a740_0;
    %jmp/0 T_161.3, 9;
 ; End of false expr.
    %blend;
T_161.3;
    %jmp/0 T_161.1, 8;
 ; End of false expr.
    %blend;
T_161.1;
    %store/vec4 v0000000002c8a740_0, 0, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_0000000002df7c20;
T_162 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c84ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_162.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_162.1, 8;
T_162.0 ; End of true expr.
    %load/vec4 v0000000002c85880_0;
    %flag_set/vec4 9;
    %jmp/0 T_162.2, 9;
    %load/vec4 v0000000002c840c0_0;
    %jmp/1 T_162.3, 9;
T_162.2 ; End of true expr.
    %load/vec4 v0000000002c84520_0;
    %jmp/0 T_162.3, 9;
 ; End of false expr.
    %blend;
T_162.3;
    %jmp/0 T_162.1, 8;
 ; End of false expr.
    %blend;
T_162.1;
    %store/vec4 v0000000002c84520_0, 0, 1;
    %jmp T_162;
    .thread T_162;
    .scope S_0000000002df80a0;
T_163 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c87680_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0000000002c86d20_0;
    %flag_set/vec4 9;
    %jmp/0 T_163.2, 9;
    %load/vec4 v0000000002c88b20_0;
    %jmp/1 T_163.3, 9;
T_163.2 ; End of true expr.
    %load/vec4 v0000000002c86c80_0;
    %jmp/0 T_163.3, 9;
 ; End of false expr.
    %blend;
T_163.3;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0000000002c86c80_0, 0, 1;
    %jmp T_163;
    .thread T_163;
    .scope S_0000000002df8220;
T_164 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c87860_0;
    %flag_set/vec4 8;
    %jmp/0 T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_164.1, 8;
T_164.0 ; End of true expr.
    %load/vec4 v0000000002c88bc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_164.2, 9;
    %load/vec4 v0000000002c87540_0;
    %jmp/1 T_164.3, 9;
T_164.2 ; End of true expr.
    %load/vec4 v0000000002c87900_0;
    %jmp/0 T_164.3, 9;
 ; End of false expr.
    %blend;
T_164.3;
    %jmp/0 T_164.1, 8;
 ; End of false expr.
    %blend;
T_164.1;
    %store/vec4 v0000000002c87900_0, 0, 1;
    %jmp T_164;
    .thread T_164;
    .scope S_0000000002dfab30;
T_165 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b45b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_165.1, 8;
T_165.0 ; End of true expr.
    %load/vec4 v0000000002b44cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0000000002b437b0_0;
    %jmp/1 T_165.3, 9;
T_165.2 ; End of true expr.
    %load/vec4 v0000000002b44430_0;
    %jmp/0 T_165.3, 9;
 ; End of false expr.
    %blend;
T_165.3;
    %jmp/0 T_165.1, 8;
 ; End of false expr.
    %blend;
T_165.1;
    %store/vec4 v0000000002b44430_0, 0, 1;
    %jmp T_165;
    .thread T_165;
    .scope S_0000000002dfa9b0;
T_166 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b46c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_166.1, 8;
T_166.0 ; End of true expr.
    %load/vec4 v0000000002b46ff0_0;
    %flag_set/vec4 9;
    %jmp/0 T_166.2, 9;
    %load/vec4 v0000000002b45fb0_0;
    %jmp/1 T_166.3, 9;
T_166.2 ; End of true expr.
    %load/vec4 v0000000002b48350_0;
    %jmp/0 T_166.3, 9;
 ; End of false expr.
    %blend;
T_166.3;
    %jmp/0 T_166.1, 8;
 ; End of false expr.
    %blend;
T_166.1;
    %store/vec4 v0000000002b48350_0, 0, 1;
    %jmp T_166;
    .thread T_166;
    .scope S_0000000002dfae30;
T_167 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b46910_0;
    %flag_set/vec4 8;
    %jmp/0 T_167.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_167.1, 8;
T_167.0 ; End of true expr.
    %load/vec4 v0000000002b46e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_167.2, 9;
    %load/vec4 v0000000002b46870_0;
    %jmp/1 T_167.3, 9;
T_167.2 ; End of true expr.
    %load/vec4 v0000000002b46a50_0;
    %jmp/0 T_167.3, 9;
 ; End of false expr.
    %blend;
T_167.3;
    %jmp/0 T_167.1, 8;
 ; End of false expr.
    %blend;
T_167.1;
    %store/vec4 v0000000002b46a50_0, 0, 1;
    %jmp T_167;
    .thread T_167;
    .scope S_0000000002dfa3b0;
T_168 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b4abf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_168.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_168.1, 8;
T_168.0 ; End of true expr.
    %load/vec4 v0000000002b49c50_0;
    %flag_set/vec4 9;
    %jmp/0 T_168.2, 9;
    %load/vec4 v0000000002b49a70_0;
    %jmp/1 T_168.3, 9;
T_168.2 ; End of true expr.
    %load/vec4 v0000000002b49bb0_0;
    %jmp/0 T_168.3, 9;
 ; End of false expr.
    %blend;
T_168.3;
    %jmp/0 T_168.1, 8;
 ; End of false expr.
    %blend;
T_168.1;
    %store/vec4 v0000000002b49bb0_0, 0, 1;
    %jmp T_168;
    .thread T_168;
    .scope S_0000000002dfb730;
T_169 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b4add0_0;
    %flag_set/vec4 8;
    %jmp/0 T_169.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_169.1, 8;
T_169.0 ; End of true expr.
    %load/vec4 v0000000002b4b370_0;
    %flag_set/vec4 9;
    %jmp/0 T_169.2, 9;
    %load/vec4 v0000000002b4afb0_0;
    %jmp/1 T_169.3, 9;
T_169.2 ; End of true expr.
    %load/vec4 v0000000002b4b2d0_0;
    %jmp/0 T_169.3, 9;
 ; End of false expr.
    %blend;
T_169.3;
    %jmp/0 T_169.1, 8;
 ; End of false expr.
    %blend;
T_169.1;
    %store/vec4 v0000000002b4b2d0_0, 0, 1;
    %jmp T_169;
    .thread T_169;
    .scope S_0000000002df8520;
T_170 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c8a7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v0000000002c8a2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_170.2, 9;
    %load/vec4 v0000000002c89700_0;
    %jmp/1 T_170.3, 9;
T_170.2 ; End of true expr.
    %load/vec4 v0000000002c89b60_0;
    %jmp/0 T_170.3, 9;
 ; End of false expr.
    %blend;
T_170.3;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0000000002c89b60_0, 0, 1;
    %jmp T_170;
    .thread T_170;
    .scope S_0000000002df89a0;
T_171 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c8e020_0;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %load/vec4 v0000000002c8c400_0;
    %flag_set/vec4 9;
    %jmp/0 T_171.2, 9;
    %load/vec4 v0000000002c8bc80_0;
    %jmp/1 T_171.3, 9;
T_171.2 ; End of true expr.
    %load/vec4 v0000000002c8c040_0;
    %jmp/0 T_171.3, 9;
 ; End of false expr.
    %blend;
T_171.3;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %store/vec4 v0000000002c8c040_0, 0, 1;
    %jmp T_171;
    .thread T_171;
    .scope S_0000000002df86a0;
T_172 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c8ee80_0;
    %flag_set/vec4 8;
    %jmp/0 T_172.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_172.1, 8;
T_172.0 ; End of true expr.
    %load/vec4 v0000000002c8ea20_0;
    %flag_set/vec4 9;
    %jmp/0 T_172.2, 9;
    %load/vec4 v0000000002c8efc0_0;
    %jmp/1 T_172.3, 9;
T_172.2 ; End of true expr.
    %load/vec4 v0000000002c8f240_0;
    %jmp/0 T_172.3, 9;
 ; End of false expr.
    %blend;
T_172.3;
    %jmp/0 T_172.1, 8;
 ; End of false expr.
    %blend;
T_172.1;
    %store/vec4 v0000000002c8f240_0, 0, 1;
    %jmp T_172;
    .thread T_172;
    .scope S_0000000002df83a0;
T_173 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c8e840_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0000000002c8e8e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_173.2, 9;
    %load/vec4 v0000000002c8e660_0;
    %jmp/1 T_173.3, 9;
T_173.2 ; End of true expr.
    %load/vec4 v0000000002c8f560_0;
    %jmp/0 T_173.3, 9;
 ; End of false expr.
    %blend;
T_173.3;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v0000000002c8f560_0, 0, 1;
    %jmp T_173;
    .thread T_173;
    .scope S_0000000002df9120;
T_174 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c92d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_174.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_174.1, 8;
T_174.0 ; End of true expr.
    %load/vec4 v0000000002c926c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_174.2, 9;
    %load/vec4 v0000000002c91400_0;
    %jmp/1 T_174.3, 9;
T_174.2 ; End of true expr.
    %load/vec4 v0000000002c90dc0_0;
    %jmp/0 T_174.3, 9;
 ; End of false expr.
    %blend;
T_174.3;
    %jmp/0 T_174.1, 8;
 ; End of false expr.
    %blend;
T_174.1;
    %store/vec4 v0000000002c90dc0_0, 0, 1;
    %jmp T_174;
    .thread T_174;
    .scope S_0000000002df92a0;
T_175 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002c93340_0;
    %flag_set/vec4 8;
    %jmp/0 T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_175.1, 8;
T_175.0 ; End of true expr.
    %load/vec4 v0000000002c93de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_175.2, 9;
    %load/vec4 v0000000002c93a20_0;
    %jmp/1 T_175.3, 9;
T_175.2 ; End of true expr.
    %load/vec4 v0000000002c93ac0_0;
    %jmp/0 T_175.3, 9;
 ; End of false expr.
    %blend;
T_175.3;
    %jmp/0 T_175.1, 8;
 ; End of false expr.
    %blend;
T_175.1;
    %store/vec4 v0000000002c93ac0_0, 0, 1;
    %jmp T_175;
    .thread T_175;
    .scope S_0000000002dfa530;
T_176 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b13c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_176.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_176.1, 8;
T_176.0 ; End of true expr.
    %load/vec4 v0000000002b12e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_176.2, 9;
    %load/vec4 v0000000002b12010_0;
    %jmp/1 T_176.3, 9;
T_176.2 ; End of true expr.
    %load/vec4 v0000000002b12b50_0;
    %jmp/0 T_176.3, 9;
 ; End of false expr.
    %blend;
T_176.3;
    %jmp/0 T_176.1, 8;
 ; End of false expr.
    %blend;
T_176.1;
    %store/vec4 v0000000002b12b50_0, 0, 1;
    %jmp T_176;
    .thread T_176;
    .scope S_0000000002dfb130;
T_177 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b164d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_177.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_177.1, 8;
T_177.0 ; End of true expr.
    %load/vec4 v0000000002b14db0_0;
    %flag_set/vec4 9;
    %jmp/0 T_177.2, 9;
    %load/vec4 v0000000002b14a90_0;
    %jmp/1 T_177.3, 9;
T_177.2 ; End of true expr.
    %load/vec4 v0000000002b14bd0_0;
    %jmp/0 T_177.3, 9;
 ; End of false expr.
    %blend;
T_177.3;
    %jmp/0 T_177.1, 8;
 ; End of false expr.
    %blend;
T_177.1;
    %store/vec4 v0000000002b14bd0_0, 0, 1;
    %jmp T_177;
    .thread T_177;
    .scope S_0000000002dfbdc0;
T_178 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ba60f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_178.1, 8;
T_178.0 ; End of true expr.
    %load/vec4 v0000000002ba6190_0;
    %flag_set/vec4 9;
    %jmp/0 T_178.2, 9;
    %load/vec4 v0000000002ba5fb0_0;
    %jmp/1 T_178.3, 9;
T_178.2 ; End of true expr.
    %load/vec4 v0000000002ba4390_0;
    %jmp/0 T_178.3, 9;
 ; End of false expr.
    %blend;
T_178.3;
    %jmp/0 T_178.1, 8;
 ; End of false expr.
    %blend;
T_178.1;
    %store/vec4 v0000000002ba4390_0, 0, 1;
    %jmp T_178;
    .thread T_178;
    .scope S_0000000002dfcb40;
T_179 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b685b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0000000002b69690_0;
    %flag_set/vec4 9;
    %jmp/0 T_179.2, 9;
    %load/vec4 v0000000002b69050_0;
    %jmp/1 T_179.3, 9;
T_179.2 ; End of true expr.
    %load/vec4 v0000000002b67e30_0;
    %jmp/0 T_179.3, 9;
 ; End of false expr.
    %blend;
T_179.3;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0000000002b67e30_0, 0, 1;
    %jmp T_179;
    .thread T_179;
    .scope S_0000000002dfd5c0;
T_180 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b6b7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_180.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_180.1, 8;
T_180.0 ; End of true expr.
    %load/vec4 v0000000002b6a4f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_180.2, 9;
    %load/vec4 v0000000002b6a270_0;
    %jmp/1 T_180.3, 9;
T_180.2 ; End of true expr.
    %load/vec4 v0000000002b6a450_0;
    %jmp/0 T_180.3, 9;
 ; End of false expr.
    %blend;
T_180.3;
    %jmp/0 T_180.1, 8;
 ; End of false expr.
    %blend;
T_180.1;
    %store/vec4 v0000000002b6a450_0, 0, 1;
    %jmp T_180;
    .thread T_180;
    .scope S_0000000002dfc240;
T_181 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b699b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0000000002b69cd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_181.2, 9;
    %load/vec4 v0000000002b6b2b0_0;
    %jmp/1 T_181.3, 9;
T_181.2 ; End of true expr.
    %load/vec4 v0000000002b69b90_0;
    %jmp/0 T_181.3, 9;
 ; End of false expr.
    %blend;
T_181.3;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %store/vec4 v0000000002b69b90_0, 0, 1;
    %jmp T_181;
    .thread T_181;
    .scope S_0000000002dfc3c0;
T_182 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b6e0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_182.1, 8;
T_182.0 ; End of true expr.
    %load/vec4 v0000000002b6d3d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_182.2, 9;
    %load/vec4 v0000000002b6c4d0_0;
    %jmp/1 T_182.3, 9;
T_182.2 ; End of true expr.
    %load/vec4 v0000000002b6ce30_0;
    %jmp/0 T_182.3, 9;
 ; End of false expr.
    %blend;
T_182.3;
    %jmp/0 T_182.1, 8;
 ; End of false expr.
    %blend;
T_182.1;
    %store/vec4 v0000000002b6ce30_0, 0, 1;
    %jmp T_182;
    .thread T_182;
    .scope S_0000000002dfd2c0;
T_183 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b6e870_0;
    %flag_set/vec4 8;
    %jmp/0 T_183.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_183.1, 8;
T_183.0 ; End of true expr.
    %load/vec4 v0000000002a90e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_183.2, 9;
    %load/vec4 v0000000002b6eb90_0;
    %jmp/1 T_183.3, 9;
T_183.2 ; End of true expr.
    %load/vec4 v0000000002a903d0_0;
    %jmp/0 T_183.3, 9;
 ; End of false expr.
    %blend;
T_183.3;
    %jmp/0 T_183.1, 8;
 ; End of false expr.
    %blend;
T_183.1;
    %store/vec4 v0000000002a903d0_0, 0, 1;
    %jmp T_183;
    .thread T_183;
    .scope S_0000000002dfd740;
T_184 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002a8e170_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_184.1, 8;
T_184.0 ; End of true expr.
    %load/vec4 v0000000002a8efd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_184.2, 9;
    %load/vec4 v0000000002a8dbd0_0;
    %jmp/1 T_184.3, 9;
T_184.2 ; End of true expr.
    %load/vec4 v0000000002a8f070_0;
    %jmp/0 T_184.3, 9;
 ; End of false expr.
    %blend;
T_184.3;
    %jmp/0 T_184.1, 8;
 ; End of false expr.
    %blend;
T_184.1;
    %store/vec4 v0000000002a8f070_0, 0, 1;
    %jmp T_184;
    .thread T_184;
    .scope S_0000000002e54b70;
T_185 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002a8fd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_185.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_185.1, 8;
T_185.0 ; End of true expr.
    %load/vec4 v0000000002a8fe30_0;
    %flag_set/vec4 9;
    %jmp/0 T_185.2, 9;
    %load/vec4 v0000000002a8e990_0;
    %jmp/1 T_185.3, 9;
T_185.2 ; End of true expr.
    %load/vec4 v0000000002a8e490_0;
    %jmp/0 T_185.3, 9;
 ; End of false expr.
    %blend;
T_185.3;
    %jmp/0 T_185.1, 8;
 ; End of false expr.
    %blend;
T_185.1;
    %store/vec4 v0000000002a8e490_0, 0, 1;
    %jmp T_185;
    .thread T_185;
    .scope S_0000000002dfb5b0;
T_186 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b16930_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %load/vec4 v0000000002b0f950_0;
    %flag_set/vec4 9;
    %jmp/0 T_186.2, 9;
    %load/vec4 v0000000002b16c50_0;
    %jmp/1 T_186.3, 9;
T_186.2 ; End of true expr.
    %load/vec4 v0000000002b16a70_0;
    %jmp/0 T_186.3, 9;
 ; End of false expr.
    %blend;
T_186.3;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %store/vec4 v0000000002b16a70_0, 0, 1;
    %jmp T_186;
    .thread T_186;
    .scope S_0000000002dfb8b0;
T_187 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b10d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_187.1, 8;
T_187.0 ; End of true expr.
    %load/vec4 v0000000002b10fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_187.2, 9;
    %load/vec4 v0000000002b0f770_0;
    %jmp/1 T_187.3, 9;
T_187.2 ; End of true expr.
    %load/vec4 v0000000002b11430_0;
    %jmp/0 T_187.3, 9;
 ; End of false expr.
    %blend;
T_187.3;
    %jmp/0 T_187.1, 8;
 ; End of false expr.
    %blend;
T_187.1;
    %store/vec4 v0000000002b11430_0, 0, 1;
    %jmp T_187;
    .thread T_187;
    .scope S_0000000002df9f30;
T_188 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ba0790_0;
    %flag_set/vec4 8;
    %jmp/0 T_188.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_188.1, 8;
T_188.0 ; End of true expr.
    %load/vec4 v0000000002b9fed0_0;
    %flag_set/vec4 9;
    %jmp/0 T_188.2, 9;
    %load/vec4 v0000000002ba0bf0_0;
    %jmp/1 T_188.3, 9;
T_188.2 ; End of true expr.
    %load/vec4 v0000000002ba1370_0;
    %jmp/0 T_188.3, 9;
 ; End of false expr.
    %blend;
T_188.3;
    %jmp/0 T_188.1, 8;
 ; End of false expr.
    %blend;
T_188.1;
    %store/vec4 v0000000002ba1370_0, 0, 1;
    %jmp T_188;
    .thread T_188;
    .scope S_0000000002dfc540;
T_189 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002b9f610_0;
    %flag_set/vec4 8;
    %jmp/0 T_189.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_189.1, 8;
T_189.0 ; End of true expr.
    %load/vec4 v0000000002ba05b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_189.2, 9;
    %load/vec4 v0000000002b9f430_0;
    %jmp/1 T_189.3, 9;
T_189.2 ; End of true expr.
    %load/vec4 v0000000002ba0ab0_0;
    %jmp/0 T_189.3, 9;
 ; End of false expr.
    %blend;
T_189.3;
    %jmp/0 T_189.1, 8;
 ; End of false expr.
    %blend;
T_189.1;
    %store/vec4 v0000000002ba0ab0_0, 0, 1;
    %jmp T_189;
    .thread T_189;
    .scope S_0000000002dfbac0;
T_190 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ba2ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0000000002ba33f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_190.2, 9;
    %load/vec4 v0000000002ba3b70_0;
    %jmp/1 T_190.3, 9;
T_190.2 ; End of true expr.
    %load/vec4 v0000000002ba1870_0;
    %jmp/0 T_190.3, 9;
 ; End of false expr.
    %blend;
T_190.3;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0000000002ba1870_0, 0, 1;
    %jmp T_190;
    .thread T_190;
    .scope S_0000000002dfbc40;
T_191 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ba4930_0;
    %flag_set/vec4 8;
    %jmp/0 T_191.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_191.1, 8;
T_191.0 ; End of true expr.
    %load/vec4 v0000000002ba4070_0;
    %flag_set/vec4 9;
    %jmp/0 T_191.2, 9;
    %load/vec4 v0000000002ba6690_0;
    %jmp/1 T_191.3, 9;
T_191.2 ; End of true expr.
    %load/vec4 v0000000002ba5010_0;
    %jmp/0 T_191.3, 9;
 ; End of false expr.
    %blend;
T_191.3;
    %jmp/0 T_191.1, 8;
 ; End of false expr.
    %blend;
T_191.1;
    %store/vec4 v0000000002ba5010_0, 0, 1;
    %jmp T_191;
    .thread T_191;
    .scope S_0000000002e53670;
T_192 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ab3c50_0;
    %flag_set/vec4 8;
    %jmp/0 T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %load/vec4 v0000000002ab2ad0_0;
    %flag_set/vec4 9;
    %jmp/0 T_192.2, 9;
    %load/vec4 v0000000002ab5410_0;
    %jmp/1 T_192.3, 9;
T_192.2 ; End of true expr.
    %load/vec4 v0000000002ab3a70_0;
    %jmp/0 T_192.3, 9;
 ; End of false expr.
    %blend;
T_192.3;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %store/vec4 v0000000002ab3a70_0, 0, 1;
    %jmp T_192;
    .thread T_192;
    .scope S_0000000002e53f70;
T_193 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ab2170_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v0000000002ab22b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_193.2, 9;
    %load/vec4 v0000000002ab1f90_0;
    %jmp/1 T_193.3, 9;
T_193.2 ; End of true expr.
    %load/vec4 v0000000002ab40b0_0;
    %jmp/0 T_193.3, 9;
 ; End of false expr.
    %blend;
T_193.3;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v0000000002ab40b0_0, 0, 1;
    %jmp T_193;
    .thread T_193;
    .scope S_0000000002e53370;
T_194 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e63db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_194.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_194.1, 8;
T_194.0 ; End of true expr.
    %load/vec4 v0000000002e63630_0;
    %flag_set/vec4 9;
    %jmp/0 T_194.2, 9;
    %load/vec4 v0000000002e64850_0;
    %jmp/1 T_194.3, 9;
T_194.2 ; End of true expr.
    %load/vec4 v0000000002e63e50_0;
    %jmp/0 T_194.3, 9;
 ; End of false expr.
    %blend;
T_194.3;
    %jmp/0 T_194.1, 8;
 ; End of false expr.
    %blend;
T_194.1;
    %store/vec4 v0000000002e63e50_0, 0, 1;
    %jmp T_194;
    .thread T_194;
    .scope S_0000000002e7d6a0;
T_195 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e660b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_195.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_195.1, 8;
T_195.0 ; End of true expr.
    %load/vec4 v0000000002e66bf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_195.2, 9;
    %load/vec4 v0000000002e66b50_0;
    %jmp/1 T_195.3, 9;
T_195.2 ; End of true expr.
    %load/vec4 v0000000002e65570_0;
    %jmp/0 T_195.3, 9;
 ; End of false expr.
    %blend;
T_195.3;
    %jmp/0 T_195.1, 8;
 ; End of false expr.
    %blend;
T_195.1;
    %store/vec4 v0000000002e65570_0, 0, 1;
    %jmp T_195;
    .thread T_195;
    .scope S_0000000002e7e5a0;
T_196 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e65a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_196.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_196.1, 8;
T_196.0 ; End of true expr.
    %load/vec4 v0000000002e65cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_196.2, 9;
    %load/vec4 v0000000002e66790_0;
    %jmp/1 T_196.3, 9;
T_196.2 ; End of true expr.
    %load/vec4 v0000000002e66330_0;
    %jmp/0 T_196.3, 9;
 ; End of false expr.
    %blend;
T_196.3;
    %jmp/0 T_196.1, 8;
 ; End of false expr.
    %blend;
T_196.1;
    %store/vec4 v0000000002e66330_0, 0, 1;
    %jmp T_196;
    .thread T_196;
    .scope S_0000000002e7d0a0;
T_197 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e64fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_197.1, 8;
T_197.0 ; End of true expr.
    %load/vec4 v0000000002e67050_0;
    %flag_set/vec4 9;
    %jmp/0 T_197.2, 9;
    %load/vec4 v0000000002e66650_0;
    %jmp/1 T_197.3, 9;
T_197.2 ; End of true expr.
    %load/vec4 v0000000002e64b70_0;
    %jmp/0 T_197.3, 9;
 ; End of false expr.
    %blend;
T_197.3;
    %jmp/0 T_197.1, 8;
 ; End of false expr.
    %blend;
T_197.1;
    %store/vec4 v0000000002e64b70_0, 0, 1;
    %jmp T_197;
    .thread T_197;
    .scope S_0000000002e7d9a0;
T_198 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e67690_0;
    %flag_set/vec4 8;
    %jmp/0 T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_198.1, 8;
T_198.0 ; End of true expr.
    %load/vec4 v0000000002e67eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_198.2, 9;
    %load/vec4 v0000000002e675f0_0;
    %jmp/1 T_198.3, 9;
T_198.2 ; End of true expr.
    %load/vec4 v0000000002e67f50_0;
    %jmp/0 T_198.3, 9;
 ; End of false expr.
    %blend;
T_198.3;
    %jmp/0 T_198.1, 8;
 ; End of false expr.
    %blend;
T_198.1;
    %store/vec4 v0000000002e67f50_0, 0, 1;
    %jmp T_198;
    .thread T_198;
    .scope S_0000000002e7ea20;
T_199 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e695d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_199.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_199.1, 8;
T_199.0 ; End of true expr.
    %load/vec4 v0000000002e681d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_199.2, 9;
    %load/vec4 v0000000002e67e10_0;
    %jmp/1 T_199.3, 9;
T_199.2 ; End of true expr.
    %load/vec4 v0000000002e68130_0;
    %jmp/0 T_199.3, 9;
 ; End of false expr.
    %blend;
T_199.3;
    %jmp/0 T_199.1, 8;
 ; End of false expr.
    %blend;
T_199.1;
    %store/vec4 v0000000002e68130_0, 0, 1;
    %jmp T_199;
    .thread T_199;
    .scope S_0000000002e7eba0;
T_200 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e686d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_200.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_200.1, 8;
T_200.0 ; End of true expr.
    %load/vec4 v0000000002e68ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_200.2, 9;
    %load/vec4 v0000000002e693f0_0;
    %jmp/1 T_200.3, 9;
T_200.2 ; End of true expr.
    %load/vec4 v0000000002e68e50_0;
    %jmp/0 T_200.3, 9;
 ; End of false expr.
    %blend;
T_200.3;
    %jmp/0 T_200.1, 8;
 ; End of false expr.
    %blend;
T_200.1;
    %store/vec4 v0000000002e68e50_0, 0, 1;
    %jmp T_200;
    .thread T_200;
    .scope S_0000000002e7de20;
T_201 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e69cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_201.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0000000002e69e90_0;
    %flag_set/vec4 9;
    %jmp/0 T_201.2, 9;
    %load/vec4 v0000000002e6a9d0_0;
    %jmp/1 T_201.3, 9;
T_201.2 ; End of true expr.
    %load/vec4 v0000000002e6a7f0_0;
    %jmp/0 T_201.3, 9;
 ; End of false expr.
    %blend;
T_201.3;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %store/vec4 v0000000002e6a7f0_0, 0, 1;
    %jmp T_201;
    .thread T_201;
    .scope S_0000000002e53c70;
T_202 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002a7ca30_0;
    %flag_set/vec4 8;
    %jmp/0 T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_202.1, 8;
T_202.0 ; End of true expr.
    %load/vec4 v0000000002a7d9d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_202.2, 9;
    %load/vec4 v0000000002a7e790_0;
    %jmp/1 T_202.3, 9;
T_202.2 ; End of true expr.
    %load/vec4 v0000000002a7e8d0_0;
    %jmp/0 T_202.3, 9;
 ; End of false expr.
    %blend;
T_202.3;
    %jmp/0 T_202.1, 8;
 ; End of false expr.
    %blend;
T_202.1;
    %store/vec4 v0000000002a7e8d0_0, 0, 1;
    %jmp T_202;
    .thread T_202;
    .scope S_0000000002e53070;
T_203 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002a80130_0;
    %flag_set/vec4 8;
    %jmp/0 T_203.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_203.1, 8;
T_203.0 ; End of true expr.
    %load/vec4 v0000000002a7f410_0;
    %flag_set/vec4 9;
    %jmp/0 T_203.2, 9;
    %load/vec4 v0000000002a7faf0_0;
    %jmp/1 T_203.3, 9;
T_203.2 ; End of true expr.
    %load/vec4 v0000000002a7f5f0_0;
    %jmp/0 T_203.3, 9;
 ; End of false expr.
    %blend;
T_203.3;
    %jmp/0 T_203.1, 8;
 ; End of false expr.
    %blend;
T_203.1;
    %store/vec4 v0000000002a7f5f0_0, 0, 1;
    %jmp T_203;
    .thread T_203;
    .scope S_0000000002e54cf0;
T_204 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002a62f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_204.1, 8;
T_204.0 ; End of true expr.
    %load/vec4 v0000000002a63540_0;
    %flag_set/vec4 9;
    %jmp/0 T_204.2, 9;
    %load/vec4 v0000000002a634a0_0;
    %jmp/1 T_204.3, 9;
T_204.2 ; End of true expr.
    %load/vec4 v0000000002a62960_0;
    %jmp/0 T_204.3, 9;
 ; End of false expr.
    %blend;
T_204.3;
    %jmp/0 T_204.1, 8;
 ; End of false expr.
    %blend;
T_204.1;
    %store/vec4 v0000000002a62960_0, 0, 1;
    %jmp T_204;
    .thread T_204;
    .scope S_0000000002e54570;
T_205 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002a5fee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_205.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_205.1, 8;
T_205.0 ; End of true expr.
    %load/vec4 v00000000029fb830_0;
    %flag_set/vec4 9;
    %jmp/0 T_205.2, 9;
    %load/vec4 v0000000002a61240_0;
    %jmp/1 T_205.3, 9;
T_205.2 ; End of true expr.
    %load/vec4 v0000000002a61380_0;
    %jmp/0 T_205.3, 9;
 ; End of false expr.
    %blend;
T_205.3;
    %jmp/0 T_205.1, 8;
 ; End of false expr.
    %blend;
T_205.1;
    %store/vec4 v0000000002a61380_0, 0, 1;
    %jmp T_205;
    .thread T_205;
    .scope S_0000000002e546f0;
T_206 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e62410_0;
    %flag_set/vec4 8;
    %jmp/0 T_206.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_206.1, 8;
T_206.0 ; End of true expr.
    %load/vec4 v0000000002e63270_0;
    %flag_set/vec4 9;
    %jmp/0 T_206.2, 9;
    %load/vec4 v0000000002e63770_0;
    %jmp/1 T_206.3, 9;
T_206.2 ; End of true expr.
    %load/vec4 v0000000002e64210_0;
    %jmp/0 T_206.3, 9;
 ; End of false expr.
    %blend;
T_206.3;
    %jmp/0 T_206.1, 8;
 ; End of false expr.
    %blend;
T_206.1;
    %store/vec4 v0000000002e64210_0, 0, 1;
    %jmp T_206;
    .thread T_206;
    .scope S_0000000002e54870;
T_207 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e63a90_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_207.1, 8;
T_207.0 ; End of true expr.
    %load/vec4 v0000000002e63310_0;
    %flag_set/vec4 9;
    %jmp/0 T_207.2, 9;
    %load/vec4 v0000000002e62690_0;
    %jmp/1 T_207.3, 9;
T_207.2 ; End of true expr.
    %load/vec4 v0000000002e63b30_0;
    %jmp/0 T_207.3, 9;
 ; End of false expr.
    %blend;
T_207.3;
    %jmp/0 T_207.1, 8;
 ; End of false expr.
    %blend;
T_207.1;
    %store/vec4 v0000000002e63b30_0, 0, 1;
    %jmp T_207;
    .thread T_207;
    .scope S_0000000002e7dfa0;
T_208 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e6a750_0;
    %flag_set/vec4 8;
    %jmp/0 T_208.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_208.1, 8;
T_208.0 ; End of true expr.
    %load/vec4 v0000000002e6a250_0;
    %flag_set/vec4 9;
    %jmp/0 T_208.2, 9;
    %load/vec4 v0000000002e6ae30_0;
    %jmp/1 T_208.3, 9;
T_208.2 ; End of true expr.
    %load/vec4 v0000000002e6b8d0_0;
    %jmp/0 T_208.3, 9;
 ; End of false expr.
    %blend;
T_208.3;
    %jmp/0 T_208.1, 8;
 ; End of false expr.
    %blend;
T_208.1;
    %store/vec4 v0000000002e6b8d0_0, 0, 1;
    %jmp T_208;
    .thread T_208;
    .scope S_0000000002e7e720;
T_209 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e698f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_209.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_209.1, 8;
T_209.0 ; End of true expr.
    %load/vec4 v0000000002e69990_0;
    %flag_set/vec4 9;
    %jmp/0 T_209.2, 9;
    %load/vec4 v0000000002e6bb50_0;
    %jmp/1 T_209.3, 9;
T_209.2 ; End of true expr.
    %load/vec4 v0000000002e6a070_0;
    %jmp/0 T_209.3, 9;
 ; End of false expr.
    %blend;
T_209.3;
    %jmp/0 T_209.1, 8;
 ; End of false expr.
    %blend;
T_209.1;
    %store/vec4 v0000000002e6a070_0, 0, 1;
    %jmp T_209;
    .thread T_209;
    .scope S_0000000002e7f830;
T_210 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e717d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_210.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %load/vec4 v0000000002e72090_0;
    %flag_set/vec4 9;
    %jmp/0 T_210.2, 9;
    %load/vec4 v0000000002e71b90_0;
    %jmp/1 T_210.3, 9;
T_210.2 ; End of true expr.
    %load/vec4 v0000000002e71870_0;
    %jmp/0 T_210.3, 9;
 ; End of false expr.
    %blend;
T_210.3;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %store/vec4 v0000000002e71870_0, 0, 1;
    %jmp T_210;
    .thread T_210;
    .scope S_0000000002e7f6b0;
T_211 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e72130_0;
    %flag_set/vec4 8;
    %jmp/0 T_211.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_211.1, 8;
T_211.0 ; End of true expr.
    %load/vec4 v0000000002e72c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_211.2, 9;
    %load/vec4 v0000000002e714b0_0;
    %jmp/1 T_211.3, 9;
T_211.2 ; End of true expr.
    %load/vec4 v0000000002e721d0_0;
    %jmp/0 T_211.3, 9;
 ; End of false expr.
    %blend;
T_211.3;
    %jmp/0 T_211.1, 8;
 ; End of false expr.
    %blend;
T_211.1;
    %store/vec4 v0000000002e721d0_0, 0, 1;
    %jmp T_211;
    .thread T_211;
    .scope S_0000000002e7fb30;
T_212 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e72770_0;
    %flag_set/vec4 8;
    %jmp/0 T_212.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_212.1, 8;
T_212.0 ; End of true expr.
    %load/vec4 v0000000002e72950_0;
    %flag_set/vec4 9;
    %jmp/0 T_212.2, 9;
    %load/vec4 v0000000002e72bd0_0;
    %jmp/1 T_212.3, 9;
T_212.2 ; End of true expr.
    %load/vec4 v0000000002e73490_0;
    %jmp/0 T_212.3, 9;
 ; End of false expr.
    %blend;
T_212.3;
    %jmp/0 T_212.1, 8;
 ; End of false expr.
    %blend;
T_212.1;
    %store/vec4 v0000000002e73490_0, 0, 1;
    %jmp T_212;
    .thread T_212;
    .scope S_0000000002e7f530;
T_213 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e75010_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_213.1, 8;
T_213.0 ; End of true expr.
    %load/vec4 v0000000002e73cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_213.2, 9;
    %load/vec4 v0000000002e74a70_0;
    %jmp/1 T_213.3, 9;
T_213.2 ; End of true expr.
    %load/vec4 v0000000002e74430_0;
    %jmp/0 T_213.3, 9;
 ; End of false expr.
    %blend;
T_213.3;
    %jmp/0 T_213.1, 8;
 ; End of false expr.
    %blend;
T_213.1;
    %store/vec4 v0000000002e74430_0, 0, 1;
    %jmp T_213;
    .thread T_213;
    .scope S_0000000002e7f3b0;
T_214 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e75650_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_214.1, 8;
T_214.0 ; End of true expr.
    %load/vec4 v0000000002e749d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_214.2, 9;
    %load/vec4 v0000000002e73d50_0;
    %jmp/1 T_214.3, 9;
T_214.2 ; End of true expr.
    %load/vec4 v0000000002e746b0_0;
    %jmp/0 T_214.3, 9;
 ; End of false expr.
    %blend;
T_214.3;
    %jmp/0 T_214.1, 8;
 ; End of false expr.
    %blend;
T_214.1;
    %store/vec4 v0000000002e746b0_0, 0, 1;
    %jmp T_214;
    .thread T_214;
    .scope S_0000000002e80eb0;
T_215 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e758d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_215.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_215.1, 8;
T_215.0 ; End of true expr.
    %load/vec4 v0000000002e74c50_0;
    %flag_set/vec4 9;
    %jmp/0 T_215.2, 9;
    %load/vec4 v0000000002e74250_0;
    %jmp/1 T_215.3, 9;
T_215.2 ; End of true expr.
    %load/vec4 v0000000002e75a10_0;
    %jmp/0 T_215.3, 9;
 ; End of false expr.
    %blend;
T_215.3;
    %jmp/0 T_215.1, 8;
 ; End of false expr.
    %blend;
T_215.1;
    %store/vec4 v0000000002e75a10_0, 0, 1;
    %jmp T_215;
    .thread T_215;
    .scope S_0000000002e831c0;
T_216 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e764b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_216.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_216.1, 8;
T_216.0 ; End of true expr.
    %load/vec4 v0000000002e76230_0;
    %flag_set/vec4 9;
    %jmp/0 T_216.2, 9;
    %load/vec4 v0000000002e78350_0;
    %jmp/1 T_216.3, 9;
T_216.2 ; End of true expr.
    %load/vec4 v0000000002e778b0_0;
    %jmp/0 T_216.3, 9;
 ; End of false expr.
    %blend;
T_216.3;
    %jmp/0 T_216.1, 8;
 ; End of false expr.
    %blend;
T_216.1;
    %store/vec4 v0000000002e778b0_0, 0, 1;
    %jmp T_216;
    .thread T_216;
    .scope S_0000000002e81240;
T_217 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e77d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_217.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_217.1, 8;
T_217.0 ; End of true expr.
    %load/vec4 v0000000002e76550_0;
    %flag_set/vec4 9;
    %jmp/0 T_217.2, 9;
    %load/vec4 v0000000002e77130_0;
    %jmp/1 T_217.3, 9;
T_217.2 ; End of true expr.
    %load/vec4 v0000000002e773b0_0;
    %jmp/0 T_217.3, 9;
 ; End of false expr.
    %blend;
T_217.3;
    %jmp/0 T_217.1, 8;
 ; End of false expr.
    %blend;
T_217.1;
    %store/vec4 v0000000002e773b0_0, 0, 1;
    %jmp T_217;
    .thread T_217;
    .scope S_0000000002e7e2a0;
T_218 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e6d1d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_218.1, 8;
T_218.0 ; End of true expr.
    %load/vec4 v0000000002e6ce10_0;
    %flag_set/vec4 9;
    %jmp/0 T_218.2, 9;
    %load/vec4 v0000000002e6e210_0;
    %jmp/1 T_218.3, 9;
T_218.2 ; End of true expr.
    %load/vec4 v0000000002e6cd70_0;
    %jmp/0 T_218.3, 9;
 ; End of false expr.
    %blend;
T_218.3;
    %jmp/0 T_218.1, 8;
 ; End of false expr.
    %blend;
T_218.1;
    %store/vec4 v0000000002e6cd70_0, 0, 1;
    %jmp T_218;
    .thread T_218;
    .scope S_0000000002e80a30;
T_219 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e6da90_0;
    %flag_set/vec4 8;
    %jmp/0 T_219.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_219.1, 8;
T_219.0 ; End of true expr.
    %load/vec4 v0000000002e6d130_0;
    %flag_set/vec4 9;
    %jmp/0 T_219.2, 9;
    %load/vec4 v0000000002e6c4b0_0;
    %jmp/1 T_219.3, 9;
T_219.2 ; End of true expr.
    %load/vec4 v0000000002e6d4f0_0;
    %jmp/0 T_219.3, 9;
 ; End of false expr.
    %blend;
T_219.3;
    %jmp/0 T_219.1, 8;
 ; End of false expr.
    %blend;
T_219.1;
    %store/vec4 v0000000002e6d4f0_0, 0, 1;
    %jmp T_219;
    .thread T_219;
    .scope S_0000000002e805b0;
T_220 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e6c910_0;
    %flag_set/vec4 8;
    %jmp/0 T_220.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_220.1, 8;
T_220.0 ; End of true expr.
    %load/vec4 v0000000002e6de50_0;
    %flag_set/vec4 9;
    %jmp/0 T_220.2, 9;
    %load/vec4 v0000000002e6d9f0_0;
    %jmp/1 T_220.3, 9;
T_220.2 ; End of true expr.
    %load/vec4 v0000000002e6ddb0_0;
    %jmp/0 T_220.3, 9;
 ; End of false expr.
    %blend;
T_220.3;
    %jmp/0 T_220.1, 8;
 ; End of false expr.
    %blend;
T_220.1;
    %store/vec4 v0000000002e6ddb0_0, 0, 1;
    %jmp T_220;
    .thread T_220;
    .scope S_0000000002e80430;
T_221 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e6f4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_221.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_221.1, 8;
T_221.0 ; End of true expr.
    %load/vec4 v0000000002e6ec10_0;
    %flag_set/vec4 9;
    %jmp/0 T_221.2, 9;
    %load/vec4 v0000000002e70dd0_0;
    %jmp/1 T_221.3, 9;
T_221.2 ; End of true expr.
    %load/vec4 v0000000002e70d30_0;
    %jmp/0 T_221.3, 9;
 ; End of false expr.
    %blend;
T_221.3;
    %jmp/0 T_221.1, 8;
 ; End of false expr.
    %blend;
T_221.1;
    %store/vec4 v0000000002e70d30_0, 0, 1;
    %jmp T_221;
    .thread T_221;
    .scope S_0000000002e80d30;
T_222 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e6f250_0;
    %flag_set/vec4 8;
    %jmp/0 T_222.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_222.1, 8;
T_222.0 ; End of true expr.
    %load/vec4 v0000000002e6eb70_0;
    %flag_set/vec4 9;
    %jmp/0 T_222.2, 9;
    %load/vec4 v0000000002e6f570_0;
    %jmp/1 T_222.3, 9;
T_222.2 ; End of true expr.
    %load/vec4 v0000000002e6fb10_0;
    %jmp/0 T_222.3, 9;
 ; End of false expr.
    %blend;
T_222.3;
    %jmp/0 T_222.1, 8;
 ; End of false expr.
    %blend;
T_222.1;
    %store/vec4 v0000000002e6fb10_0, 0, 1;
    %jmp T_222;
    .thread T_222;
    .scope S_0000000002e7f230;
T_223 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e70830_0;
    %flag_set/vec4 8;
    %jmp/0 T_223.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_223.1, 8;
T_223.0 ; End of true expr.
    %load/vec4 v0000000002e6fc50_0;
    %flag_set/vec4 9;
    %jmp/0 T_223.2, 9;
    %load/vec4 v0000000002e6f930_0;
    %jmp/1 T_223.3, 9;
T_223.2 ; End of true expr.
    %load/vec4 v0000000002e6f750_0;
    %jmp/0 T_223.3, 9;
 ; End of false expr.
    %blend;
T_223.3;
    %jmp/0 T_223.1, 8;
 ; End of false expr.
    %blend;
T_223.1;
    %store/vec4 v0000000002e6f750_0, 0, 1;
    %jmp T_223;
    .thread T_223;
    .scope S_0000000002e813c0;
T_224 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e783f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_224.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_224.1, 8;
T_224.0 ; End of true expr.
    %load/vec4 v0000000002e7a330_0;
    %flag_set/vec4 9;
    %jmp/0 T_224.2, 9;
    %load/vec4 v0000000002e76410_0;
    %jmp/1 T_224.3, 9;
T_224.2 ; End of true expr.
    %load/vec4 v0000000002e78530_0;
    %jmp/0 T_224.3, 9;
 ; End of false expr.
    %blend;
T_224.3;
    %jmp/0 T_224.1, 8;
 ; End of false expr.
    %blend;
T_224.1;
    %store/vec4 v0000000002e78530_0, 0, 1;
    %jmp T_224;
    .thread T_224;
    .scope S_0000000002e83940;
T_225 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e7ad30_0;
    %flag_set/vec4 8;
    %jmp/0 T_225.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_225.1, 8;
T_225.0 ; End of true expr.
    %load/vec4 v0000000002e7a510_0;
    %flag_set/vec4 9;
    %jmp/0 T_225.2, 9;
    %load/vec4 v0000000002e79390_0;
    %jmp/1 T_225.3, 9;
T_225.2 ; End of true expr.
    %load/vec4 v0000000002e7a470_0;
    %jmp/0 T_225.3, 9;
 ; End of false expr.
    %blend;
T_225.3;
    %jmp/0 T_225.1, 8;
 ; End of false expr.
    %blend;
T_225.1;
    %store/vec4 v0000000002e7a470_0, 0, 1;
    %jmp T_225;
    .thread T_225;
    .scope S_0000000002e81e40;
T_226 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e5eb30_0;
    %flag_set/vec4 8;
    %jmp/0 T_226.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_226.1, 8;
T_226.0 ; End of true expr.
    %load/vec4 v0000000002e5f670_0;
    %flag_set/vec4 9;
    %jmp/0 T_226.2, 9;
    %load/vec4 v0000000002e5e450_0;
    %jmp/1 T_226.3, 9;
T_226.2 ; End of true expr.
    %load/vec4 v0000000002e5e4f0_0;
    %jmp/0 T_226.3, 9;
 ; End of false expr.
    %blend;
T_226.3;
    %jmp/0 T_226.1, 8;
 ; End of false expr.
    %blend;
T_226.1;
    %store/vec4 v0000000002e5e4f0_0, 0, 1;
    %jmp T_226;
    .thread T_226;
    .scope S_0000000002e81840;
T_227 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e60b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_227.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_227.1, 8;
T_227.0 ; End of true expr.
    %load/vec4 v0000000002e61790_0;
    %flag_set/vec4 9;
    %jmp/0 T_227.2, 9;
    %load/vec4 v0000000002e61470_0;
    %jmp/1 T_227.3, 9;
T_227.2 ; End of true expr.
    %load/vec4 v0000000002e60390_0;
    %jmp/0 T_227.3, 9;
 ; End of false expr.
    %blend;
T_227.3;
    %jmp/0 T_227.1, 8;
 ; End of false expr.
    %blend;
T_227.1;
    %store/vec4 v0000000002e60390_0, 0, 1;
    %jmp T_227;
    .thread T_227;
    .scope S_0000000002e84240;
T_228 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e60070_0;
    %flag_set/vec4 8;
    %jmp/0 T_228.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_228.1, 8;
T_228.0 ; End of true expr.
    %load/vec4 v0000000002e60250_0;
    %flag_set/vec4 9;
    %jmp/0 T_228.2, 9;
    %load/vec4 v0000000002e606b0_0;
    %jmp/1 T_228.3, 9;
T_228.2 ; End of true expr.
    %load/vec4 v0000000002e60890_0;
    %jmp/0 T_228.3, 9;
 ; End of false expr.
    %blend;
T_228.3;
    %jmp/0 T_228.1, 8;
 ; End of false expr.
    %blend;
T_228.1;
    %store/vec4 v0000000002e60890_0, 0, 1;
    %jmp T_228;
    .thread T_228;
    .scope S_0000000002e84b40;
T_229 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e60430_0;
    %flag_set/vec4 8;
    %jmp/0 T_229.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_229.1, 8;
T_229.0 ; End of true expr.
    %load/vec4 v0000000002e5fdf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_229.2, 9;
    %load/vec4 v0000000002e60930_0;
    %jmp/1 T_229.3, 9;
T_229.2 ; End of true expr.
    %load/vec4 v0000000002e5f8f0_0;
    %jmp/0 T_229.3, 9;
 ; End of false expr.
    %blend;
T_229.3;
    %jmp/0 T_229.1, 8;
 ; End of false expr.
    %blend;
T_229.1;
    %store/vec4 v0000000002e5f8f0_0, 0, 1;
    %jmp T_229;
    .thread T_229;
    .scope S_0000000002e819c0;
T_230 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ea4780_0;
    %flag_set/vec4 8;
    %jmp/0 T_230.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_230.1, 8;
T_230.0 ; End of true expr.
    %load/vec4 v0000000002ea5860_0;
    %flag_set/vec4 9;
    %jmp/0 T_230.2, 9;
    %load/vec4 v0000000002ea5680_0;
    %jmp/1 T_230.3, 9;
T_230.2 ; End of true expr.
    %load/vec4 v0000000002ea4f00_0;
    %jmp/0 T_230.3, 9;
 ; End of false expr.
    %blend;
T_230.3;
    %jmp/0 T_230.1, 8;
 ; End of false expr.
    %blend;
T_230.1;
    %store/vec4 v0000000002ea4f00_0, 0, 1;
    %jmp T_230;
    .thread T_230;
    .scope S_0000000002e83640;
T_231 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ea5040_0;
    %flag_set/vec4 8;
    %jmp/0 T_231.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_231.1, 8;
T_231.0 ; End of true expr.
    %load/vec4 v0000000002ea50e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_231.2, 9;
    %load/vec4 v0000000002ea6620_0;
    %jmp/1 T_231.3, 9;
T_231.2 ; End of true expr.
    %load/vec4 v0000000002ea5d60_0;
    %jmp/0 T_231.3, 9;
 ; End of false expr.
    %blend;
T_231.3;
    %jmp/0 T_231.1, 8;
 ; End of false expr.
    %blend;
T_231.1;
    %store/vec4 v0000000002ea5d60_0, 0, 1;
    %jmp T_231;
    .thread T_231;
    .scope S_0000000002e84540;
T_232 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ea4460_0;
    %flag_set/vec4 8;
    %jmp/0 T_232.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_232.1, 8;
T_232.0 ; End of true expr.
    %load/vec4 v0000000002ea54a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_232.2, 9;
    %load/vec4 v0000000002ea5f40_0;
    %jmp/1 T_232.3, 9;
T_232.2 ; End of true expr.
    %load/vec4 v0000000002ea5fe0_0;
    %jmp/0 T_232.3, 9;
 ; End of false expr.
    %blend;
T_232.3;
    %jmp/0 T_232.1, 8;
 ; End of false expr.
    %blend;
T_232.1;
    %store/vec4 v0000000002ea5fe0_0, 0, 1;
    %jmp T_232;
    .thread T_232;
    .scope S_0000000002e82a40;
T_233 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ea7ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_233.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_233.1, 8;
T_233.0 ; End of true expr.
    %load/vec4 v0000000002ea7b60_0;
    %flag_set/vec4 9;
    %jmp/0 T_233.2, 9;
    %load/vec4 v0000000002ea8c40_0;
    %jmp/1 T_233.3, 9;
T_233.2 ; End of true expr.
    %load/vec4 v0000000002ea8f60_0;
    %jmp/0 T_233.3, 9;
 ; End of false expr.
    %blend;
T_233.3;
    %jmp/0 T_233.1, 8;
 ; End of false expr.
    %blend;
T_233.1;
    %store/vec4 v0000000002ea8f60_0, 0, 1;
    %jmp T_233;
    .thread T_233;
    .scope S_0000000002e82140;
T_234 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e7a790_0;
    %flag_set/vec4 8;
    %jmp/0 T_234.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_234.1, 8;
T_234.0 ; End of true expr.
    %load/vec4 v0000000002e796b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_234.2, 9;
    %load/vec4 v0000000002e7a6f0_0;
    %jmp/1 T_234.3, 9;
T_234.2 ; End of true expr.
    %load/vec4 v0000000002e7a830_0;
    %jmp/0 T_234.3, 9;
 ; End of false expr.
    %blend;
T_234.3;
    %jmp/0 T_234.1, 8;
 ; End of false expr.
    %blend;
T_234.1;
    %store/vec4 v0000000002e7a830_0, 0, 1;
    %jmp T_234;
    .thread T_234;
    .scope S_0000000002e81540;
T_235 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e78a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_235.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_235.1, 8;
T_235.0 ; End of true expr.
    %load/vec4 v0000000002e78d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_235.2, 9;
    %load/vec4 v0000000002e78b70_0;
    %jmp/1 T_235.3, 9;
T_235.2 ; End of true expr.
    %load/vec4 v0000000002e78cb0_0;
    %jmp/0 T_235.3, 9;
 ; End of false expr.
    %blend;
T_235.3;
    %jmp/0 T_235.1, 8;
 ; End of false expr.
    %blend;
T_235.1;
    %store/vec4 v0000000002e78cb0_0, 0, 1;
    %jmp T_235;
    .thread T_235;
    .scope S_0000000002e81cc0;
T_236 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e7b5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_236.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_236.1, 8;
T_236.0 ; End of true expr.
    %load/vec4 v0000000002e7b870_0;
    %flag_set/vec4 9;
    %jmp/0 T_236.2, 9;
    %load/vec4 v0000000002e7cdb0_0;
    %jmp/1 T_236.3, 9;
T_236.2 ; End of true expr.
    %load/vec4 v0000000002e7bd70_0;
    %jmp/0 T_236.3, 9;
 ; End of false expr.
    %blend;
T_236.3;
    %jmp/0 T_236.1, 8;
 ; End of false expr.
    %blend;
T_236.1;
    %store/vec4 v0000000002e7bd70_0, 0, 1;
    %jmp T_236;
    .thread T_236;
    .scope S_0000000002e82d40;
T_237 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e7cc70_0;
    %flag_set/vec4 8;
    %jmp/0 T_237.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_237.1, 8;
T_237.0 ; End of true expr.
    %load/vec4 v0000000002e7b730_0;
    %flag_set/vec4 9;
    %jmp/0 T_237.2, 9;
    %load/vec4 v0000000002e7b9b0_0;
    %jmp/1 T_237.3, 9;
T_237.2 ; End of true expr.
    %load/vec4 v0000000002e7c1d0_0;
    %jmp/0 T_237.3, 9;
 ; End of false expr.
    %blend;
T_237.3;
    %jmp/0 T_237.1, 8;
 ; End of false expr.
    %blend;
T_237.1;
    %store/vec4 v0000000002e7c1d0_0, 0, 1;
    %jmp T_237;
    .thread T_237;
    .scope S_0000000002e82440;
T_238 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e5f0d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_238.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_238.1, 8;
T_238.0 ; End of true expr.
    %load/vec4 v0000000002e5e630_0;
    %flag_set/vec4 9;
    %jmp/0 T_238.2, 9;
    %load/vec4 v0000000002e5d7d0_0;
    %jmp/1 T_238.3, 9;
T_238.2 ; End of true expr.
    %load/vec4 v0000000002e5dcd0_0;
    %jmp/0 T_238.3, 9;
 ; End of false expr.
    %blend;
T_238.3;
    %jmp/0 T_238.1, 8;
 ; End of false expr.
    %blend;
T_238.1;
    %store/vec4 v0000000002e5dcd0_0, 0, 1;
    %jmp T_238;
    .thread T_238;
    .scope S_0000000002e816c0;
T_239 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002e5d730_0;
    %flag_set/vec4 8;
    %jmp/0 T_239.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_239.1, 8;
T_239.0 ; End of true expr.
    %load/vec4 v0000000002e5e810_0;
    %flag_set/vec4 9;
    %jmp/0 T_239.2, 9;
    %load/vec4 v0000000002e5e6d0_0;
    %jmp/1 T_239.3, 9;
T_239.2 ; End of true expr.
    %load/vec4 v0000000002e5deb0_0;
    %jmp/0 T_239.3, 9;
 ; End of false expr.
    %blend;
T_239.3;
    %jmp/0 T_239.1, 8;
 ; End of false expr.
    %blend;
T_239.1;
    %store/vec4 v0000000002e5deb0_0, 0, 1;
    %jmp T_239;
    .thread T_239;
    .scope S_0000000002e84840;
T_240 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ea8600_0;
    %flag_set/vec4 8;
    %jmp/0 T_240.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_240.1, 8;
T_240.0 ; End of true expr.
    %load/vec4 v0000000002ea86a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_240.2, 9;
    %load/vec4 v0000000002ea7fc0_0;
    %jmp/1 T_240.3, 9;
T_240.2 ; End of true expr.
    %load/vec4 v0000000002ea73e0_0;
    %jmp/0 T_240.3, 9;
 ; End of false expr.
    %blend;
T_240.3;
    %jmp/0 T_240.1, 8;
 ; End of false expr.
    %blend;
T_240.1;
    %store/vec4 v0000000002ea73e0_0, 0, 1;
    %jmp T_240;
    .thread T_240;
    .scope S_0000000002e84cc0;
T_241 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ea7200_0;
    %flag_set/vec4 8;
    %jmp/0 T_241.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_241.1, 8;
T_241.0 ; End of true expr.
    %load/vec4 v0000000002ea7480_0;
    %flag_set/vec4 9;
    %jmp/0 T_241.2, 9;
    %load/vec4 v0000000002ea6ee0_0;
    %jmp/1 T_241.3, 9;
T_241.2 ; End of true expr.
    %load/vec4 v0000000002ea72a0_0;
    %jmp/0 T_241.3, 9;
 ; End of false expr.
    %blend;
T_241.3;
    %jmp/0 T_241.1, 8;
 ; End of false expr.
    %blend;
T_241.1;
    %store/vec4 v0000000002ea72a0_0, 0, 1;
    %jmp T_241;
    .thread T_241;
    .scope S_0000000002ec0400;
T_242 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eb0760_0;
    %flag_set/vec4 8;
    %jmp/0 T_242.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_242.1, 8;
T_242.0 ; End of true expr.
    %load/vec4 v0000000002eae960_0;
    %flag_set/vec4 9;
    %jmp/0 T_242.2, 9;
    %load/vec4 v0000000002eaec80_0;
    %jmp/1 T_242.3, 9;
T_242.2 ; End of true expr.
    %load/vec4 v0000000002eb0260_0;
    %jmp/0 T_242.3, 9;
 ; End of false expr.
    %blend;
T_242.3;
    %jmp/0 T_242.1, 8;
 ; End of false expr.
    %blend;
T_242.1;
    %store/vec4 v0000000002eb0260_0, 0, 1;
    %jmp T_242;
    .thread T_242;
    .scope S_0000000002ebec00;
T_243 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eafc20_0;
    %flag_set/vec4 8;
    %jmp/0 T_243.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_243.1, 8;
T_243.0 ; End of true expr.
    %load/vec4 v0000000002eb0620_0;
    %flag_set/vec4 9;
    %jmp/0 T_243.2, 9;
    %load/vec4 v0000000002eae640_0;
    %jmp/1 T_243.3, 9;
T_243.2 ; End of true expr.
    %load/vec4 v0000000002eafcc0_0;
    %jmp/0 T_243.3, 9;
 ; End of false expr.
    %blend;
T_243.3;
    %jmp/0 T_243.1, 8;
 ; End of false expr.
    %blend;
T_243.1;
    %store/vec4 v0000000002eafcc0_0, 0, 1;
    %jmp T_243;
    .thread T_243;
    .scope S_0000000002ebe480;
T_244 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eaedc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_244.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_244.1, 8;
T_244.0 ; End of true expr.
    %load/vec4 v0000000002eafe00_0;
    %flag_set/vec4 9;
    %jmp/0 T_244.2, 9;
    %load/vec4 v0000000002eaf180_0;
    %jmp/1 T_244.3, 9;
T_244.2 ; End of true expr.
    %load/vec4 v0000000002eafa40_0;
    %jmp/0 T_244.3, 9;
 ; End of false expr.
    %blend;
T_244.3;
    %jmp/0 T_244.1, 8;
 ; End of false expr.
    %blend;
T_244.1;
    %store/vec4 v0000000002eafa40_0, 0, 1;
    %jmp T_244;
    .thread T_244;
    .scope S_0000000002ebfe00;
T_245 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eb2100_0;
    %flag_set/vec4 8;
    %jmp/0 T_245.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_245.1, 8;
T_245.0 ; End of true expr.
    %load/vec4 v0000000002eb18e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_245.2, 9;
    %load/vec4 v0000000002eb1700_0;
    %jmp/1 T_245.3, 9;
T_245.2 ; End of true expr.
    %load/vec4 v0000000002eb2ce0_0;
    %jmp/0 T_245.3, 9;
 ; End of false expr.
    %blend;
T_245.3;
    %jmp/0 T_245.1, 8;
 ; End of false expr.
    %blend;
T_245.1;
    %store/vec4 v0000000002eb2ce0_0, 0, 1;
    %jmp T_245;
    .thread T_245;
    .scope S_0000000002ec0e80;
T_246 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eb1660_0;
    %flag_set/vec4 8;
    %jmp/0 T_246.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_246.1, 8;
T_246.0 ; End of true expr.
    %load/vec4 v0000000002eb0f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_246.2, 9;
    %load/vec4 v0000000002eb2740_0;
    %jmp/1 T_246.3, 9;
T_246.2 ; End of true expr.
    %load/vec4 v0000000002eb17a0_0;
    %jmp/0 T_246.3, 9;
 ; End of false expr.
    %blend;
T_246.3;
    %jmp/0 T_246.1, 8;
 ; End of false expr.
    %blend;
T_246.1;
    %store/vec4 v0000000002eb17a0_0, 0, 1;
    %jmp T_246;
    .thread T_246;
    .scope S_0000000002ebf500;
T_247 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eb2ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_247.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_247.1, 8;
T_247.0 ; End of true expr.
    %load/vec4 v0000000002eb1200_0;
    %flag_set/vec4 9;
    %jmp/0 T_247.2, 9;
    %load/vec4 v0000000002eb1520_0;
    %jmp/1 T_247.3, 9;
T_247.2 ; End of true expr.
    %load/vec4 v0000000002eb10c0_0;
    %jmp/0 T_247.3, 9;
 ; End of false expr.
    %blend;
T_247.3;
    %jmp/0 T_247.1, 8;
 ; End of false expr.
    %blend;
T_247.1;
    %store/vec4 v0000000002eb10c0_0, 0, 1;
    %jmp T_247;
    .thread T_247;
    .scope S_0000000002ebe180;
T_248 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eb3e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_248.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_248.1, 8;
T_248.0 ; End of true expr.
    %load/vec4 v0000000002eb44a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_248.2, 9;
    %load/vec4 v0000000002eb38c0_0;
    %jmp/1 T_248.3, 9;
T_248.2 ; End of true expr.
    %load/vec4 v0000000002eb3f00_0;
    %jmp/0 T_248.3, 9;
 ; End of false expr.
    %blend;
T_248.3;
    %jmp/0 T_248.1, 8;
 ; End of false expr.
    %blend;
T_248.1;
    %store/vec4 v0000000002eb3f00_0, 0, 1;
    %jmp T_248;
    .thread T_248;
    .scope S_0000000002ebf380;
T_249 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eb4680_0;
    %flag_set/vec4 8;
    %jmp/0 T_249.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_249.1, 8;
T_249.0 ; End of true expr.
    %load/vec4 v0000000002eb33c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_249.2, 9;
    %load/vec4 v0000000002eb49a0_0;
    %jmp/1 T_249.3, 9;
T_249.2 ; End of true expr.
    %load/vec4 v0000000002eb3460_0;
    %jmp/0 T_249.3, 9;
 ; End of false expr.
    %blend;
T_249.3;
    %jmp/0 T_249.1, 8;
 ; End of false expr.
    %blend;
T_249.1;
    %store/vec4 v0000000002eb3460_0, 0, 1;
    %jmp T_249;
    .thread T_249;
    .scope S_0000000002ec0880;
T_250 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ea9820_0;
    %flag_set/vec4 8;
    %jmp/0 T_250.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_250.1, 8;
T_250.0 ; End of true expr.
    %load/vec4 v0000000002ea9aa0_0;
    %flag_set/vec4 9;
    %jmp/0 T_250.2, 9;
    %load/vec4 v0000000002ea9f00_0;
    %jmp/1 T_250.3, 9;
T_250.2 ; End of true expr.
    %load/vec4 v0000000002ea9fa0_0;
    %jmp/0 T_250.3, 9;
 ; End of false expr.
    %blend;
T_250.3;
    %jmp/0 T_250.1, 8;
 ; End of false expr.
    %blend;
T_250.1;
    %store/vec4 v0000000002ea9fa0_0, 0, 1;
    %jmp T_250;
    .thread T_250;
    .scope S_0000000002ec0a00;
T_251 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002ea9c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_251.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_251.1, 8;
T_251.0 ; End of true expr.
    %load/vec4 v0000000002eaaa40_0;
    %flag_set/vec4 9;
    %jmp/0 T_251.2, 9;
    %load/vec4 v0000000002eaa4a0_0;
    %jmp/1 T_251.3, 9;
T_251.2 ; End of true expr.
    %load/vec4 v0000000002ea9460_0;
    %jmp/0 T_251.3, 9;
 ; End of false expr.
    %blend;
T_251.3;
    %jmp/0 T_251.1, 8;
 ; End of false expr.
    %blend;
T_251.1;
    %store/vec4 v0000000002ea9460_0, 0, 1;
    %jmp T_251;
    .thread T_251;
    .scope S_0000000002ebd280;
T_252 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eab8a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_252.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_252.1, 8;
T_252.0 ; End of true expr.
    %load/vec4 v0000000002ea93c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_252.2, 9;
    %load/vec4 v0000000002eab4e0_0;
    %jmp/1 T_252.3, 9;
T_252.2 ; End of true expr.
    %load/vec4 v0000000002ea9320_0;
    %jmp/0 T_252.3, 9;
 ; End of false expr.
    %blend;
T_252.3;
    %jmp/0 T_252.1, 8;
 ; End of false expr.
    %blend;
T_252.1;
    %store/vec4 v0000000002ea9320_0, 0, 1;
    %jmp T_252;
    .thread T_252;
    .scope S_0000000002ebd400;
T_253 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eab940_0;
    %flag_set/vec4 8;
    %jmp/0 T_253.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_253.1, 8;
T_253.0 ; End of true expr.
    %load/vec4 v0000000002eac700_0;
    %flag_set/vec4 9;
    %jmp/0 T_253.2, 9;
    %load/vec4 v0000000002eadd80_0;
    %jmp/1 T_253.3, 9;
T_253.2 ; End of true expr.
    %load/vec4 v0000000002eabf80_0;
    %jmp/0 T_253.3, 9;
 ; End of false expr.
    %blend;
T_253.3;
    %jmp/0 T_253.1, 8;
 ; End of false expr.
    %blend;
T_253.1;
    %store/vec4 v0000000002eabf80_0, 0, 1;
    %jmp T_253;
    .thread T_253;
    .scope S_0000000002ebda00;
T_254 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eac980_0;
    %flag_set/vec4 8;
    %jmp/0 T_254.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_254.1, 8;
T_254.0 ; End of true expr.
    %load/vec4 v0000000002eaca20_0;
    %flag_set/vec4 9;
    %jmp/0 T_254.2, 9;
    %load/vec4 v0000000002eae000_0;
    %jmp/1 T_254.3, 9;
T_254.2 ; End of true expr.
    %load/vec4 v0000000002ead560_0;
    %jmp/0 T_254.3, 9;
 ; End of false expr.
    %blend;
T_254.3;
    %jmp/0 T_254.1, 8;
 ; End of false expr.
    %blend;
T_254.1;
    %store/vec4 v0000000002ead560_0, 0, 1;
    %jmp T_254;
    .thread T_254;
    .scope S_0000000002ebe600;
T_255 ;
    %wait E_0000000002dad080;
    %load/vec4 v0000000002eabd00_0;
    %flag_set/vec4 8;
    %jmp/0 T_255.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_255.1, 8;
T_255.0 ; End of true expr.
    %load/vec4 v0000000002ead2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_255.2, 9;
    %load/vec4 v0000000002ead740_0;
    %jmp/1 T_255.3, 9;
T_255.2 ; End of true expr.
    %load/vec4 v0000000002ead240_0;
    %jmp/0 T_255.3, 9;
 ; End of false expr.
    %blend;
T_255.3;
    %jmp/0 T_255.1, 8;
 ; End of false expr.
    %blend;
T_255.1;
    %store/vec4 v0000000002ead240_0, 0, 1;
    %jmp T_255;
    .thread T_255;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./src/RegisterFile.v";
    "./src/Register.v";
    "./src/BitCell.v";
    "./src/D-Flip-Flop.v";
    "./src/ReadDecoder_4_16.v";
    "./src/WriteDecoder_4_16.v";
