// Seed: 2449987653
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input wor id_7,
    input supply0 id_8,
    input wand id_9,
    output tri1 id_10,
    input supply1 id_11,
    output wire id_12,
    output tri1 id_13,
    output tri id_14,
    input supply0 id_15,
    input supply0 id_16,
    input wand id_17,
    input tri0 id_18
);
  wire id_20, id_21;
  assign module_1.id_4 = 0;
  logic id_22;
  ;
  wire id_23;
  assign id_13 = 1;
endmodule
module module_1 #(
    parameter id_21 = 32'd33,
    parameter id_6  = 32'd10
) (
    input tri id_0,
    output supply0 id_1,
    input wand id_2,
    output wire id_3,
    output tri id_4,
    input tri1 id_5,
    input tri _id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri id_9,
    input supply1 id_10,
    input tri id_11[id_21 : id_6],
    input wire id_12,
    output uwire id_13,
    output wor id_14,
    output tri0 id_15,
    input tri0 id_16,
    input wor id_17,
    input tri id_18,
    input wand id_19,
    output wor id_20,
    input supply0 _id_21,
    output wand id_22,
    input tri id_23,
    input wor id_24,
    output supply0 id_25
);
  assign id_3 = -1;
  logic id_27;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_15,
      id_15,
      id_23,
      id_25,
      id_13,
      id_17,
      id_16,
      id_24,
      id_3,
      id_24,
      id_3,
      id_3,
      id_22,
      id_19,
      id_8,
      id_23,
      id_19
  );
endmodule
