


// alu.v - ALU module

module alu #(parameter WIDTH = 32) (
    input       [WIDTH-1:0] a, b,       // operands
    input       [3:0] alu_ctrl,         // ALU control
    output reg  [WIDTH-1:0] alu_out,    // ALU output
    output      zero                    // zero flag
);

// ALU control encoding:
    // 0000: ADD
    // 0001: SUB
    // 0010: AND 
    // 0011: OR 
    // 0100: XOR
    // 0101: SLT (set less than, signed)
    // 0110: SLTU (set less than, unsigned)
    // 0111: SLL (shift left logical)
    // 1000: SRL (shift right logical)
    // 1001: SRA (shift right arithmetic)

always @(a, b, alu_ctrl) begin
    case (alu_ctrl)
        4'b0000:  alu_out = a + b;                                           // ADD
        4'b0001:  alu_out = a + ~b + 1;                                      // SUB
        4'b0010:  alu_out = a & b;                                           // AND
        4'b0011:  alu_out = a | b;                                           // OR
        4'b0100:  alu_out = a ^ b;                                           // XOR
        4'b0101:  alu_out = ($signed(a) < $signed(b)) ? 1 : 0;               // SLT (signed)
        4'b0110:  alu_out = (a < b) ? 1 : 0;                                 // SLTU (unsigned)
        4'b0111:  alu_out = a << b[4:0];                                     // SLL (shift left logical)
        4'b1000:  alu_out = a >> b[4:0];                                     // SRL (shift right logical)
        4'b1001:  alu_out = $signed(a) >>> b[4:0];                           // SRA (shift right arithmetic)
        default:  alu_out = 0;
    endcase
end

assign zero = (alu_out == 0) ? 1'b1 : 1'b0;

endmodule
