// Seed: 1532726303
module module_0 ();
  wire id_2;
  assign module_3.id_4 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri  id_1
);
  assign id_0 = id_3;
  generate
    tri1 id_4, id_5, id_6, id_7, id_8;
  endgenerate
  wire id_9;
  module_0 modCall_1 ();
  assign id_5 = id_3;
  assign id_7 = id_7;
  wire id_10;
endmodule
module module_2;
  module_0 modCall_1 ();
  wor  id_1;
  tri  id_2;
  wire id_3;
  assign id_2 = 1'b0;
  assign id_1 = 1;
  wire id_4;
endmodule
module module_3 (
    input tri1 id_0,
    input tri0 id_1,
    output tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    input tri1 id_7
);
  module_0 modCall_1 ();
endmodule
