{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683107042431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683107042431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 15:14:02 2023 " "Processing started: Wed May 03 15:14:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683107042431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107042431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107042431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683107043183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683107043183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-working " "Found design unit 1: mux2to1-working" {  } { { "mux2to1.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/mux2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055247 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4_exec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage4_exec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage4_Exec-behavioural " "Found design unit 1: Stage4_Exec-behavioural" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055252 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage4_Exec " "Found entity 1: Stage4_Exec" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_mem-behavioural " "Found design unit 1: instr_mem-behavioural" {  } { { "instr_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/instr_mem.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055254 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/instr_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-behavioural " "Found design unit 1: data_mem-behavioural" {  } { { "data_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/data_mem.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055256 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/data_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_2-behavioural " "Found design unit 1: ALU_2-behavioural" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055260 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_2 " "Found entity 1: ALU_2" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.vhd 4 2 " "Found 4 design units, including 2 entities, in source file flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_flag-behav " "Found design unit 1: carry_flag-behav" {  } { { "Flags.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Flags.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055260 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 zero_flag-behav " "Found design unit 2: zero_flag-behav" {  } { { "Flags.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Flags.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055260 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_flag " "Found entity 1: carry_flag" {  } { { "Flags.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Flags.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055260 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_flag " "Found entity 2: zero_flag" {  } { { "Flags.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Flags.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavioural " "Found design unit 1: regfile-behavioural" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055267 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Write_Back-WB " "Found design unit 1: Write_Back-WB" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055270 ""} { "Info" "ISGN_ENTITY_NAME" "1 Write_Back " "Found entity 1: Write_Back" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Read-RR " "Found design unit 1: Register_Read-RR" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055274 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Read " "Found entity 1: Register_Read" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RefAdd-king " "Found design unit 1: RefAdd-king" {  } { { "RefAdd.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/RefAdd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055276 ""} { "Info" "ISGN_ENTITY_NAME" "1 RefAdd " "Found entity 1: RefAdd" {  } { { "RefAdd.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/RefAdd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_STAGE-Structural " "Found design unit 1: MEM_STAGE-Structural" {  } { { "MEM_STAGE.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/MEM_STAGE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055279 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_STAGE " "Found entity 1: MEM_STAGE" {  } { { "MEM_STAGE.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/MEM_STAGE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complementor-doit " "Found design unit 1: Complementor-doit" {  } { { "Complementor.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Complementor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055279 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complementor " "Found entity 1: Complementor" {  } { { "Complementor.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Complementor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behav " "Found design unit 1: main-behav" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055283 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2_withouthazards.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2_withouthazards.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2_WithoutHazards-behav " "Found design unit 1: Stage2_WithoutHazards-behav" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage2_WithoutHazards.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055286 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2_WithoutHazards " "Found entity 1: Stage2_WithoutHazards" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage2_WithoutHazards.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683107055286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683107055342 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z_flag main.vhd(227) " "VHDL Signal Declaration warning at main.vhd(227): used implicit default value for signal \"Z_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 227 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683107055347 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C_flag main.vhd(227) " "VHDL Signal Declaration warning at main.vhd(227): used implicit default value for signal \"C_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 227 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683107055350 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RefAdd_in main.vhd(234) " "VHDL Signal Declaration warning at main.vhd(234): used implicit default value for signal \"RefAdd_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 234 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683107055350 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_dummy1 main.vhd(242) " "Verilog HDL or VHDL warning at main.vhd(242): object \"alu_dummy1\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683107055350 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_dummy2 main.vhd(242) " "Verilog HDL or VHDL warning at main.vhd(242): object \"alu_dummy2\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683107055350 "|main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R1\[47..32\] main.vhd(238) " "Using initial value X (don't care) for net \"R1\[47..32\]\" at main.vhd(238)" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 238 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055350 "|main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R2\[95..85\] main.vhd(238) " "Using initial value X (don't care) for net \"R2\[95..85\]\" at main.vhd(238)" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 238 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055350 "|main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R2\[79..48\] main.vhd(238) " "Using initial value X (don't care) for net \"R2\[79..48\]\" at main.vhd(238)" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 238 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055350 "|main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R5\[95..84\] main.vhd(238) " "Using initial value X (don't care) for net \"R5\[95..84\]\" at main.vhd(238)" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 238 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055350 "|main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R5\[82..80\] main.vhd(238) " "Using initial value X (don't care) for net \"R5\[82..80\]\" at main.vhd(238)" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 238 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055350 "|main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R5\[15..0\] main.vhd(238) " "Using initial value X (don't care) for net \"R5\[15..0\]\" at main.vhd(238)" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 238 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055350 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "main.vhd" "rf" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055353 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 regfile.vhdl(63) " "VHDL Process Statement warning at regfile.vhdl(63): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 regfile.vhdl(65) " "VHDL Process Statement warning at regfile.vhdl(65): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 regfile.vhdl(67) " "VHDL Process Statement warning at regfile.vhdl(67): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 regfile.vhdl(69) " "VHDL Process Statement warning at regfile.vhdl(69): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 regfile.vhdl(71) " "VHDL Process Statement warning at regfile.vhdl(71): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 regfile.vhdl(73) " "VHDL Process Statement warning at regfile.vhdl(73): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 regfile.vhdl(75) " "VHDL Process Statement warning at regfile.vhdl(75): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 regfile.vhdl(77) " "VHDL Process Statement warning at regfile.vhdl(77): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 regfile.vhdl(86) " "VHDL Process Statement warning at regfile.vhdl(86): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 regfile.vhdl(88) " "VHDL Process Statement warning at regfile.vhdl(88): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 regfile.vhdl(90) " "VHDL Process Statement warning at regfile.vhdl(90): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 regfile.vhdl(92) " "VHDL Process Statement warning at regfile.vhdl(92): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 regfile.vhdl(94) " "VHDL Process Statement warning at regfile.vhdl(94): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 regfile.vhdl(96) " "VHDL Process Statement warning at regfile.vhdl(96): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 regfile.vhdl(98) " "VHDL Process Statement warning at regfile.vhdl(98): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 regfile.vhdl(100) " "VHDL Process Statement warning at regfile.vhdl(100): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055355 "|main|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RefAdd RefAdd:RAR1 " "Elaborating entity \"RefAdd\" for hierarchy \"RefAdd:RAR1\"" {  } { { "main.vhd" "RAR1" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:i_mem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:i_mem\"" {  } { { "main.vhd" "i_mem" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055359 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data instr_mem.vhdl(26) " "VHDL Process Statement warning at instr_mem.vhdl(26): signal \"Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instr_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/instr_mem.vhdl" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055360 "|main|instr_mem:i_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_2 ALU_2:alu1 " "Elaborating entity \"ALU_2\" for hierarchy \"ALU_2:alu1\"" {  } { { "main.vhd" "alu1" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055360 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALU_CND ALU_2.vhdl(37) " "VHDL Signal Declaration warning at ALU_2.vhdl(37): used explicit default value for signal \"ALU_CND\" because signal was never assigned a value" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683107055363 "|main|ALU_2:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_C ALU_2.vhdl(96) " "VHDL Process Statement warning at ALU_2.vhdl(96): inferring latch(es) for signal or variable \"ALU_C\", which holds its previous value in one or more paths through the process" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055363 "|main|ALU_2:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Cout ALU_2.vhdl(96) " "VHDL Process Statement warning at ALU_2.vhdl(96): inferring latch(es) for signal or variable \"ALU_Cout\", which holds its previous value in one or more paths through the process" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055363 "|main|ALU_2:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Z ALU_2.vhdl(96) " "VHDL Process Statement warning at ALU_2.vhdl(96): inferring latch(es) for signal or variable \"ALU_Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055363 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Z ALU_2.vhdl(96) " "Inferred latch for \"ALU_Z\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055363 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Cout ALU_2.vhdl(96) " "Inferred latch for \"ALU_Cout\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055363 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[0\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[0\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055363 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[1\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[1\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055363 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[2\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[2\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055363 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[3\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[3\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[4\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[4\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[5\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[5\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[6\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[6\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[7\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[7\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[8\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[8\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[9\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[9\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[10\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[10\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[11\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[11\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[12\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[12\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[13\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[13\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[14\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[14\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[15\] ALU_2.vhdl(96) " "Inferred latch for \"ALU_C\[15\]\" at ALU_2.vhdl(96)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 "|main|ALU_2:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage2_WithoutHazards Stage2_WithoutHazards:id " "Elaborating entity \"Stage2_WithoutHazards\" for hierarchy \"Stage2_WithoutHazards:id\"" {  } { { "main.vhd" "id" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Read Register_Read:reg_read " "Elaborating entity \"Register_Read\" for hierarchy \"Register_Read:reg_read\"" {  } { { "main.vhd" "reg_read" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decisioncode Register_Read.vhd(39) " "Verilog HDL or VHDL warning at Register_Read.vhd(39): object \"decisioncode\" assigned a value but never read" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(134) " "VHDL Process Statement warning at Register_Read.vhd(134): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Register_Read.vhd(135) " "VHDL Process Statement warning at Register_Read.vhd(135): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_11_9 Register_Read.vhd(138) " "VHDL Process Statement warning at Register_Read.vhd(138): signal \"R2_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(139) " "VHDL Process Statement warning at Register_Read.vhd(139): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(140) " "VHDL Process Statement warning at Register_Read.vhd(140): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_11_9 Register_Read.vhd(144) " "VHDL Process Statement warning at Register_Read.vhd(144): signal \"R2_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(145) " "VHDL Process Statement warning at Register_Read.vhd(145): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "compRF_D2 Register_Read.vhd(146) " "VHDL Process Statement warning at Register_Read.vhd(146): signal \"compRF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(149) " "VHDL Process Statement warning at Register_Read.vhd(149): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(151) " "VHDL Process Statement warning at Register_Read.vhd(151): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_8_6 Register_Read.vhd(152) " "VHDL Process Statement warning at Register_Read.vhd(152): signal \"R2_8_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_5_0 Register_Read.vhd(153) " "VHDL Process Statement warning at Register_Read.vhd(153): signal \"R2_5_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(155) " "VHDL Process Statement warning at Register_Read.vhd(155): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_11_9 Register_Read.vhd(156) " "VHDL Process Statement warning at Register_Read.vhd(156): signal \"R2_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_8_0 Register_Read.vhd(157) " "VHDL Process Statement warning at Register_Read.vhd(157): signal \"R2_8_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(159) " "VHDL Process Statement warning at Register_Read.vhd(159): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_11_9 Register_Read.vhd(160) " "VHDL Process Statement warning at Register_Read.vhd(160): signal \"R2_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(162) " "VHDL Process Statement warning at Register_Read.vhd(162): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_5_0 Register_Read.vhd(163) " "VHDL Process Statement warning at Register_Read.vhd(163): signal \"R2_5_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(165) " "VHDL Process Statement warning at Register_Read.vhd(165): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(168) " "VHDL Process Statement warning at Register_Read.vhd(168): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(169) " "VHDL Process Statement warning at Register_Read.vhd(169): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_5_0 Register_Read.vhd(170) " "VHDL Process Statement warning at Register_Read.vhd(170): signal \"R2_5_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(172) " "VHDL Process Statement warning at Register_Read.vhd(172): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_11_9 Register_Read.vhd(173) " "VHDL Process Statement warning at Register_Read.vhd(173): signal \"R2_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(176) " "VHDL Process Statement warning at Register_Read.vhd(176): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_RefAdd_out Register_Read.vhd(181) " "VHDL Process Statement warning at Register_Read.vhd(181): signal \"RR_RefAdd_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_5_0 Register_Read.vhd(182) " "VHDL Process Statement warning at Register_Read.vhd(182): signal \"R2_5_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(184) " "VHDL Process Statement warning at Register_Read.vhd(184): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(186) " "VHDL Process Statement warning at Register_Read.vhd(186): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(189) " "VHDL Process Statement warning at Register_Read.vhd(189): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055427 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_RefAdd_out Register_Read.vhd(194) " "VHDL Process Statement warning at Register_Read.vhd(194): signal \"RR_RefAdd_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_5_0 Register_Read.vhd(195) " "VHDL Process Statement warning at Register_Read.vhd(195): signal \"R2_5_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(197) " "VHDL Process Statement warning at Register_Read.vhd(197): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(200) " "VHDL Process Statement warning at Register_Read.vhd(200): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(201) " "VHDL Process Statement warning at Register_Read.vhd(201): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R2 Register_Read.vhd(202) " "VHDL Process Statement warning at Register_Read.vhd(202): signal \"PC_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(204) " "VHDL Process Statement warning at Register_Read.vhd(204): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(207) " "VHDL Process Statement warning at Register_Read.vhd(207): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(208) " "VHDL Process Statement warning at Register_Read.vhd(208): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R2 Register_Read.vhd(209) " "VHDL Process Statement warning at Register_Read.vhd(209): signal \"PC_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(211) " "VHDL Process Statement warning at Register_Read.vhd(211): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(214) " "VHDL Process Statement warning at Register_Read.vhd(214): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(215) " "VHDL Process Statement warning at Register_Read.vhd(215): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R2 Register_Read.vhd(216) " "VHDL Process Statement warning at Register_Read.vhd(216): signal \"PC_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(218) " "VHDL Process Statement warning at Register_Read.vhd(218): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R2 Register_Read.vhd(219) " "VHDL Process Statement warning at Register_Read.vhd(219): signal \"A_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R2 Register_Read.vhd(220) " "VHDL Process Statement warning at Register_Read.vhd(220): signal \"PC_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055431 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(222) " "VHDL Process Statement warning at Register_Read.vhd(222): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(225) " "VHDL Process Statement warning at Register_Read.vhd(225): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R2 Register_Read.vhd(227) " "VHDL Process Statement warning at Register_Read.vhd(227): signal \"A_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(229) " "VHDL Process Statement warning at Register_Read.vhd(229): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(231) " "VHDL Process Statement warning at Register_Read.vhd(231): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A1 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RF_A1\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A2 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RF_A2\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_R3 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"A_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_R3 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"B_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_R3 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"C_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RR_RefAdd_in Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RR_RefAdd_in\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RR_RefAdd_E Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RR_RefAdd_E\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_R3 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"PC_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_WR Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RF_WR\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D3 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RF_D3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055432 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A3 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RF_A3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[0\] Register_Read.vhd(113) " "Inferred latch for \"RF_A3\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[1\] Register_Read.vhd(113) " "Inferred latch for \"RF_A3\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[2\] Register_Read.vhd(113) " "Inferred latch for \"RF_A3\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[0\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[1\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[2\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[3\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[3\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[4\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[4\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[5\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[5\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[6\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[6\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[7\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[7\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[8\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[8\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[9\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[9\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[10\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[10\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[11\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[11\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[12\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[12\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055434 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[13\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[13\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[14\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[14\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[15\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[15\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_WR Register_Read.vhd(113) " "Inferred latch for \"RF_WR\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[0\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[1\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[2\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[3\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[3\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[4\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[4\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[5\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[5\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[6\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[6\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[7\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[7\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[8\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[8\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[9\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[9\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[10\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[10\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[11\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[11\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[12\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[12\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[13\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[13\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055435 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[14\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[14\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[15\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[15\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_E Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_E\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[0\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[1\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[2\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[3\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[3\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[4\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[4\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[5\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[5\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[6\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[6\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[7\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[7\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[8\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[8\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[9\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[9\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[10\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[10\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[11\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[11\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[12\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[12\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[13\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[13\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[14\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[14\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[15\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[15\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[0\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[1\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[2\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055436 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[3\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[3\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[4\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[4\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[5\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[5\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[6\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[6\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[7\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[7\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[8\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[8\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[9\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[9\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[10\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[10\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[11\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[11\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[12\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[12\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[13\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[13\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[14\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[14\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[15\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[15\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[0\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[1\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[2\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[3\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[3\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[4\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[4\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[5\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[5\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[6\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[6\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[7\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[7\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[8\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[8\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[9\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[9\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055437 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[10\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[10\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[11\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[11\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[12\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[12\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[13\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[13\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[14\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[14\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[15\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[15\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[0\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[1\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[2\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[3\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[3\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[4\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[4\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[5\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[5\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[6\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[6\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[7\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[7\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[8\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[8\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[9\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[9\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[10\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[10\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[11\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[11\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[12\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[12\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[13\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[13\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[14\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[14\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[15\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[15\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[0\] Register_Read.vhd(113) " "Inferred latch for \"RF_A2\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[1\] Register_Read.vhd(113) " "Inferred latch for \"RF_A2\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[2\] Register_Read.vhd(113) " "Inferred latch for \"RF_A2\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[0\] Register_Read.vhd(113) " "Inferred latch for \"RF_A1\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[1\] Register_Read.vhd(113) " "Inferred latch for \"RF_A1\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[2\] Register_Read.vhd(113) " "Inferred latch for \"RF_A1\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055438 "|main|Register_Read:reg_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complementor Register_Read:reg_read\|Complementor:C1 " "Elaborating entity \"Complementor\" for hierarchy \"Register_Read:reg_read\|Complementor:C1\"" {  } { { "Register_Read.vhd" "C1" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage4_Exec Stage4_Exec:ex " "Elaborating entity \"Stage4_Exec\" for hierarchy \"Stage4_Exec:ex\"" {  } { { "main.vhd" "ex" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055441 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_R4 Stage4_Exec.vhdl(18) " "VHDL Signal Declaration warning at Stage4_Exec.vhdl(18): used implicit default value for signal \"PC_R4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683107055448 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carry Stage4_Exec.vhdl(29) " "VHDL Signal Declaration warning at Stage4_Exec.vhdl(29): used implicit default value for signal \"carry\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero Stage4_Exec.vhdl(29) " "VHDL Signal Declaration warning at Stage4_Exec.vhdl(29): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU3_Cin Stage4_Exec.vhdl(32) " "VHDL Signal Declaration warning at Stage4_Exec.vhdl(32): used implicit default value for signal \"ALU3_Cin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU3_Cout Stage4_Exec.vhdl(32) " "Verilog HDL or VHDL warning at Stage4_Exec.vhdl(32): object \"ALU3_Cout\" assigned a value but never read" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU3_Z Stage4_Exec.vhdl(32) " "Verilog HDL or VHDL warning at Stage4_Exec.vhdl(32): object \"ALU3_Z\" assigned a value but never read" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_Cout Stage4_Exec.vhdl(79) " "VHDL Process Statement warning at Stage4_Exec.vhdl(79): signal \"ALU2_Cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_Z Stage4_Exec.vhdl(79) " "VHDL Process Statement warning at Stage4_Exec.vhdl(79): signal \"ALU2_Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Stage4_Exec.vhdl(80) " "VHDL Process Statement warning at Stage4_Exec.vhdl(80): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(82) " "VHDL Process Statement warning at Stage4_Exec.vhdl(82): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_R3 Stage4_Exec.vhdl(83) " "VHDL Process Statement warning at Stage4_Exec.vhdl(83): signal \"B_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R3 Stage4_Exec.vhdl(84) " "VHDL Process Statement warning at Stage4_Exec.vhdl(84): signal \"C_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Stage4_Exec.vhdl(87) " "VHDL Process Statement warning at Stage4_Exec.vhdl(87): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_C Stage4_Exec.vhdl(92) " "VHDL Process Statement warning at Stage4_Exec.vhdl(92): signal \"ALU2_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(93) " "VHDL Process Statement warning at Stage4_Exec.vhdl(93): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_C Stage4_Exec.vhdl(99) " "VHDL Process Statement warning at Stage4_Exec.vhdl(99): signal \"ALU2_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(100) " "VHDL Process Statement warning at Stage4_Exec.vhdl(100): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_C Stage4_Exec.vhdl(112) " "VHDL Process Statement warning at Stage4_Exec.vhdl(112): signal \"ALU2_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(113) " "VHDL Process Statement warning at Stage4_Exec.vhdl(113): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_C Stage4_Exec.vhdl(124) " "VHDL Process Statement warning at Stage4_Exec.vhdl(124): signal \"ALU2_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(125) " "VHDL Process Statement warning at Stage4_Exec.vhdl(125): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(131) " "VHDL Process Statement warning at Stage4_Exec.vhdl(131): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055449 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_R3 Stage4_Exec.vhdl(132) " "VHDL Process Statement warning at Stage4_Exec.vhdl(132): signal \"B_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R3 Stage4_Exec.vhdl(133) " "VHDL Process Statement warning at Stage4_Exec.vhdl(133): signal \"C_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Stage4_Exec.vhdl(137) " "VHDL Process Statement warning at Stage4_Exec.vhdl(137): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_C Stage4_Exec.vhdl(141) " "VHDL Process Statement warning at Stage4_Exec.vhdl(141): signal \"ALU2_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(142) " "VHDL Process Statement warning at Stage4_Exec.vhdl(142): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero Stage4_Exec.vhdl(144) " "VHDL Process Statement warning at Stage4_Exec.vhdl(144): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry Stage4_Exec.vhdl(155) " "VHDL Process Statement warning at Stage4_Exec.vhdl(155): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(168) " "VHDL Process Statement warning at Stage4_Exec.vhdl(168): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_R3 Stage4_Exec.vhdl(169) " "VHDL Process Statement warning at Stage4_Exec.vhdl(169): signal \"B_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R3 Stage4_Exec.vhdl(170) " "VHDL Process Statement warning at Stage4_Exec.vhdl(170): signal \"C_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_C Stage4_Exec.vhdl(171) " "VHDL Process Statement warning at Stage4_Exec.vhdl(171): signal \"ALU2_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(175) " "VHDL Process Statement warning at Stage4_Exec.vhdl(175): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(177) " "VHDL Process Statement warning at Stage4_Exec.vhdl(177): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_R3 Stage4_Exec.vhdl(178) " "VHDL Process Statement warning at Stage4_Exec.vhdl(178): signal \"B_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(182) " "VHDL Process Statement warning at Stage4_Exec.vhdl(182): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(184) " "VHDL Process Statement warning at Stage4_Exec.vhdl(184): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_R3 Stage4_Exec.vhdl(185) " "VHDL Process Statement warning at Stage4_Exec.vhdl(185): signal \"B_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055450 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R3 Stage4_Exec.vhdl(186) " "VHDL Process Statement warning at Stage4_Exec.vhdl(186): signal \"C_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055452 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_C Stage4_Exec.vhdl(187) " "VHDL Process Statement warning at Stage4_Exec.vhdl(187): signal \"ALU2_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055452 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(192) " "VHDL Process Statement warning at Stage4_Exec.vhdl(192): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055452 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(194) " "VHDL Process Statement warning at Stage4_Exec.vhdl(194): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055452 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_R3 Stage4_Exec.vhdl(195) " "VHDL Process Statement warning at Stage4_Exec.vhdl(195): signal \"B_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055452 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R3 Stage4_Exec.vhdl(196) " "VHDL Process Statement warning at Stage4_Exec.vhdl(196): signal \"C_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055452 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_C Stage4_Exec.vhdl(197) " "VHDL Process Statement warning at Stage4_Exec.vhdl(197): signal \"ALU2_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055452 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(202) " "VHDL Process Statement warning at Stage4_Exec.vhdl(202): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055452 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(204) " "VHDL Process Statement warning at Stage4_Exec.vhdl(204): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055452 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_R3 Stage4_Exec.vhdl(205) " "VHDL Process Statement warning at Stage4_Exec.vhdl(205): signal \"B_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055452 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R3 Stage4_Exec.vhdl(206) " "VHDL Process Statement warning at Stage4_Exec.vhdl(206): signal \"C_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055452 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_C Stage4_Exec.vhdl(207) " "VHDL Process Statement warning at Stage4_Exec.vhdl(207): signal \"ALU2_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(212) " "VHDL Process Statement warning at Stage4_Exec.vhdl(212): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(214) " "VHDL Process Statement warning at Stage4_Exec.vhdl(214): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_R3 Stage4_Exec.vhdl(215) " "VHDL Process Statement warning at Stage4_Exec.vhdl(215): signal \"B_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R3 Stage4_Exec.vhdl(216) " "VHDL Process Statement warning at Stage4_Exec.vhdl(216): signal \"C_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_C Stage4_Exec.vhdl(217) " "VHDL Process Statement warning at Stage4_Exec.vhdl(217): signal \"ALU2_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(222) " "VHDL Process Statement warning at Stage4_Exec.vhdl(222): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(224) " "VHDL Process Statement warning at Stage4_Exec.vhdl(224): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_R3 Stage4_Exec.vhdl(225) " "VHDL Process Statement warning at Stage4_Exec.vhdl(225): signal \"B_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(227) " "VHDL Process Statement warning at Stage4_Exec.vhdl(227): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_Z Stage4_Exec.vhdl(228) " "VHDL Process Statement warning at Stage4_Exec.vhdl(228): signal \"ALU2_Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R3 Stage4_Exec.vhdl(229) " "VHDL Process Statement warning at Stage4_Exec.vhdl(229): signal \"PC_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(230) " "VHDL Process Statement warning at Stage4_Exec.vhdl(230): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU3_C Stage4_Exec.vhdl(231) " "VHDL Process Statement warning at Stage4_Exec.vhdl(231): signal \"ALU3_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(239) " "VHDL Process Statement warning at Stage4_Exec.vhdl(239): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_R3 Stage4_Exec.vhdl(240) " "VHDL Process Statement warning at Stage4_Exec.vhdl(240): signal \"B_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(242) " "VHDL Process Statement warning at Stage4_Exec.vhdl(242): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055453 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_Cout Stage4_Exec.vhdl(243) " "VHDL Process Statement warning at Stage4_Exec.vhdl(243): signal \"ALU2_Cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R3 Stage4_Exec.vhdl(244) " "VHDL Process Statement warning at Stage4_Exec.vhdl(244): signal \"PC_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(245) " "VHDL Process Statement warning at Stage4_Exec.vhdl(245): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU3_C Stage4_Exec.vhdl(246) " "VHDL Process Statement warning at Stage4_Exec.vhdl(246): signal \"ALU3_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(254) " "VHDL Process Statement warning at Stage4_Exec.vhdl(254): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_R3 Stage4_Exec.vhdl(255) " "VHDL Process Statement warning at Stage4_Exec.vhdl(255): signal \"B_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(257) " "VHDL Process Statement warning at Stage4_Exec.vhdl(257): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_Cout Stage4_Exec.vhdl(258) " "VHDL Process Statement warning at Stage4_Exec.vhdl(258): signal \"ALU2_Cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2_Z Stage4_Exec.vhdl(258) " "VHDL Process Statement warning at Stage4_Exec.vhdl(258): signal \"ALU2_Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R3 Stage4_Exec.vhdl(259) " "VHDL Process Statement warning at Stage4_Exec.vhdl(259): signal \"PC_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(260) " "VHDL Process Statement warning at Stage4_Exec.vhdl(260): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU3_C Stage4_Exec.vhdl(261) " "VHDL Process Statement warning at Stage4_Exec.vhdl(261): signal \"ALU3_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R3 Stage4_Exec.vhdl(269) " "VHDL Process Statement warning at Stage4_Exec.vhdl(269): signal \"PC_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(270) " "VHDL Process Statement warning at Stage4_Exec.vhdl(270): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU3_C Stage4_Exec.vhdl(271) " "VHDL Process Statement warning at Stage4_Exec.vhdl(271): signal \"ALU3_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(274) " "VHDL Process Statement warning at Stage4_Exec.vhdl(274): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(275) " "VHDL Process Statement warning at Stage4_Exec.vhdl(275): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(278) " "VHDL Process Statement warning at Stage4_Exec.vhdl(278): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055454 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(279) " "VHDL Process Statement warning at Stage4_Exec.vhdl(279): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R3 Stage4_Exec.vhdl(281) " "VHDL Process Statement warning at Stage4_Exec.vhdl(281): signal \"A_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(282) " "VHDL Process Statement warning at Stage4_Exec.vhdl(282): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU3_C Stage4_Exec.vhdl(284) " "VHDL Process Statement warning at Stage4_Exec.vhdl(284): signal \"ALU3_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R3 Stage4_Exec.vhdl(287) " "VHDL Process Statement warning at Stage4_Exec.vhdl(287): signal \"Instr_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_R4 Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"A_R4\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU2_A Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"ALU2_A\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU2_B Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"ALU2_B\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU2_J Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"ALU2_J\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_WR Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"PC_WR\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU2_Cin Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"ALU2_Cin\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_WR Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"C_WR\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_WR Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"Z_WR\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_R4 Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"C_R4\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Instr_R4 Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"Instr_R4\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_R4 Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"B_R4\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU3_A Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"ALU3_A\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU3_B Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"ALU3_B\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055455 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU3_J Stage4_Exec.vhdl(77) " "VHDL Process Statement warning at Stage4_Exec.vhdl(77): inferring latch(es) for signal or variable \"ALU3_J\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_J\[0\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_J\[0\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_J\[1\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_J\[1\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[0\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[1\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[2\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[3\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[4\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[5\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[6\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[7\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[8\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[9\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[10\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[11\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[12\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[13\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[14\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] Stage4_Exec.vhdl(77) " "Inferred latch for \"PC\[15\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[0\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[0\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[1\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[1\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[2\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[2\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[3\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[3\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[4\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[4\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[5\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[5\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055456 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[6\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[6\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[7\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[7\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[8\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[8\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[9\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[9\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[10\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[10\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[11\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[11\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[12\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[12\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[13\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[13\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[14\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[14\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[15\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_B\[15\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[0\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[0\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[1\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[1\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[2\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[2\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[3\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[3\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[4\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[4\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[5\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[5\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[6\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[6\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[7\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[7\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[8\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[8\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[9\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[9\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[10\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[10\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[11\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[11\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[12\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[12\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055457 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[13\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[13\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[14\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[14\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[15\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU3_A\[15\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[0\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[0\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[1\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[1\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[2\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[2\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[3\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[3\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[4\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[4\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[5\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[5\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[6\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[6\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[7\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[7\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[8\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[8\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[9\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[9\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[10\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[10\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[11\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[11\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[12\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[12\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[13\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[13\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[14\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[14\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[15\] Stage4_Exec.vhdl(77) " "Inferred latch for \"B_R4\[15\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instr_R4\[12\] Stage4_Exec.vhdl(77) " "Inferred latch for \"Instr_R4\[12\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instr_R4\[13\] Stage4_Exec.vhdl(77) " "Inferred latch for \"Instr_R4\[13\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instr_R4\[14\] Stage4_Exec.vhdl(77) " "Inferred latch for \"Instr_R4\[14\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instr_R4\[15\] Stage4_Exec.vhdl(77) " "Inferred latch for \"Instr_R4\[15\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[0\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[0\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055458 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[1\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[1\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[2\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[2\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[3\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[3\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[4\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[4\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[5\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[5\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[6\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[6\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[7\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[7\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[8\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[8\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[9\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[9\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[10\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[10\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[11\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[11\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[12\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[12\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[13\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[13\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[14\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[14\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[15\] Stage4_Exec.vhdl(77) " "Inferred latch for \"C_R4\[15\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_WR Stage4_Exec.vhdl(77) " "Inferred latch for \"Z_WR\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_WR Stage4_Exec.vhdl(77) " "Inferred latch for \"C_WR\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_Cin Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_Cin\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_WR Stage4_Exec.vhdl(77) " "Inferred latch for \"PC_WR\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_J\[0\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_J\[0\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_J\[1\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_J\[1\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[0\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[0\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[1\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[1\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[2\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[2\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[3\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[3\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[4\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[4\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[5\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[5\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[6\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[6\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[7\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[7\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[8\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[8\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[9\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[9\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[10\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[10\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055459 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[11\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[11\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[12\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[12\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[13\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[13\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[14\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[14\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[15\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_B\[15\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[0\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[0\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[1\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[1\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[2\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[2\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[3\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[3\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[4\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[4\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[5\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[5\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[6\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[6\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[7\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[7\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[8\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[8\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[9\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[9\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[10\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[10\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[11\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[11\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[12\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[12\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[13\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[13\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[14\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[14\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[15\] Stage4_Exec.vhdl(77) " "Inferred latch for \"ALU2_A\[15\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[0\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[0\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[1\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[1\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[2\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[2\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[3\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[3\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[4\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[4\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[5\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[5\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[6\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[6\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[7\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[7\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[8\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[8\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[9\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[9\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[10\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[10\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[11\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[11\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[12\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[12\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[13\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[13\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[14\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[14\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055460 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[15\] Stage4_Exec.vhdl(77) " "Inferred latch for \"A_R4\[15\]\" at Stage4_Exec.vhdl(77)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055462 "|main|Stage4_Exec:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_flag Stage4_Exec:ex\|carry_flag:cf " "Elaborating entity \"carry_flag\" for hierarchy \"Stage4_Exec:ex\|carry_flag:cf\"" {  } { { "Stage4_Exec.vhdl" "cf" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_flag Stage4_Exec:ex\|zero_flag:zf " "Elaborating entity \"zero_flag\" for hierarchy \"Stage4_Exec:ex\|zero_flag:zf\"" {  } { { "Stage4_Exec.vhdl" "zf" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_STAGE MEM_STAGE:m_acc " "Elaborating entity \"MEM_STAGE\" for hierarchy \"MEM_STAGE:m_acc\"" {  } { { "main.vhd" "m_acc" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055466 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ControlSig_R2_M2WR MEM_STAGE.vhd(73) " "VHDL Process Statement warning at MEM_STAGE.vhd(73): signal \"ControlSig_R2_M2WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MEM_STAGE.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/MEM_STAGE.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055466 "|main|MEM_STAGE:m_acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem MEM_STAGE:m_acc\|data_mem:mem " "Elaborating entity \"data_mem\" for hierarchy \"MEM_STAGE:m_acc\|data_mem:mem\"" {  } { { "MEM_STAGE.vhd" "mem" { Text "D:/Hazardless_Testbox/EE_309_Project/MEM_STAGE.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055470 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data data_mem.vhdl(33) " "VHDL Process Statement warning at data_mem.vhdl(33): signal \"Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/data_mem.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055470 "|main|MEM_STAGE:m_acc|data_mem:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 MEM_STAGE:m_acc\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"MEM_STAGE:m_acc\|mux2to1:mux\"" {  } { { "MEM_STAGE.vhd" "mux" { Text "D:/Hazardless_Testbox/EE_309_Project/MEM_STAGE.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Back Write_Back:wb " "Elaborating entity \"Write_Back\" for hierarchy \"Write_Back:wb\"" {  } { { "main.vhd" "wb" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107055472 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(58) " "VHDL Process Statement warning at Write_Back.vhd(58): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055472 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Write_Back.vhd(59) " "VHDL Process Statement warning at Write_Back.vhd(59): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055472 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(60) " "VHDL Process Statement warning at Write_Back.vhd(60): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055472 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(61) " "VHDL Process Statement warning at Write_Back.vhd(61): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055472 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Write_Back.vhd(64) " "VHDL Process Statement warning at Write_Back.vhd(64): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055472 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(66) " "VHDL Process Statement warning at Write_Back.vhd(66): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055472 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(67) " "VHDL Process Statement warning at Write_Back.vhd(67): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055472 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Write_Back.vhd(73) " "VHDL Process Statement warning at Write_Back.vhd(73): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055472 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(75) " "VHDL Process Statement warning at Write_Back.vhd(75): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055472 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(76) " "VHDL Process Statement warning at Write_Back.vhd(76): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055472 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(86) " "VHDL Process Statement warning at Write_Back.vhd(86): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055472 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(87) " "VHDL Process Statement warning at Write_Back.vhd(87): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(88) " "VHDL Process Statement warning at Write_Back.vhd(88): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(91) " "VHDL Process Statement warning at Write_Back.vhd(91): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(92) " "VHDL Process Statement warning at Write_Back.vhd(92): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(93) " "VHDL Process Statement warning at Write_Back.vhd(93): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(96) " "VHDL Process Statement warning at Write_Back.vhd(96): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(97) " "VHDL Process Statement warning at Write_Back.vhd(97): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(98) " "VHDL Process Statement warning at Write_Back.vhd(98): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(101) " "VHDL Process Statement warning at Write_Back.vhd(101): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(104) " "VHDL Process Statement warning at Write_Back.vhd(104): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(105) " "VHDL Process Statement warning at Write_Back.vhd(105): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(106) " "VHDL Process Statement warning at Write_Back.vhd(106): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(109) " "VHDL Process Statement warning at Write_Back.vhd(109): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(112) " "VHDL Process Statement warning at Write_Back.vhd(112): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(115) " "VHDL Process Statement warning at Write_Back.vhd(115): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(118) " "VHDL Process Statement warning at Write_Back.vhd(118): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(121) " "VHDL Process Statement warning at Write_Back.vhd(121): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(123) " "VHDL Process Statement warning at Write_Back.vhd(123): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(126) " "VHDL Process Statement warning at Write_Back.vhd(126): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(128) " "VHDL Process Statement warning at Write_Back.vhd(128): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(131) " "VHDL Process Statement warning at Write_Back.vhd(131): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D3 Write_Back.vhd(55) " "VHDL Process Statement warning at Write_Back.vhd(55): inferring latch(es) for signal or variable \"RF_D3\", which holds its previous value in one or more paths through the process" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A3 Write_Back.vhd(55) " "VHDL Process Statement warning at Write_Back.vhd(55): inferring latch(es) for signal or variable \"RF_A3\", which holds its previous value in one or more paths through the process" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[0\] Write_Back.vhd(55) " "Inferred latch for \"RF_A3\[0\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[1\] Write_Back.vhd(55) " "Inferred latch for \"RF_A3\[1\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[2\] Write_Back.vhd(55) " "Inferred latch for \"RF_A3\[2\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[0\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[0\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[1\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[1\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[2\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[2\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[3\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[3\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[4\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[4\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[5\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[5\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055476 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[6\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[6\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055478 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[7\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[7\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055478 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[8\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[8\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055478 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[9\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[9\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055478 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[10\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[10\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055478 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[11\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[11\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055478 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[12\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[12\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055478 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[13\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[13\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055478 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[14\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[14\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055478 "|main|Write_Back:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[15\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[15\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107055478 "|main|Write_Back:wb"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683107056216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683107056216 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683107056255 "|main|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683107056255 "|main|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683107056255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683107056255 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683107056255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683107056255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 242 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 242 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683107056316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 15:14:16 2023 " "Processing ended: Wed May 03 15:14:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683107056316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683107056316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683107056316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683107056316 ""}
