Analysis & Synthesis report for R32V2020
Mon Jun 10 15:12:50 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state
 12. State Machine - |top|PeripheralInterface:Peripherals|bufferedUART:UART|txState
 13. State Machine - |top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Top-level Entity: |top
 19. Source assignments for BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|altsyncram_rm63:altsyncram1
 20. Source assignments for BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1
 21. Source assignments for BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|altsyncram_2s23:altsyncram1
 22. Source assignments for PeripheralInterface:Peripherals
 23. Source assignments for PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated
 24. Source assignments for PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 25. Parameter Settings for User Entity Instance: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: BlockRam_Data:Data_RAM|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard
 31. Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0
 32. Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk
 33. Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data
 34. Parameter Settings for Inferred Entity Instance: PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0
 35. Parameter Settings for Inferred Entity Instance: R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0
 36. altsyncram Parameter Settings by Entity Instance
 37. altpll Parameter Settings by Entity Instance
 38. lpm_mult Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM"
 40. Port Connectivity Checks: "PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen"
 41. Port Connectivity Checks: "PeripheralInterface:Peripherals|bufferedUART:UART"
 42. Port Connectivity Checks: "PeripheralInterface:Peripherals|REG_16:LedRing"
 43. Port Connectivity Checks: "PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter"
 44. Port Connectivity Checks: "PeripheralInterface:Peripherals"
 45. Port Connectivity Checks: "BlockRam_Data:Data_RAM"
 46. Port Connectivity Checks: "R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB"
 47. Port Connectivity Checks: "R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA"
 48. Port Connectivity Checks: "R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter"
 49. Port Connectivity Checks: "R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress"
 50. Port Connectivity Checks: "R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress"
 51. Port Connectivity Checks: "R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder"
 52. Port Connectivity Checks: "R32V2020:RISC_CPU"
 53. In-System Memory Content Editor Settings
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 10 15:12:49 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; R32V2020                                    ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,237                                       ;
;     Total combinational functions  ; 3,825                                       ;
;     Dedicated logic registers      ; 1,058                                       ;
; Total registers                    ; 1058                                        ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 49,280                                      ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C6        ;                    ;
; Top-level entity name                                            ; top                ; R32V2020           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Infer RAMs from Raw Logic                                        ; Off                ; On                 ;
; Auto Shift Register Replacement                                  ; Always             ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                      ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd                                                             ;             ;
; ../../Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd                                       ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd                                                              ;             ;
; ../../Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd                                                                 ;             ;
; ../../Components/VGA/Mem_Mapped_XGA/CharRom.VHD                                               ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/CharRom.VHD                                                                      ;             ;
; ../../Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd                                                             ;             ;
; ../../Components/PS2KB/ps2_keyboard_to_ascii.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd                                                                     ;             ;
; ../../Components/PS2KB/ps2_keyboard.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd                                                                              ;             ;
; ../../Components/PS2KB/debounce.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd                                                                                  ;             ;
; ../../Components/R32V2020/top.vhd                                                             ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd                                                                                    ;             ;
; ../../Components/R32V2020/RegisterFile.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd                                                                           ;             ;
; ../../Components/R32V2020/R32V2020.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd                                                                               ;             ;
; ../../Components/R32V2020/OpCodeDecoder.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd                                                                          ;             ;
; ../../Components/R32V2020/OpCode_Cat_Decoder.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd                                                                     ;             ;
; ../../Components/R32V2020/OneHotStateMachine.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd                                                                     ;             ;
; ../../Components/R32V2020/FlowControl.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd                                                                            ;             ;
; ../../Components/R32V2020/CCRControl.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd                                                                             ;             ;
; ../../Components/R32V2020/ALU.vhd                                                             ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd                                                                                    ;             ;
; ../../Components/BlockRam_Data/BlockRam_Data.vhd                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd                                                                     ;             ;
; ../../Components/Registers/REG_8.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_8.vhd                                                                                 ;             ;
; ../../Components/COUNTER/CounterLoadable.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd                                                                         ;             ;
; ../../Components/COUNTER/COUNTER_32.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd                                                                              ;             ;
; ../../Components/Multiplexers/MUX_16x32.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd                                                                          ;             ;
; ../../Components/Registers/REG_32.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd                                                                                ;             ;
; ../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd                                ; yes             ; User Wizard-Generated File                   ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd                                                       ;             ;
; ../../Components/BlockRam_Stack/BlockRam_Stack.vhd                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd                                                                   ;             ;
; ../../Components/UART/bufferedUART.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd                                                                               ;             ;
; ../../Components/PeripheralInterface/PeripheralInterface.vhd                                  ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd                                                         ;             ;
; ../../Components/Registers/REG_16.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd                                                                                ;             ;
; ../../Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd                                ; yes             ; User Wizard-Generated File                   ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd                                                       ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                             ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                      ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                             ;             ;
; aglobal181.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                             ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                              ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                 ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                 ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                               ;             ;
; db/altsyncram_b864.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_b864.tdf                                             ;             ;
; db/altsyncram_rm63.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf                                             ;             ;
; ../../../Programs/C044-Uart_to_Screen_Loopback_Data/C044-Uart_to_Screen_Loopback_Data_ins.HEX ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Programs/C044-Uart_to_Screen_Loopback_Data/C044-Uart_to_Screen_Loopback_Data_ins.HEX                           ;             ;
; sld_mod_ram_rom.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                          ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                             ;             ;
; db/altsyncram_vur3.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_vur3.tdf                                             ;             ;
; db/altsyncram_ldp2.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_ldp2.tdf                                             ;             ;
; db/altsyncram_ue54.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_ue54.tdf                                             ;             ;
; db/altsyncram_2s23.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_2s23.tdf                                             ;             ;
; ../../../Programs/C044-Uart_to_Screen_Loopback_Data/C044-Uart_to_Screen_Loopback_Data_dat.HEX ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Programs/C044-Uart_to_Screen_Loopback_Data/C044-Uart_to_Screen_Loopback_Data_dat.HEX                           ;             ;
; altpll.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                 ;             ;
; stratix_pll.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                            ;             ;
; stratixii_pll.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                          ;             ;
; cycloneii_pll.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                          ;             ;
; db/videoclk_xvga_1024x768_altpll.v                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/videoclk_xvga_1024x768_altpll.v                                 ;             ;
; db/altsyncram_2sq3.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_2sq3.tdf                                             ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                ; altera_sld  ;
; db/ip/sld4e341988/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                           ;             ;
; db/altsyncram_3ce1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_3ce1.tdf                                             ;             ;
; lpm_mult.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                               ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                            ;             ;
; multcore.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                               ;             ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                               ;             ;
; altshift.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                               ;             ;
; db/mult_7dt.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/mult_7dt.tdf                                                    ;             ;
; db/altsyncram_b0q3.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_b0q3.tdf                                             ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 4,237            ;
;                                             ;                  ;
; Total combinational functions               ; 3825             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 2553             ;
;     -- 3 input functions                    ; 734              ;
;     -- <=2 input functions                  ; 538              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 3354             ;
;     -- arithmetic mode                      ; 471              ;
;                                             ;                  ;
; Total registers                             ; 1058             ;
;     -- Dedicated logic registers            ; 1058             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 51               ;
; Total memory bits                           ; 49280            ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 8                ;
;                                             ;                  ;
; Total PLLs                                  ; 1                ;
;     -- PLLs                                 ; 1                ;
;                                             ;                  ;
; Maximum fan-out node                        ; i_CLOCK_50~input ;
; Maximum fan-out                             ; 783              ;
; Total fan-out                               ; 20038            ;
; Average fan-out                             ; 3.92             ;
+---------------------------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 3825 (33)           ; 1058 (0)                  ; 49280       ; 8            ; 0       ; 4         ; 51   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |BlockRam_Data:Data_RAM|                                                                                                             ; 92 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRam_Data:Data_RAM                                                                                                                                                                                                                                                                                                                     ; BlockRam_Data                     ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 92 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_ue54:auto_generated|                                                                                               ; 92 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_ue54                   ; work         ;
;             |altsyncram_2s23:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|altsyncram_2s23:altsyncram1                                                                                                                                                                                                                          ; altsyncram_2s23                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 92 (71)             ; 64 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |BlockRam_Stack:Stack_RAM|                                                                                                           ; 93 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRam_Stack:Stack_RAM                                                                                                                                                                                                                                                                                                                   ; BlockRam_Stack                    ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 93 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_vur3:auto_generated|                                                                                               ; 93 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_vur3                   ; work         ;
;             |altsyncram_ldp2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_ldp2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 93 (71)             ; 64 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |BlockRom_Instruction:Instr_ROM|                                                                                                     ; 93 (0)              ; 65 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRom_Instruction:Instr_ROM                                                                                                                                                                                                                                                                                                             ; BlockRom_Instruction              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 93 (0)              ; 65 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_b864:auto_generated|                                                                                               ; 93 (0)              ; 65 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated                                                                                                                                                                                                                                              ; altsyncram_b864                   ; work         ;
;             |altsyncram_rm63:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|altsyncram_rm63:altsyncram1                                                                                                                                                                                                                  ; altsyncram_rm63                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 93 (72)             ; 65 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |PeripheralInterface:Peripherals|                                                                                                    ; 1856 (103)          ; 330 (22)                  ; 16512       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals                                                                                                                                                                                                                                                                                                            ; PeripheralInterface               ; work         ;
;       |COUNT_32:ElapsedTimeCounter|                                                                                                     ; 31 (31)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter                                                                                                                                                                                                                                                                                ; COUNT_32                          ; work         ;
;       |Loadable_7S8D_LED:SevenSegDisplay|                                                                                               ; 56 (56)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay                                                                                                                                                                                                                                                                          ; Loadable_7S8D_LED                 ; work         ;
;       |Mem_Mapped_XVGA:SVGA|                                                                                                            ; 820 (1)             ; 25 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA                                                                                                                                                                                                                                                                                       ; Mem_Mapped_XVGA                   ; work         ;
;          |DisplayRam2k:DisplayRAM|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM                                                                                                                                                                                                                                                               ; DisplayRam2k                      ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_2sq3:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated                                                                                                                                                                                                ; altsyncram_2sq3                   ; work         ;
;          |Video_XVGA_64x32:Video_XVGA_64x32|                                                                                            ; 819 (819)           ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32                                                                                                                                                                                                                                                     ; Video_XVGA_64x32                  ; work         ;
;       |REG_16:LedRing|                                                                                                                  ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|REG_16:LedRing                                                                                                                                                                                                                                                                                             ; REG_16                            ; work         ;
;       |REG_32:SevenSegmentDisplayLatch|                                                                                                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch                                                                                                                                                                                                                                                                            ; REG_32                            ; work         ;
;       |REG_8:LedLatch|                                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|REG_8:LedLatch                                                                                                                                                                                                                                                                                             ; REG_8                             ; work         ;
;       |VideoClk_XVGA_1024x768:clockGen|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen                                                                                                                                                                                                                                                                            ; VideoClk_XVGA_1024x768            ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component                                                                                                                                                                                                                                                    ; altpll                            ; work         ;
;             |VideoClk_XVGA_1024x768_altpll:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component|VideoClk_XVGA_1024x768_altpll:auto_generated                                                                                                                                                                                                       ; VideoClk_XVGA_1024x768_altpll     ; work         ;
;       |bufferedUART:UART|                                                                                                               ; 130 (130)           ; 93 (93)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|bufferedUART:UART                                                                                                                                                                                                                                                                                          ; bufferedUART                      ; work         ;
;          |altsyncram:rxBuffer_rtl_0|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_3ce1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_3ce1                   ; work         ;
;       |counterLoadable:MusicNoteCounter|                                                                                                ; 45 (45)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter                                                                                                                                                                                                                                                                           ; counterLoadable                   ; work         ;
;       |ps2_keyboard_to_ascii:ps2Keyboard|                                                                                               ; 671 (608)           ; 86 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard                                                                                                                                                                                                                                                                          ; ps2_keyboard_to_ascii             ; work         ;
;          |ps2_keyboard:ps2_keyboard_0|                                                                                                  ; 63 (21)             ; 58 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0                                                                                                                                                                                                                                              ; ps2_keyboard                      ; work         ;
;             |debounce:debounce_ps2_clk|                                                                                                 ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk                                                                                                                                                                                                                    ; debounce                          ; work         ;
;             |debounce:debounce_ps2_data|                                                                                                ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data                                                                                                                                                                                                                   ; debounce                          ; work         ;
;    |R32V2020:RISC_CPU|                                                                                                                  ; 1450 (216)          ; 403 (0)                   ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|R32V2020:RISC_CPU                                                                                                                                                                                                                                                                                                                          ; R32V2020                          ; work         ;
;       |ALU:ALU|                                                                                                                         ; 557 (478)           ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|ALU:ALU                                                                                                                                                                                                                                                                                                                  ; ALU                               ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 79 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_7dt:auto_generated|                                                                                                   ; 79 (79)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                           ; mult_7dt                          ; work         ;
;       |FlowControl:FlowControl|                                                                                                         ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|FlowControl:FlowControl                                                                                                                                                                                                                                                                                                  ; FlowControl                       ; work         ;
;       |OneHotStateMachine:StateMachine|                                                                                                 ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|OneHotStateMachine:StateMachine                                                                                                                                                                                                                                                                                          ; OneHotStateMachine                ; work         ;
;       |OpCodeDecoder:opcodeDecoder|                                                                                                     ; 16 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder                                                                                                                                                                                                                                                                                              ; OpCodeDecoder                     ; work         ;
;          |OpCode_Cat_Decoder:opc_Cat_Decoder|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder                                                                                                                                                                                                                                                           ; OpCode_Cat_Decoder                ; work         ;
;       |RegisterFile:RegisterFile|                                                                                                       ; 639 (34)            ; 393 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile                                                                                                                                                                                                                                                                                                ; RegisterFile                      ; work         ;
;          |COUNT_32:dataRamAddress|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress                                                                                                                                                                                                                                                                        ; COUNT_32                          ; work         ;
;          |COUNT_32:peripheralAddress|                                                                                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress                                                                                                                                                                                                                                                                     ; COUNT_32                          ; work         ;
;          |COUNT_32:programCounter|                                                                                                      ; 35 (35)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter                                                                                                                                                                                                                                                                        ; COUNT_32                          ; work         ;
;          |COUNT_32:stackAddress|                                                                                                        ; 36 (36)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress                                                                                                                                                                                                                                                                          ; COUNT_32                          ; work         ;
;          |MUX_16x32:muxA|                                                                                                               ; 266 (266)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA                                                                                                                                                                                                                                                                                 ; MUX_16x32                         ; work         ;
;          |MUX_16x32:muxB|                                                                                                               ; 266 (266)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB                                                                                                                                                                                                                                                                                 ; MUX_16x32                         ; work         ;
;          |REG_16:r10Lower|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r10Upper|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r11Lower|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r11Upper|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r12Lower|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r12Upper|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r13Lower|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r13Upper|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r14Lower|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r14Upper|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r15Lower|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r15Upper|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r8Lower|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower                                                                                                                                                                                                                                                                                 ; REG_16                            ; work         ;
;          |REG_16:r8Upper|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper                                                                                                                                                                                                                                                                                 ; REG_16                            ; work         ;
;          |REG_16:r9Lower|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower                                                                                                                                                                                                                                                                                 ; REG_16                            ; work         ;
;          |REG_16:r9Upper|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper                                                                                                                                                                                                                                                                                 ; REG_16                            ; work         ;
;          |REG_32:conditionCodeRegister|                                                                                                 ; 2 (2)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister                                                                                                                                                                                                                                                                   ; REG_32                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 208 (1)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 207 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 207 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 207 (1)             ; 132 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 206 (0)             ; 125 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 206 (165)           ; 125 (96)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------------------------------+
; Name                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------------------------------+
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|altsyncram_2s23:altsyncram1|ALTSYNCRAM                           ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; ../../../Programs/C044-Uart_to_Screen_Loopback_Data/C044-Uart_to_Screen_Loopback_Data_dat.HEX ;
; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                                                                          ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|altsyncram_rm63:altsyncram1|ALTSYNCRAM                   ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; ../../../Programs/C044-Uart_to_Screen_Loopback_Data/C044-Uart_to_Screen_Loopback_Data_ins.HEX ;
; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                                                          ;
; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen                                                                                                                                                                                                     ; ../../Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state ;
+-----------------+--------------+-----------------+----------------+--------------------------+
; Name            ; state.output ; state.translate ; state.new_code ; state.ready              ;
+-----------------+--------------+-----------------+----------------+--------------------------+
; state.ready     ; 0            ; 0               ; 0              ; 0                        ;
; state.new_code  ; 0            ; 0               ; 1              ; 1                        ;
; state.translate ; 0            ; 1               ; 0              ; 1                        ;
; state.output    ; 1            ; 0               ; 0              ; 1                        ;
+-----------------+--------------+-----------------+----------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |top|PeripheralInterface:Peripherals|bufferedUART:UART|txState ;
+-----------------+-----------------+-----------------+--------------------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle             ;
+-----------------+-----------------+-----------------+--------------------------+
; txState.idle    ; 0               ; 0               ; 0                        ;
; txState.dataBit ; 0               ; 1               ; 1                        ;
; txState.stopBit ; 1               ; 0               ; 1                        ;
+-----------------+-----------------+-----------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState ;
+-----------------+-----------------+-----------------+--------------------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle             ;
+-----------------+-----------------+-----------------+--------------------------+
; rxState.idle    ; 0               ; 0               ; 0                        ;
; rxState.dataBit ; 0               ; 1               ; 1                        ;
; rxState.stopBit ; 1               ; 0               ; 1                        ;
+-----------------+-----------------+-----------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                      ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                                  ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[9..31] ; Stuck at GND due to stuck port data_in                                                              ;
; PeripheralInterface:Peripherals|q_kbReadData[7..31]                               ; Stuck at GND due to stuck port data_in                                                              ;
; PeripheralInterface:Peripherals|w_kbdStatus[1..30]                                ; Merged with PeripheralInterface:Peripherals|w_kbdStatus[31]                                         ;
; PeripheralInterface:Peripherals|w_kbdStatus[31]                                   ; Stuck at GND due to stuck port data_in                                                              ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[0]              ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]  ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[1]              ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[1]  ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[2]              ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[2]  ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[3]              ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[3]  ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[4]              ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[4]  ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[5]              ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[5]  ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[6]              ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[6]  ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[7]              ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[7]  ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[8]              ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[8]  ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[9]              ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[9]  ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[10]             ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[10] ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[11]             ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[11] ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[12]             ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[12] ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[13]             ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[13] ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[14]             ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[14] ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[15]             ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[15] ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[16]             ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[16] ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[17]             ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[17] ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[18]             ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[18] ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[19]             ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[19] ;
; PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter|Pre_Q[20]             ; Merged with PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20] ;
; Total Number of Removed Registers = 100                                           ;                                                                                                     ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1058  ;
; Number of registers using Synchronous Clear  ; 93    ;
; Number of registers using Synchronous Load   ; 98    ;
; Number of registers using Asynchronous Clear ; 677   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 857   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                                                                                                                                                                                  ; 1       ;
; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                                                                                                                                                                                  ; 1       ;
; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[4]                                                                                                                                                                                                                                                      ; 14      ;
; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[7]                                                                                                                                                                                                                                                      ; 6       ;
; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                                                                                                                                                                                                             ; 1       ;
; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[0]                                                                                                                                                                                                                                                      ; 10      ;
; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[5]                                                                                                                                                                                                                                                      ; 19      ;
; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                                                                                                                                                                                      ; 17      ;
; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[6]                                                                                                                                                                                                                                                      ; 4       ;
; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[2]                                                                                                                                                                                                                                                      ; 14      ;
; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[3]                                                                                                                                                                                                                                                      ; 19      ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|Pre_Q[10]                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|Pre_Q[18]                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[3]                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[4]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[0]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[0]                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[2]                                                                                                                              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                                                                                                                          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|Mux18                                                                                                                    ;
; 16:1               ; 23 bits   ; 230 LEs       ; 230 LEs              ; 0 LEs                  ; No         ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA|Mux13                                                                                                                           ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA|Mux26                                                                                                                           ;
; 16:1               ; 23 bits   ; 230 LEs       ; 230 LEs              ; 0 LEs                  ; No         ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB|Mux18                                                                                                                           ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB|Mux24                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 40 LEs               ; 48 LEs                 ; No         ; |top|PeripheralInterface:Peripherals|o_dataFromPeripherals[16]                                                                                                                                  ;
; 17:1               ; 3 bits    ; 33 LEs        ; 15 LEs               ; 18 LEs                 ; No         ; |top|PeripheralInterface:Peripherals|o_dataFromPeripherals[10]                                                                                                                                  ;
; 17:1               ; 6 bits    ; 66 LEs        ; 36 LEs               ; 30 LEs                 ; No         ; |top|PeripheralInterface:Peripherals|o_dataFromPeripherals[3]                                                                                                                                   ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; No         ; |top|PeripheralInterface:Peripherals|o_dataFromPeripherals[30]                                                                                                                                  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|R32V2020:RISC_CPU|w_dataIntoRegisterFile[6]                                                                                                                                                ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|R32V2020:RISC_CPU|w_dataIntoRegisterFile[30]                                                                                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                                                                             ;
; 19:1               ; 7 bits    ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |top|R32V2020:RISC_CPU|ALU:ALU|o_ALUDataOut[14]                                                                                                                                                 ;
; 19:1               ; 8 bits    ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; No         ; |top|R32V2020:RISC_CPU|ALU:ALU|o_ALUDataOut[22]                                                                                                                                                 ;
; 17:1               ; 6 bits    ; 66 LEs        ; 48 LEs               ; 18 LEs                 ; No         ; |top|R32V2020:RISC_CPU|ALU:ALU|o_ALUDataOut[6]                                                                                                                                                  ;
; 17:1               ; 7 bits    ; 77 LEs        ; 56 LEs               ; 21 LEs                 ; No         ; |top|R32V2020:RISC_CPU|ALU:ALU|o_ALUDataOut[24]                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for Top-level Entity: |top                           ;
+------------------------------+-------+------+---------------------------+
; Assignment                   ; Value ; From ; To                        ;
+------------------------------+-------+------+---------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dataFromPeripherals[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dataFromPeripherals[0]  ;
+------------------------------+-------+------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|altsyncram_rm63:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|altsyncram_2s23:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for PeripheralInterface:Peripherals     ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_LatData[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_LatData[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_LatData[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_LatData[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_LatData[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_LatData[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_LatData[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_LatData[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_LatData[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_LatData[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_LatData[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_LatData[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_LatData[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_LatData[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_LatData[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_LatData[0] ;
+------------------------------+-------+------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                                         ;
+------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                         ; Type           ;
+------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                             ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                           ; Untyped        ;
; WIDTH_A                            ; 32                                                                                            ; Signed Integer ;
; WIDTHAD_A                          ; 9                                                                                             ; Signed Integer ;
; NUMWORDS_A                         ; 512                                                                                           ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                          ; Untyped        ;
; WIDTH_B                            ; 1                                                                                             ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                             ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                             ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                             ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                             ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                             ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                          ; Untyped        ;
; INIT_FILE                          ; ../../../Programs/C044-Uart_to_Screen_Loopback_Data/C044-Uart_to_Screen_Loopback_Data_ins.HEX ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                             ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                             ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_b864                                                                               ; Untyped        ;
+------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_vur3      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockRam_Data:Data_RAM|altsyncram:altsyncram_component                                                 ;
+------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                         ; Type           ;
+------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                             ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                   ; Untyped        ;
; WIDTH_A                            ; 32                                                                                            ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                             ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                           ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                          ; Untyped        ;
; WIDTH_B                            ; 1                                                                                             ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                             ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                             ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                             ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                             ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                             ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                          ; Untyped        ;
; INIT_FILE                          ; ../../../Programs/C044-Uart_to_Screen_Loopback_Data/C044-Uart_to_Screen_Loopback_Data_dat.HEX ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                             ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                             ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ue54                                                                               ; Untyped        ;
+------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component ;
+-------------------------------+------------------------------------------+-----------------------------------------------------------+
; Parameter Name                ; Value                                    ; Type                                                      ;
+-------------------------------+------------------------------------------+-----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                                   ; Untyped                                                   ;
; PLL_TYPE                      ; AUTO                                     ; Untyped                                                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VideoClk_XVGA_1024x768 ; Untyped                                                   ;
; QUALIFY_CONF_DONE             ; OFF                                      ; Untyped                                                   ;
; COMPENSATE_CLOCK              ; CLK0                                     ; Untyped                                                   ;
; SCAN_CHAIN                    ; LONG                                     ; Untyped                                                   ;
; PRIMARY_CLOCK                 ; INCLK0                                   ; Untyped                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                    ; Signed Integer                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                                        ; Untyped                                                   ;
; GATE_LOCK_SIGNAL              ; NO                                       ; Untyped                                                   ;
; GATE_LOCK_COUNTER             ; 0                                        ; Untyped                                                   ;
; LOCK_HIGH                     ; 1                                        ; Untyped                                                   ;
; LOCK_LOW                      ; 1                                        ; Untyped                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                                        ; Untyped                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                                        ; Untyped                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                      ; Untyped                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                      ; Untyped                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                      ; Untyped                                                   ;
; SKIP_VCO                      ; OFF                                      ; Untyped                                                   ;
; SWITCH_OVER_COUNTER           ; 0                                        ; Untyped                                                   ;
; SWITCH_OVER_TYPE              ; AUTO                                     ; Untyped                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                                  ; Untyped                                                   ;
; BANDWIDTH                     ; 0                                        ; Untyped                                                   ;
; BANDWIDTH_TYPE                ; AUTO                                     ; Untyped                                                   ;
; SPREAD_FREQUENCY              ; 0                                        ; Untyped                                                   ;
; DOWN_SPREAD                   ; 0                                        ; Untyped                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                      ; Untyped                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                      ; Untyped                                                   ;
; CLK9_MULTIPLY_BY              ; 0                                        ; Untyped                                                   ;
; CLK8_MULTIPLY_BY              ; 0                                        ; Untyped                                                   ;
; CLK7_MULTIPLY_BY              ; 0                                        ; Untyped                                                   ;
; CLK6_MULTIPLY_BY              ; 0                                        ; Untyped                                                   ;
; CLK5_MULTIPLY_BY              ; 1                                        ; Untyped                                                   ;
; CLK4_MULTIPLY_BY              ; 1                                        ; Untyped                                                   ;
; CLK3_MULTIPLY_BY              ; 1                                        ; Untyped                                                   ;
; CLK2_MULTIPLY_BY              ; 576                                      ; Signed Integer                                            ;
; CLK1_MULTIPLY_BY              ; 6                                        ; Signed Integer                                            ;
; CLK0_MULTIPLY_BY              ; 13                                       ; Signed Integer                                            ;
; CLK9_DIVIDE_BY                ; 0                                        ; Untyped                                                   ;
; CLK8_DIVIDE_BY                ; 0                                        ; Untyped                                                   ;
; CLK7_DIVIDE_BY                ; 0                                        ; Untyped                                                   ;
; CLK6_DIVIDE_BY                ; 0                                        ; Untyped                                                   ;
; CLK5_DIVIDE_BY                ; 1                                        ; Untyped                                                   ;
; CLK4_DIVIDE_BY                ; 1                                        ; Untyped                                                   ;
; CLK3_DIVIDE_BY                ; 1                                        ; Untyped                                                   ;
; CLK2_DIVIDE_BY                ; 15625                                    ; Signed Integer                                            ;
; CLK1_DIVIDE_BY                ; 5                                        ; Signed Integer                                            ;
; CLK0_DIVIDE_BY                ; 10                                       ; Signed Integer                                            ;
; CLK9_PHASE_SHIFT              ; 0                                        ; Untyped                                                   ;
; CLK8_PHASE_SHIFT              ; 0                                        ; Untyped                                                   ;
; CLK7_PHASE_SHIFT              ; 0                                        ; Untyped                                                   ;
; CLK6_PHASE_SHIFT              ; 0                                        ; Untyped                                                   ;
; CLK5_PHASE_SHIFT              ; 0                                        ; Untyped                                                   ;
; CLK4_PHASE_SHIFT              ; 0                                        ; Untyped                                                   ;
; CLK3_PHASE_SHIFT              ; 0                                        ; Untyped                                                   ;
; CLK2_PHASE_SHIFT              ; 0                                        ; Untyped                                                   ;
; CLK1_PHASE_SHIFT              ; 0                                        ; Untyped                                                   ;
; CLK0_PHASE_SHIFT              ; 0                                        ; Untyped                                                   ;
; CLK5_TIME_DELAY               ; 0                                        ; Untyped                                                   ;
; CLK4_TIME_DELAY               ; 0                                        ; Untyped                                                   ;
; CLK3_TIME_DELAY               ; 0                                        ; Untyped                                                   ;
; CLK2_TIME_DELAY               ; 0                                        ; Untyped                                                   ;
; CLK1_TIME_DELAY               ; 0                                        ; Untyped                                                   ;
; CLK0_TIME_DELAY               ; 0                                        ; Untyped                                                   ;
; CLK9_DUTY_CYCLE               ; 50                                       ; Untyped                                                   ;
; CLK8_DUTY_CYCLE               ; 50                                       ; Untyped                                                   ;
; CLK7_DUTY_CYCLE               ; 50                                       ; Untyped                                                   ;
; CLK6_DUTY_CYCLE               ; 50                                       ; Untyped                                                   ;
; CLK5_DUTY_CYCLE               ; 50                                       ; Untyped                                                   ;
; CLK4_DUTY_CYCLE               ; 50                                       ; Untyped                                                   ;
; CLK3_DUTY_CYCLE               ; 50                                       ; Untyped                                                   ;
; CLK2_DUTY_CYCLE               ; 50                                       ; Signed Integer                                            ;
; CLK1_DUTY_CYCLE               ; 50                                       ; Signed Integer                                            ;
; CLK0_DUTY_CYCLE               ; 50                                       ; Signed Integer                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                   ;
; LOCK_WINDOW_UI                ;  0.05                                    ; Untyped                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                   ; Untyped                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                   ; Untyped                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                   ; Untyped                                                   ;
; DPA_MULTIPLY_BY               ; 0                                        ; Untyped                                                   ;
; DPA_DIVIDE_BY                 ; 1                                        ; Untyped                                                   ;
; DPA_DIVIDER                   ; 0                                        ; Untyped                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                                        ; Untyped                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                                        ; Untyped                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                                        ; Untyped                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                                        ; Untyped                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                                        ; Untyped                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                                        ; Untyped                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                                        ; Untyped                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                                        ; Untyped                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                                        ; Untyped                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                                        ; Untyped                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                                        ; Untyped                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                                        ; Untyped                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                                        ; Untyped                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                                        ; Untyped                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                                        ; Untyped                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                                        ; Untyped                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                                       ; Untyped                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                                       ; Untyped                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                                       ; Untyped                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                                       ; Untyped                                                   ;
; VCO_MULTIPLY_BY               ; 0                                        ; Untyped                                                   ;
; VCO_DIVIDE_BY                 ; 0                                        ; Untyped                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                        ; Untyped                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                        ; Untyped                                                   ;
; VCO_MIN                       ; 0                                        ; Untyped                                                   ;
; VCO_MAX                       ; 0                                        ; Untyped                                                   ;
; VCO_CENTER                    ; 0                                        ; Untyped                                                   ;
; PFD_MIN                       ; 0                                        ; Untyped                                                   ;
; PFD_MAX                       ; 0                                        ; Untyped                                                   ;
; M_INITIAL                     ; 0                                        ; Untyped                                                   ;
; M                             ; 0                                        ; Untyped                                                   ;
; N                             ; 1                                        ; Untyped                                                   ;
; M2                            ; 1                                        ; Untyped                                                   ;
; N2                            ; 1                                        ; Untyped                                                   ;
; SS                            ; 1                                        ; Untyped                                                   ;
; C0_HIGH                       ; 0                                        ; Untyped                                                   ;
; C1_HIGH                       ; 0                                        ; Untyped                                                   ;
; C2_HIGH                       ; 0                                        ; Untyped                                                   ;
; C3_HIGH                       ; 0                                        ; Untyped                                                   ;
; C4_HIGH                       ; 0                                        ; Untyped                                                   ;
; C5_HIGH                       ; 0                                        ; Untyped                                                   ;
; C6_HIGH                       ; 0                                        ; Untyped                                                   ;
; C7_HIGH                       ; 0                                        ; Untyped                                                   ;
; C8_HIGH                       ; 0                                        ; Untyped                                                   ;
; C9_HIGH                       ; 0                                        ; Untyped                                                   ;
; C0_LOW                        ; 0                                        ; Untyped                                                   ;
; C1_LOW                        ; 0                                        ; Untyped                                                   ;
; C2_LOW                        ; 0                                        ; Untyped                                                   ;
; C3_LOW                        ; 0                                        ; Untyped                                                   ;
; C4_LOW                        ; 0                                        ; Untyped                                                   ;
; C5_LOW                        ; 0                                        ; Untyped                                                   ;
; C6_LOW                        ; 0                                        ; Untyped                                                   ;
; C7_LOW                        ; 0                                        ; Untyped                                                   ;
; C8_LOW                        ; 0                                        ; Untyped                                                   ;
; C9_LOW                        ; 0                                        ; Untyped                                                   ;
; C0_INITIAL                    ; 0                                        ; Untyped                                                   ;
; C1_INITIAL                    ; 0                                        ; Untyped                                                   ;
; C2_INITIAL                    ; 0                                        ; Untyped                                                   ;
; C3_INITIAL                    ; 0                                        ; Untyped                                                   ;
; C4_INITIAL                    ; 0                                        ; Untyped                                                   ;
; C5_INITIAL                    ; 0                                        ; Untyped                                                   ;
; C6_INITIAL                    ; 0                                        ; Untyped                                                   ;
; C7_INITIAL                    ; 0                                        ; Untyped                                                   ;
; C8_INITIAL                    ; 0                                        ; Untyped                                                   ;
; C9_INITIAL                    ; 0                                        ; Untyped                                                   ;
; C0_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; C1_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; C2_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; C3_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; C4_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; C5_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; C6_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; C7_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; C8_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; C9_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; C0_PH                         ; 0                                        ; Untyped                                                   ;
; C1_PH                         ; 0                                        ; Untyped                                                   ;
; C2_PH                         ; 0                                        ; Untyped                                                   ;
; C3_PH                         ; 0                                        ; Untyped                                                   ;
; C4_PH                         ; 0                                        ; Untyped                                                   ;
; C5_PH                         ; 0                                        ; Untyped                                                   ;
; C6_PH                         ; 0                                        ; Untyped                                                   ;
; C7_PH                         ; 0                                        ; Untyped                                                   ;
; C8_PH                         ; 0                                        ; Untyped                                                   ;
; C9_PH                         ; 0                                        ; Untyped                                                   ;
; L0_HIGH                       ; 1                                        ; Untyped                                                   ;
; L1_HIGH                       ; 1                                        ; Untyped                                                   ;
; G0_HIGH                       ; 1                                        ; Untyped                                                   ;
; G1_HIGH                       ; 1                                        ; Untyped                                                   ;
; G2_HIGH                       ; 1                                        ; Untyped                                                   ;
; G3_HIGH                       ; 1                                        ; Untyped                                                   ;
; E0_HIGH                       ; 1                                        ; Untyped                                                   ;
; E1_HIGH                       ; 1                                        ; Untyped                                                   ;
; E2_HIGH                       ; 1                                        ; Untyped                                                   ;
; E3_HIGH                       ; 1                                        ; Untyped                                                   ;
; L0_LOW                        ; 1                                        ; Untyped                                                   ;
; L1_LOW                        ; 1                                        ; Untyped                                                   ;
; G0_LOW                        ; 1                                        ; Untyped                                                   ;
; G1_LOW                        ; 1                                        ; Untyped                                                   ;
; G2_LOW                        ; 1                                        ; Untyped                                                   ;
; G3_LOW                        ; 1                                        ; Untyped                                                   ;
; E0_LOW                        ; 1                                        ; Untyped                                                   ;
; E1_LOW                        ; 1                                        ; Untyped                                                   ;
; E2_LOW                        ; 1                                        ; Untyped                                                   ;
; E3_LOW                        ; 1                                        ; Untyped                                                   ;
; L0_INITIAL                    ; 1                                        ; Untyped                                                   ;
; L1_INITIAL                    ; 1                                        ; Untyped                                                   ;
; G0_INITIAL                    ; 1                                        ; Untyped                                                   ;
; G1_INITIAL                    ; 1                                        ; Untyped                                                   ;
; G2_INITIAL                    ; 1                                        ; Untyped                                                   ;
; G3_INITIAL                    ; 1                                        ; Untyped                                                   ;
; E0_INITIAL                    ; 1                                        ; Untyped                                                   ;
; E1_INITIAL                    ; 1                                        ; Untyped                                                   ;
; E2_INITIAL                    ; 1                                        ; Untyped                                                   ;
; E3_INITIAL                    ; 1                                        ; Untyped                                                   ;
; L0_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; L1_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; G0_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; G1_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; G2_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; G3_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; E0_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; E1_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; E2_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; E3_MODE                       ; BYPASS                                   ; Untyped                                                   ;
; L0_PH                         ; 0                                        ; Untyped                                                   ;
; L1_PH                         ; 0                                        ; Untyped                                                   ;
; G0_PH                         ; 0                                        ; Untyped                                                   ;
; G1_PH                         ; 0                                        ; Untyped                                                   ;
; G2_PH                         ; 0                                        ; Untyped                                                   ;
; G3_PH                         ; 0                                        ; Untyped                                                   ;
; E0_PH                         ; 0                                        ; Untyped                                                   ;
; E1_PH                         ; 0                                        ; Untyped                                                   ;
; E2_PH                         ; 0                                        ; Untyped                                                   ;
; E3_PH                         ; 0                                        ; Untyped                                                   ;
; M_PH                          ; 0                                        ; Untyped                                                   ;
; C1_USE_CASC_IN                ; OFF                                      ; Untyped                                                   ;
; C2_USE_CASC_IN                ; OFF                                      ; Untyped                                                   ;
; C3_USE_CASC_IN                ; OFF                                      ; Untyped                                                   ;
; C4_USE_CASC_IN                ; OFF                                      ; Untyped                                                   ;
; C5_USE_CASC_IN                ; OFF                                      ; Untyped                                                   ;
; C6_USE_CASC_IN                ; OFF                                      ; Untyped                                                   ;
; C7_USE_CASC_IN                ; OFF                                      ; Untyped                                                   ;
; C8_USE_CASC_IN                ; OFF                                      ; Untyped                                                   ;
; C9_USE_CASC_IN                ; OFF                                      ; Untyped                                                   ;
; CLK0_COUNTER                  ; G0                                       ; Untyped                                                   ;
; CLK1_COUNTER                  ; G0                                       ; Untyped                                                   ;
; CLK2_COUNTER                  ; G0                                       ; Untyped                                                   ;
; CLK3_COUNTER                  ; G0                                       ; Untyped                                                   ;
; CLK4_COUNTER                  ; G0                                       ; Untyped                                                   ;
; CLK5_COUNTER                  ; G0                                       ; Untyped                                                   ;
; CLK6_COUNTER                  ; E0                                       ; Untyped                                                   ;
; CLK7_COUNTER                  ; E1                                       ; Untyped                                                   ;
; CLK8_COUNTER                  ; E2                                       ; Untyped                                                   ;
; CLK9_COUNTER                  ; E3                                       ; Untyped                                                   ;
; L0_TIME_DELAY                 ; 0                                        ; Untyped                                                   ;
; L1_TIME_DELAY                 ; 0                                        ; Untyped                                                   ;
; G0_TIME_DELAY                 ; 0                                        ; Untyped                                                   ;
; G1_TIME_DELAY                 ; 0                                        ; Untyped                                                   ;
; G2_TIME_DELAY                 ; 0                                        ; Untyped                                                   ;
; G3_TIME_DELAY                 ; 0                                        ; Untyped                                                   ;
; E0_TIME_DELAY                 ; 0                                        ; Untyped                                                   ;
; E1_TIME_DELAY                 ; 0                                        ; Untyped                                                   ;
; E2_TIME_DELAY                 ; 0                                        ; Untyped                                                   ;
; E3_TIME_DELAY                 ; 0                                        ; Untyped                                                   ;
; M_TIME_DELAY                  ; 0                                        ; Untyped                                                   ;
; N_TIME_DELAY                  ; 0                                        ; Untyped                                                   ;
; EXTCLK3_COUNTER               ; E3                                       ; Untyped                                                   ;
; EXTCLK2_COUNTER               ; E2                                       ; Untyped                                                   ;
; EXTCLK1_COUNTER               ; E1                                       ; Untyped                                                   ;
; EXTCLK0_COUNTER               ; E0                                       ; Untyped                                                   ;
; ENABLE0_COUNTER               ; L0                                       ; Untyped                                                   ;
; ENABLE1_COUNTER               ; L0                                       ; Untyped                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                                        ; Untyped                                                   ;
; LOOP_FILTER_R                 ;  1.000000                                ; Untyped                                                   ;
; LOOP_FILTER_C                 ; 5                                        ; Untyped                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                     ; Untyped                                                   ;
; LOOP_FILTER_R_BITS            ; 9999                                     ; Untyped                                                   ;
; LOOP_FILTER_C_BITS            ; 9999                                     ; Untyped                                                   ;
; VCO_POST_SCALE                ; 0                                        ; Untyped                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                        ; Untyped                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                        ; Untyped                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                        ; Untyped                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                             ; Untyped                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                        ; Untyped                                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                        ; Untyped                                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                        ; Untyped                                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                        ; Untyped                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLK0                     ; PORT_USED                                ; Untyped                                                   ;
; PORT_CLK1                     ; PORT_USED                                ; Untyped                                                   ;
; PORT_CLK2                     ; PORT_USED                                ; Untyped                                                   ;
; PORT_CLK3                     ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLK4                     ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLK5                     ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLK6                     ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLK7                     ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLK8                     ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLK9                     ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                        ; Untyped                                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                        ; Untyped                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_INCLK0                   ; PORT_USED                                ; Untyped                                                   ;
; PORT_FBIN                     ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_ARESET                   ; PORT_USED                                ; Untyped                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                        ; Untyped                                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                        ; Untyped                                                   ;
; PORT_LOCKED                   ; PORT_USED                                ; Untyped                                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                        ; Untyped                                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                              ; Untyped                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                        ; Untyped                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                        ; Untyped                                                   ;
; M_TEST_SOURCE                 ; 5                                        ; Untyped                                                   ;
; C0_TEST_SOURCE                ; 5                                        ; Untyped                                                   ;
; C1_TEST_SOURCE                ; 5                                        ; Untyped                                                   ;
; C2_TEST_SOURCE                ; 5                                        ; Untyped                                                   ;
; C3_TEST_SOURCE                ; 5                                        ; Untyped                                                   ;
; C4_TEST_SOURCE                ; 5                                        ; Untyped                                                   ;
; C5_TEST_SOURCE                ; 5                                        ; Untyped                                                   ;
; C6_TEST_SOURCE                ; 5                                        ; Untyped                                                   ;
; C7_TEST_SOURCE                ; 5                                        ; Untyped                                                   ;
; C8_TEST_SOURCE                ; 5                                        ; Untyped                                                   ;
; C9_TEST_SOURCE                ; 5                                        ; Untyped                                                   ;
; CBXI_PARAMETER                ; VideoClk_XVGA_1024x768_altpll            ; Untyped                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                     ; Untyped                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                                        ; Untyped                                                   ;
; WIDTH_CLOCK                   ; 5                                        ; Signed Integer                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                        ; Untyped                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                      ; Untyped                                                   ;
; DEVICE_FAMILY                 ; Cyclone IV E                             ; Untyped                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                   ; Untyped                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                      ; Untyped                                                   ;
; AUTO_CARRY_CHAINS             ; ON                                       ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF                                      ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS           ; ON                                       ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                      ; IGNORE_CASCADE                                            ;
+-------------------------------+------------------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_2sq3      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; clk_freq                  ; 50000000 ; Signed Integer                                                          ;
; ps2_debounce_counter_size ; 8        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0 ;
+-----------------------+----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                                                    ;
+-----------------------+----------+---------------------------------------------------------------------------------------------------------+
; clk_freq              ; 50000000 ; Signed Integer                                                                                          ;
; debounce_counter_size ; 8        ; Signed Integer                                                                                          ;
+-----------------------+----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 32           ; Untyped                   ;
; LPM_WIDTHB                                     ; 32           ; Untyped                   ;
; LPM_WIDTHP                                     ; 64           ; Untyped                   ;
; LPM_WIDTHR                                     ; 64           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                            ;
; Entity Instance                           ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                            ;
;     -- NUMWORDS_B                         ; 2048                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                            ;
+-------------------------------+-----------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                   ;
+-------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                       ;
; Entity Instance               ; PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 1                                        ;
; Entity Instance                       ; R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                       ;
;     -- LPM_WIDTHB                     ; 32                                       ;
;     -- LPM_WIDTHP                     ; 64                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM" ;
+--------+-------+----------+------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                                 ;
; wren_b ; Input ; Info     ; Stuck at GND                                                                 ;
+--------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen"                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|bufferedUART:UART"                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|REG_16:LedRing"                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|COUNT_32:ElapsedTimeCounter" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; d      ; Input ; Info     ; Stuck at GND                                                ;
; enable ; Input ; Info     ; Stuck at VCC                                                ;
; inc    ; Input ; Info     ; Stuck at VCC                                                ;
; dec    ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; o_led ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_rts ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "BlockRam_Data:Data_RAM" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; rden ; Input ; Info     ; Stuck at VCC             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB" ;
+-----------+-------+----------+---------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                 ;
+-----------+-------+----------+---------------------------------------------------------+
; r0        ; Input ; Info     ; Stuck at GND                                            ;
; r1[31..1] ; Input ; Info     ; Stuck at GND                                            ;
; r1[0]     ; Input ; Info     ; Stuck at VCC                                            ;
; r2        ; Input ; Info     ; Stuck at VCC                                            ;
+-----------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA" ;
+-----------+-------+----------+---------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                 ;
+-----------+-------+----------+---------------------------------------------------------+
; r0        ; Input ; Info     ; Stuck at GND                                            ;
; r1[31..1] ; Input ; Info     ; Stuck at GND                                            ;
; r1[0]     ; Input ; Info     ; Stuck at VCC                                            ;
; r2        ; Input ; Info     ; Stuck at VCC                                            ;
+-----------+-------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; dec  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; inc  ; Input ; Info     ; Stuck at GND                                                          ;
; dec  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; inc  ; Input ; Info     ; Stuck at GND                                                             ;
; dec  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ccr    ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_nop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_res ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020:RISC_CPU"                                                                                            ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_instructionromaddress[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_clkinstrromdata              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_stackramaddress[31..8]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_dataramaddress[31..8]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                            ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; 0              ; INST        ; 32    ; 512   ; Read/Write ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated ;
; 1              ; STAK        ; 32    ; 256   ; Read/Write ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated       ;
; 2              ; DATA        ; 32    ; 256   ; Read/Write ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated         ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 132                         ;
; cycloneiii_ff         ; 926                         ;
;     CLR               ; 70                          ;
;     ENA               ; 181                         ;
;     ENA CLR           ; 422                         ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SLD       ; 89                          ;
;     ENA SCLR          ; 42                          ;
;     SCLR              ; 20                          ;
;     plain             ; 84                          ;
; cycloneiii_lcell_comb ; 3642                        ;
;     arith             ; 462                         ;
;         2 data inputs ; 236                         ;
;         3 data inputs ; 226                         ;
;     normal            ; 3180                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 75                          ;
;         2 data inputs ; 207                         ;
;         3 data inputs ; 428                         ;
;         4 data inputs ; 2467                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 112                         ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 8.48                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 10 15:11:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_xga/video_xvga_64x32.vhd
    Info (12022): Found design unit 1: Video_XVGA_64x32-rtl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd Line: 27
    Info (12023): Found entity 1: Video_XVGA_64x32 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_xga/mem_mapped_xvga.vhd
    Info (12022): Found design unit 1: Mem_Mapped_XVGA-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 22
    Info (12023): Found entity 1: Mem_Mapped_XVGA File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_xga/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 59
    Info (12023): Found entity 1: DisplayRam2k File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_xga/charrom.vhd
    Info (12022): Found design unit 1: CharRom-behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/CharRom.VHD Line: 14
    Info (12023): Found entity 1: CharRom File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/CharRom.VHD Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/seven_seg_8_digit/loadable_7s8d_led.vhd
    Info (12022): Found design unit 1: Loadable_7S8D_LED-Behavioral File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd Line: 19
    Info (12023): Found entity 1: Loadable_7S8D_LED File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_keyboard_to_ascii.vhd
    Info (12022): Found design unit 1: ps2_keyboard_to_ascii-behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd Line: 39
    Info (12023): Found entity 1: ps2_keyboard_to_ascii File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-logic File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 38
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd Line: 36
    Info (12023): Found entity 1: debounce File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/top.vhd
    Info (12022): Found design unit 1: top-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd Line: 36
    Info (12023): Found entity 1: top File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 52
    Info (12023): Found entity 1: RegisterFile File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020.vhd
    Info (12022): Found design unit 1: R32V2020-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 36
    Info (12023): Found entity 1: R32V2020 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/opcodedecoder.vhd
    Info (12022): Found design unit 1: OpCodeDecoder-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd Line: 71
    Info (12023): Found entity 1: OpCodeDecoder File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/opcode_cat_decoder.vhd
    Info (12022): Found design unit 1: OpCode_Cat_Decoder-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd Line: 23
    Info (12023): Found entity 1: OpCode_Cat_Decoder File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/onehotstatemachine.vhd
    Info (12022): Found design unit 1: OneHotStateMachine-rtl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 21
    Info (12023): Found entity 1: OneHotStateMachine File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/flowcontrol.vhd
    Info (12022): Found design unit 1: FlowControl-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd Line: 27
    Info (12023): Found entity 1: FlowControl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/ccrcontrol.vhd
    Info (12022): Found design unit 1: CCRControl-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd Line: 26
    Info (12023): Found entity 1: CCRControl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/alu.vhd
    Info (12022): Found design unit 1: ALU-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 34
    Info (12023): Found entity 1: ALU File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd
    Info (12022): Found design unit 1: blockram_data-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 55
    Info (12023): Found entity 1: BlockRam_Data File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_8.vhd
    Info (12022): Found design unit 1: REG_8-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_8.vhd Line: 15
    Info (12023): Found entity 1: REG_8 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_8.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd
    Info (12022): Found design unit 1: counterLoadable-behv File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 25
    Info (12023): Found entity 1: counterLoadable File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd
    Info (12022): Found design unit 1: COUNT_32-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd Line: 17
    Info (12023): Found entity 1: COUNT_32 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter.vhd
    Info (12022): Found design unit 1: counter-behv File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd Line: 28
    Info (12023): Found entity 1: counter File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd
    Info (12022): Found design unit 1: MUX_16x32-sim File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd Line: 27
    Info (12023): Found entity 1: MUX_16x32 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd
    Info (12022): Found design unit 1: REG_32_LD_At_Reset-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd Line: 15
    Info (12023): Found entity 1: REG_32_LD_At_Reset File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd
    Info (12022): Found design unit 1: REG_32_CONSTANT-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd Line: 16
    Info (12023): Found entity 1: REG_32_CONSTANT File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd
    Info (12022): Found design unit 1: REG_32-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 15
    Info (12023): Found entity 1: REG_32 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd
    Info (12022): Found design unit 1: REG_1-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd Line: 13
    Info (12023): Found entity 1: REG_1 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd
    Info (12022): Found design unit 1: blockrom_instruction-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 53
    Info (12023): Found entity 1: BlockRom_Instruction File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd
    Info (12022): Found design unit 1: blockram_stack-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 54
    Info (12023): Found entity 1: BlockRam_Stack File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 48
    Info (12023): Found entity 1: bufferedUART File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface.vhd
    Info (12022): Found design unit 1: PeripheralInterface-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 38
    Info (12023): Found entity 1: PeripheralInterface File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_16.vhd
    Info (12022): Found design unit 1: REG_16-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd Line: 15
    Info (12023): Found entity 1: REG_16 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_xga/videoclk_xvga_1024x768.vhd
    Info (12022): Found design unit 1: videoclk_xvga_1024x768-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 55
    Info (12023): Found entity 1: VideoClk_XVGA_1024x768 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 42
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "R32V2020" for hierarchy "R32V2020:RISC_CPU" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd Line: 71
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(40): object "w_Op_NOP" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(42): object "w_Op_RES" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 42
Info (10041): Inferred latch for "o_dataToStackRam[0]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[1]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[2]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[3]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[4]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[5]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[6]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[7]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[8]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[9]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[10]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[11]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[12]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[13]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[14]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[15]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[16]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[17]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[18]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[19]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[20]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[21]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[22]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[23]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[24]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[25]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[26]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[27]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[28]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[29]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[30]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (10041): Inferred latch for "o_dataToStackRam[31]" at R32V2020.vhd(290) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 290
Info (12128): Elaborating entity "OneHotStateMachine" for hierarchy "R32V2020:RISC_CPU|OneHotStateMachine:StateMachine" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 150
Info (12128): Elaborating entity "OpCodeDecoder" for hierarchy "R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 158
Info (12128): Elaborating entity "OpCode_Cat_Decoder" for hierarchy "R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd Line: 201
Info (12128): Elaborating entity "FlowControl" for hierarchy "R32V2020:RISC_CPU|FlowControl:FlowControl" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 219
Info (12128): Elaborating entity "CCRControl" for hierarchy "R32V2020:RISC_CPU|CCRControl:CCR_Store" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 238
Info (12128): Elaborating entity "ALU" for hierarchy "R32V2020:RISC_CPU|ALU:ALU" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 257
Info (12128): Elaborating entity "RegisterFile" for hierarchy "R32V2020:RISC_CPU|RegisterFile:RegisterFile" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 293
Info (12128): Elaborating entity "REG_32" for hierarchy "R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 117
Info (12128): Elaborating entity "COUNT_32" for hierarchy "R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 126
Info (12128): Elaborating entity "REG_16" for hierarchy "R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 176
Info (12128): Elaborating entity "MUX_16x32" for hierarchy "R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 304
Info (12128): Elaborating entity "BlockRom_Instruction" for hierarchy "BlockRom_Instruction:Instr_ROM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd Line: 99
Info (12128): Elaborating entity "altsyncram" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 60
Info (12133): Instantiated megafunction "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../Programs/C044-Uart_to_Screen_Loopback_Data/C044-Uart_to_Screen_Loopback_Data_ins.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b864.tdf
    Info (12023): Found entity 1: altsyncram_b864 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_b864.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b864" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rm63.tdf
    Info (12023): Found entity 1: altsyncram_rm63 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rm63" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|altsyncram_rm63:altsyncram1" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_b864.tdf Line: 35
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (75) in the Memory Initialization File "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Programs/C044-Uart_to_Screen_Loopback_Data/C044-Uart_to_Screen_Loopback_Data_ins.HEX" -- setting initial value for remaining addresses to 0 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 60
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_b864.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_b864.tdf Line: 36
Info (12133): Instantiated megafunction "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_b864.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1229869908"
    Info (12134): Parameter "NUMWORDS" = "512"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "9"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "BlockRam_Stack" for hierarchy "BlockRam_Stack:Stack_RAM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd Line: 108
Info (12128): Elaborating entity "altsyncram" for hierarchy "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
Info (12133): Instantiated megafunction "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=STAK"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vur3.tdf
    Info (12023): Found entity 1: altsyncram_vur3 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_vur3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vur3" for hierarchy "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ldp2.tdf
    Info (12023): Found entity 1: altsyncram_ldp2 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_ldp2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ldp2" for hierarchy "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_vur3.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_vur3.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_vur3.tdf Line: 37
Info (12133): Instantiated megafunction "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_vur3.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1398030667"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "BlockRam_Data" for hierarchy "BlockRam_Data:Data_RAM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd Line: 118
Info (12128): Elaborating entity "altsyncram" for hierarchy "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 62
Info (12133): Instantiated megafunction "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../Programs/C044-Uart_to_Screen_Loopback_Data/C044-Uart_to_Screen_Loopback_Data_dat.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ue54.tdf
    Info (12023): Found entity 1: altsyncram_ue54 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_ue54.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ue54" for hierarchy "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2s23.tdf
    Info (12023): Found entity 1: altsyncram_2s23 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_2s23.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2s23" for hierarchy "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|altsyncram_2s23:altsyncram1" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_ue54.tdf Line: 37
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (5) in the Memory Initialization File "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Programs/C044-Uart_to_Screen_Loopback_Data/C044-Uart_to_Screen_Loopback_Data_dat.HEX" -- setting initial value for remaining addresses to 0 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 62
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_ue54.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_ue54.tdf Line: 38
Info (12133): Instantiated megafunction "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_ue54:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_ue54.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "PeripheralInterface" for hierarchy "PeripheralInterface:Peripherals" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd Line: 129
Critical Warning (10920): VHDL Incomplete Partial Association warning at PeripheralInterface.vhd(165): port or argument "q" has 4/16 unassociated elements File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 165
Info (12128): Elaborating entity "counterLoadable" for hierarchy "PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 128
Info (12128): Elaborating entity "Loadable_7S8D_LED" for hierarchy "PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 137
Info (12128): Elaborating entity "REG_8" for hierarchy "PeripheralInterface:Peripherals|REG_8:LedLatch" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 155
Info (12128): Elaborating entity "bufferedUART" for hierarchy "PeripheralInterface:Peripherals|bufferedUART:UART" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 178
Info (12128): Elaborating entity "VideoClk_XVGA_1024x768" for hierarchy "PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 195
Info (12128): Elaborating entity "altpll" for hierarchy "PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 156
Info (12130): Elaborated megafunction instantiation "PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 156
Info (12133): Instantiated megafunction "PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 156
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15625"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "576"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VideoClk_XVGA_1024x768"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/videoclk_xvga_1024x768_altpll.v
    Info (12023): Found entity 1: VideoClk_XVGA_1024x768_altpll File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/videoclk_xvga_1024x768_altpll.v Line: 30
Info (12128): Elaborating entity "VideoClk_XVGA_1024x768_altpll" for hierarchy "PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component|VideoClk_XVGA_1024x768_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "Mem_Mapped_XVGA" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 202
Info (12128): Elaborating entity "Video_XVGA_64x32" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 35
Info (12128): Elaborating entity "DisplayRam2k" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 68
Info (12133): Instantiated megafunction "PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2sq3.tdf
    Info (12023): Found entity 1: altsyncram_2sq3 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_2sq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2sq3" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CharRom" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|CharRom:CharROM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 63
Info (12128): Elaborating entity "ps2_keyboard_to_ascii" for hierarchy "PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 217
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd Line: 70
Info (12128): Elaborating entity "debounce" for hierarchy "PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 67
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.06.10.15:12:02 Progress: Loading sld4e341988/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11172): Picked up _JAVA_OPTIONS: -Djava.net.preferIPv4Stack=true
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "R32V2020:RISC_CPU|ALU:ALU|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12130): Elaborated megafunction instantiation "PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf
    Info (12023): Found entity 1: altsyncram_3ce1 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_3ce1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/mult_7dt.tdf Line: 30
Info (13014): Ignored 222 buffer(s)
    Info (13019): Ignored 222 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_LED7Seg_out[7]" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd Line: 27
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "PeripheralInterface:Peripherals|w_LatData[4]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 69
    Info (17048): Logic cell "PeripheralInterface:Peripherals|w_LatData[0]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 69
    Info (17048): Logic cell "PeripheralInterface:Peripherals|w_LatData[5]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 69
    Info (17048): Logic cell "PeripheralInterface:Peripherals|w_LatData[1]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 69
    Info (17048): Logic cell "PeripheralInterface:Peripherals|w_LatData[6]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 69
    Info (17048): Logic cell "PeripheralInterface:Peripherals|w_LatData[2]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 69
    Info (17048): Logic cell "PeripheralInterface:Peripherals|w_LatData[7]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 69
    Info (17048): Logic cell "PeripheralInterface:Peripherals|w_LatData[3]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 69
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component|VideoClk_XVGA_1024x768_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/videoclk_xvga_1024x768_altpll.v Line: 50
Info (21057): Implemented 4489 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 4312 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Mon Jun 10 15:12:50 2019
    Info: Elapsed time: 00:01:19
    Info: Total CPU time (on all processors): 00:01:54


