# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jan 14 2022 13:27:50

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for counter|clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (counter|clock:R vs. counter|clock:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: clear
			6.1.2::Path details for port: count
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: Q[0]
			6.2.2::Path details for port: Q[1]
			6.2.3::Path details for port: Q[2]
			6.2.4::Path details for port: Q[3]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: clear
			6.4.2::Path details for port: count
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: Q[0]
			6.5.2::Path details for port: Q[1]
			6.5.3::Path details for port: Q[2]
			6.5.4::Path details for port: Q[3]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: counter|clock  | Frequency: 625.36 MHz  | Target: 280.11 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
counter|clock  counter|clock  3570             1971        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
clear      clock       -915         counter|clock:R        
count      clock       -775         counter|clock:R        


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
Q[0]       clock       8635          counter|clock:R        
Q[1]       clock       8635          counter|clock:R        
Q[2]       clock       8635          counter|clock:R        
Q[3]       clock       8635          counter|clock:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
clear      clock       1246        counter|clock:R        
count      clock       1049        counter|clock:R        


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
Q[0]       clock       8279                  counter|clock:R        
Q[1]       clock       8279                  counter|clock:R        
Q[2]       clock       8279                  counter|clock:R        
Q[3]       clock       8279                  counter|clock:R        


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for counter|clock
*******************************************
Clock: counter|clock
Frequency: 625.36 MHz | Target: 280.11 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_1_LC_1_4_7/lcout
Path End         : Pre_Q_1_LC_1_4_7/in0
Capture Clock    : Pre_Q_1_LC_1_4_7/clk
Setup Constraint : 3570p
Path slack       : 1971p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -470
----------------------------------------------   ---- 
End-of-path required time (ps)                   6015

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_1_LC_1_4_7/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1971  RISE       5
I__21/I                 LocalMux                       0              3455   1971  RISE       1
I__21/O                 LocalMux                     330              3785   1971  RISE       1
I__23/I                 InMux                          0              3785   1971  RISE       1
I__23/O                 InMux                        259              4044   1971  RISE       1
Pre_Q_1_LC_1_4_7/in0    LogicCell40_SEQ_MODE_1010      0              4044   1971  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (counter|clock:R vs. counter|clock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_1_LC_1_4_7/lcout
Path End         : Pre_Q_1_LC_1_4_7/in0
Capture Clock    : Pre_Q_1_LC_1_4_7/clk
Setup Constraint : 3570p
Path slack       : 1971p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -470
----------------------------------------------   ---- 
End-of-path required time (ps)                   6015

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_1_LC_1_4_7/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1971  RISE       5
I__21/I                 LocalMux                       0              3455   1971  RISE       1
I__21/O                 LocalMux                     330              3785   1971  RISE       1
I__23/I                 InMux                          0              3785   1971  RISE       1
I__23/O                 InMux                        259              4044   1971  RISE       1
Pre_Q_1_LC_1_4_7/in0    LogicCell40_SEQ_MODE_1010      0              4044   1971  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: clear     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : clear
Clock Port        : clock
Clock Reference   : counter|clock:R
Setup Time        : -915


Data Path Delay                2000
+ Setup Time                      0
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 -915

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
clear                           counter                    0      0                  RISE  1       
clear_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
clear_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
clear_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
clear_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__14/I                         LocalMux                   0      1207               RISE  1       
I__14/O                         LocalMux                   330    1537               RISE  1       
I__15/I                         SRMux                      0      1537               RISE  1       
I__15/O                         SRMux                      463    2000               RISE  1       
Pre_Q_1_LC_1_4_7/sr             LogicCell40_SEQ_MODE_1010  0      2000               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clock                                               counter                    0      0                  RISE  1       
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__18/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__18/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__19/I                                             GlobalMux                  0      2452               RISE  1       
I__19/O                                             GlobalMux                  154    2607               RISE  1       
I__20/I                                             ClkMux                     0      2607               RISE  1       
I__20/O                                             ClkMux                     309    2915               RISE  1       
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.2::Path details for port: count     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : count
Clock Port        : clock
Clock Reference   : counter|clock:R
Setup Time        : -775


Data Path Delay                2140
+ Setup Time                      0
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 -775

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
count                           counter                    0      0                  RISE  1       
count_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
count_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
count_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
count_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__16/I                         LocalMux                   0      1207               RISE  1       
I__16/O                         LocalMux                   330    1537               RISE  1       
I__17/I                         CEMux                      0      1537               RISE  1       
I__17/O                         CEMux                      603    2140               RISE  1       
Pre_Q_1_LC_1_4_7/ce             LogicCell40_SEQ_MODE_1010  0      2140               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clock                                               counter                    0      0                  RISE  1       
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__18/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__18/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__19/I                                             GlobalMux                  0      2452               RISE  1       
I__19/O                                             GlobalMux                  154    2607               RISE  1       
I__20/I                                             ClkMux                     0      2607               RISE  1       
I__20/O                                             ClkMux                     309    2915               RISE  1       
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: Q[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[0]
Clock Port         : clock
Clock Reference    : counter|clock:R
Clock to Out Delay : 8635


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5180
---------------------------- ------
Clock To Out Delay             8635

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clock                                               counter                    0      0                  RISE  1       
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__18/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__18/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__19/I                                             GlobalMux                  0      2452               RISE  1       
I__19/O                                             GlobalMux                  154    2607               RISE  1       
I__20/I                                             ClkMux                     0      2607               RISE  1       
I__20/O                                             ClkMux                     309    2915               RISE  1       
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
Pre_Q_0_LC_1_4_6/lcout         LogicCell40_SEQ_MODE_1010  540    3455               RISE  5       
I__37/I                        LocalMux                   0      3455               RISE  1       
I__37/O                        LocalMux                   330    3785               RISE  1       
I__42/I                        IoInMux                    0      3785               RISE  1       
I__42/O                        IoInMux                    259    4044               RISE  1       
Q_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4044               RISE  1       
Q_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6282               FALL  1       
Q_obuf_0_iopad/DIN             IO_PAD                     0      6282               FALL  1       
Q_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2353   8635               FALL  1       
Q[0]                           counter                    0      8635               FALL  1       

6.2.2::Path details for port: Q[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[1]
Clock Port         : clock
Clock Reference    : counter|clock:R
Clock to Out Delay : 8635


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5180
---------------------------- ------
Clock To Out Delay             8635

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clock                                               counter                    0      0                  RISE  1       
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__18/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__18/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__19/I                                             GlobalMux                  0      2452               RISE  1       
I__19/O                                             GlobalMux                  154    2607               RISE  1       
I__20/I                                             ClkMux                     0      2607               RISE  1       
I__20/O                                             ClkMux                     309    2915               RISE  1       
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
Pre_Q_1_LC_1_4_7/lcout         LogicCell40_SEQ_MODE_1010  540    3455               RISE  5       
I__22/I                        LocalMux                   0      3455               RISE  1       
I__22/O                        LocalMux                   330    3785               RISE  1       
I__27/I                        IoInMux                    0      3785               RISE  1       
I__27/O                        IoInMux                    259    4044               RISE  1       
Q_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4044               RISE  1       
Q_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6282               FALL  1       
Q_obuf_1_iopad/DIN             IO_PAD                     0      6282               FALL  1       
Q_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2353   8635               FALL  1       
Q[1]                           counter                    0      8635               FALL  1       

6.2.3::Path details for port: Q[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[2]
Clock Port         : clock
Clock Reference    : counter|clock:R
Clock to Out Delay : 8635


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5180
---------------------------- ------
Clock To Out Delay             8635

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clock                                               counter                    0      0                  RISE  1       
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__18/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__18/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__19/I                                             GlobalMux                  0      2452               RISE  1       
I__19/O                                             GlobalMux                  154    2607               RISE  1       
I__20/I                                             ClkMux                     0      2607               RISE  1       
I__20/O                                             ClkMux                     309    2915               RISE  1       
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
Pre_Q_2_LC_1_4_5/lcout         LogicCell40_SEQ_MODE_1010  540    3455               RISE  4       
I__44/I                        LocalMux                   0      3455               RISE  1       
I__44/O                        LocalMux                   330    3785               RISE  1       
I__48/I                        IoInMux                    0      3785               RISE  1       
I__48/O                        IoInMux                    259    4044               RISE  1       
Q_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4044               RISE  1       
Q_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6282               FALL  1       
Q_obuf_2_iopad/DIN             IO_PAD                     0      6282               FALL  1       
Q_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2353   8635               FALL  1       
Q[2]                           counter                    0      8635               FALL  1       

6.2.4::Path details for port: Q[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[3]
Clock Port         : clock
Clock Reference    : counter|clock:R
Clock to Out Delay : 8635


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5180
---------------------------- ------
Clock To Out Delay             8635

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clock                                               counter                    0      0                  RISE  1       
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__18/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__18/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__19/I                                             GlobalMux                  0      2452               RISE  1       
I__19/O                                             GlobalMux                  154    2607               RISE  1       
I__20/I                                             ClkMux                     0      2607               RISE  1       
I__20/O                                             ClkMux                     309    2915               RISE  1       
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
Pre_Q_3_LC_1_4_3/lcout         LogicCell40_SEQ_MODE_1010  540    3455               RISE  5       
I__29/I                        LocalMux                   0      3455               RISE  1       
I__29/O                        LocalMux                   330    3785               RISE  1       
I__34/I                        IoInMux                    0      3785               RISE  1       
I__34/O                        IoInMux                    259    4044               RISE  1       
Q_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4044               RISE  1       
Q_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6282               FALL  1       
Q_obuf_3_iopad/DIN             IO_PAD                     0      6282               FALL  1       
Q_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2353   8635               FALL  1       
Q[3]                           counter                    0      8635               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: clear     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : clear
Clock Port        : clock
Clock Reference   : counter|clock:R
Hold Time         : 1246


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -1669
---------------------------- ------
Hold Time                      1246

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
clear                           counter                    0      0                  FALL  1       
clear_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
clear_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
clear_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
clear_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__14/I                         LocalMux                   0      1003               FALL  1       
I__14/O                         LocalMux                   309    1311               FALL  1       
I__15/I                         SRMux                      0      1311               FALL  1       
I__15/O                         SRMux                      358    1669               FALL  1       
Pre_Q_1_LC_1_4_7/sr             LogicCell40_SEQ_MODE_1010  0      1669               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clock                                               counter                    0      0                  RISE  1       
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__18/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__18/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__19/I                                             GlobalMux                  0      2452               RISE  1       
I__19/O                                             GlobalMux                  154    2607               RISE  1       
I__20/I                                             ClkMux                     0      2607               RISE  1       
I__20/O                                             ClkMux                     309    2915               RISE  1       
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.2::Path details for port: count     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : count
Clock Port        : clock
Clock Reference   : counter|clock:R
Hold Time         : 1049


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -1866
---------------------------- ------
Hold Time                      1049

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
count                           counter                    0      0                  FALL  1       
count_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
count_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
count_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
count_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__16/I                         LocalMux                   0      1003               FALL  1       
I__16/O                         LocalMux                   309    1311               FALL  1       
I__17/I                         CEMux                      0      1311               FALL  1       
I__17/O                         CEMux                      554    1866               FALL  1       
Pre_Q_1_LC_1_4_7/ce             LogicCell40_SEQ_MODE_1010  0      1866               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clock                                               counter                    0      0                  RISE  1       
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__18/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__18/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__19/I                                             GlobalMux                  0      2452               RISE  1       
I__19/O                                             GlobalMux                  154    2607               RISE  1       
I__20/I                                             ClkMux                     0      2607               RISE  1       
I__20/O                                             ClkMux                     309    2915               RISE  1       
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: Q[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[0]
Clock Port         : clock
Clock Reference    : counter|clock:R
Clock to Out Delay : 8279


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              4824
---------------------------- ------
Clock To Out Delay             8279

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clock                                               counter                    0      0                  RISE  1       
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__18/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__18/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__19/I                                             GlobalMux                  0      2452               RISE  1       
I__19/O                                             GlobalMux                  154    2607               RISE  1       
I__20/I                                             ClkMux                     0      2607               RISE  1       
I__20/O                                             ClkMux                     309    2915               RISE  1       
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
Pre_Q_0_LC_1_4_6/lcout         LogicCell40_SEQ_MODE_1010  540    3455               FALL  5       
I__37/I                        LocalMux                   0      3455               FALL  1       
I__37/O                        LocalMux                   309    3764               FALL  1       
I__42/I                        IoInMux                    0      3764               FALL  1       
I__42/O                        IoInMux                    217    3981               FALL  1       
Q_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3981               FALL  1       
Q_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5987               RISE  1       
Q_obuf_0_iopad/DIN             IO_PAD                     0      5987               RISE  1       
Q_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2292   8279               RISE  1       
Q[0]                           counter                    0      8279               RISE  1       

6.5.2::Path details for port: Q[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[1]
Clock Port         : clock
Clock Reference    : counter|clock:R
Clock to Out Delay : 8279


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              4824
---------------------------- ------
Clock To Out Delay             8279

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clock                                               counter                    0      0                  RISE  1       
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__18/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__18/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__19/I                                             GlobalMux                  0      2452               RISE  1       
I__19/O                                             GlobalMux                  154    2607               RISE  1       
I__20/I                                             ClkMux                     0      2607               RISE  1       
I__20/O                                             ClkMux                     309    2915               RISE  1       
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
Pre_Q_1_LC_1_4_7/lcout         LogicCell40_SEQ_MODE_1010  540    3455               FALL  5       
I__22/I                        LocalMux                   0      3455               FALL  1       
I__22/O                        LocalMux                   309    3764               FALL  1       
I__27/I                        IoInMux                    0      3764               FALL  1       
I__27/O                        IoInMux                    217    3981               FALL  1       
Q_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3981               FALL  1       
Q_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5987               RISE  1       
Q_obuf_1_iopad/DIN             IO_PAD                     0      5987               RISE  1       
Q_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2292   8279               RISE  1       
Q[1]                           counter                    0      8279               RISE  1       

6.5.3::Path details for port: Q[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[2]
Clock Port         : clock
Clock Reference    : counter|clock:R
Clock to Out Delay : 8279


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              4824
---------------------------- ------
Clock To Out Delay             8279

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clock                                               counter                    0      0                  RISE  1       
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__18/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__18/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__19/I                                             GlobalMux                  0      2452               RISE  1       
I__19/O                                             GlobalMux                  154    2607               RISE  1       
I__20/I                                             ClkMux                     0      2607               RISE  1       
I__20/O                                             ClkMux                     309    2915               RISE  1       
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
Pre_Q_2_LC_1_4_5/lcout         LogicCell40_SEQ_MODE_1010  540    3455               FALL  4       
I__44/I                        LocalMux                   0      3455               FALL  1       
I__44/O                        LocalMux                   309    3764               FALL  1       
I__48/I                        IoInMux                    0      3764               FALL  1       
I__48/O                        IoInMux                    217    3981               FALL  1       
Q_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3981               FALL  1       
Q_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5987               RISE  1       
Q_obuf_2_iopad/DIN             IO_PAD                     0      5987               RISE  1       
Q_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2292   8279               RISE  1       
Q[2]                           counter                    0      8279               RISE  1       

6.5.4::Path details for port: Q[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[3]
Clock Port         : clock
Clock Reference    : counter|clock:R
Clock to Out Delay : 8279


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              4824
---------------------------- ------
Clock To Out Delay             8279

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clock                                               counter                    0      0                  RISE  1       
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__18/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__18/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__19/I                                             GlobalMux                  0      2452               RISE  1       
I__19/O                                             GlobalMux                  154    2607               RISE  1       
I__20/I                                             ClkMux                     0      2607               RISE  1       
I__20/O                                             ClkMux                     309    2915               RISE  1       
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
Pre_Q_3_LC_1_4_3/lcout         LogicCell40_SEQ_MODE_1010  540    3455               FALL  5       
I__29/I                        LocalMux                   0      3455               FALL  1       
I__29/O                        LocalMux                   309    3764               FALL  1       
I__34/I                        IoInMux                    0      3764               FALL  1       
I__34/O                        IoInMux                    217    3981               FALL  1       
Q_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3981               FALL  1       
Q_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5987               RISE  1       
Q_obuf_3_iopad/DIN             IO_PAD                     0      5987               RISE  1       
Q_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2292   8279               RISE  1       
Q[3]                           counter                    0      8279               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_1_LC_1_4_7/lcout
Path End         : Pre_Q_1_LC_1_4_7/in0
Capture Clock    : Pre_Q_1_LC_1_4_7/clk
Setup Constraint : 3570p
Path slack       : 1971p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -470
----------------------------------------------   ---- 
End-of-path required time (ps)                   6015

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_1_LC_1_4_7/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1971  RISE       5
I__21/I                 LocalMux                       0              3455   1971  RISE       1
I__21/O                 LocalMux                     330              3785   1971  RISE       1
I__23/I                 InMux                          0              3785   1971  RISE       1
I__23/O                 InMux                        259              4044   1971  RISE       1
Pre_Q_1_LC_1_4_7/in0    LogicCell40_SEQ_MODE_1010      0              4044   1971  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_1_LC_1_4_7/lcout
Path End         : Pre_Q_2_LC_1_4_5/in0
Capture Clock    : Pre_Q_2_LC_1_4_5/clk
Setup Constraint : 3570p
Path slack       : 1971p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -470
----------------------------------------------   ---- 
End-of-path required time (ps)                   6015

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_1_LC_1_4_7/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1971  RISE       5
I__21/I                 LocalMux                       0              3455   1971  RISE       1
I__21/O                 LocalMux                     330              3785   1971  RISE       1
I__24/I                 InMux                          0              3785   1971  RISE       1
I__24/O                 InMux                        259              4044   1971  RISE       1
Pre_Q_2_LC_1_4_5/in0    LogicCell40_SEQ_MODE_1010      0              4044   1971  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_1_LC_1_4_7/lcout
Path End         : Pre_Q_3_LC_1_4_3/in0
Capture Clock    : Pre_Q_3_LC_1_4_3/clk
Setup Constraint : 3570p
Path slack       : 1971p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -470
----------------------------------------------   ---- 
End-of-path required time (ps)                   6015

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_1_LC_1_4_7/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1971  RISE       5
I__21/I                 LocalMux                       0              3455   1971  RISE       1
I__21/O                 LocalMux                     330              3785   1971  RISE       1
I__25/I                 InMux                          0              3785   1971  RISE       1
I__25/O                 InMux                        259              4044   1971  RISE       1
Pre_Q_3_LC_1_4_3/in0    LogicCell40_SEQ_MODE_1010      0              4044   1971  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_0_LC_1_4_6/lcout
Path End         : Pre_Q_0_LC_1_4_6/in0
Capture Clock    : Pre_Q_0_LC_1_4_6/clk
Setup Constraint : 3570p
Path slack       : 1971p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -470
----------------------------------------------   ---- 
End-of-path required time (ps)                   6015

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_0_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1971  RISE       5
I__36/I                 LocalMux                       0              3455   1971  RISE       1
I__36/O                 LocalMux                     330              3785   1971  RISE       1
I__41/I                 InMux                          0              3785   1971  RISE       1
I__41/O                 InMux                        259              4044   1971  RISE       1
Pre_Q_0_LC_1_4_6/in0    LogicCell40_SEQ_MODE_1010      0              4044   1971  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_1_LC_1_4_7/lcout
Path End         : Pre_Q_0_LC_1_4_6/in1
Capture Clock    : Pre_Q_0_LC_1_4_6/clk
Setup Constraint : 3570p
Path slack       : 2041p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -400
----------------------------------------------   ---- 
End-of-path required time (ps)                   6085

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_1_LC_1_4_7/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1971  RISE       5
I__21/I                 LocalMux                       0              3455   1971  RISE       1
I__21/O                 LocalMux                     330              3785   1971  RISE       1
I__26/I                 InMux                          0              3785   2041  RISE       1
I__26/O                 InMux                        259              4044   2041  RISE       1
Pre_Q_0_LC_1_4_6/in1    LogicCell40_SEQ_MODE_1010      0              4044   2041  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_0_LC_1_4_6/lcout
Path End         : Pre_Q_1_LC_1_4_7/in1
Capture Clock    : Pre_Q_1_LC_1_4_7/clk
Setup Constraint : 3570p
Path slack       : 2041p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -400
----------------------------------------------   ---- 
End-of-path required time (ps)                   6085

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_0_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1971  RISE       5
I__36/I                 LocalMux                       0              3455   1971  RISE       1
I__36/O                 LocalMux                     330              3785   1971  RISE       1
I__38/I                 InMux                          0              3785   2041  RISE       1
I__38/O                 InMux                        259              4044   2041  RISE       1
Pre_Q_1_LC_1_4_7/in1    LogicCell40_SEQ_MODE_1010      0              4044   2041  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_0_LC_1_4_6/lcout
Path End         : Pre_Q_2_LC_1_4_5/in1
Capture Clock    : Pre_Q_2_LC_1_4_5/clk
Setup Constraint : 3570p
Path slack       : 2041p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -400
----------------------------------------------   ---- 
End-of-path required time (ps)                   6085

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_0_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1971  RISE       5
I__36/I                 LocalMux                       0              3455   1971  RISE       1
I__36/O                 LocalMux                     330              3785   1971  RISE       1
I__39/I                 InMux                          0              3785   2041  RISE       1
I__39/O                 InMux                        259              4044   2041  RISE       1
Pre_Q_2_LC_1_4_5/in1    LogicCell40_SEQ_MODE_1010      0              4044   2041  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_0_LC_1_4_6/lcout
Path End         : Pre_Q_3_LC_1_4_3/in1
Capture Clock    : Pre_Q_3_LC_1_4_3/clk
Setup Constraint : 3570p
Path slack       : 2041p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -400
----------------------------------------------   ---- 
End-of-path required time (ps)                   6085

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_0_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1971  RISE       5
I__36/I                 LocalMux                       0              3455   1971  RISE       1
I__36/O                 LocalMux                     330              3785   1971  RISE       1
I__40/I                 InMux                          0              3785   2041  RISE       1
I__40/O                 InMux                        259              4044   2041  RISE       1
Pre_Q_3_LC_1_4_3/in1    LogicCell40_SEQ_MODE_1010      0              4044   2041  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_2_LC_1_4_5/lcout
Path End         : Pre_Q_2_LC_1_4_5/in2
Capture Clock    : Pre_Q_2_LC_1_4_5/clk
Setup Constraint : 3570p
Path slack       : 2069p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -372
----------------------------------------------   ---- 
End-of-path required time (ps)                   6113

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_2_LC_1_4_5/lcout  LogicCell40_SEQ_MODE_1010    540              3455   2069  RISE       4
I__43/I                 LocalMux                       0              3455   2069  RISE       1
I__43/O                 LocalMux                     330              3785   2069  RISE       1
I__46/I                 InMux                          0              3785   2069  RISE       1
I__46/O                 InMux                        259              4044   2069  RISE       1
I__49/I                 CascadeMux                     0              4044   2069  RISE       1
I__49/O                 CascadeMux                     0              4044   2069  RISE       1
Pre_Q_2_LC_1_4_5/in2    LogicCell40_SEQ_MODE_1010      0              4044   2069  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_3_LC_1_4_3/lcout
Path End         : Pre_Q_0_LC_1_4_6/in2
Capture Clock    : Pre_Q_0_LC_1_4_6/clk
Setup Constraint : 3570p
Path slack       : 2069p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -372
----------------------------------------------   ---- 
End-of-path required time (ps)                   6113

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_3_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_1010    540              3455   2069  RISE       5
I__28/I                 LocalMux                       0              3455   2069  RISE       1
I__28/O                 LocalMux                     330              3785   2069  RISE       1
I__31/I                 InMux                          0              3785   2069  RISE       1
I__31/O                 InMux                        259              4044   2069  RISE       1
I__35/I                 CascadeMux                     0              4044   2069  RISE       1
I__35/O                 CascadeMux                     0              4044   2069  RISE       1
Pre_Q_0_LC_1_4_6/in2    LogicCell40_SEQ_MODE_1010      0              4044   2069  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_2_LC_1_4_5/lcout
Path End         : Pre_Q_3_LC_1_4_3/in2
Capture Clock    : Pre_Q_3_LC_1_4_3/clk
Setup Constraint : 3570p
Path slack       : 2069p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -372
----------------------------------------------   ---- 
End-of-path required time (ps)                   6113

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_2_LC_1_4_5/lcout  LogicCell40_SEQ_MODE_1010    540              3455   2069  RISE       4
I__43/I                 LocalMux                       0              3455   2069  RISE       1
I__43/O                 LocalMux                     330              3785   2069  RISE       1
I__47/I                 InMux                          0              3785   2069  RISE       1
I__47/O                 InMux                        259              4044   2069  RISE       1
I__50/I                 CascadeMux                     0              4044   2069  RISE       1
I__50/O                 CascadeMux                     0              4044   2069  RISE       1
Pre_Q_3_LC_1_4_3/in2    LogicCell40_SEQ_MODE_1010      0              4044   2069  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_3_LC_1_4_3/lcout
Path End         : Pre_Q_1_LC_1_4_7/in3
Capture Clock    : Pre_Q_1_LC_1_4_7/clk
Setup Constraint : 3570p
Path slack       : 2168p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -274
----------------------------------------------   ---- 
End-of-path required time (ps)                   6212

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_3_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_1010    540              3455   2069  RISE       5
I__28/I                 LocalMux                       0              3455   2069  RISE       1
I__28/O                 LocalMux                     330              3785   2069  RISE       1
I__30/I                 InMux                          0              3785   2167  RISE       1
I__30/O                 InMux                        259              4044   2167  RISE       1
Pre_Q_1_LC_1_4_7/in3    LogicCell40_SEQ_MODE_1010      0              4044   2167  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_3_LC_1_4_3/lcout
Path End         : Pre_Q_2_LC_1_4_5/in3
Capture Clock    : Pre_Q_2_LC_1_4_5/clk
Setup Constraint : 3570p
Path slack       : 2168p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -274
----------------------------------------------   ---- 
End-of-path required time (ps)                   6212

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_3_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_1010    540              3455   2069  RISE       5
I__28/I                 LocalMux                       0              3455   2069  RISE       1
I__28/O                 LocalMux                     330              3785   2069  RISE       1
I__32/I                 InMux                          0              3785   2167  RISE       1
I__32/O                 InMux                        259              4044   2167  RISE       1
Pre_Q_2_LC_1_4_5/in3    LogicCell40_SEQ_MODE_1010      0              4044   2167  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_3_LC_1_4_3/lcout
Path End         : Pre_Q_3_LC_1_4_3/in3
Capture Clock    : Pre_Q_3_LC_1_4_3/clk
Setup Constraint : 3570p
Path slack       : 2168p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -274
----------------------------------------------   ---- 
End-of-path required time (ps)                   6212

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_3_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_1010    540              3455   2069  RISE       5
I__28/I                 LocalMux                       0              3455   2069  RISE       1
I__28/O                 LocalMux                     330              3785   2069  RISE       1
I__33/I                 InMux                          0              3785   2167  RISE       1
I__33/O                 InMux                        259              4044   2167  RISE       1
Pre_Q_3_LC_1_4_3/in3    LogicCell40_SEQ_MODE_1010      0              4044   2167  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_2_LC_1_4_5/lcout
Path End         : Pre_Q_0_LC_1_4_6/in3
Capture Clock    : Pre_Q_0_LC_1_4_6/clk
Setup Constraint : 3570p
Path slack       : 2168p

Capture Clock Arrival Time (counter|clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -274
----------------------------------------------   ---- 
End-of-path required time (ps)                   6212

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_2_LC_1_4_5/lcout  LogicCell40_SEQ_MODE_1010    540              3455   2069  RISE       4
I__43/I                 LocalMux                       0              3455   2069  RISE       1
I__43/O                 LocalMux                     330              3785   2069  RISE       1
I__45/I                 InMux                          0              3785   2167  RISE       1
I__45/O                 InMux                        259              4044   2167  RISE       1
Pre_Q_0_LC_1_4_6/in3    LogicCell40_SEQ_MODE_1010      0              4044   2167  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear
Path End         : Pre_Q_1_LC_1_4_7/sr
Capture Clock    : Pre_Q_1_LC_1_4_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -160
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1719
---------------------------------------   ---- 
End-of-path arrival time (ps)             1719
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear                           counter                        0                 0   +INF  RISE       1
clear_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
clear_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
clear_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
clear_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__14/I                         LocalMux                       0              1053   +INF  FALL       1
I__14/O                         LocalMux                     309              1361   +INF  FALL       1
I__15/I                         SRMux                          0              1361   +INF  FALL       1
I__15/O                         SRMux                        358              1719   +INF  FALL       1
Pre_Q_1_LC_1_4_7/sr             LogicCell40_SEQ_MODE_1010      0              1719   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear
Path End         : Pre_Q_0_LC_1_4_6/sr
Capture Clock    : Pre_Q_0_LC_1_4_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -160
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1669
---------------------------------------   ---- 
End-of-path arrival time (ps)             1669
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear                           counter                        0                 0   +INF  FALL       1
clear_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
clear_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
clear_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
clear_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__14/I                         LocalMux                       0              1003   +INF  FALL       1
I__14/O                         LocalMux                     309              1311   +INF  FALL       1
I__15/I                         SRMux                          0              1311   +INF  FALL       1
I__15/O                         SRMux                        358              1669   +INF  FALL       1
Pre_Q_0_LC_1_4_6/sr             LogicCell40_SEQ_MODE_1010      0              1669   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count
Path End         : Pre_Q_1_LC_1_4_7/ce
Capture Clock    : Pre_Q_1_LC_1_4_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1916
---------------------------------------   ---- 
End-of-path arrival time (ps)             1916
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count                           counter                        0                 0   +INF  RISE       1
count_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
count_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
count_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
count_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__16/I                         LocalMux                       0              1053   +INF  FALL       1
I__16/O                         LocalMux                     309              1361   +INF  FALL       1
I__17/I                         CEMux                          0              1361   +INF  FALL       1
I__17/O                         CEMux                        554              1916   +INF  FALL       1
Pre_Q_1_LC_1_4_7/ce             LogicCell40_SEQ_MODE_1010      0              1916   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count
Path End         : Pre_Q_0_LC_1_4_6/ce
Capture Clock    : Pre_Q_0_LC_1_4_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1866
---------------------------------------   ---- 
End-of-path arrival time (ps)             1866
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count                           counter                        0                 0   +INF  FALL       1
count_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
count_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
count_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
count_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__16/I                         LocalMux                       0              1003   +INF  FALL       1
I__16/O                         LocalMux                     309              1311   +INF  FALL       1
I__17/I                         CEMux                          0              1311   +INF  FALL       1
I__17/O                         CEMux                        554              1866   +INF  FALL       1
Pre_Q_0_LC_1_4_6/ce             LogicCell40_SEQ_MODE_1010      0              1866   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_1_LC_1_4_7/lcout
Path End         : Q[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               5180
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8635
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_1_LC_1_4_7/lcout         LogicCell40_SEQ_MODE_1010    540              3455   +INF  RISE       5
I__22/I                        LocalMux                       0              3455   +INF  RISE       1
I__22/O                        LocalMux                     330              3785   +INF  RISE       1
I__27/I                        IoInMux                        0              3785   +INF  RISE       1
I__27/O                        IoInMux                      259              4044   +INF  RISE       1
Q_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4044   +INF  RISE       1
Q_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6282   +INF  FALL       1
Q_obuf_1_iopad/DIN             IO_PAD                         0              6282   +INF  FALL       1
Q_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2353              8635   +INF  FALL       1
Q[1]                           counter                        0              8635   +INF  FALL       1


++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_0_LC_1_4_6/lcout
Path End         : Q[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               5180
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8635
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_0_LC_1_4_6/lcout         LogicCell40_SEQ_MODE_1010    540              3455   +INF  RISE       5
I__37/I                        LocalMux                       0              3455   +INF  RISE       1
I__37/O                        LocalMux                     330              3785   +INF  RISE       1
I__42/I                        IoInMux                        0              3785   +INF  RISE       1
I__42/O                        IoInMux                      259              4044   +INF  RISE       1
Q_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4044   +INF  RISE       1
Q_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6282   +INF  FALL       1
Q_obuf_0_iopad/DIN             IO_PAD                         0              6282   +INF  FALL       1
Q_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2353              8635   +INF  FALL       1
Q[0]                           counter                        0              8635   +INF  FALL       1


++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear
Path End         : Pre_Q_2_LC_1_4_5/sr
Capture Clock    : Pre_Q_2_LC_1_4_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -160
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1719
---------------------------------------   ---- 
End-of-path arrival time (ps)             1719
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear                           counter                        0                 0   +INF  RISE       1
clear_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
clear_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
clear_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
clear_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__14/I                         LocalMux                       0              1053   +INF  FALL       1
I__14/O                         LocalMux                     309              1361   +INF  FALL       1
I__15/I                         SRMux                          0              1361   +INF  FALL       1
I__15/O                         SRMux                        358              1719   +INF  FALL       1
Pre_Q_2_LC_1_4_5/sr             LogicCell40_SEQ_MODE_1010      0              1719   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count
Path End         : Pre_Q_2_LC_1_4_5/ce
Capture Clock    : Pre_Q_2_LC_1_4_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1916
---------------------------------------   ---- 
End-of-path arrival time (ps)             1916
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count                           counter                        0                 0   +INF  RISE       1
count_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
count_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
count_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
count_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__16/I                         LocalMux                       0              1053   +INF  FALL       1
I__16/O                         LocalMux                     309              1361   +INF  FALL       1
I__17/I                         CEMux                          0              1361   +INF  FALL       1
I__17/O                         CEMux                        554              1916   +INF  FALL       1
Pre_Q_2_LC_1_4_5/ce             LogicCell40_SEQ_MODE_1010      0              1916   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_2_LC_1_4_5/lcout
Path End         : Q[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               5180
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8635
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_2_LC_1_4_5/lcout         LogicCell40_SEQ_MODE_1010    540              3455   +INF  RISE       4
I__44/I                        LocalMux                       0              3455   +INF  RISE       1
I__44/O                        LocalMux                     330              3785   +INF  RISE       1
I__48/I                        IoInMux                        0              3785   +INF  RISE       1
I__48/O                        IoInMux                      259              4044   +INF  RISE       1
Q_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4044   +INF  RISE       1
Q_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6282   +INF  FALL       1
Q_obuf_2_iopad/DIN             IO_PAD                         0              6282   +INF  FALL       1
Q_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2353              8635   +INF  FALL       1
Q[2]                           counter                        0              8635   +INF  FALL       1


++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear
Path End         : Pre_Q_3_LC_1_4_3/sr
Capture Clock    : Pre_Q_3_LC_1_4_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -160
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1719
---------------------------------------   ---- 
End-of-path arrival time (ps)             1719
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear                           counter                        0                 0   +INF  RISE       1
clear_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
clear_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
clear_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
clear_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__14/I                         LocalMux                       0              1053   +INF  FALL       1
I__14/O                         LocalMux                     309              1361   +INF  FALL       1
I__15/I                         SRMux                          0              1361   +INF  FALL       1
I__15/O                         SRMux                        358              1719   +INF  FALL       1
Pre_Q_3_LC_1_4_3/sr             LogicCell40_SEQ_MODE_1010      0              1719   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count
Path End         : Pre_Q_3_LC_1_4_3/ce
Capture Clock    : Pre_Q_3_LC_1_4_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1916
---------------------------------------   ---- 
End-of-path arrival time (ps)             1916
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count                           counter                        0                 0   +INF  RISE       1
count_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
count_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
count_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
count_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__16/I                         LocalMux                       0              1053   +INF  FALL       1
I__16/O                         LocalMux                     309              1361   +INF  FALL       1
I__17/I                         CEMux                          0              1361   +INF  FALL       1
I__17/O                         CEMux                        554              1916   +INF  FALL       1
Pre_Q_3_LC_1_4_3/ce             LogicCell40_SEQ_MODE_1010      0              1916   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_3_LC_1_4_3/lcout
Path End         : Q[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               5180
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8635
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_3_LC_1_4_3/lcout         LogicCell40_SEQ_MODE_1010    540              3455   +INF  RISE       5
I__29/I                        LocalMux                       0              3455   +INF  RISE       1
I__29/O                        LocalMux                     330              3785   +INF  RISE       1
I__34/I                        IoInMux                        0              3785   +INF  RISE       1
I__34/O                        IoInMux                      259              4044   +INF  RISE       1
Q_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4044   +INF  RISE       1
Q_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6282   +INF  FALL       1
Q_obuf_3_iopad/DIN             IO_PAD                         0              6282   +INF  FALL       1
Q_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2353              8635   +INF  FALL       1
Q[3]                           counter                        0              8635   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_1_LC_1_4_7/lcout
Path End         : Pre_Q_1_LC_1_4_7/in0
Capture Clock    : Pre_Q_1_LC_1_4_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_1_LC_1_4_7/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       5
I__21/I                 LocalMux                       0              3455   1066  FALL       1
I__21/O                 LocalMux                     309              3764   1066  FALL       1
I__23/I                 InMux                          0              3764   1066  FALL       1
I__23/O                 InMux                        217              3981   1066  FALL       1
Pre_Q_1_LC_1_4_7/in0    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_0_LC_1_4_6/lcout
Path End         : Pre_Q_1_LC_1_4_7/in1
Capture Clock    : Pre_Q_1_LC_1_4_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_0_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       5
I__36/I                 LocalMux                       0              3455   1066  FALL       1
I__36/O                 LocalMux                     309              3764   1066  FALL       1
I__38/I                 InMux                          0              3764   1066  FALL       1
I__38/O                 InMux                        217              3981   1066  FALL       1
Pre_Q_1_LC_1_4_7/in1    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_2_LC_1_4_5/lcout
Path End         : Pre_Q_0_LC_1_4_6/in3
Capture Clock    : Pre_Q_0_LC_1_4_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_2_LC_1_4_5/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       4
I__43/I                 LocalMux                       0              3455   1066  FALL       1
I__43/O                 LocalMux                     309              3764   1066  FALL       1
I__45/I                 InMux                          0              3764   1066  FALL       1
I__45/O                 InMux                        217              3981   1066  FALL       1
Pre_Q_0_LC_1_4_6/in3    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_3_LC_1_4_3/lcout
Path End         : Pre_Q_1_LC_1_4_7/in3
Capture Clock    : Pre_Q_1_LC_1_4_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_3_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       5
I__28/I                 LocalMux                       0              3455   1066  FALL       1
I__28/O                 LocalMux                     309              3764   1066  FALL       1
I__30/I                 InMux                          0              3764   1066  FALL       1
I__30/O                 InMux                        217              3981   1066  FALL       1
Pre_Q_1_LC_1_4_7/in3    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_1_LC_1_4_7/lcout
Path End         : Pre_Q_2_LC_1_4_5/in0
Capture Clock    : Pre_Q_2_LC_1_4_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_1_LC_1_4_7/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       5
I__21/I                 LocalMux                       0              3455   1066  FALL       1
I__21/O                 LocalMux                     309              3764   1066  FALL       1
I__24/I                 InMux                          0              3764   1066  FALL       1
I__24/O                 InMux                        217              3981   1066  FALL       1
Pre_Q_2_LC_1_4_5/in0    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_1_LC_1_4_7/lcout
Path End         : Pre_Q_3_LC_1_4_3/in0
Capture Clock    : Pre_Q_3_LC_1_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_1_LC_1_4_7/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       5
I__21/I                 LocalMux                       0              3455   1066  FALL       1
I__21/O                 LocalMux                     309              3764   1066  FALL       1
I__25/I                 InMux                          0              3764   1066  FALL       1
I__25/O                 InMux                        217              3981   1066  FALL       1
Pre_Q_3_LC_1_4_3/in0    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_1_LC_1_4_7/lcout
Path End         : Pre_Q_0_LC_1_4_6/in1
Capture Clock    : Pre_Q_0_LC_1_4_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_1_LC_1_4_7/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       5
I__21/I                 LocalMux                       0              3455   1066  FALL       1
I__21/O                 LocalMux                     309              3764   1066  FALL       1
I__26/I                 InMux                          0              3764   1066  FALL       1
I__26/O                 InMux                        217              3981   1066  FALL       1
Pre_Q_0_LC_1_4_6/in1    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_3_LC_1_4_3/lcout
Path End         : Pre_Q_0_LC_1_4_6/in2
Capture Clock    : Pre_Q_0_LC_1_4_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_3_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       5
I__28/I                 LocalMux                       0              3455   1066  FALL       1
I__28/O                 LocalMux                     309              3764   1066  FALL       1
I__31/I                 InMux                          0              3764   1066  FALL       1
I__31/O                 InMux                        217              3981   1066  FALL       1
I__35/I                 CascadeMux                     0              3981   1066  FALL       1
I__35/O                 CascadeMux                     0              3981   1066  FALL       1
Pre_Q_0_LC_1_4_6/in2    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_3_LC_1_4_3/lcout
Path End         : Pre_Q_2_LC_1_4_5/in3
Capture Clock    : Pre_Q_2_LC_1_4_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_3_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       5
I__28/I                 LocalMux                       0              3455   1066  FALL       1
I__28/O                 LocalMux                     309              3764   1066  FALL       1
I__32/I                 InMux                          0              3764   1066  FALL       1
I__32/O                 InMux                        217              3981   1066  FALL       1
Pre_Q_2_LC_1_4_5/in3    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_3_LC_1_4_3/lcout
Path End         : Pre_Q_3_LC_1_4_3/in3
Capture Clock    : Pre_Q_3_LC_1_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_3_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       5
I__28/I                 LocalMux                       0              3455   1066  FALL       1
I__28/O                 LocalMux                     309              3764   1066  FALL       1
I__33/I                 InMux                          0              3764   1066  FALL       1
I__33/O                 InMux                        217              3981   1066  FALL       1
Pre_Q_3_LC_1_4_3/in3    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_0_LC_1_4_6/lcout
Path End         : Pre_Q_2_LC_1_4_5/in1
Capture Clock    : Pre_Q_2_LC_1_4_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_0_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       5
I__36/I                 LocalMux                       0              3455   1066  FALL       1
I__36/O                 LocalMux                     309              3764   1066  FALL       1
I__39/I                 InMux                          0              3764   1066  FALL       1
I__39/O                 InMux                        217              3981   1066  FALL       1
Pre_Q_2_LC_1_4_5/in1    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_0_LC_1_4_6/lcout
Path End         : Pre_Q_3_LC_1_4_3/in1
Capture Clock    : Pre_Q_3_LC_1_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_0_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       5
I__36/I                 LocalMux                       0              3455   1066  FALL       1
I__36/O                 LocalMux                     309              3764   1066  FALL       1
I__40/I                 InMux                          0              3764   1066  FALL       1
I__40/O                 InMux                        217              3981   1066  FALL       1
Pre_Q_3_LC_1_4_3/in1    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_0_LC_1_4_6/lcout
Path End         : Pre_Q_0_LC_1_4_6/in0
Capture Clock    : Pre_Q_0_LC_1_4_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_0_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       5
I__36/I                 LocalMux                       0              3455   1066  FALL       1
I__36/O                 LocalMux                     309              3764   1066  FALL       1
I__41/I                 InMux                          0              3764   1066  FALL       1
I__41/O                 InMux                        217              3981   1066  FALL       1
Pre_Q_0_LC_1_4_6/in0    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_2_LC_1_4_5/lcout
Path End         : Pre_Q_2_LC_1_4_5/in2
Capture Clock    : Pre_Q_2_LC_1_4_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_2_LC_1_4_5/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       4
I__43/I                 LocalMux                       0              3455   1066  FALL       1
I__43/O                 LocalMux                     309              3764   1066  FALL       1
I__46/I                 InMux                          0              3764   1066  FALL       1
I__46/O                 InMux                        217              3981   1066  FALL       1
I__49/I                 CascadeMux                     0              3981   1066  FALL       1
I__49/O                 CascadeMux                     0              3981   1066  FALL       1
Pre_Q_2_LC_1_4_5/in2    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_2_LC_1_4_5/lcout
Path End         : Pre_Q_3_LC_1_4_3/in2
Capture Clock    : Pre_Q_3_LC_1_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2915

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_2_LC_1_4_5/lcout  LogicCell40_SEQ_MODE_1010    540              3455   1066  FALL       4
I__43/I                 LocalMux                       0              3455   1066  FALL       1
I__43/O                 LocalMux                     309              3764   1066  FALL       1
I__47/I                 InMux                          0              3764   1066  FALL       1
I__47/O                 InMux                        217              3981   1066  FALL       1
I__50/I                 CascadeMux                     0              3981   1066  FALL       1
I__50/O                 CascadeMux                     0              3981   1066  FALL       1
Pre_Q_3_LC_1_4_3/in2    LogicCell40_SEQ_MODE_1010      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear
Path End         : Pre_Q_1_LC_1_4_7/sr
Capture Clock    : Pre_Q_1_LC_1_4_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1719
---------------------------------------   ---- 
End-of-path arrival time (ps)             1719
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear                           counter                        0                 0   +INF  RISE       1
clear_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
clear_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
clear_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
clear_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__14/I                         LocalMux                       0              1053   +INF  FALL       1
I__14/O                         LocalMux                     309              1361   +INF  FALL       1
I__15/I                         SRMux                          0              1361   +INF  FALL       1
I__15/O                         SRMux                        358              1719   +INF  FALL       1
Pre_Q_1_LC_1_4_7/sr             LogicCell40_SEQ_MODE_1010      0              1719   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear
Path End         : Pre_Q_0_LC_1_4_6/sr
Capture Clock    : Pre_Q_0_LC_1_4_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1669
---------------------------------------   ---- 
End-of-path arrival time (ps)             1669
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear                           counter                        0                 0   +INF  FALL       1
clear_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
clear_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
clear_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
clear_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__14/I                         LocalMux                       0              1003   +INF  FALL       1
I__14/O                         LocalMux                     309              1311   +INF  FALL       1
I__15/I                         SRMux                          0              1311   +INF  FALL       1
I__15/O                         SRMux                        358              1669   +INF  FALL       1
Pre_Q_0_LC_1_4_6/sr             LogicCell40_SEQ_MODE_1010      0              1669   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count
Path End         : Pre_Q_1_LC_1_4_7/ce
Capture Clock    : Pre_Q_1_LC_1_4_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1916
---------------------------------------   ---- 
End-of-path arrival time (ps)             1916
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count                           counter                        0                 0   +INF  RISE       1
count_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
count_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
count_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
count_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__16/I                         LocalMux                       0              1053   +INF  FALL       1
I__16/O                         LocalMux                     309              1361   +INF  FALL       1
I__17/I                         CEMux                          0              1361   +INF  FALL       1
I__17/O                         CEMux                        554              1916   +INF  FALL       1
Pre_Q_1_LC_1_4_7/ce             LogicCell40_SEQ_MODE_1010      0              1916   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count
Path End         : Pre_Q_0_LC_1_4_6/ce
Capture Clock    : Pre_Q_0_LC_1_4_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1866
---------------------------------------   ---- 
End-of-path arrival time (ps)             1866
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count                           counter                        0                 0   +INF  FALL       1
count_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
count_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
count_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
count_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__16/I                         LocalMux                       0              1003   +INF  FALL       1
I__16/O                         LocalMux                     309              1311   +INF  FALL       1
I__17/I                         CEMux                          0              1311   +INF  FALL       1
I__17/O                         CEMux                        554              1866   +INF  FALL       1
Pre_Q_0_LC_1_4_6/ce             LogicCell40_SEQ_MODE_1010      0              1866   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_1_LC_1_4_7/lcout
Path End         : Q[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               5180
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8635
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_1_LC_1_4_7/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_1_LC_1_4_7/lcout         LogicCell40_SEQ_MODE_1010    540              3455   +INF  RISE       5
I__22/I                        LocalMux                       0              3455   +INF  RISE       1
I__22/O                        LocalMux                     330              3785   +INF  RISE       1
I__27/I                        IoInMux                        0              3785   +INF  RISE       1
I__27/O                        IoInMux                      259              4044   +INF  RISE       1
Q_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4044   +INF  RISE       1
Q_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6282   +INF  FALL       1
Q_obuf_1_iopad/DIN             IO_PAD                         0              6282   +INF  FALL       1
Q_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2353              8635   +INF  FALL       1
Q[1]                           counter                        0              8635   +INF  FALL       1


++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_0_LC_1_4_6/lcout
Path End         : Q[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               5180
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8635
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_0_LC_1_4_6/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_0_LC_1_4_6/lcout         LogicCell40_SEQ_MODE_1010    540              3455   +INF  RISE       5
I__37/I                        LocalMux                       0              3455   +INF  RISE       1
I__37/O                        LocalMux                     330              3785   +INF  RISE       1
I__42/I                        IoInMux                        0              3785   +INF  RISE       1
I__42/O                        IoInMux                      259              4044   +INF  RISE       1
Q_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4044   +INF  RISE       1
Q_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6282   +INF  FALL       1
Q_obuf_0_iopad/DIN             IO_PAD                         0              6282   +INF  FALL       1
Q_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2353              8635   +INF  FALL       1
Q[0]                           counter                        0              8635   +INF  FALL       1


++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear
Path End         : Pre_Q_2_LC_1_4_5/sr
Capture Clock    : Pre_Q_2_LC_1_4_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1719
---------------------------------------   ---- 
End-of-path arrival time (ps)             1719
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear                           counter                        0                 0   +INF  RISE       1
clear_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
clear_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
clear_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
clear_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__14/I                         LocalMux                       0              1053   +INF  FALL       1
I__14/O                         LocalMux                     309              1361   +INF  FALL       1
I__15/I                         SRMux                          0              1361   +INF  FALL       1
I__15/O                         SRMux                        358              1719   +INF  FALL       1
Pre_Q_2_LC_1_4_5/sr             LogicCell40_SEQ_MODE_1010      0              1719   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count
Path End         : Pre_Q_2_LC_1_4_5/ce
Capture Clock    : Pre_Q_2_LC_1_4_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1916
---------------------------------------   ---- 
End-of-path arrival time (ps)             1916
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count                           counter                        0                 0   +INF  RISE       1
count_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
count_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
count_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
count_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__16/I                         LocalMux                       0              1053   +INF  FALL       1
I__16/O                         LocalMux                     309              1361   +INF  FALL       1
I__17/I                         CEMux                          0              1361   +INF  FALL       1
I__17/O                         CEMux                        554              1916   +INF  FALL       1
Pre_Q_2_LC_1_4_5/ce             LogicCell40_SEQ_MODE_1010      0              1916   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_2_LC_1_4_5/lcout
Path End         : Q[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               5180
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8635
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_2_LC_1_4_5/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_2_LC_1_4_5/lcout         LogicCell40_SEQ_MODE_1010    540              3455   +INF  RISE       4
I__44/I                        LocalMux                       0              3455   +INF  RISE       1
I__44/O                        LocalMux                     330              3785   +INF  RISE       1
I__48/I                        IoInMux                        0              3785   +INF  RISE       1
I__48/O                        IoInMux                      259              4044   +INF  RISE       1
Q_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4044   +INF  RISE       1
Q_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6282   +INF  FALL       1
Q_obuf_2_iopad/DIN             IO_PAD                         0              6282   +INF  FALL       1
Q_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2353              8635   +INF  FALL       1
Q[2]                           counter                        0              8635   +INF  FALL       1


++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear
Path End         : Pre_Q_3_LC_1_4_3/sr
Capture Clock    : Pre_Q_3_LC_1_4_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1719
---------------------------------------   ---- 
End-of-path arrival time (ps)             1719
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear                           counter                        0                 0   +INF  RISE       1
clear_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
clear_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
clear_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
clear_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__14/I                         LocalMux                       0              1053   +INF  FALL       1
I__14/O                         LocalMux                     309              1361   +INF  FALL       1
I__15/I                         SRMux                          0              1361   +INF  FALL       1
I__15/O                         SRMux                        358              1719   +INF  FALL       1
Pre_Q_3_LC_1_4_3/sr             LogicCell40_SEQ_MODE_1010      0              1719   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count
Path End         : Pre_Q_3_LC_1_4_3/ce
Capture Clock    : Pre_Q_3_LC_1_4_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|clock:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1916
---------------------------------------   ---- 
End-of-path arrival time (ps)             1916
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count                           counter                        0                 0   +INF  RISE       1
count_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
count_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
count_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
count_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__16/I                         LocalMux                       0              1053   +INF  FALL       1
I__16/O                         LocalMux                     309              1361   +INF  FALL       1
I__17/I                         CEMux                          0              1361   +INF  FALL       1
I__17/O                         CEMux                        554              1916   +INF  FALL       1
Pre_Q_3_LC_1_4_3/ce             LogicCell40_SEQ_MODE_1010      0              1916   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Pre_Q_3_LC_1_4_3/lcout
Path End         : Q[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               5180
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8635
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clock                                               counter                        0                 0  RISE       1
clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__18/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__18/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__19/I                                             GlobalMux                      0              2452  RISE       1
I__19/O                                             GlobalMux                    154              2607  RISE       1
I__20/I                                             ClkMux                         0              2607  RISE       1
I__20/O                                             ClkMux                       309              2915  RISE       1
Pre_Q_3_LC_1_4_3/clk                                LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
Pre_Q_3_LC_1_4_3/lcout         LogicCell40_SEQ_MODE_1010    540              3455   +INF  RISE       5
I__29/I                        LocalMux                       0              3455   +INF  RISE       1
I__29/O                        LocalMux                     330              3785   +INF  RISE       1
I__34/I                        IoInMux                        0              3785   +INF  RISE       1
I__34/O                        IoInMux                      259              4044   +INF  RISE       1
Q_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4044   +INF  RISE       1
Q_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6282   +INF  FALL       1
Q_obuf_3_iopad/DIN             IO_PAD                         0              6282   +INF  FALL       1
Q_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2353              8635   +INF  FALL       1
Q[3]                           counter                        0              8635   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

