{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763600883212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763600883213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 20:08:03 2025 " "Processing started: Wed Nov 19 20:08:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763600883213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600883213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer " "Command: quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600883213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763600883526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763600883526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom/rom512x16.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom/rom512x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom512x16 " "Found entity 1: rom512x16" {  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "modules/vga_adapter/vga_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "modules/vga_adapter/vga_address_translator.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "modules/ps2_controller/PS2_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "modules/ps2_controller/Altera_UP_PS2_Data_In.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "modules/ps2_controller/Altera_UP_PS2_Command_Out.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "modules/input_controllers/sevenseg.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/move_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/move_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_input " "Found entity 1: move_input" {  } { { "modules/input_controllers/move_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/move_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/loop_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/loop_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_input " "Found entity 1: loop_input" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/bpm_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/bpm_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpm_input " "Found entity 1: bpm_input" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_controller/dac_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/dac_controller/dac_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_controller " "Found entity 1: DAC_controller" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888264 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkGen50MHz_781kHz " "Found entity 2: clkGen50MHz_781kHz" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/loop_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_generators/loop_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_counter " "Found entity 1: loop_counter" {  } { { "modules/audio_generators/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/loop_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/bpm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_generators/bpm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPM_counter " "Found entity 1: BPM_counter" {  } { { "modules/audio_generators/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/BPM_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888267 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator_16b_signed.v(36) " "Verilog HDL information at audio_generator_16b_signed.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763600888267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/audio_generator_16b_signed.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_16b_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator_16b_signed " "Found entity 1: audio_generator_16b_signed" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888268 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator_16b " "Found entity 2: waveform_generator_16b" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888268 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator_16b " "Found entity 3: numerically_controlled_oscillator_16b" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888268 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator_12b_unsigned.v(36) " "Verilog HDL information at audio_generator_12b_unsigned.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763600888268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/audio_generator_12b_unsigned.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_12b_unsigned.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator_12b_unsigned " "Found entity 1: audio_generator_12b_unsigned" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888269 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator_12b " "Found entity 2: waveform_generator_12b" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888269 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator_12b " "Found entity 3: numerically_controlled_oscillator_12b" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "modules/audio_controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "modules/audio_controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "modules/audio_controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "modules/audio_controller/Altera_UP_Clock_Edge.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "modules/audio_controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "modules/audio_controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "modules/audio_controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file step_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_sequencer " "Found entity 1: step_sequencer" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file input_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_interface " "Found entity 1: input_interface" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_interface " "Found entity 1: display_interface" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom/rom256x12.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom/rom256x12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom256x12 " "Found entity 1: rom256x12" {  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "step_sequencer " "Elaborating entity \"step_sequencer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763600888363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:A1 " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:A1\"" {  } { { "step_sequencer.v" "A1" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPM_counter audio_interface:A1\|BPM_counter:B1 " "Elaborating entity \"BPM_counter\" for hierarchy \"audio_interface:A1\|BPM_counter:B1\"" {  } { { "audio_interface.v" "B1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_counter audio_interface:A1\|loop_counter:L1 " "Elaborating entity \"loop_counter\" for hierarchy \"audio_interface:A1\|loop_counter:L1\"" {  } { { "audio_interface.v" "L1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(81) " "Verilog HDL assignment warning at loop_counter.v(81): truncated value with size 32 to match size of target (12)" {  } { { "modules/audio_generators/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/loop_counter.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600888389 "|step_sequencer|audio_interface:A1|loop_counter:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator_16b_signed audio_interface:A1\|audio_generator_16b_signed:A1 " "Elaborating entity \"audio_generator_16b_signed\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\"" {  } { { "audio_interface.v" "A1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_generator_16b_signed.v(43) " "Verilog HDL assignment warning at audio_generator_16b_signed.v(43): truncated value with size 32 to match size of target (16)" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600888391 "|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator_16b audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1 " "Elaborating entity \"waveform_generator_16b\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "W1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator_16b audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|numerically_controlled_oscillator_16b:N1 " "Elaborating entity \"numerically_controlled_oscillator_16b\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|numerically_controlled_oscillator_16b:N1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "N1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom512x16 audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1 " "Elaborating entity \"rom512x16\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "U1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom512x16.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine512.mif " "Parameter \"init_file\" = \"sine512.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""}  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600888422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4g1 " "Found entity 1: altsyncram_n4g1" {  } { { "db/altsyncram_n4g1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n4g1 audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\|altsyncram_n4g1:auto_generated " "Elaborating entity \"altsyncram_n4g1\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\|altsyncram_n4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator_12b_unsigned audio_interface:A1\|audio_generator_12b_unsigned:A2 " "Elaborating entity \"audio_generator_12b_unsigned\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\"" {  } { { "audio_interface.v" "A2" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 audio_generator_12b_unsigned.v(43) " "Verilog HDL assignment warning at audio_generator_12b_unsigned.v(43): truncated value with size 32 to match size of target (12)" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600888571 "|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator_12b audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1 " "Elaborating entity \"waveform_generator_12b\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "W1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator_12b audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|numerically_controlled_oscillator_12b:N1 " "Elaborating entity \"numerically_controlled_oscillator_12b\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|numerically_controlled_oscillator_12b:N1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "N1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom256x12 audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1 " "Elaborating entity \"rom256x12\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "U1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom256x12.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine256.mif " "Parameter \"init_file\" = \"sine256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""}  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600888602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4g1 " "Found entity 1: altsyncram_s4g1" {  } { { "db/altsyncram_s4g1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_s4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4g1 audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\|altsyncram_s4g1:auto_generated " "Elaborating entity \"altsyncram_s4g1\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\|altsyncram_s4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller audio_interface:A1\|Audio_Controller:AC1 " "Elaborating entity \"Audio_Controller\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\"" {  } { { "audio_interface.v" "AC1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""}  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600888822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "altpll_component" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""}  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600889243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/audio_clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf audio_interface:A1\|avconf:AVC1 " "Elaborating entity \"avconf\" for hierarchy \"audio_interface:A1\|avconf:AVC1\"" {  } { { "audio_interface.v" "AVC1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller audio_interface:A1\|avconf:AVC1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"audio_interface:A1\|avconf:AVC1\|I2C_Controller:u0\"" {  } { { "modules/avconf/avconf.v" "u0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889273 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889273 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(91) " "Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889273 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkGen50MHz_781kHz audio_interface:A1\|clkGen50MHz_781kHz:CG1 " "Elaborating entity \"clkGen50MHz_781kHz\" for hierarchy \"audio_interface:A1\|clkGen50MHz_781kHz:CG1\"" {  } { { "audio_interface.v" "CG1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_controller audio_interface:A1\|DAC_controller:DC1 " "Elaborating entity \"DAC_controller\" for hierarchy \"audio_interface:A1\|DAC_controller:DC1\"" {  } { { "audio_interface.v" "DC1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889280 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SCL_d DAC_controller.v(87) " "Verilog HDL warning at DAC_controller.v(87): object SCL_d used but never assigned" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763600889281 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stopCondition DAC_controller.v(103) " "Verilog HDL or VHDL warning at DAC_controller.v(103): object \"stopCondition\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763600889281 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startCondition DAC_controller.v(104) " "Verilog HDL or VHDL warning at DAC_controller.v(104): object \"startCondition\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763600889281 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inUPDATE DAC_controller.v(122) " "Verilog HDL or VHDL warning at DAC_controller.v(122): object \"inUPDATE\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763600889281 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(178) " "Verilog HDL Case Statement information at DAC_controller.v(178): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(188) " "Verilog HDL Case Statement information at DAC_controller.v(188): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(200) " "Verilog HDL Case Statement information at DAC_controller.v(200): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 200 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(206) " "Verilog HDL Case Statement information at DAC_controller.v(206): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 DAC_controller.v(233) " "Verilog HDL assignment warning at DAC_controller.v(233): truncated value with size 9 to match size of target (8)" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCL_d 0 DAC_controller.v(87) " "Net \"SCL_d\" at DAC_controller.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763600889283 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_interface input_interface:I1 " "Elaborating entity \"input_interface\" for hierarchy \"input_interface:I1\"" {  } { { "step_sequencer.v" "I1" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889290 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "input_interface.v(235) " "Verilog HDL Case Statement information at input_interface.v(235): all case item expressions in this case statement are onehot" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 235 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889292 "|step_sequencer|input_interface:I1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BPM input_interface.v(16) " "Output port \"BPM\" at input_interface.v(16) has no driver" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763600889292 "|step_sequencer|input_interface:I1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Loops input_interface.v(17) " "Output port \"Loops\" at input_interface.v(17) has no driver" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763600889292 "|step_sequencer|input_interface:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller input_interface:I1\|PS2_Controller:P1 " "Elaborating entity \"PS2_Controller\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\"" {  } { { "input_interface.v" "P1" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "modules/PS2_controller/PS2_Controller.v" "PS2_Data_In" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/PS2_controller/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "modules/PS2_controller/PS2_Controller.v" "PS2_Command_Out" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/PS2_controller/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_input input_interface:I1\|loop_input:LOOP_IN " "Elaborating entity \"loop_input\" for hierarchy \"input_interface:I1\|loop_input:LOOP_IN\"" {  } { { "input_interface.v" "LOOP_IN" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(108) " "Verilog HDL assignment warning at loop_input.v(108): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(126) " "Verilog HDL assignment warning at loop_input.v(126): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(139) " "Verilog HDL assignment warning at loop_input.v(139): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(179) " "Verilog HDL assignment warning at loop_input.v(179): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loop_input.v(181) " "Verilog HDL assignment warning at loop_input.v(181): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loop_input.v(182) " "Verilog HDL assignment warning at loop_input.v(182): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg input_interface:I1\|loop_input:LOOP_IN\|sevenseg:S0 " "Elaborating entity \"sevenseg\" for hierarchy \"input_interface:I1\|loop_input:LOOP_IN\|sevenseg:S0\"" {  } { { "modules/input_controllers/loop_input.v" "S0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpm_input input_interface:I1\|bpm_input:BPM_IN " "Elaborating entity \"bpm_input\" for hierarchy \"input_interface:I1\|bpm_input:BPM_IN\"" {  } { { "input_interface.v" "BPM_IN" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(118) " "Verilog HDL assignment warning at bpm_input.v(118): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(138) " "Verilog HDL assignment warning at bpm_input.v(138): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(158) " "Verilog HDL assignment warning at bpm_input.v(158): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(172) " "Verilog HDL assignment warning at bpm_input.v(172): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(211) " "Verilog HDL assignment warning at bpm_input.v(211): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(213) " "Verilog HDL assignment warning at bpm_input.v(213): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(214) " "Verilog HDL assignment warning at bpm_input.v(214): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(215) " "Verilog HDL assignment warning at bpm_input.v(215): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_input input_interface:I1\|move_input:MOVE_IN " "Elaborating entity \"move_input\" for hierarchy \"input_interface:I1\|move_input:MOVE_IN\"" {  } { { "input_interface.v" "MOVE_IN" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_interface display_interface:D1 " "Elaborating entity \"display_interface\" for hierarchy \"display_interface:D1\"" {  } { { "step_sequencer.v" "D1" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display_interface.v(48) " "Verilog HDL assignment warning at display_interface.v(48): truncated value with size 32 to match size of target (10)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 display_interface.v(49) " "Verilog HDL assignment warning at display_interface.v(49): truncated value with size 32 to match size of target (9)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(110) " "Verilog HDL assignment warning at display_interface.v(110): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(111) " "Verilog HDL assignment warning at display_interface.v(111): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(112) " "Verilog HDL assignment warning at display_interface.v(112): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(113) " "Verilog HDL assignment warning at display_interface.v(113): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display_interface.v(109) " "Verilog HDL Case Statement information at display_interface.v(109): all case item expressions in this case statement are onehot" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i display_interface.v(120) " "Verilog HDL Always Construct warning at display_interface.v(120): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763600889308 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(174) " "Verilog HDL assignment warning at display_interface.v(174): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889308 "|step_sequencer|display_interface:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display display_interface:D1\|vga_display:V1 " "Elaborating entity \"vga_display\" for hierarchy \"display_interface:D1\|vga_display:V1\"" {  } { { "display_interface.v" "V1" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_display.v(111) " "Verilog HDL assignment warning at vga_display.v(111): truncated value with size 32 to match size of target (5)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889308 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_display.v(115) " "Verilog HDL assignment warning at vga_display.v(115): truncated value with size 32 to match size of target (5)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889309 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter display_interface:D1\|vga_display:V1\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\"" {  } { { "modules/vga_adapter/vga_display.v" "VGA" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "modules/vga_adapter/vga_adapter.v" "user_input_translator" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "modules/vga_adapter/vga_adapter.v" "VideoMemory" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/grid.mif " "Parameter \"init_file\" = \"./MIF/grid.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""}  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600889316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rlm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rlm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rlm1 " "Found entity 1: altsyncram_rlm1" {  } { { "db/altsyncram_rlm1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rlm1 display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated " "Elaborating entity \"altsyncram_rlm1\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_rlm1.tdf" "decode2" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_s2a:rden_decode_b " "Elaborating entity \"decode_s2a\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_s2a:rden_decode_b\"" {  } { { "db/altsyncram_rlm1.tdf" "rden_decode_b" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_khb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_khb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_khb " "Found entity 1: mux_khb" {  } { { "db/mux_khb.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/mux_khb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_khb display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|mux_khb:mux3 " "Elaborating entity \"mux_khb\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|mux_khb:mux3\"" {  } { { "db/altsyncram_rlm1.tdf" "mux3" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "modules/vga_adapter/vga_adapter.v" "mypll" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "modules/vga_adapter/vga_pll.v" "altpll_component" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""}  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600889503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "modules/vga_adapter/vga_adapter.v" "controller" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889531 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 38 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 68 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 98 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 128 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 158 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 188 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 218 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 248 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 278 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 308 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 338 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 368 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 398 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 428 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 458 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 488 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 518 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 548 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 578 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 608 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 638 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 668 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 698 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 728 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 758 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 788 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 818 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 848 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 878 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 908 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 938 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 968 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 38 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 68 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 98 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 128 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 158 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 188 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 218 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 248 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 278 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 308 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 338 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 368 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 398 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 428 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 458 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 488 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 518 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 548 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 578 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 608 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 638 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 668 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 698 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 728 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 758 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 788 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 818 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 848 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 878 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 908 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 938 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 968 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763600889837 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763600889837 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_interface:A1\|avconf:AVC1\|Ram0 " "RAM logic \"audio_interface:A1\|avconf:AVC1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "modules/avconf/avconf.v" "Ram0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1763600890234 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1763600890234 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|loop_input:LOOP_IN\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|loop_input:LOOP_IN\|Mod0\"" {  } { { "modules/input_controllers/loop_input.v" "Mod0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|loop_input:LOOP_IN\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|loop_input:LOOP_IN\|Div0\"" {  } { { "modules/input_controllers/loop_input.v" "Div0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Mod1\"" {  } { { "modules/input_controllers/bpm_input.v" "Mod1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 215 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Div1\"" {  } { { "modules/input_controllers/bpm_input.v" "Div1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Mod0\"" {  } { { "modules/input_controllers/bpm_input.v" "Mod0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Div0\"" {  } { { "modules/input_controllers/bpm_input.v" "Div0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 213 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1763600890683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0\"" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0 " "Instantiated megafunction \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890709 ""}  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0\"" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0 " "Instantiated megafunction \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890753 ""}  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1\"" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1 " "Instantiated megafunction \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890780 ""}  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_h3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1\"" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1 " "Instantiated megafunction \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890824 ""}  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0\"" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 213 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0 " "Instantiated megafunction \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890854 ""}  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 213 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890892 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1763600891075 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "audio_interface:A1\|SCL_in audio_interface:A1\|DAC_controller:DC1\|SCL_o " "Converted the fan-out from the tri-state buffer \"audio_interface:A1\|SCL_in\" to the node \"audio_interface:A1\|DAC_controller:DC1\|SCL_o\" into an OR gate" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 48 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1763600891121 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1763600891121 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_I2C_A0 GND " "Pin \"DAC_I2C_A0\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|DAC_I2C_A0"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763600892168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763600892313 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "255 " "255 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763600893040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE241-Project/step_sequencer/output_files/step_sequencer.map.smsg " "Generated suppressed messages file D:/GitHub/ECE241-Project/step_sequencer/output_files/step_sequencer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600893263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763600893586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600893586 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763600893668 ""}  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/audio_clock_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1763600893668 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763600893688 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1763600893688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600893844 "|step_sequencer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600893844 "|step_sequencer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600893844 "|step_sequencer|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763600893844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3560 " "Implemented 3560 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "7 " "Implemented 7 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2717 " "Implemented 2717 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_RAMS" "742 " "Implemented 742 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1763600893849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763600893849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763600893887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 20:08:13 2025 " "Processing ended: Wed Nov 19 20:08:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763600893887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763600893887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763600893887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600893887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1763600894999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763600895000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 20:08:14 2025 " "Processing started: Wed Nov 19 20:08:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763600895000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1763600895000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off step_sequencer -c step_sequencer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off step_sequencer -c step_sequencer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1763600895000 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1763600895073 ""}
{ "Info" "0" "" "Project  = step_sequencer" {  } {  } 0 0 "Project  = step_sequencer" 0 0 "Fitter" 0 0 1763600895073 ""}
{ "Info" "0" "" "Revision = step_sequencer" {  } {  } 0 0 "Revision = step_sequencer" 0 0 "Fitter" 0 0 1763600895073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1763600895226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1763600895227 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "step_sequencer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"step_sequencer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763600895255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763600895284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763600895284 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763600895344 ""}  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/audio_clock_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1763600895344 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1763600895355 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763600895375 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1763600895375 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1763600895385 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1763600895705 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1763600895717 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1763600895869 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1763600895963 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 98 " "No exact pin location assignment(s) for 1 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1763600896115 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1763600902331 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1763600902780 ""} { "Info" "ICCLK_PLL_NAME" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1763600902780 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1763600902780 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 1 global CLKCTRL_G4 " "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763600903060 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 381 global CLKCTRL_G6 " "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 381 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1763600903060 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1771 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 1771 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763600903060 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 377 global CLKCTRL_G5 " "KEY\[0\]~inputCLKENA0 with 377 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1763600903060 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1763600903060 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763600903061 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "step_sequencer.sdc " "Synopsys Design Constraints File file not found: 'step_sequencer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1763600905844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1763600905844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1763600905893 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763600905981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763600905981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763600905981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763600905981 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1763600905981 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1763600906103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1763600906105 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1763600906112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1763600906668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763600906675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763600906694 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1763600906709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1763600906709 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1763600906715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1763600908293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4 DSP block " "Packed 4 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1763600908304 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "4 " "Created 4 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1763600908304 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1763600908304 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763600909934 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1763600909934 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763600909941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1763600924271 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1763600927871 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763600883212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763600883213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 20:08:03 2025 " "Processing started: Wed Nov 19 20:08:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763600883213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600883213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer " "Command: quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600883213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763600883526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763600883526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom/rom512x16.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom/rom512x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom512x16 " "Found entity 1: rom512x16" {  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "modules/vga_adapter/vga_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "modules/vga_adapter/vga_address_translator.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "modules/ps2_controller/PS2_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "modules/ps2_controller/Altera_UP_PS2_Data_In.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "modules/ps2_controller/Altera_UP_PS2_Command_Out.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "modules/input_controllers/sevenseg.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/move_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/move_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_input " "Found entity 1: move_input" {  } { { "modules/input_controllers/move_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/move_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/loop_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/loop_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_input " "Found entity 1: loop_input" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/bpm_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/bpm_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpm_input " "Found entity 1: bpm_input" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_controller/dac_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/dac_controller/dac_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_controller " "Found entity 1: DAC_controller" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888264 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkGen50MHz_781kHz " "Found entity 2: clkGen50MHz_781kHz" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/loop_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_generators/loop_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_counter " "Found entity 1: loop_counter" {  } { { "modules/audio_generators/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/loop_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/bpm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_generators/bpm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPM_counter " "Found entity 1: BPM_counter" {  } { { "modules/audio_generators/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/BPM_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888267 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator_16b_signed.v(36) " "Verilog HDL information at audio_generator_16b_signed.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763600888267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/audio_generator_16b_signed.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_16b_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator_16b_signed " "Found entity 1: audio_generator_16b_signed" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888268 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator_16b " "Found entity 2: waveform_generator_16b" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888268 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator_16b " "Found entity 3: numerically_controlled_oscillator_16b" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888268 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator_12b_unsigned.v(36) " "Verilog HDL information at audio_generator_12b_unsigned.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763600888268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/audio_generator_12b_unsigned.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_12b_unsigned.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator_12b_unsigned " "Found entity 1: audio_generator_12b_unsigned" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888269 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator_12b " "Found entity 2: waveform_generator_12b" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888269 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator_12b " "Found entity 3: numerically_controlled_oscillator_12b" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "modules/audio_controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "modules/audio_controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "modules/audio_controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "modules/audio_controller/Altera_UP_Clock_Edge.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "modules/audio_controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "modules/audio_controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "modules/audio_controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file step_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_sequencer " "Found entity 1: step_sequencer" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file input_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_interface " "Found entity 1: input_interface" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_interface " "Found entity 1: display_interface" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom/rom256x12.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom/rom256x12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom256x12 " "Found entity 1: rom256x12" {  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "step_sequencer " "Elaborating entity \"step_sequencer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763600888363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:A1 " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:A1\"" {  } { { "step_sequencer.v" "A1" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPM_counter audio_interface:A1\|BPM_counter:B1 " "Elaborating entity \"BPM_counter\" for hierarchy \"audio_interface:A1\|BPM_counter:B1\"" {  } { { "audio_interface.v" "B1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_counter audio_interface:A1\|loop_counter:L1 " "Elaborating entity \"loop_counter\" for hierarchy \"audio_interface:A1\|loop_counter:L1\"" {  } { { "audio_interface.v" "L1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(81) " "Verilog HDL assignment warning at loop_counter.v(81): truncated value with size 32 to match size of target (12)" {  } { { "modules/audio_generators/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/loop_counter.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600888389 "|step_sequencer|audio_interface:A1|loop_counter:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator_16b_signed audio_interface:A1\|audio_generator_16b_signed:A1 " "Elaborating entity \"audio_generator_16b_signed\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\"" {  } { { "audio_interface.v" "A1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_generator_16b_signed.v(43) " "Verilog HDL assignment warning at audio_generator_16b_signed.v(43): truncated value with size 32 to match size of target (16)" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600888391 "|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator_16b audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1 " "Elaborating entity \"waveform_generator_16b\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "W1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator_16b audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|numerically_controlled_oscillator_16b:N1 " "Elaborating entity \"numerically_controlled_oscillator_16b\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|numerically_controlled_oscillator_16b:N1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "N1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom512x16 audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1 " "Elaborating entity \"rom512x16\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "U1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom512x16.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine512.mif " "Parameter \"init_file\" = \"sine512.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""}  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600888422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4g1 " "Found entity 1: altsyncram_n4g1" {  } { { "db/altsyncram_n4g1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n4g1 audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\|altsyncram_n4g1:auto_generated " "Elaborating entity \"altsyncram_n4g1\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\|altsyncram_n4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator_12b_unsigned audio_interface:A1\|audio_generator_12b_unsigned:A2 " "Elaborating entity \"audio_generator_12b_unsigned\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\"" {  } { { "audio_interface.v" "A2" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 audio_generator_12b_unsigned.v(43) " "Verilog HDL assignment warning at audio_generator_12b_unsigned.v(43): truncated value with size 32 to match size of target (12)" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600888571 "|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator_12b audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1 " "Elaborating entity \"waveform_generator_12b\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "W1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator_12b audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|numerically_controlled_oscillator_12b:N1 " "Elaborating entity \"numerically_controlled_oscillator_12b\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|numerically_controlled_oscillator_12b:N1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "N1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom256x12 audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1 " "Elaborating entity \"rom256x12\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "U1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom256x12.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine256.mif " "Parameter \"init_file\" = \"sine256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""}  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600888602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4g1 " "Found entity 1: altsyncram_s4g1" {  } { { "db/altsyncram_s4g1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_s4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4g1 audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\|altsyncram_s4g1:auto_generated " "Elaborating entity \"altsyncram_s4g1\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\|altsyncram_s4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller audio_interface:A1\|Audio_Controller:AC1 " "Elaborating entity \"Audio_Controller\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\"" {  } { { "audio_interface.v" "AC1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""}  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600888822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "altpll_component" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""}  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600889243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/audio_clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf audio_interface:A1\|avconf:AVC1 " "Elaborating entity \"avconf\" for hierarchy \"audio_interface:A1\|avconf:AVC1\"" {  } { { "audio_interface.v" "AVC1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller audio_interface:A1\|avconf:AVC1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"audio_interface:A1\|avconf:AVC1\|I2C_Controller:u0\"" {  } { { "modules/avconf/avconf.v" "u0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889273 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889273 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(91) " "Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889273 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkGen50MHz_781kHz audio_interface:A1\|clkGen50MHz_781kHz:CG1 " "Elaborating entity \"clkGen50MHz_781kHz\" for hierarchy \"audio_interface:A1\|clkGen50MHz_781kHz:CG1\"" {  } { { "audio_interface.v" "CG1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_controller audio_interface:A1\|DAC_controller:DC1 " "Elaborating entity \"DAC_controller\" for hierarchy \"audio_interface:A1\|DAC_controller:DC1\"" {  } { { "audio_interface.v" "DC1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889280 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SCL_d DAC_controller.v(87) " "Verilog HDL warning at DAC_controller.v(87): object SCL_d used but never assigned" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763600889281 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stopCondition DAC_controller.v(103) " "Verilog HDL or VHDL warning at DAC_controller.v(103): object \"stopCondition\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763600889281 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startCondition DAC_controller.v(104) " "Verilog HDL or VHDL warning at DAC_controller.v(104): object \"startCondition\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763600889281 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inUPDATE DAC_controller.v(122) " "Verilog HDL or VHDL warning at DAC_controller.v(122): object \"inUPDATE\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763600889281 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(178) " "Verilog HDL Case Statement information at DAC_controller.v(178): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(188) " "Verilog HDL Case Statement information at DAC_controller.v(188): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(200) " "Verilog HDL Case Statement information at DAC_controller.v(200): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 200 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(206) " "Verilog HDL Case Statement information at DAC_controller.v(206): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 DAC_controller.v(233) " "Verilog HDL assignment warning at DAC_controller.v(233): truncated value with size 9 to match size of target (8)" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCL_d 0 DAC_controller.v(87) " "Net \"SCL_d\" at DAC_controller.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763600889283 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_interface input_interface:I1 " "Elaborating entity \"input_interface\" for hierarchy \"input_interface:I1\"" {  } { { "step_sequencer.v" "I1" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889290 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "input_interface.v(235) " "Verilog HDL Case Statement information at input_interface.v(235): all case item expressions in this case statement are onehot" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 235 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889292 "|step_sequencer|input_interface:I1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BPM input_interface.v(16) " "Output port \"BPM\" at input_interface.v(16) has no driver" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763600889292 "|step_sequencer|input_interface:I1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Loops input_interface.v(17) " "Output port \"Loops\" at input_interface.v(17) has no driver" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763600889292 "|step_sequencer|input_interface:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller input_interface:I1\|PS2_Controller:P1 " "Elaborating entity \"PS2_Controller\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\"" {  } { { "input_interface.v" "P1" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "modules/PS2_controller/PS2_Controller.v" "PS2_Data_In" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/PS2_controller/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "modules/PS2_controller/PS2_Controller.v" "PS2_Command_Out" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/PS2_controller/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_input input_interface:I1\|loop_input:LOOP_IN " "Elaborating entity \"loop_input\" for hierarchy \"input_interface:I1\|loop_input:LOOP_IN\"" {  } { { "input_interface.v" "LOOP_IN" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(108) " "Verilog HDL assignment warning at loop_input.v(108): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(126) " "Verilog HDL assignment warning at loop_input.v(126): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(139) " "Verilog HDL assignment warning at loop_input.v(139): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(179) " "Verilog HDL assignment warning at loop_input.v(179): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loop_input.v(181) " "Verilog HDL assignment warning at loop_input.v(181): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loop_input.v(182) " "Verilog HDL assignment warning at loop_input.v(182): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg input_interface:I1\|loop_input:LOOP_IN\|sevenseg:S0 " "Elaborating entity \"sevenseg\" for hierarchy \"input_interface:I1\|loop_input:LOOP_IN\|sevenseg:S0\"" {  } { { "modules/input_controllers/loop_input.v" "S0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpm_input input_interface:I1\|bpm_input:BPM_IN " "Elaborating entity \"bpm_input\" for hierarchy \"input_interface:I1\|bpm_input:BPM_IN\"" {  } { { "input_interface.v" "BPM_IN" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(118) " "Verilog HDL assignment warning at bpm_input.v(118): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(138) " "Verilog HDL assignment warning at bpm_input.v(138): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(158) " "Verilog HDL assignment warning at bpm_input.v(158): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(172) " "Verilog HDL assignment warning at bpm_input.v(172): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(211) " "Verilog HDL assignment warning at bpm_input.v(211): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(213) " "Verilog HDL assignment warning at bpm_input.v(213): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(214) " "Verilog HDL assignment warning at bpm_input.v(214): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(215) " "Verilog HDL assignment warning at bpm_input.v(215): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_input input_interface:I1\|move_input:MOVE_IN " "Elaborating entity \"move_input\" for hierarchy \"input_interface:I1\|move_input:MOVE_IN\"" {  } { { "input_interface.v" "MOVE_IN" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_interface display_interface:D1 " "Elaborating entity \"display_interface\" for hierarchy \"display_interface:D1\"" {  } { { "step_sequencer.v" "D1" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display_interface.v(48) " "Verilog HDL assignment warning at display_interface.v(48): truncated value with size 32 to match size of target (10)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 display_interface.v(49) " "Verilog HDL assignment warning at display_interface.v(49): truncated value with size 32 to match size of target (9)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(110) " "Verilog HDL assignment warning at display_interface.v(110): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(111) " "Verilog HDL assignment warning at display_interface.v(111): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(112) " "Verilog HDL assignment warning at display_interface.v(112): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(113) " "Verilog HDL assignment warning at display_interface.v(113): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display_interface.v(109) " "Verilog HDL Case Statement information at display_interface.v(109): all case item expressions in this case statement are onehot" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i display_interface.v(120) " "Verilog HDL Always Construct warning at display_interface.v(120): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763600889308 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(174) " "Verilog HDL assignment warning at display_interface.v(174): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889308 "|step_sequencer|display_interface:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display display_interface:D1\|vga_display:V1 " "Elaborating entity \"vga_display\" for hierarchy \"display_interface:D1\|vga_display:V1\"" {  } { { "display_interface.v" "V1" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_display.v(111) " "Verilog HDL assignment warning at vga_display.v(111): truncated value with size 32 to match size of target (5)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889308 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_display.v(115) " "Verilog HDL assignment warning at vga_display.v(115): truncated value with size 32 to match size of target (5)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889309 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter display_interface:D1\|vga_display:V1\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\"" {  } { { "modules/vga_adapter/vga_display.v" "VGA" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "modules/vga_adapter/vga_adapter.v" "user_input_translator" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "modules/vga_adapter/vga_adapter.v" "VideoMemory" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/grid.mif " "Parameter \"init_file\" = \"./MIF/grid.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""}  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600889316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rlm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rlm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rlm1 " "Found entity 1: altsyncram_rlm1" {  } { { "db/altsyncram_rlm1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rlm1 display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated " "Elaborating entity \"altsyncram_rlm1\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_rlm1.tdf" "decode2" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_s2a:rden_decode_b " "Elaborating entity \"decode_s2a\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_s2a:rden_decode_b\"" {  } { { "db/altsyncram_rlm1.tdf" "rden_decode_b" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_khb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_khb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_khb " "Found entity 1: mux_khb" {  } { { "db/mux_khb.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/mux_khb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_khb display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|mux_khb:mux3 " "Elaborating entity \"mux_khb\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|mux_khb:mux3\"" {  } { { "db/altsyncram_rlm1.tdf" "mux3" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "modules/vga_adapter/vga_adapter.v" "mypll" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "modules/vga_adapter/vga_pll.v" "altpll_component" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""}  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600889503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "modules/vga_adapter/vga_adapter.v" "controller" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889531 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 38 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 68 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 98 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 128 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 158 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 188 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 218 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 248 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 278 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 308 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 338 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 368 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 398 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 428 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 458 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 488 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 518 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 548 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 578 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 608 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 638 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 668 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 698 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 728 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 758 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 788 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 818 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 848 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 878 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 908 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 938 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 968 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 38 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 68 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 98 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 128 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 158 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 188 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 218 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 248 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 278 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 308 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 338 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 368 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 398 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 428 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 458 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 488 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 518 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 548 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 578 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 608 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 638 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 668 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 698 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 728 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 758 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 788 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 818 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 848 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 878 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 908 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 938 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 968 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763600889837 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763600889837 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_interface:A1\|avconf:AVC1\|Ram0 " "RAM logic \"audio_interface:A1\|avconf:AVC1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "modules/avconf/avconf.v" "Ram0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1763600890234 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1763600890234 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|loop_input:LOOP_IN\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|loop_input:LOOP_IN\|Mod0\"" {  } { { "modules/input_controllers/loop_input.v" "Mod0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|loop_input:LOOP_IN\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|loop_input:LOOP_IN\|Div0\"" {  } { { "modules/input_controllers/loop_input.v" "Div0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Mod1\"" {  } { { "modules/input_controllers/bpm_input.v" "Mod1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 215 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Div1\"" {  } { { "modules/input_controllers/bpm_input.v" "Div1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Mod0\"" {  } { { "modules/input_controllers/bpm_input.v" "Mod0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Div0\"" {  } { { "modules/input_controllers/bpm_input.v" "Div0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 213 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1763600890683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0\"" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0 " "Instantiated megafunction \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890709 ""}  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0\"" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0 " "Instantiated megafunction \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890753 ""}  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1\"" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1 " "Instantiated megafunction \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890780 ""}  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_h3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1\"" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1 " "Instantiated megafunction \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890824 ""}  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0\"" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 213 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0 " "Instantiated megafunction \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890854 ""}  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 213 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890892 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1763600891075 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "audio_interface:A1\|SCL_in audio_interface:A1\|DAC_controller:DC1\|SCL_o " "Converted the fan-out from the tri-state buffer \"audio_interface:A1\|SCL_in\" to the node \"audio_interface:A1\|DAC_controller:DC1\|SCL_o\" into an OR gate" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 48 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1763600891121 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1763600891121 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_I2C_A0 GND " "Pin \"DAC_I2C_A0\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|DAC_I2C_A0"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763600892168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763600892313 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "255 " "255 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763600893040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE241-Project/step_sequencer/output_files/step_sequencer.map.smsg " "Generated suppressed messages file D:/GitHub/ECE241-Project/step_sequencer/output_files/step_sequencer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600893263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763600893586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600893586 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763600893668 ""}  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/audio_clock_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1763600893668 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763600893688 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1763600893688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600893844 "|step_sequencer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600893844 "|step_sequencer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600893844 "|step_sequencer|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763600893844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3560 " "Implemented 3560 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "7 " "Implemented 7 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2717 " "Implemented 2717 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_RAMS" "742 " "Implemented 742 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1763600893849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763600893849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763600893887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 20:08:13 2025 " "Processing ended: Wed Nov 19 20:08:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763600893887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763600893887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763600893887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600893887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1763600895226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1763600895227 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "step_sequencer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"step_sequencer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763600895255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763600895284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763600895284 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763600895344 ""}  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/audio_clock_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1763600895344 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1763600895355 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763600895375 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1763600895375 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1763600895385 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1763600895705 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1763600895717 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1763600895869 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1763600895963 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 98 " "No exact pin location assignment(s) for 1 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1763600896115 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1763600902331 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1763600902780 ""} { "Info" "ICCLK_PLL_NAME" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1763600902780 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1763600902780 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 1 global CLKCTRL_G4 " "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763600903060 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 381 global CLKCTRL_G6 " "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 381 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1763600903060 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1771 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 1771 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763600903060 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 377 global CLKCTRL_G5 " "KEY\[0\]~inputCLKENA0 with 377 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1763600903060 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1763600903060 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763600903061 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "step_sequencer.sdc " "Synopsys Design Constraints File file not found: 'step_sequencer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1763600905844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1763600905844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1763600905893 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763600905981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763600905981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763600905981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763600905981 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1763600905981 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1763600906103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1763600906105 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1763600906112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1763600906668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763600906675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763600906694 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1763600906709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1763600906709 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1763600906715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1763600908293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4 DSP block " "Packed 4 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1763600908304 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "4 " "Created 4 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1763600908304 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1763600908304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:09 " "Fitter placement preparation operations ending: elapsed time is 00:01:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763600994110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763600883212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763600883213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 20:08:03 2025 " "Processing started: Wed Nov 19 20:08:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763600883213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600883213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer " "Command: quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600883213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763600883526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763600883526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom/rom512x16.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom/rom512x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom512x16 " "Found entity 1: rom512x16" {  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "modules/vga_adapter/vga_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "modules/vga_adapter/vga_address_translator.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "modules/ps2_controller/PS2_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "modules/ps2_controller/Altera_UP_PS2_Data_In.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "modules/ps2_controller/Altera_UP_PS2_Command_Out.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "modules/input_controllers/sevenseg.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/move_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/move_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_input " "Found entity 1: move_input" {  } { { "modules/input_controllers/move_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/move_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/loop_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/loop_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_input " "Found entity 1: loop_input" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/bpm_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/bpm_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpm_input " "Found entity 1: bpm_input" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_controller/dac_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/dac_controller/dac_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_controller " "Found entity 1: DAC_controller" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888264 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkGen50MHz_781kHz " "Found entity 2: clkGen50MHz_781kHz" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/loop_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_generators/loop_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_counter " "Found entity 1: loop_counter" {  } { { "modules/audio_generators/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/loop_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/bpm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_generators/bpm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPM_counter " "Found entity 1: BPM_counter" {  } { { "modules/audio_generators/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/BPM_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888267 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator_16b_signed.v(36) " "Verilog HDL information at audio_generator_16b_signed.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763600888267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/audio_generator_16b_signed.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_16b_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator_16b_signed " "Found entity 1: audio_generator_16b_signed" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888268 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator_16b " "Found entity 2: waveform_generator_16b" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888268 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator_16b " "Found entity 3: numerically_controlled_oscillator_16b" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888268 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator_12b_unsigned.v(36) " "Verilog HDL information at audio_generator_12b_unsigned.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763600888268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/audio_generator_12b_unsigned.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_12b_unsigned.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator_12b_unsigned " "Found entity 1: audio_generator_12b_unsigned" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888269 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator_12b " "Found entity 2: waveform_generator_12b" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888269 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator_12b " "Found entity 3: numerically_controlled_oscillator_12b" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "modules/audio_controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "modules/audio_controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "modules/audio_controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "modules/audio_controller/Altera_UP_Clock_Edge.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "modules/audio_controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "modules/audio_controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "modules/audio_controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file step_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_sequencer " "Found entity 1: step_sequencer" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file input_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_interface " "Found entity 1: input_interface" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_interface " "Found entity 1: display_interface" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom/rom256x12.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom/rom256x12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom256x12 " "Found entity 1: rom256x12" {  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "step_sequencer " "Elaborating entity \"step_sequencer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763600888363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:A1 " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:A1\"" {  } { { "step_sequencer.v" "A1" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPM_counter audio_interface:A1\|BPM_counter:B1 " "Elaborating entity \"BPM_counter\" for hierarchy \"audio_interface:A1\|BPM_counter:B1\"" {  } { { "audio_interface.v" "B1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_counter audio_interface:A1\|loop_counter:L1 " "Elaborating entity \"loop_counter\" for hierarchy \"audio_interface:A1\|loop_counter:L1\"" {  } { { "audio_interface.v" "L1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(81) " "Verilog HDL assignment warning at loop_counter.v(81): truncated value with size 32 to match size of target (12)" {  } { { "modules/audio_generators/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/loop_counter.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600888389 "|step_sequencer|audio_interface:A1|loop_counter:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator_16b_signed audio_interface:A1\|audio_generator_16b_signed:A1 " "Elaborating entity \"audio_generator_16b_signed\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\"" {  } { { "audio_interface.v" "A1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_generator_16b_signed.v(43) " "Verilog HDL assignment warning at audio_generator_16b_signed.v(43): truncated value with size 32 to match size of target (16)" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600888391 "|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator_16b audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1 " "Elaborating entity \"waveform_generator_16b\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "W1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator_16b audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|numerically_controlled_oscillator_16b:N1 " "Elaborating entity \"numerically_controlled_oscillator_16b\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|numerically_controlled_oscillator_16b:N1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "N1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom512x16 audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1 " "Elaborating entity \"rom512x16\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "U1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom512x16.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine512.mif " "Parameter \"init_file\" = \"sine512.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888422 ""}  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600888422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4g1 " "Found entity 1: altsyncram_n4g1" {  } { { "db/altsyncram_n4g1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n4g1 audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\|altsyncram_n4g1:auto_generated " "Elaborating entity \"altsyncram_n4g1\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\|altsyncram_n4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator_12b_unsigned audio_interface:A1\|audio_generator_12b_unsigned:A2 " "Elaborating entity \"audio_generator_12b_unsigned\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\"" {  } { { "audio_interface.v" "A2" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 audio_generator_12b_unsigned.v(43) " "Verilog HDL assignment warning at audio_generator_12b_unsigned.v(43): truncated value with size 32 to match size of target (12)" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600888571 "|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator_12b audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1 " "Elaborating entity \"waveform_generator_12b\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "W1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator_12b audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|numerically_controlled_oscillator_12b:N1 " "Elaborating entity \"numerically_controlled_oscillator_12b\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|numerically_controlled_oscillator_12b:N1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "N1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom256x12 audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1 " "Elaborating entity \"rom256x12\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "U1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom256x12.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine256.mif " "Parameter \"init_file\" = \"sine256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888602 ""}  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600888602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4g1 " "Found entity 1: altsyncram_s4g1" {  } { { "db/altsyncram_s4g1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_s4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4g1 audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\|altsyncram_s4g1:auto_generated " "Elaborating entity \"altsyncram_s4g1\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\|altsyncram_s4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller audio_interface:A1\|Audio_Controller:AC1 " "Elaborating entity \"Audio_Controller\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\"" {  } { { "audio_interface.v" "AC1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600888822 ""}  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600888822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600888983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600888983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600888984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "altpll_component" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889243 ""}  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600889243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/audio_clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf audio_interface:A1\|avconf:AVC1 " "Elaborating entity \"avconf\" for hierarchy \"audio_interface:A1\|avconf:AVC1\"" {  } { { "audio_interface.v" "AVC1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller audio_interface:A1\|avconf:AVC1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"audio_interface:A1\|avconf:AVC1\|I2C_Controller:u0\"" {  } { { "modules/avconf/avconf.v" "u0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889273 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889273 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(91) " "Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889273 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkGen50MHz_781kHz audio_interface:A1\|clkGen50MHz_781kHz:CG1 " "Elaborating entity \"clkGen50MHz_781kHz\" for hierarchy \"audio_interface:A1\|clkGen50MHz_781kHz:CG1\"" {  } { { "audio_interface.v" "CG1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_controller audio_interface:A1\|DAC_controller:DC1 " "Elaborating entity \"DAC_controller\" for hierarchy \"audio_interface:A1\|DAC_controller:DC1\"" {  } { { "audio_interface.v" "DC1" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889280 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SCL_d DAC_controller.v(87) " "Verilog HDL warning at DAC_controller.v(87): object SCL_d used but never assigned" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763600889281 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stopCondition DAC_controller.v(103) " "Verilog HDL or VHDL warning at DAC_controller.v(103): object \"stopCondition\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763600889281 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startCondition DAC_controller.v(104) " "Verilog HDL or VHDL warning at DAC_controller.v(104): object \"startCondition\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763600889281 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inUPDATE DAC_controller.v(122) " "Verilog HDL or VHDL warning at DAC_controller.v(122): object \"inUPDATE\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763600889281 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(178) " "Verilog HDL Case Statement information at DAC_controller.v(178): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(188) " "Verilog HDL Case Statement information at DAC_controller.v(188): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(200) " "Verilog HDL Case Statement information at DAC_controller.v(200): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 200 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(206) " "Verilog HDL Case Statement information at DAC_controller.v(206): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 DAC_controller.v(233) " "Verilog HDL assignment warning at DAC_controller.v(233): truncated value with size 9 to match size of target (8)" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889282 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCL_d 0 DAC_controller.v(87) " "Net \"SCL_d\" at DAC_controller.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763600889283 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_interface input_interface:I1 " "Elaborating entity \"input_interface\" for hierarchy \"input_interface:I1\"" {  } { { "step_sequencer.v" "I1" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889290 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "input_interface.v(235) " "Verilog HDL Case Statement information at input_interface.v(235): all case item expressions in this case statement are onehot" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 235 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889292 "|step_sequencer|input_interface:I1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BPM input_interface.v(16) " "Output port \"BPM\" at input_interface.v(16) has no driver" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763600889292 "|step_sequencer|input_interface:I1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Loops input_interface.v(17) " "Output port \"Loops\" at input_interface.v(17) has no driver" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763600889292 "|step_sequencer|input_interface:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller input_interface:I1\|PS2_Controller:P1 " "Elaborating entity \"PS2_Controller\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\"" {  } { { "input_interface.v" "P1" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "modules/PS2_controller/PS2_Controller.v" "PS2_Data_In" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/PS2_controller/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "modules/PS2_controller/PS2_Controller.v" "PS2_Command_Out" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/PS2_controller/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_input input_interface:I1\|loop_input:LOOP_IN " "Elaborating entity \"loop_input\" for hierarchy \"input_interface:I1\|loop_input:LOOP_IN\"" {  } { { "input_interface.v" "LOOP_IN" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(108) " "Verilog HDL assignment warning at loop_input.v(108): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(126) " "Verilog HDL assignment warning at loop_input.v(126): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(139) " "Verilog HDL assignment warning at loop_input.v(139): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(179) " "Verilog HDL assignment warning at loop_input.v(179): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loop_input.v(181) " "Verilog HDL assignment warning at loop_input.v(181): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loop_input.v(182) " "Verilog HDL assignment warning at loop_input.v(182): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg input_interface:I1\|loop_input:LOOP_IN\|sevenseg:S0 " "Elaborating entity \"sevenseg\" for hierarchy \"input_interface:I1\|loop_input:LOOP_IN\|sevenseg:S0\"" {  } { { "modules/input_controllers/loop_input.v" "S0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpm_input input_interface:I1\|bpm_input:BPM_IN " "Elaborating entity \"bpm_input\" for hierarchy \"input_interface:I1\|bpm_input:BPM_IN\"" {  } { { "input_interface.v" "BPM_IN" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(118) " "Verilog HDL assignment warning at bpm_input.v(118): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(138) " "Verilog HDL assignment warning at bpm_input.v(138): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(158) " "Verilog HDL assignment warning at bpm_input.v(158): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(172) " "Verilog HDL assignment warning at bpm_input.v(172): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(211) " "Verilog HDL assignment warning at bpm_input.v(211): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(213) " "Verilog HDL assignment warning at bpm_input.v(213): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(214) " "Verilog HDL assignment warning at bpm_input.v(214): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(215) " "Verilog HDL assignment warning at bpm_input.v(215): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889304 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_input input_interface:I1\|move_input:MOVE_IN " "Elaborating entity \"move_input\" for hierarchy \"input_interface:I1\|move_input:MOVE_IN\"" {  } { { "input_interface.v" "MOVE_IN" { Text "D:/GitHub/ECE241-Project/step_sequencer/input_interface.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_interface display_interface:D1 " "Elaborating entity \"display_interface\" for hierarchy \"display_interface:D1\"" {  } { { "step_sequencer.v" "D1" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display_interface.v(48) " "Verilog HDL assignment warning at display_interface.v(48): truncated value with size 32 to match size of target (10)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 display_interface.v(49) " "Verilog HDL assignment warning at display_interface.v(49): truncated value with size 32 to match size of target (9)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(110) " "Verilog HDL assignment warning at display_interface.v(110): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(111) " "Verilog HDL assignment warning at display_interface.v(111): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(112) " "Verilog HDL assignment warning at display_interface.v(112): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(113) " "Verilog HDL assignment warning at display_interface.v(113): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display_interface.v(109) " "Verilog HDL Case Statement information at display_interface.v(109): all case item expressions in this case statement are onehot" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763600889307 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i display_interface.v(120) " "Verilog HDL Always Construct warning at display_interface.v(120): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763600889308 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(174) " "Verilog HDL assignment warning at display_interface.v(174): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889308 "|step_sequencer|display_interface:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display display_interface:D1\|vga_display:V1 " "Elaborating entity \"vga_display\" for hierarchy \"display_interface:D1\|vga_display:V1\"" {  } { { "display_interface.v" "V1" { Text "D:/GitHub/ECE241-Project/step_sequencer/display_interface.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_display.v(111) " "Verilog HDL assignment warning at vga_display.v(111): truncated value with size 32 to match size of target (5)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889308 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_display.v(115) " "Verilog HDL assignment warning at vga_display.v(115): truncated value with size 32 to match size of target (5)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763600889309 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter display_interface:D1\|vga_display:V1\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\"" {  } { { "modules/vga_adapter/vga_display.v" "VGA" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "modules/vga_adapter/vga_adapter.v" "user_input_translator" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "modules/vga_adapter/vga_adapter.v" "VideoMemory" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/grid.mif " "Parameter \"init_file\" = \"./MIF/grid.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889316 ""}  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600889316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rlm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rlm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rlm1 " "Found entity 1: altsyncram_rlm1" {  } { { "db/altsyncram_rlm1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rlm1 display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated " "Elaborating entity \"altsyncram_rlm1\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_rlm1.tdf" "decode2" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_s2a:rden_decode_b " "Elaborating entity \"decode_s2a\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|decode_s2a:rden_decode_b\"" {  } { { "db/altsyncram_rlm1.tdf" "rden_decode_b" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_khb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_khb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_khb " "Found entity 1: mux_khb" {  } { { "db/mux_khb.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/mux_khb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_khb display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|mux_khb:mux3 " "Elaborating entity \"mux_khb\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_rlm1:auto_generated\|mux_khb:mux3\"" {  } { { "db/altsyncram_rlm1.tdf" "mux3" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "modules/vga_adapter/vga_adapter.v" "mypll" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "modules/vga_adapter/vga_pll.v" "altpll_component" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600889503 ""}  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600889503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600889529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600889529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "modules/vga_adapter/vga_adapter.v" "controller" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600889531 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 38 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 68 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 98 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 128 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 158 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 188 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 218 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 248 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 278 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 308 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 338 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 368 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 398 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 428 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 458 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 488 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 518 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 548 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 578 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 608 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 638 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 668 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 698 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 728 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 758 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 788 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 818 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 848 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 878 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 908 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 938 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 968 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 38 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 68 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 98 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 128 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 158 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 188 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 218 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 248 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 278 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 308 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 338 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 368 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 398 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 428 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 458 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 488 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 518 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 548 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 578 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 608 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 638 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 668 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 698 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 728 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 758 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 788 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 818 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 848 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 878 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 908 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 938 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf" 968 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 146 0 0 } } { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600889837 "|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763600889837 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763600889837 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_interface:A1\|avconf:AVC1\|Ram0 " "RAM logic \"audio_interface:A1\|avconf:AVC1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "modules/avconf/avconf.v" "Ram0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1763600890234 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1763600890234 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|loop_input:LOOP_IN\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|loop_input:LOOP_IN\|Mod0\"" {  } { { "modules/input_controllers/loop_input.v" "Mod0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|loop_input:LOOP_IN\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|loop_input:LOOP_IN\|Div0\"" {  } { { "modules/input_controllers/loop_input.v" "Div0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Mod1\"" {  } { { "modules/input_controllers/bpm_input.v" "Mod1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 215 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Div1\"" {  } { { "modules/input_controllers/bpm_input.v" "Div1" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Mod0\"" {  } { { "modules/input_controllers/bpm_input.v" "Mod0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "input_interface:I1\|bpm_input:BPM_IN\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"input_interface:I1\|bpm_input:BPM_IN\|Div0\"" {  } { { "modules/input_controllers/bpm_input.v" "Div0" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 213 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600890683 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1763600890683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0\"" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0 " "Instantiated megafunction \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890709 ""}  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0\"" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0 " "Instantiated megafunction \"input_interface:I1\|loop_input:LOOP_IN\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890753 ""}  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1\"" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1 " "Instantiated megafunction \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890780 ""}  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_h3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1\"" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1 " "Instantiated megafunction \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890824 ""}  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 214 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0\"" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 213 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600890854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0 " "Instantiated megafunction \"input_interface:I1\|bpm_input:BPM_IN\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763600890854 ""}  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v" 213 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763600890854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763600890892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600890892 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1763600891075 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "audio_interface:A1\|SCL_in audio_interface:A1\|DAC_controller:DC1\|SCL_o " "Converted the fan-out from the tri-state buffer \"audio_interface:A1\|SCL_in\" to the node \"audio_interface:A1\|DAC_controller:DC1\|SCL_o\" into an OR gate" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v" 48 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1763600891121 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1763600891121 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_I2C_A0 GND " "Pin \"DAC_I2C_A0\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|DAC_I2C_A0"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763600892168 "|step_sequencer|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763600892168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763600892313 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "255 " "255 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763600893040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE241-Project/step_sequencer/output_files/step_sequencer.map.smsg " "Generated suppressed messages file D:/GitHub/ECE241-Project/step_sequencer/output_files/step_sequencer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600893263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763600893586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763600893586 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763600893668 ""}  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/audio_clock_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1763600893668 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763600893688 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1763600893688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600893844 "|step_sequencer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600893844 "|step_sequencer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763600893844 "|step_sequencer|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763600893844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3560 " "Implemented 3560 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "7 " "Implemented 7 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2717 " "Implemented 2717 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_RAMS" "742 " "Implemented 742 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1763600893849 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1763600893849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763600893849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763600893887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 20:08:13 2025 " "Processing ended: Wed Nov 19 20:08:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763600893887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763600893887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763600893887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763600893887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1763600895226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1763600895227 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "step_sequencer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"step_sequencer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763600895255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763600895284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763600895284 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763600895344 ""}  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/audio_clock_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1763600895344 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1763600895355 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763600895375 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/GitHub/ECE241-Project/step_sequencer/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1763600895375 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1763600895385 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1763600895705 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1763600895717 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1763600895869 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1763600895963 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 98 " "No exact pin location assignment(s) for 1 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1763600896115 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1763600902331 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1763600902780 ""} { "Info" "ICCLK_PLL_NAME" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1763600902780 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1763600902780 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 1 global CLKCTRL_G4 " "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763600903060 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 381 global CLKCTRL_G6 " "display_interface:D1\|vga_display:V1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 381 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1763600903060 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1771 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 1771 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763600903060 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 377 global CLKCTRL_G5 " "KEY\[0\]~inputCLKENA0 with 377 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1763600903060 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1763600903060 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1763600903060 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763600903061 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "step_sequencer.sdc " "Synopsys Design Constraints File file not found: 'step_sequencer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1763600905844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1763600905844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1763600905893 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763600905981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763600905981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763600905981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763600905981 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1763600905981 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1763600906103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1763600906105 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1763600906112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1763600906668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763600906675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763600906694 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1763600906709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1763600906709 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1763600906715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1763600908293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4 DSP block " "Packed 4 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1763600908304 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "4 " "Created 4 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1763600908304 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1763600908304 ""}
