// Seed: 2429512647
module module_0 ();
  wire id_1;
  assign module_2.id_4 = 0;
  wire id_2;
endmodule
module module_1 ();
  logic id_1;
  parameter id_2 = 1;
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd46,
    parameter id_8 = 32'd74
) (
    output tri1 id_0,
    output tri0 id_1,
    input wand id_2,
    input wor _id_3,
    input wor id_4,
    output wor id_5,
    output supply1 id_6,
    input tri id_7,
    input wor _id_8,
    output tri0 id_9,
    input wire id_10,
    input wor id_11,
    output tri id_12,
    output wand id_13,
    output tri id_14,
    input supply1 id_15,
    output wor id_16
);
  module_0 modCall_1 ();
  assign id_0 = ~id_15;
  assign id_9 = id_11;
  assign id_6 = (id_10);
  logic [1 : -1] id_18;
  wire id_19;
  wire id_20;
  wire [id_3 : id_8] id_21;
endmodule
