#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 15 14:17:48 2025
# Process ID: 30696
# Current directory: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15716 C:\Users\ASUS TUF\Documents\Vivado\Nano_Alts\Level1\Lab10.xpr
# Log file: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/vivado.log
# Journal file: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 889.996 ; gain = 168.195
update_compile_order -fileset sources_1
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_0 -dir {c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/ip}
set_property -dict [list CONFIG.Implementation {DSP48} CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {4} CONFIG.B_Width {4} CONFIG.Add_Mode {Add_Subtract} CONFIG.Latency {0} CONFIG.CE {false} CONFIG.C_In {true} CONFIG.C_Out {true} CONFIG.Out_Width {4} CONFIG.B_Value {0000}] [get_ips c_addsub_0]
generate_target {instantiation_template} [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_0'...
generate_target all [get_files  {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_addsub_0'...
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
launch_runs -jobs 8 c_addsub_0_synth_1
[Thu May 15 14:21:39 2025] Launched c_addsub_0_synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.runs/c_addsub_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -directory {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.ip_user_files} -ipstatic_source_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.cache/compile_simlib/questa} {riviera=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Comp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Comp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/AU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Computer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Computer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Decoder_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Display_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Display_Driver
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Load_Selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Load_Selector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/MUX2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/MUX8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/PC_Inc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_Inc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Register_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Register_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sim_1/new/Test_Comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Comp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1583b26344940f9b507640dfaa62bca --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L secureip -L xpm --snapshot Test_Comp_behav xil_defaultlib.Test_Comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2666] formal port c_in has no actual or default value [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd:64]
ERROR: [VRFC 10-2666] formal port reg_sel has no actual or default value [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Computer.vhd:7]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_comp in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 956.914 ; gain = 4.465
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 15:30:00 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 15:32:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 15 15:32:50 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.runs/impl_1/runme.log
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
[Thu May 15 15:34:36 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.runs/synth_1/runme.log
[Thu May 15 15:34:36 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.runs/impl_1/runme.log
save_project_as Exp {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp} -force
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 15:48:54 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 15 15:49:32 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1425.352 ; gain = 433.461
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 1436.672 ; gain = 7.941
set_property -dict [list CONFIG.C_In {false}] [get_ips c_addsub_0]
generate_target all [get_files  {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_addsub_0'...
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -no_script -sync -force -quiet
reset_run c_addsub_0_synth_1
launch_runs -jobs 8 c_addsub_0_synth_1
[Thu May 15 15:51:26 2025] Launched c_addsub_0_synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.runs/c_addsub_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -directory {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.ip_user_files} -ipstatic_source_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.cache/compile_simlib/questa} {riviera=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 15:52:01 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 15 15:52:30 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 15 15:53:52 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 15 15:56:26 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.runs/synth_1/runme.log
[Thu May 15 15:56:26 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 15 15:56:59 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.runs/synth_1/runme.log
[Thu May 15 15:56:59 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 15 16:06:43 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.runs/synth_1/runme.log
[Thu May 15 16:06:43 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Exp/Exp.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 15 16:58:53 2025...
