From 7c5d155e96e5052d3dbd68aeb53b5a3eafd75bd3 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Oliver=20St=C3=A4bler?= <oliver.staebler@bytesatwork.ch>
Date: Wed, 28 Aug 2019 08:54:36 +0200
Subject: [PATCH] arm: dts: stm32mp157c-bytedevkit: Enable 1gb ethernet

---
 arch/arm/boot/dts/stm32mp157c-bytedevkit.dts | 8 +++++++-
 1 file changed, 7 insertions(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/stm32mp157c-bytedevkit.dts b/arch/arm/boot/dts/stm32mp157c-bytedevkit.dts
index 9ef30933a11a..e6d2f58ef3d0 100644
--- a/arch/arm/boot/dts/stm32mp157c-bytedevkit.dts
+++ b/arch/arm/boot/dts/stm32mp157c-bytedevkit.dts
@@ -6,6 +6,7 @@
 /dts-v1/;
 
 #include "stm32mp157c-byteengine-m5.dtsi"
+#include <dt-bindings/net/ti-dp83867.h>
 
 / {
 	model = "byteDEVKIT";
@@ -200,7 +201,7 @@
 	phy-mode = "rgmii";
 	phy-handle = <&phy0>;
 	st,eth_clk_sel = <1>;
-	max-speed = <100>;
+	max-speed = <1000>;
 	clock-names = "stmmaceth", "mac-clk-tx", "mac-clk-rx", "eth-ck", "syscfg-clk", "ethstp";
 	clocks = <&rcc ETHMAC>,<&rcc ETHTX>,<&rcc ETHRX>,<&rcc ETHCK_K>,<&rcc SYSCFG>,<&rcc ETHSTP>;
 
@@ -210,6 +211,11 @@
 		compatible = "snps,dwmac-mdio";
 		phy0: ethernet-phy@0 {
 			reg = <0>;
+			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
+			ti,tx-internal-delay = <DP83867_RGMIIDCTL_250_PS>;
+			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
+			ti,min-output-impedance;
+			ti,dp83867-rxctrl-strap-quirk;
 		};
 	};
 };
-- 
2.21.0

