#include <stdio.h>
#include <fstream>
#include <string>
#include <vector>

using namespace std;

////////////////////////////////////////////////////////////////////
// constants and structures

// constants for our processor definition (sizes are in words)
#define WORD_SIZE     2
#define DATA_SIZE     1024
#define CODE_SIZE     1024
#define REGISTERS			16

// number of bytes to print on a line
#define LINE_LENGTH		32

// our filled illegal instruction
#define MEM_FILLER    0xFF

// don't allow for more than 1000000 branches
#define BRANCH_LIMIT  1000000

// define the size of our fully associative cache
#define BLOCK_SIZE    8
#define CACHE_SIZE    8
#define TAG_SIZE      (WORD_SIZE*8 - (BLOCK_SIZE >> 1))
#define OFFSET_SIZE   (WORD_SIZE*8 - TAG_SIZE)
#define OFFSET_MASK   (BLOCK_SIZE - 1)

// our opcodes are nicely incremental
enum OPCODES
{
  ADD_OPCODE,
  SUB_OPCODE,
  AND_OPCODE,
  OR_OPCODE,
  XOR_OPCODE,
  MOVE_OPCODE,
  SHIFT_OPCODE,
  BRANCH_OPCODE,
  NUM_OPCODES
};

typedef enum OPCODES Opcode;

// We have specific phases that we use to execute each instruction.
// We use this to run through a simple state machine that always advances to the
// next state and then cycles back to the beginning.
enum PHASES
{
  FETCH_INSTR,
  DECODE_INSTR,
  CALCULATE_EA,
  FETCH_OPERANDS,
  EXECUTE_INSTR,
  WRITE_BACK,
  NUM_PHASES,
  // the following are error return codes that the state machine may return
  ILLEGAL_OPCODE,    // indicates that we can't execute anymore instructions
  INFINITE_LOOP,     // indicates that we think we have an infinite loop
  ILLEGAL_ADDRESS,   // inidates that we have an memory location that's out of range
};

typedef enum PHASES Phase;


// Models a single cache line for a fully associative cache with LRU replacement
struct CACHE_ENTRY {
  unsigned int  valid : 1;
  unsigned int  dirty : 1;
  unsigned int  age   : OFFSET_SIZE+1; // incremented every time an entry is replaced
  unsigned int  tag   : TAG_SIZE;
  unsigned char data[BLOCK_SIZE][WORD_SIZE];
};

typedef struct CACHE_ENTRY CacheEntry;


// We use a structure to maintain our current state. This allows for the information
// to be easily passed around.
struct STATE
{
  // internal registers used for system operation
  // note that these are all 16-bit meaning that all memory accesses will by 16-bit
  unsigned short PC;
  unsigned short MDR;
  unsigned short MAR;
  // making the IR a 2 byte array makes extracting the bits easier...
  // note that this could be done with a union or bit fields on a short
  unsigned char IR[2];

  // the current instruction and its operand's EA, would be encoded in the CU's control logic
  Opcode				 opcode;
  unsigned char  mode;          // the "addressing mode" for the current opcode
  // stores the actual operand data that we will manipulate
  // x and y are the ALU inputs and z is the output
  unsigned short ALU_x;
  unsigned short ALU_y;
  unsigned short ALU_z;
};

typedef struct STATE State;

// standard function pointer to run our control unit state machine
typedef Phase (*process_phase)(void);


////////////////////////////////////////////////////////////////////
// prototypes
Phase fetch_instr( void );
Phase decode_instr( void );
Phase calculate_ea( void );
Phase fetch_operands( void );
Phase execute_instr( void );
Phase write_back( void );


////////////////////////////////////////////////////////////////////
// local variables

// track stats on cache hits/misses
static int cache_hits = 0;
static int cache_misses = 0;

// a count of branches so we can stop processing if we get an infinite loop
static int branch_count = 0;

// memory for our code and data, using our word size for a second dimension to make accessing bytes easier
static unsigned char code[CODE_SIZE][WORD_SIZE];
static unsigned char data[DATA_SIZE][WORD_SIZE];

// our general purpose registers
// NOTE: we let the registers match the host endianness so that the operations are easier -- all mapping occurs at the MDR
static unsigned short registers[REGISTERS];

// our fully-associative cache. 
static CacheEntry cache[CACHE_SIZE];

// tracks what we're currently doing
static State state;

// A list of handlers to process each state. Provides for a nice simple
// state machine loop and is easily extended without using a huge
// switch statement.
static process_phase control_unit[NUM_PHASES] =
{
  fetch_instr, decode_instr, calculate_ea, fetch_operands, execute_instr, write_back
};


//////////////////////////////////////////////////////////////////////////
// state processing routines -- note that they all have the same prototype


// pulls a literal value from the 2nd operand of the current instruction
char extract_literal()
{
  char value = (state.IR[1] & 0x3F);

  // sign extend if negative
  if ( value & 0x20 )
    value |= 0xC0;

  return( value );
}


// simply pulls the instruction from code memory, verifying the address first
Phase fetch_instr( void )
{
  Phase rc = DECODE_INSTR;

  // make sure it's in range
  if ( state.PC < CODE_SIZE )
  {
    // using the MAR/MDR seems really weird here since you can just use the PC to index code[]
    // but, we have to do it the way the CPU would handle things...
    state.MAR = state.PC;
    state.MDR = code[state.MAR][0];
    state.MDR <<= 8;
    state.MDR |= code[state.MAR][1];

    state.IR[0] = (unsigned char)(state.MDR >> 8);
    state.IR[1] = (unsigned char)(state.MDR & 0x00ff);
  }
  else
    rc = ILLEGAL_ADDRESS;
  
  return( rc );
}


// pulls the opcode and addressing mode and verifies that the instruction is valid.
// uses the instruction characterization to decide where to go next.
Phase decode_instr( void )
{
  Phase rc = FETCH_OPERANDS;

  state.opcode = (Opcode)(state.IR[0] >> 5);

  // get the mode and mask it so we don't have to worry about higher bits in our tests
  state.mode = state.IR[0] >> 2;
  state.mode &= 0x07;

  // validate the instruction before continuing
  switch( state.opcode )
  {
    // valid modes are 000b and 001b
    case ADD_OPCODE:
    case SUB_OPCODE:
    case AND_OPCODE:
    case OR_OPCODE:
    case XOR_OPCODE:
    case SHIFT_OPCODE:
      if ( state.mode > 1 )
        rc = ILLEGAL_OPCODE;
      break;

    // invalid mode if the second bit is set
    case MOVE_OPCODE:
      if ( state.mode & 0x02 )
        rc = ILLEGAL_OPCODE;
      else
        rc = CALCULATE_EA;
      break;

    // invalid mode if all 3 bits are set
    case BRANCH_OPCODE:
      if ( state.mode == 0x07 )
        rc = ILLEGAL_OPCODE;
      break;

    // all other opcode values are invalid  
    default:
      rc = ILLEGAL_OPCODE;
      break;
  }
  
  return( rc );
}

static unsigned char get_reg1()
{
  unsigned char reg1 = 0xFF;
  reg1 = ((state.IR[0]&0x03)<<2) | (state.IR[1]>>6);
  reg1 &= 0x0F;
  
  return reg1;
  
}
// effective address calculations are only required if we have to access memory
// with the address placed in the MAR
Phase calculate_ea( void )
{
  Phase rc = FETCH_OPERANDS;
  unsigned char reg = 0xFF;
  
  // the first operand has our memory address
  if ( state.mode & 0x04 )
  {
    reg = get_reg1();
  }
  
  // the second operand has our memory address
  else if ( state.mode & 0x01 )
  {
    reg = state.IR[1] >> 2;
    reg &= 0x0F;
  }

  // load the address if we have a valid register
  if ( reg != 0xFF )
  {
    state.MAR = registers[reg];
  }
  
  return( rc );
}

// returns the index of the cache line on which the target block is found.
// The LRU-ness of the cache is in this function. While scanning for a block to replace,
// the age of each line is incremented, and the highest is chosen.
int ensure_block_is_cached( void )
{
  int i, age, max_age, target;
  unsigned short tag, base_addr, offset, this_addr;
  bool found = false;
  // Target address is in state.MAR.
  // First, look for a valid match in the cache.
  tag       = state.MAR >> OFFSET_SIZE; // 12345678 -> 12345
  offset    = state.MAR & OFFSET_MASK;  // 678
  base_addr = tag << OFFSET_SIZE;       // 12345000

  for (i=0; i<CACHE_SIZE; ++i) {
    if (tag == cache[i].tag) {
      // We have a match.
      found = true;
      target = i;
      break;
    }
  }

  if (found) {
    ++cache_hits;
    if (cache[target].valid == 1) {
      // looks good. Nothing to do.
    } else {
      // right block, but invalid (somehow...). refresh it.
      for (i=0; i<BLOCK_SIZE; ++i) {
        cache[target].data[i][0] = data[base_addr + i][0];
        cache[target].data[i][1] = data[base_addr + i][1];
      }
      cache[target].valid = 1;
    }
  } else {
    ++cache_misses;
    // Ok, so we didn't find this data in the cache. Choose an entry to evict.
    max_age = 0;
    for (i=0; i<CACHE_SIZE; ++i) {
      age = cache[i].age++; // Increment after... we want to age entries when another is replaced.
      if (age >= max_age) {
        max_age = age;
        target  = i;
      }
    }
   
    if (cache[target].dirty == 1) {
      // write it back to memory, then proceed.
      for (i=0; i<BLOCK_SIZE; ++i) {
        this_addr = (cache[target].tag << OFFSET_SIZE) + i;
        data[this_addr][0] = cache[target].data[i][0];
        data[this_addr][1] = cache[target].data[i][1];
      }
      cache[target].dirty = 0;
    }
   
    // Replace the entry
    cache[target].dirty = 0;
    cache[target].age   = 0;
    for (i=0; i<BLOCK_SIZE; ++i) {
      cache[target].data[i][0] = data[base_addr + i][0];
      cache[target].data[i][1] = data[base_addr + i][1];
    }
    cache[target].valid = 1;
    cache[target].tag   = tag;
  }

  // Now cache[target] contains the correct, valid block.
  cache[target].age = 0;
  return target;
}

void write_to_cache( void )
{
  int target = ensure_block_is_cached();
  unsigned short offset    = state.MAR & OFFSET_MASK;

  cache[target].data[offset][0] = state.MDR >> 8;
  cache[target].data[offset][1] = state.MDR & 0x00FF;
  
  cache[target].dirty = 1;
}


// Fetch the data from the address specified by state.MAR, load it into state.MDR.
// ...using a fully-associative cache.
void fetch_from_cache( void )
{
  int target = ensure_block_is_cached();
  unsigned short offset    = state.MAR & OFFSET_MASK;

  // Get the address requested by the MAR and load it into the MDR.
  state.MDR =  cache[target].data[offset][0];
  state.MDR <<= 8;
  state.MDR |= cache[target].data[offset][1];
}

void write_cache_to_memory( void )
{
  int i, j;
  unsigned short base_addr;
  
  for (i=0; i<CACHE_SIZE; ++i) {
    if (cache[i].dirty) {
      base_addr = cache[i].tag << OFFSET_SIZE; 
      for (j=0; j<BLOCK_SIZE; ++j) {
        data[base_addr + j][0] = cache[i].data[j][0];
        data[base_addr + j][1] = cache[i].data[j][1];
      }
      cache[i].dirty = 0;
    }
  }

}


// uses the instruction and addressing mode to decide how to get the data
Phase fetch_operands( void )
{
  Phase rc = EXECUTE_INSTR;
  unsigned char reg;

  // operand 1 is always register contents...
  // unless it's a MOVE, then it's a destination and doesn't need fetching
  if ( state.opcode != MOVE_OPCODE )
  {
    reg = get_reg1();
    state.ALU_x = registers[reg];
  }

  // operand 2 is more complicated...
  
  // calculate a register value in case we need it
  reg = state.IR[1] >> 2;
  reg &= 0x0F;
  switch( state.opcode )
  {
    // depending on the mode, put register contents or the literal into the "register"
    case ADD_OPCODE:
    case SUB_OPCODE:
    case AND_OPCODE:
    case OR_OPCODE:
    case XOR_OPCODE:
      if ( state.mode == 0 )
        state.ALU_y = extract_literal();
      else
        state.ALU_y = registers[reg];
      break;

    // to simplify things we always put the data into the MDR, even for a literal to
    // register transfer. 
    case MOVE_OPCODE:
      // no need to execute an instruction here
      rc = WRITE_BACK;

      // copy in the literal or register contents
      if ( (state.mode & 0x01) == 0 )
        state.MDR = extract_literal();
      else if ( state.mode & 0x04 )
      {
        state.MDR = registers[reg];
      }

      // otherwise, fetch from memory
      else
      {
        // make sure it's in range
        if ( state.MAR < DATA_SIZE )
          fetch_from_cache();
        else
          rc = ILLEGAL_ADDRESS;
      }
      break;

    // branches always have a literal, ignored for jumps...  
    case BRANCH_OPCODE:
      state.ALU_y = extract_literal();
      break;

    default:
      break;
  }
  
  return( rc );
}


// based on the opcode, performs the operation on the ALU inputs
Phase execute_instr( void )
{
  Phase rc = WRITE_BACK;
  
  switch( state.opcode )
  {
    case ADD_OPCODE:
      state.ALU_z = (short)state.ALU_x + (short)state.ALU_y;
      break;

    case SUB_OPCODE:
      state.ALU_z = (short)state.ALU_x - (short)state.ALU_y;
      break;

    case AND_OPCODE:
      state.ALU_z = state.ALU_x & state.ALU_y;
      break;

    case OR_OPCODE:
      state.ALU_z = state.ALU_x | state.ALU_y;
      break;

    case XOR_OPCODE:
      state.ALU_z = state.ALU_x ^ state.ALU_y;
      break;

    case SHIFT_OPCODE:
      if ( state.mode == 0 )
        state.ALU_z = state.ALU_x >> 1;
      else
        state.ALU_z = state.ALU_x << 1;
      break;

    // note that this is where my design is incomplete since I should do a branch
    // over a couple of iterations or I need more registers going to the ALU
    // Oh well, I consider this to be good enough :)  
    case BRANCH_OPCODE:
      // handle the jump separately since it's special
      if ( state.mode == 0 )
      {
        state.ALU_z = state.ALU_x;

        // check for infinite loops
        branch_count++;
        if (branch_count > BRANCH_LIMIT )
          rc = INFINITE_LOOP;
      }

      else
      {
        bool branch = false;

        switch( state.mode )
        {
            // BEQ
          case 1:
            if ( (short)state.ALU_x == (short)registers[0] )
              branch = true;
            break;

            // BNE
          case 2:
            if ( (short)state.ALU_x != (short)registers[0] )
              branch = true;
            break;

            // BLT
          case 3:
            if ( (short)state.ALU_x < (short)registers[0] )
              branch = true;
            break;

            // BGT
          case 4:
            if ( (short)state.ALU_x > (short)registers[0] )
              branch = true;
            break;

            // BLE
          case 5:
            if ( (short)state.ALU_x <= (short)registers[0] )
              branch = true;
            break;

            // BGE
          case 6:
            if ( (short)state.ALU_x >= (short)registers[0] )
              branch = true;
            break;
        }

        // we always update the PC, but it only changes if required
        if ( branch )
        {
          state.ALU_z = state.PC + state.ALU_y - 1;

          // check for infinite loops
          branch_count++;
          if (branch_count > BRANCH_LIMIT )
            rc = INFINITE_LOOP;
        }
       
        else
          // still need the PC in ALU_z for write back...
          state.ALU_z = state.PC;
      }
      break;

    default:
      break;
  }

  return( rc );
}


// we will either write to a register, the PC or memory
Phase write_back( void )
{
  Phase rc = FETCH_INSTR;
  unsigned char reg;

  // determine the register we may have to write into
  reg = get_reg1();

  switch( state.opcode )
  {
    // always writing to a register
    case ADD_OPCODE:
    case SUB_OPCODE:
    case AND_OPCODE:
    case OR_OPCODE:
    case XOR_OPCODE:
    case SHIFT_OPCODE:
      registers[reg] = state.ALU_z;
      break;

    // update the PC, if no branch it will simply re-write itself  
    case BRANCH_OPCODE:
      state.PC = state.ALU_z;
      break;

    case MOVE_OPCODE:
      // do we put the contents of MDR into a register or memory?
      if ( state.mode & 0x04 )
      {
        // memory

        // make sure it's in range
        if ( state.MAR < DATA_SIZE )
        {
          write_to_cache();
        }
        else
          rc = ILLEGAL_ADDRESS;
      }
      
      else
        // register
        registers[reg] = state.MDR;

      break;
      
    default:
      break;
  }

  // don't forget to increment the program counter
  state.PC++;

  return( rc );
}


////////////////////////////////////////////////////////////////////
// general routines


// builds our state machine "virtual function table" and initializes us to get going
void initialize_system()
{
  int i;
  
  state.PC = 0;
  state.MDR = 0;
  state.MAR = 0;
  state.ALU_x = 0;
  state.ALU_y = 0;
  state.ALU_z = 0;
  state.opcode = NUM_OPCODES;  // an illegal opcode...
  state.mode = 0;

  // fill all of our code and data space
  for ( i=0 ; i<CODE_SIZE ; i++ )
  {
    code[i][0] = MEM_FILLER;
    code[i][1] = MEM_FILLER;
  }
  for ( i=0 ; i<DATA_SIZE ; i++ )
  {
    data[i][0] = MEM_FILLER;
    data[i][1] = MEM_FILLER;
  }

  // initialize our registers
  for ( i=0 ; i<REGISTERS ; i++ )
    registers[i] = 0;

  for ( i=0 ; i<CACHE_SIZE ; i++ ) {
    cache[i].valid = 0;
    cache[i].age   = 0;
  }
}


// checks the hex value to ensure it is a printable ASCII character. If
// it isn't, '.' is returned instead of itself
char valid_ascii( unsigned char hex_value )
{
  if ( hex_value < 0x21 || hex_value > 0x7e )
    hex_value = '.';

  return( (char)hex_value );
}


// takes the data and prints it out in hexadecimal and ASCII form
void print_memory( void )
{
  int ix = 0;
  int text_index = 0;
  char the_text[LINE_LENGTH+1];
  
  // print each line 1 at a time
  for ( ix=0 ; ix<DATA_SIZE ; ix++ )
  {
      the_text[text_index++] = valid_ascii( (unsigned char)(data[ix][0]) );
      the_text[text_index++] = valid_ascii( (unsigned char)(data[ix][1]) );
      printf( "%02x%02x ", data[ix][0], data[ix][1] );
      
      // print out a line if we're at the end
      if ( text_index == LINE_LENGTH )
      {
        text_index = 0;
        the_text[LINE_LENGTH] = '\0';
        printf( "\t\'%s\'\n", the_text );
      }
  }
}


// converts the passed string into binary form and inserts it into our data area
// assumes and even number of words!!!
void insert_data( string line )
{
  static int   data_index = 0;
  unsigned int i;
  char         ascii_data[5];
  unsigned char byte1;
  unsigned char byte2;

  ascii_data[4] = '\0';

  for ( i=0 ; i<line.length() ; i+=4 )
  {
    ascii_data[0] = line[i];
    ascii_data[1] = line[i+1];
    ascii_data[2] = line[i+2];
    ascii_data[3] = line[i+3];
    if ( data_index < DATA_SIZE*WORD_SIZE )
    {
      sscanf( ascii_data, "%02hhx%02hhx", &byte1, &byte2 );
      data[data_index][0] = byte1;
      data[data_index++][1] = byte2;
    }
  }
}


// reads in the file data and returns true is our code and data areas are ready for processing
bool load_files( const char *code_filename, const char *data_filename )
{
  FILE           *code_file = NULL;
  std::ifstream  data_file( data_filename );
  string         line;           // used to read in a line of text
  bool           rc = false;

  // using RAW C here since I want to have straight binary access to the data
  code_file = fopen( code_filename, "r" );

  // since we're allowing anything to be specified, make sure it's a file...
  if ( code_file )
  {
    // put the code into the code area
    fread( code, 1, CODE_SIZE*WORD_SIZE, code_file );

    fclose( code_file );
    
    // since we're allowing anything to be specified, make sure it's a file...
    if ( data_file.is_open() )
    {
      // read the data into our data area
      getline( data_file, line );
      while ( !data_file.eof() )
      {
        // put the data into the data area
        insert_data( line );

        getline( data_file, line );
      }
      data_file.close();

      // both files were read so we can continue processing
      rc = true;
    }
  }

  return( rc );
}


// runs our simulation after initializing our memory
int main (int argc, const char * argv[])
{

  /*
  printf("TAG_SIZE: %d\n", TAG_SIZE);
  printf("OFFSET_SIZE: %d\n", OFFSET_SIZE);
  printf("OFFSET_MASK: %d\n", OFFSET_MASK);
  printf("CACHE_BITS: %d\n", CACHE_BITS);
  */
  
  Phase current_phase = FETCH_INSTR;  // we always start if an instruction fetch
  
  initialize_system();

  // read in our code and data
  if ( load_files( argv[1], argv[2] ) )
  {
    // run our simulator
    while ( current_phase < NUM_PHASES )
      current_phase = control_unit[current_phase]();

    write_cache_to_memory();
    
    // output what stopped the simulator
    switch( current_phase )
    {
      case ILLEGAL_OPCODE:
        printf( "Illegal instruction %02x%02x detected at address %04x\n\n",
                 state.IR[0], state.IR[1], state.PC );
        break;
        
      case INFINITE_LOOP:
        printf( "Possible infinite loop detected with instruction %02x%02x at address %04x\n\n",
                 state.IR[0], state.IR[1], state.PC );
        break;

      case ILLEGAL_ADDRESS:
        printf( "Illegal address %04x detected with instruction %02x%02x at address %04x\n\n",
                 state.MAR, state.IR[0], state.IR[1], state.PC );
        break;

      default:
        break;
    }
    
    // print out the data area
    print_memory();

    printf("CACHE SIZE: %d\nBLOCK_SIZE: %d\nCACHE HITS: %d\nCACHE MISSES: %d\n",
           CACHE_SIZE,BLOCK_SIZE,cache_hits,cache_misses);
    
  }
}
