{"Source Block": ["hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@139:157@HdlStmProcess", "  if (s_axis_sample_valid == 1'b1 && data_counter != 2'h3) begin\n    sample_hold <= {sample_hold[15:0],s_axis_sample_data};\n  end\nend\n\nalways @(posedge clk) begin\n  if (s_axis_sample_valid == 1'b1) begin\n    if (data_counter == 2'h2 && sample_has_stat == 1'b0) begin\n      data_counter <= 2'h0;\n    end else begin\n      data_counter <= data_counter + 1'b1;\n    end\n  end\nend\n\nassign sync = s_axis_sample_data[3:0] == 'h00 && data_counter == 'h3;\n\nalways @(posedge clk) begin\n  if (processing_resetn == 1'b0) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[144, "always @(posedge clk) begin\n"], [145, "  if (s_axis_sample_valid == 1'b1) begin\n"], [146, "    if (data_counter == 2'h2 && sample_has_stat == 1'b0) begin\n"], [147, "      data_counter <= 2'h0;\n"], [148, "    end else begin\n"], [149, "      data_counter <= data_counter + 1'b1;\n"], [152, "end\n"]], "Add": [[149, "  always @(posedge clk) begin\n"], [149, "    if (s_axis_sample_valid == 1'b1) begin\n"], [149, "      if (data_counter == 2'h2 && sample_has_stat == 1'b0) begin\n"], [149, "        data_counter <= 2'h0;\n"], [149, "      end else begin\n"], [149, "        data_counter <= data_counter + 1'b1;\n"], [149, "      end\n"]]}}