// Seed: 1495026209
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(*) begin : LABEL_0
    id_3 = 1'b0;
  end
  wire id_5;
  genvar id_6;
  tri1 id_7;
  assign id_7 = 1;
endmodule
module module_1 (
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_28,
      id_24,
      id_26,
      id_29
  );
  wire id_30, id_31, id_32;
  assign id_11 = id_3;
  assign id_26 = id_32;
endmodule
