

================================================================
== Vitis HLS Report for 'vect_mult'
================================================================
* Date:           Thu Sep 21 16:35:49 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vect_mult_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        ?|        ?|        19|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 2, D = 19, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 21 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 2 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [vect_mult.cpp:3]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %size"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %size, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %size, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c" [vect_mult.cpp:3]   --->   Operation 36 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b" [vect_mult.cpp:3]   --->   Operation 37 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a" [vect_mult.cpp:3]   --->   Operation 38 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%size_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %size" [vect_mult.cpp:3]   --->   Operation 39 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.14ns)   --->   "%icmp_ln10 = icmp_sgt  i64 %size_read, i64 0" [vect_mult.cpp:10]   --->   Operation 40 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %a_read, i32 2, i32 63" [vect_mult.cpp:10]   --->   Operation 41 'partselect' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i62 %trunc_ln10_1" [vect_mult.cpp:10]   --->   Operation 42 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_read, i32 2, i32 63" [vect_mult.cpp:10]   --->   Operation 43 'partselect' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i62 %trunc_ln10_2" [vect_mult.cpp:10]   --->   Operation 44 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %c_read, i32 2, i32 63" [vect_mult.cpp:10]   --->   Operation 45 'partselect' 'trunc_ln10_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln10_2 = sext i62 %trunc_ln10_3" [vect_mult.cpp:10]   --->   Operation 46 'sext' 'sext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln10_2" [vect_mult.cpp:10]   --->   Operation 47 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i64 %size_read" [vect_mult.cpp:10]   --->   Operation 48 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.22ns)   --->   "%empty = select i1 %icmp_ln10, i32 %trunc_ln10, i32 0" [vect_mult.cpp:10]   --->   Operation 49 'select' 'empty' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln10 = store i63 0, i63 %i" [vect_mult.cpp:10]   --->   Operation 50 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln10 = br void %for.inc" [vect_mult.cpp:10]   --->   Operation 51 'br' 'br_ln10' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %entry"   --->   Operation 52 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i_1 = load i63 %i" [vect_mult.cpp:10]   --->   Operation 53 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i63 %i_1" [vect_mult.cpp:10]   --->   Operation 54 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.14ns)   --->   "%icmp_ln10_1 = icmp_slt  i64 %zext_ln10, i64 %size_read" [vect_mult.cpp:10]   --->   Operation 55 'icmp' 'icmp_ln10_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.13ns)   --->   "%add_ln10 = add i63 %i_1, i63 1" [vect_mult.cpp:10]   --->   Operation 56 'add' 'add_ln10' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_1, void %for.end.loopexit, void %new.body.for.inc" [vect_mult.cpp:10]   --->   Operation 57 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [vect_mult.cpp:10]   --->   Operation 58 'br' 'br_ln10' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.13ns)   --->   "%add_ln12 = add i64 %zext_ln10, i64 %sext_ln10" [vect_mult.cpp:12]   --->   Operation 59 'add' 'add_ln12' <Predicate = (icmp_ln10_1)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %add_ln12" [vect_mult.cpp:12]   --->   Operation 60 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.13ns)   --->   "%add_ln12_1 = add i64 %zext_ln10, i64 %sext_ln10_1" [vect_mult.cpp:12]   --->   Operation 61 'add' 'add_ln12_1' <Predicate = (icmp_ln10_1)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %add_ln12_1" [vect_mult.cpp:12]   --->   Operation 62 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i63 %add_ln10" [vect_mult.cpp:10]   --->   Operation 63 'zext' 'zext_ln10_1' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.14ns)   --->   "%icmp_ln10_2 = icmp_slt  i64 %zext_ln10_1, i64 %size_read" [vect_mult.cpp:10]   --->   Operation 64 'icmp' 'icmp_ln10_2' <Predicate = (icmp_ln10_1)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_2, void %last.iter.for.inc.split, void %new.latch.for.inc.split" [vect_mult.cpp:10]   --->   Operation 65 'br' 'br_ln10' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln10 = store i63 %add_ln10, i63 %i" [vect_mult.cpp:10]   --->   Operation 66 'store' 'store_ln10' <Predicate = (icmp_ln10_1)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc" [vect_mult.cpp:10]   --->   Operation 67 'br' 'br_ln10' <Predicate = (icmp_ln10_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 68 [1/1] (2.92ns)   --->   "%empty_18 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 %empty" [vect_mult.cpp:10]   --->   Operation 68 'writereq' 'empty_18' <Predicate = (icmp_ln10_1 & first_iter_0)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc.split" [vect_mult.cpp:10]   --->   Operation 69 'br' 'br_ln10' <Predicate = (icmp_ln10_1 & first_iter_0)> <Delay = 0.00>
ST_3 : Operation 70 [8/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 70 'readreq' 'gmem_load_req' <Predicate = (icmp_ln10_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 71 [7/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 71 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 72 [8/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 72 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 73 [6/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 73 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 74 [7/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 74 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 75 [5/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 75 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 76 [6/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 76 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 77 [4/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 77 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 78 [5/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 78 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 79 [3/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 79 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 80 [4/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 80 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 81 [2/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 81 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 82 [3/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 82 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 83 [1/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 83 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [2/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 84 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 85 [1/1] (2.92ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [vect_mult.cpp:12]   --->   Operation 85 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 86 [1/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 86 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 87 [1/1] (2.92ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [vect_mult.cpp:12]   --->   Operation 87 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.29>
ST_13 : Operation 88 [2/2] (2.29ns)   --->   "%mul_ln12 = mul i32 %gmem_addr_2_read, i32 %gmem_addr_1_read" [vect_mult.cpp:12]   --->   Operation 88 'mul' 'mul_ln12' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.29>
ST_14 : Operation 89 [1/2] (2.29ns)   --->   "%mul_ln12 = mul i32 %gmem_addr_2_read, i32 %gmem_addr_1_read" [vect_mult.cpp:12]   --->   Operation 89 'mul' 'mul_ln12' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [vect_mult.cpp:11]   --->   Operation 90 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [vect_mult.cpp:10]   --->   Operation 91 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (2.92ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln12, i4 15" [vect_mult.cpp:12]   --->   Operation 92 'write' 'write_ln12' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 93 [5/5] (2.92ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vect_mult.cpp:13]   --->   Operation 93 'writeresp' 'empty_19' <Predicate = (!icmp_ln10_2)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 94 [4/5] (2.92ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vect_mult.cpp:13]   --->   Operation 94 'writeresp' 'empty_19' <Predicate = (!icmp_ln10_2)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 95 [3/5] (2.92ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vect_mult.cpp:13]   --->   Operation 95 'writeresp' 'empty_19' <Predicate = (!icmp_ln10_2)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 96 [2/5] (2.92ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vect_mult.cpp:13]   --->   Operation 96 'writeresp' 'empty_19' <Predicate = (!icmp_ln10_2)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 97 [1/5] (2.92ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vect_mult.cpp:13]   --->   Operation 97 'writeresp' 'empty_19' <Predicate = (!icmp_ln10_2)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln10 = br void %new.latch.for.inc.split" [vect_mult.cpp:10]   --->   Operation 98 'br' 'br_ln10' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>

State 21 <SV = 2> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [vect_mult.cpp:13]   --->   Operation 99 'ret' 'ret_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca       ) [ 0111111111111111111110]
spectopmodule_ln3 (spectopmodule) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
c_read            (read         ) [ 0000000000000000000000]
b_read            (read         ) [ 0000000000000000000000]
a_read            (read         ) [ 0000000000000000000000]
size_read         (read         ) [ 0011111111111111111110]
icmp_ln10         (icmp         ) [ 0000000000000000000000]
trunc_ln10_1      (partselect   ) [ 0000000000000000000000]
sext_ln10         (sext         ) [ 0011111111111111111110]
trunc_ln10_2      (partselect   ) [ 0000000000000000000000]
sext_ln10_1       (sext         ) [ 0011111111111111111110]
trunc_ln10_3      (partselect   ) [ 0000000000000000000000]
sext_ln10_2       (sext         ) [ 0000000000000000000000]
gmem_addr         (getelementptr) [ 0011111111111111111110]
trunc_ln10        (trunc        ) [ 0000000000000000000000]
empty             (select       ) [ 0011111111111111111110]
store_ln10        (store        ) [ 0000000000000000000000]
br_ln10           (br           ) [ 0111111111111111111110]
first_iter_0      (phi          ) [ 0011111111111111111110]
i_1               (load         ) [ 0000000000000000000000]
zext_ln10         (zext         ) [ 0000000000000000000000]
icmp_ln10_1       (icmp         ) [ 0011111111111111111110]
add_ln10          (add          ) [ 0000000000000000000000]
br_ln10           (br           ) [ 0000000000000000000000]
br_ln10           (br           ) [ 0000000000000000000000]
add_ln12          (add          ) [ 0000000000000000000000]
gmem_addr_1       (getelementptr) [ 0011111111110000000000]
add_ln12_1        (add          ) [ 0000000000000000000000]
gmem_addr_2       (getelementptr) [ 0011111111111000000000]
zext_ln10_1       (zext         ) [ 0000000000000000000000]
icmp_ln10_2       (icmp         ) [ 0011111111111111111110]
br_ln10           (br           ) [ 0000000000000000000000]
store_ln10        (store        ) [ 0000000000000000000000]
br_ln10           (br           ) [ 0111111111111111111110]
empty_18          (writereq     ) [ 0000000000000000000000]
br_ln10           (br           ) [ 0000000000000000000000]
gmem_load_req     (readreq      ) [ 0000000000000000000000]
gmem_addr_1_read  (read         ) [ 0011000000001110000000]
gmem_load_1_req   (readreq      ) [ 0000000000000000000000]
gmem_addr_2_read  (read         ) [ 0011000000000110000000]
mul_ln12          (mul          ) [ 0001000000000001000000]
specpipeline_ln11 (specpipeline ) [ 0000000000000000000000]
specloopname_ln10 (specloopname ) [ 0000000000000000000000]
write_ln12        (write        ) [ 0000000000000000000000]
empty_19          (writeresp    ) [ 0000000000000000000000]
br_ln10           (br           ) [ 0000000000000000000000]
ret_ln13          (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="c_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="a_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="size_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_writeresp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2"/>
<pin id="117" dir="0" index="2" bw="32" slack="2"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_18/3 empty_19/16 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_readreq_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="gmem_addr_1_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="9"/>
<pin id="137" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="gmem_addr_2_read_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="10"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/12 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln12_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="14"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="0" index="3" bw="1" slack="0"/>
<pin id="149" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/15 "/>
</bind>
</comp>

<comp id="153" class="1005" name="first_iter_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="first_iter_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="0" index="1" bw="32" slack="2"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/13 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln10_1_fu_170">
<pin_list>
<pin id="5651" dir="0" index="0" bw="63" slack="0"/>
<pin id="5652" dir="0" index="1" bw="64" slack="1"/>
<pin id="5653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln10_2_fu_176">
<pin_list>
<pin id="5687" dir="0" index="0" bw="62" slack="0"/>
<pin id="5688" dir="0" index="1" bw="64" slack="0"/>
<pin id="5689" dir="0" index="2" bw="3" slack="0"/>
<pin id="5690" dir="0" index="3" bw="7" slack="0"/>
<pin id="5691" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln10_1_fu_186">
<pin_list>
<pin id="5797" dir="0" index="0" bw="62" slack="0"/>
<pin id="5798" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln10_1_fu_190">
<pin_list>
<pin id="5677" dir="0" index="0" bw="62" slack="0"/>
<pin id="5678" dir="0" index="1" bw="64" slack="0"/>
<pin id="5679" dir="0" index="2" bw="3" slack="0"/>
<pin id="5680" dir="0" index="3" bw="7" slack="0"/>
<pin id="5681" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln10_fu_200">
<pin_list>
<pin id="5793" dir="0" index="0" bw="62" slack="0"/>
<pin id="5794" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln10_3_fu_204">
<pin_list>
<pin id="4625" dir="0" index="0" bw="62" slack="0"/>
<pin id="4626" dir="0" index="1" bw="64" slack="0"/>
<pin id="4627" dir="0" index="2" bw="3" slack="0"/>
<pin id="4628" dir="0" index="3" bw="7" slack="0"/>
<pin id="4629" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln10_2_fu_214">
<pin_list>
<pin id="5785" dir="0" index="0" bw="62" slack="0"/>
<pin id="5786" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="gmem_addr_fu_218">
<pin_list>
<pin id="6196" dir="0" index="0" bw="32" slack="0"/>
<pin id="6197" dir="0" index="1" bw="62" slack="0"/>
<pin id="6198" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln10_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="empty_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln10_store_fu_236">
<pin_list>
<pin id="6191" dir="0" index="0" bw="1" slack="0"/>
<pin id="6192" dir="0" index="1" bw="63" slack="0"/>
<pin id="6193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_1_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="63" slack="1"/>
<pin id="243" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln10_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="63" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln10_fu_248">
<pin_list>
<pin id="5645" dir="0" index="0" bw="64" slack="0"/>
<pin id="5646" dir="0" index="1" bw="1" slack="0"/>
<pin id="5647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln12_fu_253">
<pin_list>
<pin id="5848" dir="0" index="0" bw="63" slack="0"/>
<pin id="5849" dir="0" index="1" bw="62" slack="1"/>
<pin id="5850" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln10_fu_259">
<pin_list>
<pin id="5841" dir="0" index="0" bw="63" slack="0"/>
<pin id="5842" dir="0" index="1" bw="1" slack="0"/>
<pin id="5843" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="gmem_addr_2_fu_264">
<pin_list>
<pin id="6014" dir="0" index="0" bw="32" slack="0"/>
<pin id="6015" dir="0" index="1" bw="64" slack="0"/>
<pin id="6016" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln12_1_fu_270">
<pin_list>
<pin id="4865" dir="0" index="0" bw="63" slack="0"/>
<pin id="4866" dir="0" index="1" bw="62" slack="1"/>
<pin id="4867" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="gmem_addr_1_fu_275">
<pin_list>
<pin id="6008" dir="0" index="0" bw="32" slack="0"/>
<pin id="6009" dir="0" index="1" bw="64" slack="0"/>
<pin id="6010" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln10_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="63" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln10_2_fu_285">
<pin_list>
<pin id="4913" dir="0" index="0" bw="63" slack="0"/>
<pin id="4914" dir="0" index="1" bw="64" slack="1"/>
<pin id="4915" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln10_store_fu_290">
<pin_list>
<pin id="6111" dir="0" index="0" bw="63" slack="0"/>
<pin id="6112" dir="0" index="1" bw="63" slack="1"/>
<pin id="6113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="sext_ln10_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10_1 "/>
</bind>
</comp>

<comp id="302" class="1005" name="size_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="empty_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="2"/>
<pin id="310" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="63" slack="0"/>
<pin id="315" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="318" class="1005" name="gmem_addr_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="sext_ln10_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10 "/>
</bind>
</comp>

<comp id="329" class="1005" name="icmp_ln10_2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="14"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10_2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="gmem_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="2"/>
<pin id="335" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="339" class="1005" name="gmem_addr_2_read_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln10_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="mul_ln12_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12 "/>
</bind>
</comp>

<comp id="354" class="1005" name="gmem_addr_2_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2"/>
<pin id="356" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="gmem_addr_1_read_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2"/>
<pin id="361" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="70" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="70" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="80" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="82" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="152"><net_src comp="84" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="156"><net_src comp="64" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="227"><net_src comp="108" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="4630"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="4631"><net_src comp="90" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="4632"><net_src comp="56" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="4633"><net_src comp="58" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="4868"><net_src comp="244" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="4916"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="5643"><net_src comp="134" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="5644"><net_src comp="359" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="5648"><net_src comp="108" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="5649"><net_src comp="52" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="5650"><net_src comp="248" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="5654"><net_src comp="244" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="5682"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="5683"><net_src comp="102" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="5684"><net_src comp="56" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="5685"><net_src comp="58" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="5692"><net_src comp="54" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="5693"><net_src comp="96" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="5694"><net_src comp="56" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="5695"><net_src comp="58" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="5787"><net_src comp="204" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="5795"><net_src comp="190" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="5799"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="5844"><net_src comp="241" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="5845"><net_src comp="66" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="5846"><net_src comp="259" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="5851"><net_src comp="244" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="6011"><net_src comp="0" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="6012"><net_src comp="253" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="6017"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="6018"><net_src comp="270" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="6086"><net_src comp="86" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="6088"><net_src comp="313" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="6090"><net_src comp="228" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="6091"><net_src comp="308" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="6115"><net_src comp="313" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="6116"><net_src comp="108" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="6117"><net_src comp="302" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="6118"><net_src comp="302" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="6119"><net_src comp="186" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="6120"><net_src comp="295" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="6121"><net_src comp="200" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="6122"><net_src comp="324" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="6123"><net_src comp="275" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="6124"><net_src comp="318" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="6125"><net_src comp="318" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="6127"><net_src comp="333" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="6128"><net_src comp="333" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="6129"><net_src comp="285" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="6146"><net_src comp="170" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="6147"><net_src comp="139" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="6148"><net_src comp="339" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="6149"><net_src comp="264" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="6150"><net_src comp="354" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="6151"><net_src comp="354" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="6152"><net_src comp="166" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="6153"><net_src comp="349" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="6190"><net_src comp="259" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="6194"><net_src comp="60" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="6195"><net_src comp="313" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="6199"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="6200"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="6201"><net_src comp="218" pin="2"/><net_sink comp="333" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 15 16 17 18 19 20 }
 - Input state : 
	Port: vect_mult : gmem | {3 4 5 6 7 8 9 10 11 12 }
	Port: vect_mult : size | {1 }
	Port: vect_mult : a | {1 }
	Port: vect_mult : b | {1 }
	Port: vect_mult : c | {1 }
  - Chain level:
	State 1
		sext_ln10 : 1
		sext_ln10_1 : 1
		sext_ln10_2 : 1
		gmem_addr : 2
		empty : 1
		store_ln10 : 1
	State 2
		zext_ln10 : 1
		icmp_ln10_1 : 2
		add_ln10 : 1
		br_ln10 : 3
		br_ln10 : 1
		add_ln12 : 2
		gmem_addr_1 : 3
		add_ln12_1 : 2
		gmem_addr_2 : 3
		zext_ln10_1 : 2
		icmp_ln10_2 : 3
		br_ln10 : 4
		store_ln10 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_166          |    3    |   165   |    49   |
|----------|------------------------------|---------|---------|---------|
|          |      icmp_ln10_1_fu_170      |    0    |    0    |    71   |
|   icmp   |       icmp_ln10_fu_248       |    0    |    0    |    71   |
|          |      icmp_ln10_2_fu_285      |    0    |    0    |    71   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln12_fu_253       |    0    |    0    |    70   |
|    add   |        add_ln10_fu_259       |    0    |    0    |    70   |
|          |       add_ln12_1_fu_270      |    0    |    0    |    70   |
|----------|------------------------------|---------|---------|---------|
|  select  |         empty_fu_228         |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       c_read_read_fu_90      |    0    |    0    |    0    |
|          |       b_read_read_fu_96      |    0    |    0    |    0    |
|   read   |      a_read_read_fu_102      |    0    |    0    |    0    |
|          |     size_read_read_fu_108    |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_134 |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_139 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_114     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_120      |    0    |    0    |    0    |
|          |      grp_readreq_fu_127      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln12_write_fu_144   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln10_2_fu_176     |    0    |    0    |    0    |
|partselect|      trunc_ln10_1_fu_190     |    0    |    0    |    0    |
|          |      trunc_ln10_3_fu_204     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      sext_ln10_1_fu_186      |    0    |    0    |    0    |
|   sext   |       sext_ln10_fu_200       |    0    |    0    |    0    |
|          |      sext_ln10_2_fu_214      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln10_fu_224      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |       zext_ln10_fu_244       |    0    |    0    |    0    |
|          |      zext_ln10_1_fu_281      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   165   |   504   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      empty_reg_308     |   32   |
|  first_iter_0_reg_153  |    1   |
|gmem_addr_1_read_reg_359|   32   |
|   gmem_addr_1_reg_318  |   32   |
|gmem_addr_2_read_reg_339|   32   |
|   gmem_addr_2_reg_354  |   32   |
|    gmem_addr_reg_333   |   32   |
|        i_reg_313       |   63   |
|   icmp_ln10_1_reg_345  |    1   |
|   icmp_ln10_2_reg_329  |    1   |
|    mul_ln12_reg_349    |   32   |
|   sext_ln10_1_reg_295  |   64   |
|    sext_ln10_reg_324   |   64   |
|    size_read_reg_302   |   64   |
+------------------------+--------+
|          Total         |   482  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_114 |  p0  |   2  |   1  |    2   |
| first_iter_0_reg_153 |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |    4   ||  0.774  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |   504  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   482  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   647  |   513  |
+-----------+--------+--------+--------+--------+
