#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 11 10:26:52 2019
# Process ID: 3860
# Current directory: E:/Data/Vivido_FPGA/PROJECT/UART/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7968 E:\Data\Vivido_FPGA\PROJECT\UART\UART\UART.xpr
# Log file: E:/Data/Vivido_FPGA/PROJECT/UART/UART/vivado.log
# Journal file: E:/Data/Vivido_FPGA/PROJECT/UART/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 766.941 ; gain = 162.715
update_compile_order -fileset sources_1
close [ open E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/clkdiv.v w ]
add_files E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/clkdiv.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v w ]
add_files -fileset sim_1 E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
[Wed Dec 11 11:33:22 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Dec 11 11:35:31 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Dec 11 11:38:43 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Dec 11 11:41:55 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Dec 11 11:45:48 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Dec 11 11:50:06 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1189.754 ; gain = 362.938
set_property package_pin "" [get_ports [list  clk_100m]]
save_constraints -force
INFO: [Project 1-239] Creating target file 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc' for the 'constrs_1' constraints set.
INFO: [Project 1-96] Target constrs file set to 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc' for the 'constrs_1' constraints set.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1685.035 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:08:42 2019...
