============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:15:19 pm
  Module:                 carry_select_adder_461012_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[20]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    1896         -  
      Drv Adjust:+       0         0  
         Arrival:=    1896            
                                      
   Required Time:=    1896            
       Data Path:-    1896            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1896            constraints.sdc_line_1 

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  A[20]                                                    -       -     F     (arrival)                      2  5.9  1000     0       0    (-,-) 
  g4691/X                                                  -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  6.1    64   328     328    (-,-) 
  CSA_BLOCKS[3].RCA_C1/F1A/g60/Y                           -       A->Y  R     sky130_fd_sc_hd__clkinv_2      2 15.4    62    78     406    (-,-) 
  CSA_BLOCKS[3].RCA_C1/F1A/g56__64/Y                       -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 12.3    41    54     460    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g16/Y         -       B->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    68     527    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g22/Y         -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     577    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g15/Y         -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    55    56     634    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g14/Y         -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    39    51     685    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g124__1617/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     742    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g122__6783/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 12.2    40    51     793    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g124__6131/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    58     850    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g122__8246/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50     901    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g124__9315/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     958    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g122__4733/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    41    50    1008    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g124__6417/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    58    1066    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g122__1666/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1116    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g124__8428/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1174    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g122__6260/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1224    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g124__1705/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1281    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g122__1617/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 12.2    41    51    1332    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g128__5115/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    58    1390    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g126__6131/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 14.4    46    54    1445    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/g125__2883/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    57    60    1504    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/g123__9315/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 11.8    41    52    1556    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[11].FA/g119__2398/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  3.7    53    58    1614    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[11].FA/g117__6417/Y -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  3.6    38    51    1665    (-,-) 
  g12/Y                                                    -       A->Y  R     sky130_fd_sc_hd__nand2_1       1 10.6   113   100    1765    (-,-) 
  g4705/Y                                                  -       B->Y  F     sky130_fd_sc_hd__nand2_4       1 51.3   117   131    1896    (-,-) 
  Cout                                                     -       -     F     (port)                         -    -     -     0    1896    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

