module vending_machine_tb;
//inputs
reg clk;
reg[1:0] in;
reg rst;
//output
wire out;
wire[1:0] change;

//port declaration
vending_machine dut(
.clk(clk),
.rst(rst),
.in(in),
.out(out),
.change(change)
);
  initial clk =0;
  always #5 clk = ~clk; //initialising the clock
initial begin
//initialise inputs
  $dumpfile("vending_machine.vcd"); // to run the waveform 
$dumpvars(0,vending_machine_tb);
rst = 1;
#6 rst = 0;
in = 2;
#19 in = 2;
#55 $finish;
end
//always #5 clk = ~clk;
endmodule
