{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500428971906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500428971910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 18 21:49:31 2017 " "Processing started: Tue Jul 18 21:49:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500428971910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500428971910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500428971910 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1500428972373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 Proj.v(1131) " "Verilog HDL Expression warning at Proj.v(1131): truncated literal to match 1 bits" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1131 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1500428979851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Proj.v 3 3 " "Found 3 design units, including 3 entities, in source file Proj.v" { { "Info" "ISGN_ENTITY_NAME" "1 Proj " "Found entity 1: Proj" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500428979853 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock " "Found entity 2: clock" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500428979853 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_decoder " "Found entity 3: hex_decoder" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500428979853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500428979853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500428979862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500428979862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500428979870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500428979870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500428979878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500428979878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500428979886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500428979886 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Proj.v(182) " "Verilog HDL Instantiation warning at Proj.v(182): instance has no name" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 182 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1500428979888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj " "Elaborating entity \"Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500428980047 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "border_initing Proj.v(64) " "Verilog HDL or VHDL warning at Proj.v(64): object \"border_initing\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500428980049 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "paddle_initing Proj.v(64) " "Verilog HDL or VHDL warning at Proj.v(64): object \"paddle_initing\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500428980049 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_initing Proj.v(64) " "Verilog HDL or VHDL warning at Proj.v(64): object \"ball_initing\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500428980049 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "block_initing Proj.v(64) " "Verilog HDL or VHDL warning at Proj.v(64): object \"block_initing\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500428980049 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bl_13_y Proj.v(66) " "Verilog HDL warning at Proj.v(66): object bl_13_y used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bl_14_y Proj.v(66) " "Verilog HDL warning at Proj.v(66): object bl_14_y used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bl_15_y Proj.v(66) " "Verilog HDL warning at Proj.v(66): object bl_15_y used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bl_16_y Proj.v(66) " "Verilog HDL warning at Proj.v(66): object bl_16_y used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bl_17_y Proj.v(66) " "Verilog HDL warning at Proj.v(66): object bl_17_y used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bl_18_y Proj.v(66) " "Verilog HDL warning at Proj.v(66): object bl_18_y used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bl_19_y Proj.v(66) " "Verilog HDL warning at Proj.v(66): object bl_19_y used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bl_20_y Proj.v(66) " "Verilog HDL warning at Proj.v(66): object bl_20_y used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bl_21_y Proj.v(66) " "Verilog HDL warning at Proj.v(66): object bl_21_y used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mbl_2_y Proj.v(66) " "Verilog HDL warning at Proj.v(66): object mbl_2_y used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "block_13_colour Proj.v(74) " "Verilog HDL warning at Proj.v(74): object block_13_colour used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "block_14_colour Proj.v(74) " "Verilog HDL warning at Proj.v(74): object block_14_colour used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "block_15_colour Proj.v(74) " "Verilog HDL warning at Proj.v(74): object block_15_colour used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "block_16_colour Proj.v(74) " "Verilog HDL warning at Proj.v(74): object block_16_colour used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "block_17_colour Proj.v(74) " "Verilog HDL warning at Proj.v(74): object block_17_colour used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "block_18_colour Proj.v(74) " "Verilog HDL warning at Proj.v(74): object block_18_colour used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "block_19_colour Proj.v(74) " "Verilog HDL warning at Proj.v(74): object block_19_colour used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980050 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "block_20_colour Proj.v(74) " "Verilog HDL warning at Proj.v(74): object block_20_colour used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980051 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "block_21_colour Proj.v(74) " "Verilog HDL warning at Proj.v(74): object block_21_colour used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980051 "|Proj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mblock_2_colour Proj.v(74) " "Verilog HDL warning at Proj.v(74): object mblock_2_colour used but never assigned" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1500428980051 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wall_count Proj.v(76) " "Verilog HDL or VHDL warning at Proj.v(76): object \"wall_count\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500428980051 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "power_1 Proj.v(83) " "Verilog HDL or VHDL warning at Proj.v(83): object \"power_1\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500428980051 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(233) " "Verilog HDL assignment warning at Proj.v(233): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980052 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Proj.v(240) " "Verilog HDL assignment warning at Proj.v(240): truncated value with size 9 to match size of target (8)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980052 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(245) " "Verilog HDL assignment warning at Proj.v(245): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980053 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(260) " "Verilog HDL assignment warning at Proj.v(260): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980053 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(269) " "Verilog HDL assignment warning at Proj.v(269): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980053 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(270) " "Verilog HDL assignment warning at Proj.v(270): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980053 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(276) " "Verilog HDL assignment warning at Proj.v(276): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980053 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(282) " "Verilog HDL assignment warning at Proj.v(282): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980053 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(288) " "Verilog HDL assignment warning at Proj.v(288): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980053 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(294) " "Verilog HDL assignment warning at Proj.v(294): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980054 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(300) " "Verilog HDL assignment warning at Proj.v(300): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980054 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(307) " "Verilog HDL assignment warning at Proj.v(307): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980054 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(314) " "Verilog HDL assignment warning at Proj.v(314): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980054 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(320) " "Verilog HDL assignment warning at Proj.v(320): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980054 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(326) " "Verilog HDL assignment warning at Proj.v(326): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980054 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(332) " "Verilog HDL assignment warning at Proj.v(332): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980054 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(339) " "Verilog HDL assignment warning at Proj.v(339): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980054 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(345) " "Verilog HDL assignment warning at Proj.v(345): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980054 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(426) " "Verilog HDL assignment warning at Proj.v(426): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980055 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(451) " "Verilog HDL assignment warning at Proj.v(451): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980055 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(463) " "Verilog HDL assignment warning at Proj.v(463): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980055 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(474) " "Verilog HDL assignment warning at Proj.v(474): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980055 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(486) " "Verilog HDL assignment warning at Proj.v(486): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980056 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(497) " "Verilog HDL assignment warning at Proj.v(497): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980056 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(509) " "Verilog HDL assignment warning at Proj.v(509): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980056 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(520) " "Verilog HDL assignment warning at Proj.v(520): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980056 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(532) " "Verilog HDL assignment warning at Proj.v(532): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980057 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(543) " "Verilog HDL assignment warning at Proj.v(543): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980057 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(555) " "Verilog HDL assignment warning at Proj.v(555): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980057 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(566) " "Verilog HDL assignment warning at Proj.v(566): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980057 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(579) " "Verilog HDL assignment warning at Proj.v(579): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980058 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(590) " "Verilog HDL assignment warning at Proj.v(590): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980058 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(603) " "Verilog HDL assignment warning at Proj.v(603): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980058 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(614) " "Verilog HDL assignment warning at Proj.v(614): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980058 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(627) " "Verilog HDL assignment warning at Proj.v(627): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980059 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(638) " "Verilog HDL assignment warning at Proj.v(638): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980059 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(651) " "Verilog HDL assignment warning at Proj.v(651): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980059 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(662) " "Verilog HDL assignment warning at Proj.v(662): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980060 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(675) " "Verilog HDL assignment warning at Proj.v(675): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980060 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(686) " "Verilog HDL assignment warning at Proj.v(686): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980060 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(690) " "Verilog HDL Case Statement warning at Proj.v(690): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 690 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500428980060 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(701) " "Verilog HDL Case Statement warning at Proj.v(701): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 701 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500428980060 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(714) " "Verilog HDL Case Statement warning at Proj.v(714): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 714 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500428980060 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(725) " "Verilog HDL Case Statement warning at Proj.v(725): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 725 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500428980060 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(966) " "Verilog HDL assignment warning at Proj.v(966): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980061 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(985) " "Verilog HDL assignment warning at Proj.v(985): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980061 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(989) " "Verilog HDL assignment warning at Proj.v(989): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980061 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1001) " "Verilog HDL assignment warning at Proj.v(1001): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980061 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1060) " "Verilog HDL assignment warning at Proj.v(1060): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980062 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1070) " "Verilog HDL assignment warning at Proj.v(1070): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980062 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1096) " "Verilog HDL assignment warning at Proj.v(1096): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980063 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1103) " "Verilog HDL assignment warning at Proj.v(1103): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980063 "|Proj"}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "Proj.v(1131) " "Verilog HDL warning at Proj.v(1131): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1131 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "Analysis & Synthesis" 0 -1 1500428980063 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1136) " "Verilog HDL assignment warning at Proj.v(1136): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980063 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1138) " "Verilog HDL assignment warning at Proj.v(1138): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980063 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1144) " "Verilog HDL assignment warning at Proj.v(1144): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980063 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1170) " "Verilog HDL assignment warning at Proj.v(1170): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980064 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1171) " "Verilog HDL assignment warning at Proj.v(1171): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980064 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Proj.v(1177) " "Verilog HDL assignment warning at Proj.v(1177): truncated value with size 9 to match size of target (8)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980064 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Proj.v(1192) " "Verilog HDL assignment warning at Proj.v(1192): truncated value with size 9 to match size of target (8)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980064 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1232) " "Verilog HDL assignment warning at Proj.v(1232): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980065 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1234) " "Verilog HDL assignment warning at Proj.v(1234): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500428980065 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bl_13_y 0 Proj.v(66) " "Net \"bl_13_y\" at Proj.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980078 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bl_14_y 0 Proj.v(66) " "Net \"bl_14_y\" at Proj.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980078 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bl_15_y 0 Proj.v(66) " "Net \"bl_15_y\" at Proj.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bl_16_y 0 Proj.v(66) " "Net \"bl_16_y\" at Proj.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bl_17_y 0 Proj.v(66) " "Net \"bl_17_y\" at Proj.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bl_18_y 0 Proj.v(66) " "Net \"bl_18_y\" at Proj.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bl_19_y 0 Proj.v(66) " "Net \"bl_19_y\" at Proj.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bl_20_y 0 Proj.v(66) " "Net \"bl_20_y\" at Proj.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bl_21_y 0 Proj.v(66) " "Net \"bl_21_y\" at Proj.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mbl_2_y 0 Proj.v(66) " "Net \"mbl_2_y\" at Proj.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "block_13_colour.000 0 Proj.v(74) " "Net \"block_13_colour.000\" at Proj.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "block_14_colour.000 0 Proj.v(74) " "Net \"block_14_colour.000\" at Proj.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "block_15_colour.000 0 Proj.v(74) " "Net \"block_15_colour.000\" at Proj.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "block_16_colour.000 0 Proj.v(74) " "Net \"block_16_colour.000\" at Proj.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "block_17_colour.000 0 Proj.v(74) " "Net \"block_17_colour.000\" at Proj.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "block_18_colour.000 0 Proj.v(74) " "Net \"block_18_colour.000\" at Proj.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "block_19_colour.000 0 Proj.v(74) " "Net \"block_19_colour.000\" at Proj.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "block_20_colour.000 0 Proj.v(74) " "Net \"block_20_colour.000\" at Proj.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "block_21_colour.000 0 Proj.v(74) " "Net \"block_21_colour.000\" at Proj.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mblock_2_colour.000 0 Proj.v(74) " "Net \"mblock_2_colour.000\" at Proj.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] Proj.v(19) " "Output port \"LEDR\[17..8\]\" at Proj.v(19) has no driver" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500428980079 "|Proj"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] Proj.v(19) " "Output port \"LEDR\[6\]\" at Proj.v(19) has no driver" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500428980080 "|Proj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "Proj.v" "VGA" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980252 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500428980252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/altsyncram_60g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500428980291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500428980291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500428980326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500428980326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500428980364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500428980364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/altsyncram_60g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500428980401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500428980401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/altsyncram_60g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500428980448 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500428980448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:comb_9 " "Elaborating entity \"clock\" for hierarchy \"clock:comb_9\"" {  } { { "Proj.v" "comb_9" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:H0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:H0\"" {  } { { "Proj.v" "H0" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428980486 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1500428984152 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500428984760 "|Proj|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1500428984760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1500428984819 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500428986419 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500428987058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500428987058 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500428987417 "|Proj|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1500428987417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1383 " "Implemented 1383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500428987418 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500428987418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1273 " "Implemented 1273 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500428987418 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1500428987418 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1500428987418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500428987418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1289 " "Peak virtual memory: 1289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500428987566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 18 21:49:47 2017 " "Processing ended: Tue Jul 18 21:49:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500428987566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500428987566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500428987566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500428987566 ""}
