Running: xsim.dir/CRP_FPGA_wrapper_behav/xsimk.exe -simmode gui -wdb CRP_FPGA_wrapper_behav.wdb -simrunnum 0 -socket 19029
Design successfully loaded
Design Loading Memory Usage: 6168 KB (Peak: 6168 KB)
Design Loading CPU Usage: 77 ms
Simulation completed
Simulation Memory Usage: 7140 KB (Peak: 7140 KB)
Simulation CPU Usage: 342 ms
