
---------- Begin Simulation Statistics ----------
final_tick                               1297713135000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64186                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702176                       # Number of bytes of host memory used
host_op_rate                                    64373                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22381.79                       # Real time elapsed on the host
host_tick_rate                               57980754                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436589452                       # Number of instructions simulated
sim_ops                                    1440793216                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.297713                       # Number of seconds simulated
sim_ticks                                1297713135000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.334101                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177856089                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203650221                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13472722                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        273571229                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21703124                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23199371                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1496247                       # Number of indirect misses.
system.cpu0.branchPred.lookups              346516512                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188234                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100291                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8795649                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545639                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35985444                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309790                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       67668914                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316549714                       # Number of instructions committed
system.cpu0.commit.committedOps            1318653301                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2409666373                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.547235                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.299609                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1756023328     72.87%     72.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    404369663     16.78%     89.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84088370      3.49%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87584153      3.63%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24764521      1.03%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8796047      0.37%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3951361      0.16%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4103486      0.17%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35985444      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2409666373                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143399                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273921512                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171139                       # Number of loads committed
system.cpu0.commit.membars                    4203745                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203751      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742062437     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271422     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184028     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318653301                       # Class of committed instruction
system.cpu0.commit.refs                     558455474                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316549714                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318653301                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.964524                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.964524                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            492360149                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4729799                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176866381                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1408230356                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               943869347                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                972336609                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8808293                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8211930                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6382960                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  346516512                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                249330700                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1473561992                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5014770                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          152                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1426275911                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               26970732                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133977                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         936709735                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199559213                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.551454                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2423757358                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.589325                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871407                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1403217320     57.89%     57.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               756332447     31.20%     89.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               157220037      6.49%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90124106      3.72%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7708318      0.32%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4839982      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  108800      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101599      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104749      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2423757358                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      162635902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8928797                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336522288                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530404                       # Inst execution rate
system.cpu0.iew.exec_refs                   587628126                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155979961                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              376135528                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            431603794                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106219                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3220636                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158216068                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1386246274                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            431648165                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9088413                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1371834090                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1911111                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11929173                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8808293                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16237176                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       294699                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20546507                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39519                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13313                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4831448                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26432655                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4931733                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13313                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       748107                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8180690                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                582697182                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1359928197                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.895427                       # average fanout of values written-back
system.cpu0.iew.wb_producers                521762782                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525801                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1360036775                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1682924647                       # number of integer regfile reads
system.cpu0.int_regfile_writes              877212046                       # number of integer regfile writes
system.cpu0.ipc                              0.509029                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509029                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205621      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            770923146     55.83%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833241      0.86%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100461      0.15%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           436289327     31.59%     88.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155570662     11.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1380922504                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3283407                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002378                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 702262     21.39%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2051780     62.49%     83.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               529363     16.12%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1380000242                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5189137885                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1359928151                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1453852080                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1379936154                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1380922504                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310120                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       67592969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           252207                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           330                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27516874                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2423757358                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.569745                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.805633                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1420309592     58.60%     58.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          701974757     28.96%     87.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          248030170     10.23%     97.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39820662      1.64%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7926546      0.33%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3469761      0.14%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1470943      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             494642      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             260285      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2423757358                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533918                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19104701                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1771991                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           431603794                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158216068                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1902                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2586393260                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9033606                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              408506343                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845196896                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14977123                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               956196242                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26428942                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                21424                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1717362747                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1398453391                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          907323468                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                965073341                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              42856002                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8808293                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             85004410                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                62126564                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1717362707                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        168729                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5908                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32551371                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5899                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3759978925                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2786767657                       # The number of ROB writes
system.cpu0.timesIdled                       29919097                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1869                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.513519                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20894137                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23083996                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2796614                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30939065                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1079978                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1107953                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           27975                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35591656                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48400                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099998                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1991458                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28114374                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4061279                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300677                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17608531                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120039738                       # Number of instructions committed
system.cpu1.commit.committedOps             122139915                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    488280828                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.250143                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.007687                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    438937813     89.89%     89.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24456756      5.01%     94.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8548097      1.75%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7067287      1.45%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1984469      0.41%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       727549      0.15%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2163795      0.44%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       333783      0.07%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4061279      0.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    488280828                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797295                       # Number of function calls committed.
system.cpu1.commit.int_insts                116577465                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30171874                       # Number of loads committed
system.cpu1.commit.membars                    4200121                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200121      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76650556     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32271872     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017222      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122139915                       # Class of committed instruction
system.cpu1.commit.refs                      41289106                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120039738                       # Number of Instructions Simulated
system.cpu1.committedOps                    122139915                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.100458                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.100458                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            395860354                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               883374                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19912707                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146569830                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23617179                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65050229                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1993203                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2083366                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5269627                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35591656                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21858637                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    465490016                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               204880                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     152257286                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5596718                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072309                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23502194                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21974115                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.309329                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         491790592                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.313869                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.738382                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               393541200     80.02%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62359362     12.68%     92.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19814282      4.03%     96.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12505748      2.54%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3063670      0.62%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  441048      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64521      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     548      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     213      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           491790592                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         427325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2095102                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30705941                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.273287                       # Inst execution rate
system.cpu1.iew.exec_refs                    46085038                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11559996                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321848009                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35058560                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100662                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1991454                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11975345                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139704713                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34525042                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2017175                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134516618                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1440180                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6297895                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1993203                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10316995                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       174836                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1112220                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33475                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2264                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        16111                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4886686                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       858113                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2264                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       543060                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1552042                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78031713                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132592147                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839569                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65512984                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.269377                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132667619                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170488183                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89330407                       # number of integer regfile writes
system.cpu1.ipc                              0.243875                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.243875                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200228      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85687719     62.76%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37096942     27.17%     93.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9548758      6.99%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136533793                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3074805                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022520                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 703369     22.88%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1856652     60.38%     83.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               514782     16.74%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135408356                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         768171877                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132592135                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157271293                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133403722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136533793                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300991                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17564797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           238920                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           314                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7525523                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    491790592                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.277626                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.774110                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          410441484     83.46%     83.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           49863159     10.14%     93.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19103119      3.88%     97.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5782265      1.18%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4089602      0.83%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1055729      0.21%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             875556      0.18%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             410212      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             169466      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      491790592                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.277385                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13625475                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1245065                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35058560                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11975345                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       492217917                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2103201936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              347682401                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81672450                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14616599                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                27242156                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4141943                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                44140                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183481914                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144291010                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97288194                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65073584                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30283228                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1993203                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49768290                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15615744                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183481902                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30958                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               595                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30302262                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           592                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   623967735                       # The number of ROB reads
system.cpu1.rob.rob_writes                  283015632                       # The number of ROB writes
system.cpu1.timesIdled                           8347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8892681                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1988670                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11784588                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              39915                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2111059                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11579215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23099481                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2356735                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        69136                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69831435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5889888                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139662888                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5959024                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8129276                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3819576                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7700549                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              344                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            271                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3449260                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3449256                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8129276                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           203                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     34678011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               34678011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    985478912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               985478912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              542                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11579354                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11579354    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11579354                       # Request fanout histogram
system.membus.respLayer1.occupancy        60456076021                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         40789967494                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    645258071.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   864098810.775878                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       121000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2140772000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1293196328500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4516806500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212682783                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212682783                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212682783                       # number of overall hits
system.cpu0.icache.overall_hits::total      212682783                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36647916                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36647916                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36647916                       # number of overall misses
system.cpu0.icache.overall_misses::total     36647916                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 480064717995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 480064717995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 480064717995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 480064717995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    249330699                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    249330699                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    249330699                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    249330699                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.146985                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.146985                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.146985                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.146985                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13099.372908                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13099.372908                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13099.372908                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13099.372908                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3096                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          449                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.600000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   112.250000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34581272                       # number of writebacks
system.cpu0.icache.writebacks::total         34581272                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2066611                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2066611                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2066611                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2066611                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34581305                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34581305                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34581305                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34581305                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 426184945997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 426184945997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 426184945997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 426184945997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138697                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138697                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138697                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138697                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12324.142944                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12324.142944                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12324.142944                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12324.142944                       # average overall mshr miss latency
system.cpu0.icache.replacements              34581272                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212682783                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212682783                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36647916                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36647916                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 480064717995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 480064717995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    249330699                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    249330699                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.146985                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.146985                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13099.372908                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13099.372908                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2066611                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2066611                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34581305                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34581305                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 426184945997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 426184945997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138697                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138697                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12324.142944                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12324.142944                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999962                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          247263858                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34581272                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.150224                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999962                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        533242702                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       533242702                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    498341757                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       498341757                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    498341757                       # number of overall hits
system.cpu0.dcache.overall_hits::total      498341757                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     58117052                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      58117052                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     58117052                       # number of overall misses
system.cpu0.dcache.overall_misses::total     58117052                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1985796375013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1985796375013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1985796375013                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1985796375013                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556458809                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556458809                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556458809                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556458809                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.104441                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.104441                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.104441                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.104441                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34168.910959                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34168.910959                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34168.910959                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34168.910959                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     21816538                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       507369                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           325940                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5265                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    66.934215                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    96.366382                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32580607                       # number of writebacks
system.cpu0.dcache.writebacks::total         32580607                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     26447295                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     26447295                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     26447295                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     26447295                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31669757                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31669757                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31669757                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31669757                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 648473130566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 648473130566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 648473130566                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 648473130566                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056913                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056913                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056913                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056913                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20476.100608                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20476.100608                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20476.100608                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20476.100608                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32580607                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    363502178                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      363502178                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     41776466                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41776466                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1128770458500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1128770458500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405278644                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405278644                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103081                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103081                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27019.290203                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27019.290203                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16138874                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16138874                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25637592                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25637592                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 448177597500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 448177597500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063259                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063259                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17481.267254                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17481.267254                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134839579                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134839579                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16340586                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16340586                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 857025916513                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 857025916513                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180165                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180165                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.108087                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.108087                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52447.685567                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52447.685567                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10308421                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10308421                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6032165                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6032165                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 200295533066                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 200295533066                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039901                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039901                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33204.584600                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33204.584600                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1758                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1758                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11074000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11074000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.445402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.445402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6299.203641                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6299.203641                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1743                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1743                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       808500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       808500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003800                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003800                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        53900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3723                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3723                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       861500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       861500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.039226                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039226                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5667.763158                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5667.763158                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       710500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       710500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.039226                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.039226                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4674.342105                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4674.342105                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188586                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188586                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911705                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911705                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92444908500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92444908500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434085                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434085                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101397.829890                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101397.829890                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911705                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911705                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91533203500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91533203500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434085                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434085                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100397.829890                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100397.829890                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999378                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          532117140                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32581233                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.332014                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999378                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149715109                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149715109                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34485604                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29196439                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              357606                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64046462                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34485604                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29196439                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6813                       # number of overall hits
system.l2.overall_hits::.cpu1.data             357606                       # number of overall hits
system.l2.overall_hits::total                64046462                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95697                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3383629                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3239                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2299578                       # number of demand (read+write) misses
system.l2.demand_misses::total                5782143                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95697                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3383629                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3239                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2299578                       # number of overall misses
system.l2.overall_misses::total               5782143                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8165321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 368448036801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    289643500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 255431288511                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     632334289812                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8165321000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 368448036801                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    289643500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 255431288511                       # number of overall miss cycles
system.l2.overall_miss_latency::total    632334289812                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34581301                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32580068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           10052                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2657184                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69828605                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34581301                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32580068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          10052                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2657184                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69828605                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.103856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.322224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865419                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082805                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.103856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.322224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865419                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082805                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85324.733273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108891.381650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89423.741896                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111077.462261                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109359.849767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85324.733273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108891.381650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89423.741896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111077.462261                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109359.849767                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             237607                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7124                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.353032                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5615888                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3819576                       # number of writebacks
system.l2.writebacks::total                   3819576                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         133995                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          12733                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              146741                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        133995                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         12733                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             146741                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        95686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3249634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2286845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5635402                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        95686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3249634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2286845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6023809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11659211                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7207765001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 326407362172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    257184000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 231598520561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 565470831734                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7207765001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 326407362172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    257184000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 231598520561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 580905480928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1146376312662                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.099743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.322025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.860627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080703                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.099743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.322025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.860627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.166969                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75327.268367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100444.346093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79451.343837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101274.253638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100342.589887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75327.268367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100444.346093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79451.343837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101274.253638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96434.910358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98323.661238                       # average overall mshr miss latency
system.l2.replacements                       17359251                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8990934                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8990934                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8990934                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8990934                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60581462                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60581462                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60581462                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60581462                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6023809                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6023809                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 580905480928                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 580905480928                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96434.910358                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96434.910358                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 50                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.892857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.892857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.892857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         7240                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1220                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         4230                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       500000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       496500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       996500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.892857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.892857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.892857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19860                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19930                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       180000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       319000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       499000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19960                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4881160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           132897                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5014057                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2079953                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1459278                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3539231                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 225373401446                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 163062844770                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  388436246216                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6961113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1592175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8553288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.298796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.916531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.413786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108355.045256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111742.138763                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109751.594687                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80979                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        10448                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91427                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1998974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1448830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3447804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 198800046559                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 147746878805                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 346546925364                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.287163                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.909969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.403097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99451.041664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101976.683810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100512.362467                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34485604                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34492417                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95697                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            98936                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8165321000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    289643500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8454964500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34581301                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        10052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34591353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.322224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002860                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85324.733273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89423.741896                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85458.927994                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        95686                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3237                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        98923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7207765001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    257184000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7464949001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002767                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.322025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75327.268367                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79451.343837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75462.218099                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24315279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       224709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24539988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1303676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       840300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2143976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 143074635355                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92368443741                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 235443079096                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25618955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1065009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26683964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.050887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.789007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109747.080835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109923.174748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109816.098266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        53016                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2285                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        55301                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1250660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       838015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2088675                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 127607315613                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  83851641756                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 211458957369                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.048818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.786862                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078275                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102031.979605                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100059.833960                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101240.718335                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           46                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           25                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                71                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          194                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           65                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             259                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1738983                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1167479                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2906462                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          240                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           90                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           330                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.808333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.722222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.784848                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8963.829897                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17961.215385                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11221.861004                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           34                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          160                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          202                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3196985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       846494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4043479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.466667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.612121                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19981.156250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20154.619048                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20017.222772                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999931                       # Cycle average of tags in use
system.l2.tags.total_refs                   145166306                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17359378                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.362414                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.996722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.418244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.738271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.189036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.648527                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.546824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.228883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1132570738                       # Number of tag accesses
system.l2.tags.data_accesses               1132570738                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6123840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     208065920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        207168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     146368448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    380260672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          741026048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6123840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       207168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6331008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244452864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244452864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          95685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3251030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2287007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5941573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11578532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3819576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3819576                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4718947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        160332753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           159641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        112789525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    293023675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             571024542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4718947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       159641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4878588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188372035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188372035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188372035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4718947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       160332753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          159641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       112789525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    293023675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            759396577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3728604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     95683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3145400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2272233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5941095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006130120750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20988067                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3509174                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11578532                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3819576                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11578532                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3819576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 120884                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 90972                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            599621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            604813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            681792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2228011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            617301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            650694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            598142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            594376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            653910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            597936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           607974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           598405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           624166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           593777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           597690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           609040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            249054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233603                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 509595822015                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                57288240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            724426722015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44476.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63226.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7648118                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1724017                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11578532                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3819576                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2964284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1897023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  911911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  816496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  658568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  536022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  472917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  437821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  395971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  362735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 384703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 651482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 331690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 215111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 170185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 125611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  83547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  38614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 181972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 225707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 227293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 229640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 234009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 224836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 224019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5814080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.166063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.384762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.134168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4120715     70.87%     70.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       951485     16.37%     87.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        94054      1.62%     88.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        64701      1.11%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        66064      1.14%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        64632      1.11%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        57016      0.98%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        53207      0.92%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       342206      5.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5814080                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.004927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.284229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    485.259647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       229124    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.272820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.254710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.806403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           201972     88.15%     88.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2795      1.22%     89.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16881      7.37%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5216      2.28%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1475      0.64%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              483      0.21%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              202      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               75      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229129                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              733289472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7736576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238628800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               741026048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244452864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       565.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    571.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1297713111500                       # Total gap between requests
system.mem_ctrls.avgGap                      84277.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6123712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    201305600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       207168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    145422912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    380230080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238628800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4718848.746183031239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 155123343.187861025333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 159640.828479400428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 112060907.821511730552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 293000101.289719939232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183884090.839536756277                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        95685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3251030                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2287007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5941573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3819576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3246853078                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 192374504562                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    121657579                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 136870616851                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 391813089945                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31237278128384                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33932.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59173.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37583.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59847.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65944.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8178205.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20309094540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10794524565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         34863891720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9821356920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102440204880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     279523528350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     262933609440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       720686210415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.350941                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 679747696482                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43333420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 574632018518                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21203493780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11269909035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46943715000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9641804580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102440204880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     433197238920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     133524168960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       758220535155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.274378                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 341405178047                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43333420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 912974536953                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12083350632.183908                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60598626455.403122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 498357030500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   246461630000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1051251505000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21847618                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21847618                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21847618                       # number of overall hits
system.cpu1.icache.overall_hits::total       21847618                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11019                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11019                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11019                       # number of overall misses
system.cpu1.icache.overall_misses::total        11019                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    437429499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    437429499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    437429499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    437429499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21858637                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21858637                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21858637                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21858637                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000504                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000504                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000504                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000504                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 39697.749251                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39697.749251                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 39697.749251                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39697.749251                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          119                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        10020                       # number of writebacks
system.cpu1.icache.writebacks::total            10020                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          967                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          967                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          967                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          967                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        10052                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10052                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        10052                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10052                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    381070000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    381070000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    381070000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    381070000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000460                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000460                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37909.868683                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37909.868683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37909.868683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37909.868683                       # average overall mshr miss latency
system.cpu1.icache.replacements                 10020                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21847618                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21847618                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11019                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11019                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    437429499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    437429499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21858637                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21858637                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000504                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000504                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 39697.749251                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39697.749251                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          967                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          967                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        10052                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10052                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    381070000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    381070000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37909.868683                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37909.868683                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991267                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21670491                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10020                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2162.723653                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        352817500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991267                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999727                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999727                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43727326                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43727326                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31914292                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31914292                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31914292                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31914292                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9821085                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9821085                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9821085                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9821085                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 975421931615                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 975421931615                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 975421931615                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 975421931615                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41735377                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41735377                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41735377                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41735377                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.235318                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.235318                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.235318                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.235318                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99319.161947                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99319.161947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99319.161947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99319.161947                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13431758                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       348677                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           180905                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4479                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.247577                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.847064                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2656990                       # number of writebacks
system.cpu1.dcache.writebacks::total          2656990                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7936222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7936222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7936222                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7936222                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1884863                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1884863                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1884863                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1884863                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 188566379829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 188566379829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 188566379829                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 188566379829                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045162                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045162                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045162                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045162                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100042.485756                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100042.485756                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100042.485756                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100042.485756                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2656990                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27084185                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27084185                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5634409                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5634409                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 453705446000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 453705446000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32718594                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32718594                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.172208                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.172208                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80524.052478                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80524.052478                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4569165                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4569165                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1065244                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1065244                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  97096252500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  97096252500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032558                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032558                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91149.307107                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91149.307107                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4830107                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4830107                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4186676                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4186676                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 521716485615                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 521716485615                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9016783                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9016783                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.464320                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.464320                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 124613.532457                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 124613.532457                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3367057                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3367057                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       819619                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       819619                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91470127329                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91470127329                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090899                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090899                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111600.789305                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111600.789305                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6739000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6739000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.344609                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.344609                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41343.558282                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41343.558282                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3429000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3429000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099366                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099366                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72957.446809                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72957.446809                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       937000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       937000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.266667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.266667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7808.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7808.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       817000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       817000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6808.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6808.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326848                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326848                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773150                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773150                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76881468500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76881468500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368167                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368167                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99439.265990                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99439.265990                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773150                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773150                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76108318500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76108318500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368167                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368167                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98439.265990                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98439.265990                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.292712                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35896847                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2657898                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.505728                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        352829000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.292712                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.946647                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.946647                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90330523                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90330523                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1297713135000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61276092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12810510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60837953                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13539675                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11100533                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             348                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           271                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            619                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8554125                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8554125                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34591357                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26684736                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          330                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          330                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103743877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97742581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        30124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7972488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209489070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4426404608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4170283136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1284608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    340107072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8938079424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28461936                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244556160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         98292713                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085320                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.281864                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               89975567     91.54%     91.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8248005      8.39%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  69136      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           98292713                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139661685285                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48874899868                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51914145452                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3988018316                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          15080994                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3281169037000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69743                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703900                       # Number of bytes of host memory used
host_op_rate                                    69851                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39118.75                       # Real time elapsed on the host
host_tick_rate                               50703454                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728262366                       # Number of instructions simulated
sim_ops                                    2732468539                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.983456                       # Number of seconds simulated
sim_ticks                                1983455902000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.594846                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              335236290                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           340014011                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         28979223                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        457268644                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             28325                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         114223                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           85898                       # Number of indirect misses.
system.cpu0.branchPred.lookups              476707662                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1879                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1275                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         28976356                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198880570                       # Number of branches committed
system.cpu0.commit.bw_lim_events             44817759                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4544                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      724565942                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842736121                       # Number of instructions committed
system.cpu0.commit.committedOps             842737124                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3755212471                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.224418                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.119552                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3520771407     93.76%     93.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     73917993      1.97%     95.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     63465567      1.69%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14397041      0.38%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4698246      0.13%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4696815      0.13%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1255758      0.03%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     27191885      0.72%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     44817759      1.19%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3755212471                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15428                       # Number of function calls committed.
system.cpu0.commit.int_insts                829101355                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230586447                       # Number of loads committed
system.cpu0.commit.membars                       1529                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1580      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602837757     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230587666     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9308241      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842737124                       # Class of committed instruction
system.cpu0.commit.refs                     239896001                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842736121                       # Number of Instructions Simulated
system.cpu0.committedOps                    842737124                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.593868                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.593868                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2807518349                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2982                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           275816105                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1718007928                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               259077243                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                714719563                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              28977705                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6090                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             58846820                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  476707662                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                366723098                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3462842454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9394191                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2049010365                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               57961144                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.123135                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         377316644                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         335264615                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.529266                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3869139680                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.529578                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.892017                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2537193027     65.58%     65.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               833102192     21.53%     87.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               364673228      9.43%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                75520864      1.95%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                45883305      1.19%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  138723      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12625776      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     539      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2026      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3869139680                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        2278923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31626934                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               272004874                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.396235                       # Inst execution rate
system.cpu0.iew.exec_refs                   657474689                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10553333                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              976726717                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            423158663                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3293                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22168587                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19209619                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1559391350                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            646921356                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28140912                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1533993353                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               6124246                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1128948424                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              28977705                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1139771704                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     35013329                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          160263                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3088                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          987                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           46                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    192572216                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9900065                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           987                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12557202                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19069732                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                966167639                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1173202616                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738904                       # average fanout of values written-back
system.cpu0.iew.wb_producers                713904939                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.303042                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1179797267                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1920329374                       # number of integer regfile reads
system.cpu0.int_regfile_writes              897249101                       # number of integer regfile writes
system.cpu0.ipc                              0.217681                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.217681                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2029      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            887145654     56.79%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10790      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  404      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           663323840     42.46%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11651228      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1562134264                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               329                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   66021126                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.042263                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4840963      7.33%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              61177648     92.66%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2515      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1628153042                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7073295555                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1173202299                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2276046173                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1559386382                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1562134264                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4968                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      716654229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13866858                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           424                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    529201261                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3869139680                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.403742                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.036565                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3106954735     80.30%     80.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          389721872     10.07%     90.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          178206559      4.61%     94.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           58400235      1.51%     96.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           75391774      1.95%     98.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           37451998      0.97%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           13184782      0.34%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5759009      0.15%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            4068716      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3869139680                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.403504                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38671303                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8829071                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           423158663                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19209619                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    772                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3871418603                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    95493202                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2238239023                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634556047                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              70884350                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               297984282                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             526156267                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              6728809                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2221276274                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1646604491                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1247312113                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                718559366                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9250678                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              28977705                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            585243175                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               612756074                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2221275960                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136129                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2014                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                293727699                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1992                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5277692396                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3248721975                       # The number of ROB writes
system.cpu0.timesIdled                          24133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  449                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.918082                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              157380063                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           157509092                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16043886                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        209755250                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             28595                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          71026                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           42431                       # Number of indirect misses.
system.cpu1.branchPred.lookups              229323021                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          512                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           831                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16043085                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108383563                       # Number of branches committed
system.cpu1.commit.bw_lim_events             31655970                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4698                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      330233990                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448936793                       # Number of instructions committed
system.cpu1.commit.committedOps             448938199                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1460877708                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.307307                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.317064                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1336432913     91.48%     91.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     43476131      2.98%     94.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     28113936      1.92%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9231068      0.63%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2347873      0.16%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3916891      0.27%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       603197      0.04%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5099729      0.35%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     31655970      2.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1460877708                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7496                       # Number of function calls committed.
system.cpu1.commit.int_insts                435304171                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109599702                       # Number of loads committed
system.cpu1.commit.membars                       2048                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2048      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331595896     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109600533     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7739290      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448938199                       # Class of committed instruction
system.cpu1.commit.refs                     117339823                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448936793                       # Number of Instructions Simulated
system.cpu1.committedOps                    448938199                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.374898                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.374898                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            940208571                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  849                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           132732413                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             858083742                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               146957632                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                388534677                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16046191                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1564                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22895255                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  229323021                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                178227147                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1315426349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6148790                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     993662435                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32093984                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.151357                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         183168985                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         157408658                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.655833                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1514642326                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.656042                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.995521                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               901332446     59.51%     59.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               361414737     23.86%     83.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               164503753     10.86%     94.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                66212608      4.37%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11157758      0.74%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  150686      0.01%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9869379      0.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     154      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     805      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1514642326                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         473632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17731334                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146617034                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.445079                       # Inst execution rate
system.cpu1.iew.exec_refs                   196665827                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8776054                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              450693988                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            194848845                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3080                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15514889                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13713966                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          775894554                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            187889773                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16584289                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            674346415                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2676147                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            236818981                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16046191                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            241771882                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4324049                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88202                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5255                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2749                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     85249143                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      5973845                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2749                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7911961                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9819373                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                468341497                       # num instructions consuming a value
system.cpu1.iew.wb_count                    621822123                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.778236                       # average fanout of values written-back
system.cpu1.iew.wb_producers                364480271                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.410412                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     626168814                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               878985530                       # number of integer regfile reads
system.cpu1.int_regfile_writes              470786101                       # number of integer regfile writes
system.cpu1.ipc                              0.296305                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.296305                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2418      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            484278678     70.09%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4903      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           197693127     28.61%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8951290      1.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             690930704                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8728293                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012633                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2501722     28.66%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6226190     71.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  381      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             699656579                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2907816623                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    621822123                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1102853654                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 775889186                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                690930704                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5368                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      326956355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2584596                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           670                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    205144363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1514642326                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.456168                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.020533                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1142409832     75.42%     75.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          196053039     12.94%     88.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          109781029      7.25%     95.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           26555737      1.75%     97.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           21083381      1.39%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8523544      0.56%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5402972      0.36%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2383016      0.16%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            2449776      0.16%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1514642326                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.456025                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         19924017                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6879264                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           194848845                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13713966                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    370                       # number of misc regfile reads
system.cpu1.numCycles                      1515115958                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2451679831                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              745415353                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332818639                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              28519480                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               163930430                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             165427438                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2753931                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1105352835                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             824172120                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          620832392                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                387691448                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9251823                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16046191                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            201445500                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               288013753                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1105352835                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        113404                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3048                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 91037065                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3042                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2208392887                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1612172670                       # The number of ROB writes
system.cpu1.timesIdled                           4774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         57360262                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              7854622                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            68148489                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               5217                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10783976                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    105502045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     210766685                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1232516                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       230087                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     68043185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     60253167                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    136074433                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       60483254                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          105067686                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5024369                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict        100240752                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2079                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            868                       # Transaction distribution
system.membus.trans_dist::ReadExReq            430926                       # Transaction distribution
system.membus.trans_dist::ReadExResp           430921                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     105067686                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    316265292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              316265292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   7073470784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              7073470784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2089                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         105501559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               105501559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           105501559                       # Request fanout histogram
system.membus.respLayer1.occupancy       556771713992                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             28.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        253672623368                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 68                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           34                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1404312294.117647                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1503509554.980543                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           34    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       507000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3001917500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             34                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1935709284000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  47746618000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    366699208                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       366699208                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    366699208                       # number of overall hits
system.cpu0.icache.overall_hits::total      366699208                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23890                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23890                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23890                       # number of overall misses
system.cpu0.icache.overall_misses::total        23890                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1825571000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1825571000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1825571000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1825571000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    366723098                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    366723098                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    366723098                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    366723098                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76415.696944                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76415.696944                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76415.696944                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76415.696944                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1310                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.172414                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21455                       # number of writebacks
system.cpu0.icache.writebacks::total            21455                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2435                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2435                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2435                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2435                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21455                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21455                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21455                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21455                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1651790000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1651790000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1651790000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1651790000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76988.580750                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76988.580750                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76988.580750                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76988.580750                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21455                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    366699208                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      366699208                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23890                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23890                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1825571000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1825571000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    366723098                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    366723098                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76415.696944                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76415.696944                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2435                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2435                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21455                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21455                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1651790000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1651790000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76988.580750                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76988.580750                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          366720892                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21487                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17067.105319                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        733467651                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       733467651                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    223828334                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       223828334                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    223828334                       # number of overall hits
system.cpu0.dcache.overall_hits::total      223828334                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    105135949                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     105135949                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    105135949                       # number of overall misses
system.cpu0.dcache.overall_misses::total    105135949                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 9190995479870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 9190995479870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 9190995479870                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 9190995479870                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    328964283                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    328964283                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    328964283                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    328964283                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.319597                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.319597                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.319597                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.319597                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87420.102898                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87420.102898                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87420.102898                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87420.102898                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1967021921                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1982480                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35933009                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          24084                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.741364                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.315230                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53511428                       # number of writebacks
system.cpu0.dcache.writebacks::total         53511428                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     51621785                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     51621785                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     51621785                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     51621785                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53514164                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53514164                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53514164                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53514164                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5480573831142                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5480573831142                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5480573831142                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5480573831142                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.162675                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.162675                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.162675                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.162675                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 102413.518618                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102413.518618                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 102413.518618                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102413.518618                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53511428                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    217822273                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      217822273                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    101834971                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    101834971                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 8933600491000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 8933600491000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    319657244                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    319657244                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.318576                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.318576                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87726.253597                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87726.253597                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     48557475                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     48557475                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53277496                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53277496                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5457666020500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5457666020500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.166671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.166671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 102438.485857                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102438.485857                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6006061                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6006061                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3300978                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3300978                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 257394988870                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 257394988870                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9307039                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9307039                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.354675                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.354675                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77975.372411                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77975.372411                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3064310                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3064310                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236668                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236668                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  22907810642                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  22907810642                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025429                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025429                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 96793.020780                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96793.020780                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1240                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1240                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          239                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          239                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8905000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8905000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.161596                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.161596                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37259.414226                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37259.414226                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          204                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          204                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       388000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       388000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.023665                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.023665                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11085.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11085.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          822                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          822                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          410                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          410                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1921000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1921000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1232                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1232                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.332792                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.332792                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4685.365854                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4685.365854                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          410                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          410                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1511000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1511000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.332792                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.332792                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3685.365854                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3685.365854                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1059                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1059                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          216                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          216                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       977500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       977500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1275                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1275                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.169412                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.169412                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4525.462963                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4525.462963                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          211                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          211                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       761500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       761500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.165490                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.165490                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3609.004739                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3609.004739                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999510                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          277349610                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53512794                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.182865                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999510                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        711449300                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       711449300                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1789                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4306510                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 517                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1336074                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5644890                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1789                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4306510                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                517                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1336074                       # number of overall hits
system.l2.overall_hits::total                 5644890                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             19666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49201092                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4444                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13126096                       # number of demand (read+write) misses
system.l2.demand_misses::total               62351298                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            19666                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49201092                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4444                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13126096                       # number of overall misses
system.l2.overall_misses::total              62351298                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1597198497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5328950845201                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    386935498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1421406125530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6752341104726                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1597198497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5328950845201                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    386935498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1421406125530                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6752341104726                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53507602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4961                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14462170                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67996188                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53507602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4961                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14462170                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67996188                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.916616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.919516                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.895787                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.907616                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.916982                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.916616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.919516                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.895787                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.907616                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.916982                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81216.235991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108309.605104                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87069.193969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108288.566953                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108295.116883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81216.235991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108309.605104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87069.193969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108288.566953                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108295.116883                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            5711887                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    203289                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.097374                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  42083827                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5024367                       # number of writebacks
system.l2.writebacks::total                   5024367                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         190357                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         219713                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              410150                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        190357                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        219713                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             410150                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        19611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     49010735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12906383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          61941148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        19611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     49010735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12906383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     43740963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        105682111                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1397481497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4826861747241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    341114500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1277138911000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6105739254238                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1397481497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4826861747241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    341114500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1277138911000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4561515780106                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 10667255034344                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.914053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.915958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.890748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.892424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.910950                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.914053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.915958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.890748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.892424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.554236                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71260.083474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98485.806166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77192.690654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98954.053277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98573.233648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71260.083474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98485.806166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77192.690654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98954.053277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 104284.758891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100937.187320                       # average overall mshr miss latency
system.l2.replacements                      165560814                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5155064                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5155064                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5155066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5155066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     61624797                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61624797                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     61624802                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61624802                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     43740963                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       43740963                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4561515780106                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4561515780106                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 104284.758891                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 104284.758891                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             274                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  294                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           590                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           179                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                769                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4685500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1282000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5967500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          864                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          199                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1063                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.682870                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.899497                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.723424                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7941.525424                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7162.011173                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7760.078023                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          583                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           757                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12008000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3985500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15993500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.674769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.874372                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.712135                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20596.912521                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22905.172414                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21127.476882                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           92                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               98                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       140000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       140000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           95                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.968421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.970297                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 23333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1428.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           92                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           97                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1806500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1905000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.968421                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.960396                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19635.869565                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19639.175258                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            16542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2759                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19301                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         218762                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         213135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              431897                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  22198161500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  21776729500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43974891000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       235304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            451198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.929699                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.987221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101471.743264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102173.408872                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101818.005219                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          499                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          481                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              980                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       218263                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       212654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         430917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  19997025000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19629576000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39626601000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.927579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.984993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.955051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91618.941369                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92307.579448                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91958.778605                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1789                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           517                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        19666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4444                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1597198497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    386935498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1984133995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4961                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26416                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.916616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.895787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.912704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81216.235991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87069.193969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82295.064081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        19611                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4419                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24030                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1397481497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    341114500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1738595997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.914053                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.890748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.909676                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71260.083474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77192.690654                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72351.061049                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4289968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1333315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5623283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48982330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12912961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        61895291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5306752683701                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1399629396030                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6706382079731                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53272298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14246276                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67518574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.919471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.906410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.916715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108340.143960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108389.500753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108350.441066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       189858                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       219232                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       409090                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48792472                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     12693729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     61486201                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4806864722241                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1257509335000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 6064374057241                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.915907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.891021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.910656                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98516.523660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99065.399537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98629.838218                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   177954991                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 165560878                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.074861                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.105770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.007935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.031440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.897204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.953911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.439153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.219241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.060894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.280530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1243779454                       # Number of tag accesses
system.l2.tags.data_accesses               1243779454                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1255168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3136723392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        282816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     826046720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2787602752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         6751910848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1255168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       282816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1537984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321559616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321559616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          19612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       49011303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12906980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     43556293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           105498607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5024369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5024369                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           632819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1581443474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           142587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        416468407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1405427138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3404114425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       632819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       142587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           775406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      162120880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            162120880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      162120880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          632819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1581443474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          142587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       416468407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1405427138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3566235305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5017281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     19612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48955771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12885675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  43546928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.048734274500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       308789                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       308789                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           155458361                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4723218                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   105498607                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5024374                       # Number of write requests accepted
system.mem_ctrls.readBursts                 105498607                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5024374                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  86202                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7093                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           6484611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           6392983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           6180527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           6299319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           7362469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7346651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6590665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6388753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6510968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6392230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6667374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6588998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6539591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6554754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6488231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          6624281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            320919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            307898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           318940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322633                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4728093330468                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               527062025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6704575924218                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44853.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63603.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 56864857                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2283663                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             105498607                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5024374                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13793941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                16038479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13834254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10436865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6756849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5565417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4589852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4099875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3905511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3827441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3965941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6456329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3849971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2746879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2220262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1662169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1083218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 519424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  52133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 164387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 242009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 284502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 318354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 336584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 331578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 336912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 332063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 336346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 330637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 323431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 318958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 316315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 316049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     51281162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    137.818614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.971052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.130239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     38229402     74.55%     74.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      8298594     16.18%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       821797      1.60%     92.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       387494      0.76%     93.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       399334      0.78%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       503932      0.98%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       608030      1.19%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       576675      1.12%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1455904      2.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     51281162                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       308789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     341.373475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.441568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15242.164125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       308647     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071           95      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-262143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.17965e+06-1.24518e+06            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.44179e+06-1.50733e+06           30      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        308789                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       308789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           273295     88.51%     88.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7729      2.50%     91.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17957      5.82%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7081      2.29%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2060      0.67%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              513      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              120      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        308789                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             6746393920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5516928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321105984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              6751910848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321559936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3401.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3404.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    162.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    26.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1983455827000                       # Total gap between requests
system.mem_ctrls.avgGap                      17946.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1255168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3133169344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       282816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    824683200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2787003392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321105984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 632818.707355360151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1579651627.666990995407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 142587.490709939681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 415780960.478343904018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1405124958.507900238037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161892171.979329437017                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        19612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     49011303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12906980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     43556293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5024374                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    585233314                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2789232851299                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    157370529                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 741702444375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3172898024701                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48535460312530                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29840.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56909.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35612.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57465.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     72845.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9660001.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         182517378120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          97010287110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        373896288780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13289290020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     156572164320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     896345302260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6829969920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1726460680530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        870.430585                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10219219531                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66231880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1907004802469                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         183630147120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          97601722680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        378748282920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12900916800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     156572164320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     897114820500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6181954560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1732750008900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        873.601479                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8535603664                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66231880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1908688418336                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                580                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4212708137.457045                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8493321284.221634                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          291    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        64500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  30342885500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   757557834000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1225898068000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    178221735                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       178221735                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    178221735                       # number of overall hits
system.cpu1.icache.overall_hits::total      178221735                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5412                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5412                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5412                       # number of overall misses
system.cpu1.icache.overall_misses::total         5412                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    435618000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    435618000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    435618000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    435618000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    178227147                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    178227147                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    178227147                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    178227147                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80491.130820                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80491.130820                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80491.130820                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80491.130820                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4961                       # number of writebacks
system.cpu1.icache.writebacks::total             4961                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          451                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          451                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          451                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          451                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4961                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4961                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4961                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4961                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    401414000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    401414000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    401414000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    401414000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 80913.928643                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 80913.928643                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 80913.928643                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 80913.928643                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4961                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    178221735                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      178221735                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5412                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5412                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    435618000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    435618000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    178227147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    178227147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80491.130820                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80491.130820                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          451                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          451                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4961                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4961                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    401414000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    401414000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 80913.928643                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 80913.928643                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          178413875                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4993                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         35732.800921                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        356459255                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       356459255                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    111839205                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       111839205                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    111839205                       # number of overall hits
system.cpu1.dcache.overall_hits::total      111839205                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     49778189                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      49778189                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     49778189                       # number of overall misses
system.cpu1.dcache.overall_misses::total     49778189                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 4031342861410                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 4031342861410                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 4031342861410                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 4031342861410                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    161617394                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    161617394                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    161617394                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    161617394                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.308000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.308000                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.308000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.308000                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80986.129516                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80986.129516                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80986.129516                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80986.129516                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    294964721                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3937837                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4543547                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          46516                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.919483                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.655538                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14465417                       # number of writebacks
system.cpu1.dcache.writebacks::total         14465417                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     35310086                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     35310086                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     35310086                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     35310086                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14468103                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14468103                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14468103                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14468103                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1462304948911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1462304948911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1462304948911                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1462304948911                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089521                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089521                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089521                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089521                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101070.952350                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101070.952350                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101070.952350                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101070.952350                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14465417                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    107374350                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      107374350                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     46505203                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     46505203                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3774871325500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3774871325500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    153879553                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    153879553                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.302218                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.302218                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81170.946087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81170.946087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     32253387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     32253387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14251816                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14251816                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1440140904500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1440140904500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092617                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092617                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 101049.641989                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101049.641989                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4464855                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4464855                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3272986                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3272986                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 256471535910                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 256471535910                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7737841                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7737841                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.422984                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.422984                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78360.107837                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78360.107837                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3056699                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3056699                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216287                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216287                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22164044411                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22164044411                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027952                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027952                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102475.157596                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102475.157596                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1260                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1260                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          298                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          298                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     23913500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     23913500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.191271                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.191271                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 80246.644295                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 80246.644295                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          158                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          158                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12673000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12673000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101412                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101412                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 80208.860759                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80208.860759                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          974                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          974                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          462                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          462                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      4470500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4470500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.321727                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.321727                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9676.406926                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9676.406926                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          462                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          462                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4008500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4008500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.321727                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.321727                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8676.406926                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8676.406926                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          544                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            544                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          287                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          287                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1629500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1629500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          831                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          831                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.345367                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.345367                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5677.700348                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5677.700348                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          287                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          287                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1342500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1342500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.345367                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.345367                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4677.700348                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4677.700348                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.818711                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          126314310                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14467865                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.730681                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.818711                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994335                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994335                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        337710274                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       337710274                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1983455902000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67555488                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10179433                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62848195                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       160536447                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         81517355                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2376                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           872                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3248                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           451526                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          451526                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26416                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67529072                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160534729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43396902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             204010879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2746240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6849218048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       635008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1851365696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8703964992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       247091083                       # Total snoops (count)
system.tol2bus.snoopTraffic                 322252608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        315112827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.196591                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.399254                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              253394462     80.41%     80.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1               61488278     19.51%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 230087      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          315112827                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136070333170                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80277852615                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32215933                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21706666840                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7454973                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
