# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 480 3.2e-05 1024 170 1110 196608 142.302 26.8373 290.263 835.262 1294.95 1295.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1930 0.001024 1024 400 670 17600 0.745856 10.9011 51.2821 62.9733 63.0277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 760 0.000256 4096 195 2180 54784 11.5019 13.9311 486.354 418.636 930.5 930.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1620 3.2e-05 512 180 550 587776 24.7146 13.3574 207.757 419.065 665.086 665.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 480 3.2e-05 1024 170 1110 165888 145.809 27.0111 283.311 816.651 1273.06 1273.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1930 0.001024 1024 400 670 17568 0.74752 12.6226 51.2726 64.6861 64.7404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 760 0.000256 4096 195 2180 54864 11.5596 13.9713 551.315 419.504 996.422 996.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1620 3.2e-05 512 180 550 587520 24.7958 13.3857 238.921 419.195 696.481 696.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 480 3.2e-05 1024 170 1110 184320 142.593 26.4868 329.21 824.827 1323.41 1323.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1930 0.001024 1024 400 670 17600 0.744128 13.2219 51.3276 65.3366 65.3925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 760 0.000256 4096 195 2180 54720 11.5012 13.9538 574.184 418.82 1018.53 1018.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1620 3.2e-05 512 180 550 586240 24.7017 13.3742 248.693 419.413 706.379 706.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 10 280 0.001024 1024 85 580 0 0.69152 0.005408 44.9793 45.7525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 3.2e-05 2048 430 7090 473600 236.056 84.6008 10290.1 2533.45 13144.9 13099.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1520 0.000128 4096 120 640 149200 28.4583 421.638 842.614 1292.76 1292.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1530 3.2e-05 512 180 770 581120 25.0163 13.3714 327.925 428.208 794.711 794.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 0.000256 4096 490 1720 69200 13.9957 527.071 423.766 964.878 964.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 530 0.000512 4096 180 2950 16320 5.77562 6.60349 232.597 218.977 464.03 464.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 480 3.2e-05 1024 170 1110 172032 145.843 26.45 286.203 824.867 1283.64 1283.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1930 0.001024 1024 400 670 17568 0.745472 12.2327 51.307 64.3292 64.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 760 0.000256 4096 195 2180 54720 11.4796 13.9366 535.463 419.084 980.038 980.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1620 3.2e-05 512 180 550 586752 24.7248 13.3428 231.918 418.673 688.844 688.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 10 280 0.001024 1024 85 580 0 0.688384 0.005472 43.761 44.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 3.2e-05 2048 430 7090 473088 235.135 84.1833 9605.65 2526.88 12452.5 12408.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1520 0.000128 4096 120 640 149184 28.4549 394.697 838.912 1262.11 1262.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1530 3.2e-05 512 180 770 580608 24.9618 13.3404 305.141 420.712 764.348 764.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 0.000256 4096 490 1720 69120 13.9756 490.983 419.204 924.205 924.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 530 0.000512 4096 180 2950 16128 5.74874 6.59366 214.003 208.846 435.265 435.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 480 3.2e-05 1024 170 1110 179200 144.345 26.5232 301.62 824.069 1296.84 1297.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1930 0.001024 1024 400 670 17500 0.741376 12.2428 51.1956 64.2233 64.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 760 0.000256 4096 195 2180 54800 11.5717 13.9803 542.445 418.957 987.031 987.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1620 3.2e-05 512 180 550 585600 24.781 13.3882 234.033 418.588 690.976 691.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 10 280 0.001024 1024 85 580 0 0.688128 0.00416 42.6745 43.4483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 3.2e-05 2048 430 7090 473600 236.395 84.4715 9706.9 2532.66 12561.1 12518.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1520 0.000128 4096 120 640 149100 28.4385 398.623 842.364 1269.47 1269.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1530 3.2e-05 512 180 770 579200 25.2112 13.3877 307.606 427.549 773.942 774.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 0.000256 4096 490 1720 69100 13.9732 496.97 418.643 929.632 929.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 530 0.000512 4096 180 2950 16200 5.7983 6.58563 218.31 213.49 444.261 444.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 480 3.2e-05 1024 170 1110 172032 141.94 26.7947 298.672 808.398 1276.32 1276.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1930 0.001024 1024 400 670 17472 0.753536 12.8541 51.1938 64.8444 64.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 760 0.000256 4096 195 2180 54656 11.5057 13.9625 553.994 419.164 998.7 998.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1620 3.2e-05 512 180 550 584192 24.7569 13.3572 240.627 418.741 697.667 697.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 480 3.2e-05 1024 170 1110 184320 142.699 26.513 320.877 824.213 1314.58 1314.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1930 0.001024 1024 400 670 17520 0.742944 12.843 51.2558 64.8846 64.9394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 760 0.000256 4096 195 2180 54720 11.5565 13.9742 558.112 419.125 1002.84 1002.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1620 3.2e-05 512 180 550 583680 24.72 13.3475 241.479 417.381 697.116 697.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 10 280 0.001024 1024 85 580 0 0.690176 0.004096 43.6568 44.4312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 3.2e-05 2048 430 7090 468480 238.678 84.8612 9892.72 2541.8 12758.7 12714.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1520 0.000128 4096 120 640 149160 28.4522 410.288 838.217 1277 1277.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1530 3.2e-05 512 180 770 576000 25.1773 13.3503 317.082 417.379 773.176 773.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 0.000256 4096 490 1720 69120 13.9718 511.083 418.977 944.076 944.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 530 0.000512 4096 180 2950 16320 5.79613 6.61126 225.978 209.314 447.772 447.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 480 3.2e-05 1024 170 1110 196608 142.141 26.8347 331.049 836.007 1336.32 1336.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1930 0.001024 1024 400 670 17536 0.749568 12.4742 51.3086 64.5772 64.6308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 760 0.000256 4096 195 2180 54528 11.479 13.9372 537.943 418.617 982.05 982.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1620 3.2e-05 512 180 550 585728 24.7113 13.3235 234.331 418.167 690.72 690.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 480 3.2e-05 1024 170 1110 147456 144.038 25.8519 249.996 791.945 1212.12 1212.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1930 0.001024 1024 400 670 17472 0.75952 12.5737 51.303 64.6815 64.7352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 760 0.000256 4096 195 2180 54144 11.4605 13.9247 540.187 417.654 983.302 983.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1620 3.2e-05 512 180 550 583680 24.4632 13.2838 234.876 416.648 689.459 689.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 480 3.2e-05 1024 170 1110 153600 149.419 26.5134 279.151 824.29 1279.64 1279.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1930 0.001024 1024 400 670 17400 0.741344 13.5637 51.1944 65.5425 65.5954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 760 0.000256 4096 195 2180 54400 11.5149 13.9486 574.593 417.575 1017.7 1017.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1620 3.2e-05 512 180 550 582400 24.6196 13.3143 251.514 416.572 706.209 706.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 480 3.2e-05 1024 170 1110 131072 146.909 25.8243 278.638 791.451 1243.1 1243.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1930 0.001024 1024 400 670 17408 0.757152 16.1631 51.2816 68.2438 68.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 760 0.000256 4096 195 2180 54272 11.4913 13.9368 674.92 419.101 1119.52 1119.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1620 3.2e-05 512 180 550 581632 24.7802 13.3263 294.174 417.749 750.219 750.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 480 3.2e-05 1024 170 1110 196608 142.223 27.1002 285.918 835.1 1290.63 1290.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1930 0.001024 1024 400 675 17632 0.751328 10.625 51.3004 62.7198 62.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 760 0.000256 4096 195 2190 54976 11.549 13.9514 897.489 419.078 1342.14 1342.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1620 3.2e-05 512 180 555 586752 24.6787 13.3571 202.844 419.047 660.115 660.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 480 3.2e-05 1024 170 1110 194560 143.573 26.9625 286.973 838.535 1296.32 1296.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1930 0.001024 1024 400 675 17600 0.75056 10.8503 51.2889 62.9327 62.9903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 760 0.000256 4096 195 2190 54960 11.5656 13.9776 520.229 419.469 965.313 965.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1620 3.2e-05 512 180 555 586240 24.8004 13.3857 206.027 419.401 663.798 663.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 480 3.2e-05 1024 170 1110 184320 142.657 26.5173 270.025 823.919 1263.4 1263.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1930 0.001024 1024 400 675 17616 0.747488 10.8588 51.2994 62.948 63.0039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 760 0.000256 4096 195 2190 54912 11.5157 13.9538 514.825 418.893 959.261 959.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1620 3.2e-05 512 180 555 585216 24.7529 13.3558 203.871 418.185 660.357 660.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 480 3.2e-05 1024 170 1110 186368 142.979 26.7915 280.337 826.877 1277.27 1277.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1930 0.001024 1024 400 675 17584 0.752896 11.1346 51.2645 63.198 63.2504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 760 0.000256 4096 195 2190 54880 11.5677 13.9736 488.596 419.122 933.336 933.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1620 3.2e-05 512 180 555 585984 24.8104 13.3777 209.252 418.293 665.921 666.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 480 3.2e-05 1024 170 1110 196608 142.124 26.8405 299.831 835.813 1304.88 1305.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1930 0.001024 1024 400 675 17600 0.753376 11.2169 51.3211 63.336 63.3892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 760 0.000256 4096 195 2190 54784 11.4755 13.9352 496.886 418.913 941.281 941.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1620 3.2e-05 512 180 555 585728 24.718 13.3579 212.273 419.343 669.872 670.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 480 3.2e-05 1024 170 1110 165888 145.724 26.2892 290.078 815.941 1278.32 1278.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1930 0.001024 1024 400 675 17568 0.748416 12.9372 51.2654 64.9938 65.0494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 760 0.000256 4096 195 2190 54864 11.5439 13.9773 561.711 419.126 1006.43 1006.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1620 3.2e-05 512 180 555 585216 24.7913 13.3796 242.385 418.892 699.635 699.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 480 3.2e-05 1024 170 1110 184320 142.547 26.5065 315.997 824.855 1310.18 1310.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1930 0.001024 1024 400 675 17520 0.743488 12.5196 51.2348 64.5426 64.5984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 760 0.000256 4096 195 2190 54720 11.4852 13.9548 546.651 418.834 990.999 991.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1620 3.2e-05 512 180 555 586240 24.6808 13.3759 237.111 419.417 694.769 694.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 480 3.2e-05 1024 170 1110 172032 145.743 26.4563 314.975 824.867 1312.32 1312.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1930 0.001024 1024 400 675 17568 0.745856 13.5846 51.3255 65.7005 65.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 760 0.000256 4096 195 2190 54720 11.463 13.9418 582.522 419.115 1027.12 1027.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1620 3.2e-05 512 180 555 583680 24.717 13.3466 252.664 418.756 709.667 709.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 480 3.2e-05 1024 170 1110 179200 144.204 26.5216 325.042 824.081 1320.12 1320.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1930 0.001024 1024 400 675 17500 0.743232 13.4799 51.2125 65.4801 65.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 760 0.000256 4096 195 2190 54800 11.5653 13.9791 577.363 418.958 1021.94 1022.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1620 3.2e-05 512 180 555 585600 24.7431 13.3891 251.38 418.886 708.583 708.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 480 3.2e-05 1024 170 1110 172032 141.881 26.253 314.078 808.522 1291.01 1291.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1930 0.001024 1024 400 675 17472 0.751776 13.4369 51.2164 65.4493 65.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 760 0.000256 4096 195 2190 54656 11.4985 13.9546 581.875 419.216 1026.62 1026.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1620 3.2e-05 512 180 555 584192 24.7191 13.365 252.481 418.785 709.537 709.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 480 3.2e-05 1024 170 1110 184320 142.619 26.5114 329.969 824.825 1324.2 1324.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1930 0.001024 1024 400 675 17520 0.743424 13.2218 51.2884 65.2953 65.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 760 0.000256 4096 195 2190 54720 11.55 13.974 574.248 419.418 1019.26 1019.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1620 3.2e-05 512 180 555 583680 24.6921 13.3411 247.417 417.681 703.312 703.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 480 3.2e-05 1024 170 1110 196608 142.027 26.8398 337.478 835.307 1341.93 1342.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1930 0.001024 1024 400 675 17536 0.749568 12.6301 51.2976 64.7212 64.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 760 0.000256 4096 195 2190 54528 11.4831 13.9264 548.017 418.272 991.771 991.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1620 3.2e-05 512 180 555 581632 24.7972 13.3268 236.056 417.793 692.157 692.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 480 3.2e-05 1024 170 1110 147456 144.043 25.8273 297.285 792.207 1259.63 1259.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1930 0.001024 1024 400 675 17472 0.761184 15.1204 51.3175 67.2438 67.2993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 760 0.000256 4096 195 2190 54144 11.4609 13.9164 634.035 417.529 1077.01 1077.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1620 3.2e-05 512 180 555 577536 24.7666 13.2854 274.848 416.674 729.761 729.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 480 3.2e-05 1024 170 1110 153600 149.413 26.542 310.601 824.315 1311.15 1311.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1930 0.001024 1024 400 675 17400 0.743808 15.4211 51.2166 67.4271 67.4838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 760 0.000256 4096 195 2190 54400 11.5127 13.9395 639.652 417.403 1082.59 1082.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1620 3.2e-05 512 180 555 582400 24.6128 13.3202 279.768 416.59 734.475 734.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 480 3.2e-05 1024 170 1110 131072 146.923 25.854 240.817 791.431 1205.31 1205.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1930 0.001024 1024 400 675 17408 0.759808 13.7472 51.2969 65.8499 65.9046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 760 0.000256 4096 195 2190 54272 11.4828 13.9446 584.044 418.899 1028.45 1028.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1620 3.2e-05 512 180 555 581632 24.7938 13.3284 252.259 417.736 708.309 708.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 480 3.2e-05 1024 170 1120 188416 144.245 26.8369 261.108 835.68 1268.15 1268.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1930 0.001024 1024 400 680 17600 0.748224 10.1921 51.3024 62.2855 62.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 760 0.000256 4096 195 2180 54720 11.5084 13.9551 487.015 419.385 931.94 932.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1620 3.2e-05 512 180 560 587776 24.681 13.3577 194.503 419.27 651.998 652.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 480 3.2e-05 1024 170 1120 184320 146.204 26.9558 287.819 838.638 1299.9 1300.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1930 0.001024 1024 400 680 17600 0.757344 11.6077 51.3183 63.7241 63.7788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 760 0.000256 4096 195 2180 54720 11.5548 13.9735 541.52 419.524 986.648 986.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1620 3.2e-05 512 180 560 587520 24.7358 13.3832 220.024 419.484 677.814 677.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 480 3.2e-05 1024 170 1120 172032 145.993 26.4796 250.66 824.237 1247.64 1247.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1930 0.001024 1024 400 680 17568 0.757408 10.6364 51.2541 62.6911 62.7446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 760 0.000256 4096 195 2180 54624 11.5159 13.953 500.767 419.041 945.352 945.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1620 3.2e-05 512 180 560 586752 24.7823 13.36 203.628 418.352 660.308 660.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 480 3.2e-05 1024 170 1120 172032 146.94 26.5773 255.972 826.875 1256.65 1256.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1930 0.001024 1024 400 680 17584 0.761248 11.1256 51.2865 63.2146 63.2709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 760 0.000256 4096 195 2180 54656 11.5597 13.9785 475.092 419.125 919.831 919.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1620 3.2e-05 512 180 560 585984 24.7807 13.379 207.916 418.392 664.656 664.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 480 3.2e-05 1024 170 1120 180224 146.584 26.8758 267.226 835.268 1276.24 1276.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1930 0.001024 1024 400 680 17536 0.747552 10.9467 51.2389 62.9763 63.0297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 760 0.000256 4096 195 2180 54528 11.495 13.9366 479.735 418.64 923.884 923.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1620 3.2e-05 512 180 560 587776 24.6682 13.3581 207.685 419.135 665.034 665.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 480 3.2e-05 1024 170 1120 165888 145.681 26.2924 307.933 816.052 1296.24 1296.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1930 0.001024 1024 400 680 17568 0.74864 13.7396 51.29 65.8198 65.8743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 760 0.000256 4096 195 2180 54576 11.5466 13.9716 584.873 419.185 1029.65 1029.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1620 3.2e-05 512 180 560 587520 24.7483 13.3771 259.286 418.95 716.548 716.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 480 3.2e-05 1024 170 1120 147456 144.099 25.8527 191.269 791.285 1152.78 1152.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1930 0.001024 1024 400 680 17424 0.755328 9.66058 51.1899 61.649 61.7042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 760 0.000256 4096 195 2180 54144 11.4883 13.938 404.898 417.966 848.362 848.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1620 3.2e-05 512 180 560 585216 24.5639 13.3399 180.627 417.327 636.039 636.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 480 3.2e-05 1024 170 1120 163840 147.851 26.475 291.947 824.846 1291.4 1291.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1930 0.001024 1024 400 680 17520 0.755712 13.3291 51.2575 65.3866 65.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 760 0.000256 4096 195 2180 54560 11.4893 13.9514 561.788 418.827 1006.13 1006.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1620 3.2e-05 512 180 560 586240 24.6722 13.3772 248.571 419.408 706.213 706.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 480 3.2e-05 1024 170 1120 163840 147.645 26.4514 205.73 824.943 1205.04 1205.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1930 0.001024 1024 400 680 17440 0.753664 9.30259 51.2582 61.3575 61.4128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 760 0.000256 4096 195 2180 54400 11.4504 13.9285 393.977 418.385 837.819 837.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1620 3.2e-05 512 180 560 583680 24.7823 13.3545 174.271 419.409 631.999 632.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 480 3.2e-05 1024 170 1120 172032 145.713 26.4561 286.738 824.865 1284.05 1284.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1930 0.001024 1024 400 680 17472 0.757696 12.3236 51.2106 64.3368 64.3923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 760 0.000256 4096 195 2180 54528 11.4716 13.9438 528.186 419.092 972.767 972.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1620 3.2e-05 512 180 560 586752 24.6949 13.3449 232.665 418.758 689.651 689.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 480 3.2e-05 1024 170 1120 147456 144.039 25.852 177.275 791.923 1139.36 1139.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1930 0.001024 1024 400 680 17280 0.748384 8.7593 50.0244 59.5746 59.6298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 760 0.000256 4096 195 2180 54144 11.4684 13.914 376.803 417.498 819.755 819.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1620 3.2e-05 512 180 560 583680 24.4301 13.28 166.603 416.658 621.157 621.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 480 3.2e-05 1024 170 1120 179200 144.198 26.6917 313.323 824.974 1309.46 1309.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1930 0.001024 1024 400 680 17500 0.753312 12.7468 51.2582 64.802 64.8541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 760 0.000256 4096 195 2180 54600 11.5565 13.9782 552.162 419.439 997.21 997.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1620 3.2e-05 512 180 560 585600 24.7646 13.3851 242.991 419.035 700.358 700.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 480 3.2e-05 1024 170 1120 153600 149.445 26.5093 190.535 824.114 1190.88 1191.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1930 0.001024 1024 400 680 17400 0.754944 9.13606 51.2234 61.1558 61.2104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 760 0.000256 4096 195 2180 54000 11.4875 13.9396 385.647 417.348 828.494 828.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1620 3.2e-05 512 180 560 582400 24.5994 13.3178 171.363 416.407 625.871 626.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 480 3.2e-05 1024 170 1120 143360 148.496 26.2902 321.169 808.494 1304.74 1304.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1930 0.001024 1024 400 680 17472 0.743616 16.9288 51.2371 68.9546 69.0094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 760 0.000256 4096 195 2180 54432 11.4935 13.9547 704.501 419.219 1149.25 1149.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1620 3.2e-05 512 180 560 584192 24.7292 13.3652 309.942 418.735 766.967 767.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 480 3.2e-05 1024 170 1120 114688 145.79 25.385 166.885 769.459 1107.79 1107.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1930 0.001024 1024 400 680 17248 0.743168 11.007 50.0084 61.8021 61.8557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 760 0.000256 4096 195 2180 53760 11.4451 13.9076 455.833 417.024 898.281 898.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1620 3.2e-05 512 180 560 580608 24.9148 13.3464 203.462 418.401 660.303 660.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 480 3.2e-05 1024 170 1120 153600 149.365 26.5228 328.561 824.069 1328.81 1329.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1930 0.001024 1024 400 680 17520 0.753664 16.5131 51.2837 68.594 68.6485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 760 0.000256 4096 195 2180 54480 11.5478 13.9738 675.482 419.048 1120.13 1120.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1620 3.2e-05 512 180 560 583680 24.6734 13.3489 298.164 417.302 753.679 753.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 480 3.2e-05 1024 170 1120 122880 155.993 27.0836 178.657 824.387 1186.4 1186.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1930 0.001024 1024 400 680 17280 0.753792 10.7077 50.0712 61.5758 61.6331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 760 0.000256 4096 195 2180 54240 11.4934 13.9571 456.88 418.496 900.903 900.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1620 3.2e-05 512 180 560 583680 24.6403 13.3407 201.23 417.402 656.801 656.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 480 3.2e-05 1024 170 1120 163840 149.507 26.8411 338.821 835.824 1351.27 1351.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1930 0.001024 1024 400 680 17408 0.749568 15.8548 50.1152 66.7637 66.8234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 760 0.000256 4096 195 2180 54272 11.4795 13.9325 653.943 418.526 1097.96 1098.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1620 3.2e-05 512 180 560 585728 24.6971 13.3321 290.23 418.028 746.479 746.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 480 3.2e-05 1024 170 1120 131072 146.95 25.8156 183.83 791.559 1148.44 1148.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1930 0.001024 1024 400 680 17152 0.746976 10.2252 49.9192 60.9347 60.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 760 0.000256 4096 195 2180 54272 11.484 13.9404 442.861 418.999 887.356 887.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1620 3.2e-05 512 180 560 581632 24.7874 13.3257 193.386 417.804 649.491 649.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 480 3.2e-05 1024 170 1120 147456 144.027 26.7469 266.601 791.337 1228.99 1229.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1930 0.001024 1024 400 680 17280 0.756736 13.4932 50.0075 64.301 64.3584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 760 0.000256 4096 195 2180 54144 11.4646 13.9143 571.61 417.201 1014.27 1014.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1620 3.2e-05 512 180 560 583680 24.4467 13.287 249.496 416.314 703.74 703.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 480 3.2e-05 1024 170 1120 98304 154.141 25.8979 126.816 791.743 1098.87 1099.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1930 0.001024 1024 400 680 16896 0.743424 9.01779 49.7587 59.5625 59.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 760 0.000256 4096 195 2180 53760 11.4818 13.9257 397.192 418.294 840.966 841.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1620 3.2e-05 512 180 560 577536 24.3309 13.1318 175.323 412.413 625.386 625.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 480 3.2e-05 1024 170 1120 153600 149.445 26.5079 290.557 824.991 1291.78 1291.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1930 0.001024 1024 400 680 17400 0.753952 13.9167 51.2539 65.9698 66.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 760 0.000256 4096 195 2180 54000 11.4985 13.9409 587.158 417.748 1030.42 1030.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1620 3.2e-05 512 180 560 582400 24.6178 14.098 261.464 416.905 717.266 717.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 480 3.2e-05 1024 170 1120 102400 161.556 26.483 139.122 824.572 1152.01 1152.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1930 0.001024 1024 400 680 17200 0.755712 9.88758 51.2323 61.9187 61.9714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 760 0.000256 4096 195 2180 53600 11.4865 13.9653 414.314 418.472 858.308 858.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1620 3.2e-05 512 180 560 576000 24.4097 17.6722 185.797 412.34 640.402 640.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 480 3.2e-05 1024 170 1104 196608 142.08 26.8347 265.922 835.106 1270.23 1270.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1930 0.001024 1024 400 672 17632 0.756576 9.99722 51.2869 62.0858 62.1425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 760 0.000256 4096 195 2184 54912 11.4973 13.9428 479.705 419.082 924.303 924.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1620 3.2e-05 512 180 552 584704 24.7826 13.3567 191.67 418.971 648.972 649.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 480 3.2e-05 1024 170 1104 194560 143.493 26.9644 279.982 838.547 1289.27 1289.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1930 0.001024 1024 400 672 17600 0.750752 10.4634 51.2801 62.5369 62.5903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 760 0.000256 4096 195 2184 54880 11.5538 13.9796 499.533 419.476 944.615 944.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1620 3.2e-05 512 180 552 584960 24.8461 13.3836 203.51 419.328 661.255 661.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 480 3.2e-05 1024 170 1104 184320 142.564 26.4806 263.289 824.797 1257.41 1257.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1930 0.001024 1024 400 672 17616 0.755168 10.6385 51.3122 62.746 62.8032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 760 0.000256 4096 195 2184 54912 11.5213 13.9571 460.771 419.342 905.667 905.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1620 3.2e-05 512 180 552 583680 24.7788 13.3573 201.427 418.643 658.394 658.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 480 3.2e-05 1024 170 1104 172032 145.771 26.4499 158.599 832.088 1163.18 1163.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1930 0.001024 1024 400 672 17568 0.75312 6.93248 51.5342 59.2663 59.3285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 760 0.000256 4096 195 2184 54720 11.4708 13.9387 346.541 422.761 794.785 794.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1620 3.2e-05 512 180 552 583680 24.7381 13.3467 130.94 422.339 591.549 591.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 480 3.2e-05 1024 170 1104 186368 142.753 26.5818 306.37 827.005 1302.99 1303.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1930 0.001024 1024 400 672 17584 0.745472 12.4527 51.2646 64.5062 64.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 760 0.000256 4096 195 2184 54880 11.5446 13.9778 534.375 419.179 979.153 979.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1620 3.2e-05 512 180 552 582400 24.9064 13.3738 232.721 418.534 689.728 689.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 480 3.2e-05 1024 170 1104 172032 141.889 26.2583 180.39 808.395 1157.21 1157.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1930 0.001024 1024 400 672 17472 0.753248 7.83344 51.2004 59.8316 59.8851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 760 0.000256 4096 195 2184 54656 11.5038 13.9625 400.032 419.215 844.786 844.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1620 3.2e-05 512 180 552 580608 24.9427 13.3617 147.248 418.687 604.427 604.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 480 3.2e-05 1024 170 1104 196608 141.898 26.8376 310.834 835.94 1315.79 1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1930 0.001024 1024 400 672 17600 0.75776 11.9119 51.3113 64.0258 64.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 760 0.000256 4096 195 2184 54784 11.4787 13.9385 515.725 418.958 960.174 960.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1620 3.2e-05 512 180 552 583680 24.8082 13.3477 221.232 419.459 679.032 679.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 480 3.2e-05 1024 170 1104 196608 142.047 26.8392 205.978 835.329 1210.47 1210.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1930 0.001024 1024 400 672 17536 0.757152 7.79664 51.2897 59.8874 59.9427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 760 0.000256 4096 195 2184 54528 11.476 13.9338 343.132 418.275 786.892 786.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1620 3.2e-05 512 180 552 581632 24.7859 13.3656 147.545 417.72 603.599 603.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 480 3.2e-05 1024 170 1104 165888 145.622 26.2895 290.857 815.914 1278.97 1279.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1930 0.001024 1024 400 672 17568 0.74672 12.9577 51.2612 65.0086 65.0616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 760 0.000256 4096 195 2184 54864 11.5405 13.9772 562.558 419.123 1007.27 1007.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1620 3.2e-05 512 180 552 582912 24.9037 13.3777 246.82 418.885 704.177 704.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 480 3.2e-05 1024 170 1104 147456 144.115 25.8504 181.829 791.965 1144.05 1144.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1930 0.001024 1024 400 672 17424 0.74752 8.98602 50.1291 59.9028 59.9584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 760 0.000256 4096 195 2184 54432 11.477 13.9375 391.905 418.328 835.723 835.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1620 3.2e-05 512 180 552 580608 24.7873 13.3392 172.916 417.687 628.917 629.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 480 3.2e-05 1024 170 1104 184320 142.46 26.4847 306.469 824.157 1299.85 1300.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1930 0.001024 1024 400 672 17520 0.749568 0 51.2041 51.962 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 480 3.2e-05 1024 170 1104 163840 147.654 26.449 196.763 825.041 1196.18 1196.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1930 0.001024 1024 400 672 17440 0.750592 0 51.2297 51.9905 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 480 3.2e-05 1024 170 1104 172032 145.746 26.4439 370.163 824.878 1367.5 1367.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1930 0.001024 1024 400 672 17568 0.751616 16.1974 51.3128 68.303 68.3565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 760 0.000256 4096 195 2184 54720 11.4653 13.9375 684.083 419.09 1128.65 1128.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1620 3.2e-05 512 180 552 583680 24.7074 13.3448 301.087 418.675 758.004 758.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 480 3.2e-05 1024 170 1104 147456 144.043 25.8335 202.75 791.908 1164.81 1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1930 0.001024 1024 400 672 17472 0.752864 10.5349 51.3114 62.6437 62.6991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 760 0.000256 4096 195 2184 54144 11.4512 13.9182 436.118 417.49 879.051 879.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1620 3.2e-05 512 180 552 577536 24.7598 13.2809 194.234 416.623 649.086 649.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 480 3.2e-05 1024 170 1104 179200 144.17 26.5236 377.377 824.305 1372.67 1372.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1930 0.001024 1024 400 672 17500 0.751616 0 51.2062 51.966 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 480 3.2e-05 1024 170 1104 153600 149.421 26.5103 219.811 824.419 1220.44 1220.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1930 0.001024 1024 400 672 17400 0.757536 0 51.2065 51.9723 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 480 3.2e-05 1024 170 1104 172032 141.836 26.262 354.517 808.481 1331.38 1331.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1930 0.001024 1024 400 672 17472 0.753984 15.5552 51.202 67.5555 67.6093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 760 0.000256 4096 195 2184 54656 11.4971 13.9588 661.551 419.207 1106.29 1106.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1620 3.2e-05 512 180 552 580608 24.9338 13.3612 288.911 418.722 746.11 746.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 480 3.2e-05 1024 170 1104 114688 145.783 25.3758 157.213 770.07 1098.72 1098.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1930 0.001024 1024 400 672 17248 0.742528 9.9207 50.0022 60.709 60.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 760 0.000256 4096 195 2184 54208 11.4482 13.9136 433.646 417.37 876.451 876.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1620 3.2e-05 512 180 552 580608 24.9156 13.341 191.728 418.753 648.927 649.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 480 3.2e-05 1024 170 1104 184320 142.573 26.5053 370.45 824.895 1364.7 1364.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1930 0.001024 1024 400 672 17520 0.75024 14.9769 51.2812 67.0515 67.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 760 0.000256 4096 195 2184 54720 11.5515 13.9748 640.002 419.477 1085.08 1085.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1620 3.2e-05 512 180 552 579840 24.8813 13.3509 280.79 417.756 736.964 737.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 480 3.2e-05 1024 170 1104 184320 142.507 26.4916 240.631 825.066 1234.98 1235.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1930 0.001024 1024 400 672 17280 0.745472 9.58477 50.0652 60.4392 60.4955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 760 0.000256 4096 195 2184 54240 11.4871 13.9489 410.352 418.864 854.724 854.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1620 3.2e-05 512 180 552 576000 25.0815 13.3348 181.681 417.743 638.024 638.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 480 3.2e-05 1024 170 1104 196608 142.011 26.8494 378.45 835.792 1383.38 1383.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1930 0.001024 1024 400 672 17536 0.760032 14.2351 51.3095 66.3495 66.4023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 760 0.000256 4096 195 2184 54528 11.479 13.9284 610.281 418.547 1054.31 1054.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1620 3.2e-05 512 180 552 581632 24.7906 13.3295 270.533 418.178 727.018 727.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 480 3.2e-05 1024 170 1104 131072 146.906 25.8241 169.431 792.043 1134.48 1134.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1930 0.001024 1024 400 672 17408 0.753568 9.63062 51.3092 61.7366 61.7923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 760 0.000256 4096 195 2184 54272 11.4871 13.9441 409.478 419.22 854.201 854.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1620 3.2e-05 512 180 552 581632 24.8052 13.3243 182.979 418.052 639.343 639.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 480 3.2e-05 1024 170 1125 188416 144.25 26.8385 295.22 835.088 1301.67 1301.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1930 0.001024 1024 400 675 17632 0.760448 11.479 51.2967 63.5808 63.6355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 760 0.000256 4096 195 2200 54464 11.4911 13.9513 543.128 419.088 987.734 987.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1620 3.2e-05 512 180 550 585728 24.6977 13.3551 215.869 419.042 673.15 673.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 280 0.001024 1024 85 600 256 2.14627 0.69424 0.534496 44.3354 47.8463 47.9484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 3.2e-05 2048 430 7100 473088 235.838 84.0046 8882.87 2491.6 11694.9 11695.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1520 0.000128 4096 120 650 149120 28.4262 733.675 838.033 1600.18 1600.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1530 3.2e-05 512 180 775 579584 25.1091 13.355 284.291 419.049 741.992 742.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1970 0.000256 4096 490 1725 69216 13.988 456.333 419.185 889.551 889.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 530 0.000512 4096 180 2950 16320 5.78384 6.60938 201.187 209.421 423.074 423.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 480 3.2e-05 1024 170 1125 194560 143.484 26.959 274.5 838.55 1283.77 1283.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1930 0.001024 1024 400 675 17600 0.767744 10.1195 51.2891 62.2192 62.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 760 0.000256 4096 195 2200 54480 11.5715 13.9731 482.994 419.474 928.087 928.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1620 3.2e-05 512 180 550 586240 24.7726 13.5455 194.272 419.388 652.163 652.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 25 280 0.001024 1024 85 600 0 0.686112 0.00464 44.8819 45.6511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 3.2e-05 2048 430 7100 473600 236.584 84.4986 8013.9 2533.21 10868.9 10823.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1520 0.000128 4096 120 650 149120 28.4559 635.152 838.834 1502.49 1502.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1530 3.2e-05 512 180 775 578560 25.2939 13.3881 254.869 419.429 713.167 713.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1970 0.000256 4096 490 1725 69200 13.9861 410.769 419.41 844.209 844.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 530 0.000512 4096 180 2950 16320 5.8127 6.61094 180.813 209.493 402.805 402.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 480 3.2e-05 1024 170 1125 184320 142.525 26.4829 168.771 824.874 1162.92 1163.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1930 0.001024 1024 400 675 17520 0.75744 6.62342 51.2335 58.6595 58.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 760 0.000256 4096 195 2200 54240 11.4961 13.9447 336.154 418.834 780.501 780.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1620 3.2e-05 512 180 550 586240 24.697 13.3805 126.493 419.35 584.103 584.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 25 280 0.001024 1024 85 600 0 0.688128 0.004672 43.8451 44.6193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 3.2e-05 2048 430 7100 473600 236.084 84.474 5173.56 2532.3 8027.05 7982.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1520 0.000128 4096 120 650 149040 28.4152 640.868 838.627 1507.95 1508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1530 3.2e-05 512 180 775 578560 25.2322 13.3714 166.064 419.408 624.264 624.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1970 0.000256 4096 490 1725 69120 13.9854 264.991 423.252 702.271 702.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 530 0.000512 4096 180 2950 16160 5.77741 6.61094 116.195 209.282 337.936 338.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 480 3.2e-05 1024 170 1125 184320 142.584 27.173 277.341 824.804 1272.18 1272.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1930 0.001024 1024 400 675 17616 0.7632 10.9793 51.3235 63.1083 63.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 760 0.000256 4096 195 2200 54432 11.5159 13.9534 478.512 419.345 923.401 923.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1620 3.2e-05 512 180 550 585216 24.7298 13.3591 207.273 418.647 664.193 664.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 25 280 0.001024 1024 85 600 0 0.68832 0.005312 43.7903 44.5661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 3.2e-05 2048 430 7100 471552 236.824 84.6441 8476.76 2534.79 11333.7 11289.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1520 0.000128 4096 120 650 149088 28.4308 688.297 838.697 1555.47 1555.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1530 3.2e-05 512 180 775 577536 25.1964 13.3637 271.899 418.722 729.372 729.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1970 0.000256 4096 490 1725 69168 13.977 437.314 419.279 870.616 870.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 530 0.000512 4096 180 2950 16320 5.79789 6.61504 192.809 209.623 414.917 414.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 480 3.2e-05 1024 170 1125 172032 145.803 26.4488 166.882 823.939 1163.35 1163.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1930 0.001024 1024 400 675 17568 0.760832 7.10688 51.2932 59.2027 59.2585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 760 0.000256 4096 195 2200 54336 11.4724 13.9401 360.375 418.609 804.471 804.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1620 3.2e-05 512 180 550 583680 24.7605 13.3467 134.349 418.196 590.835 590.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 25 280 0.001024 1024 85 600 0 0.688128 0.004096 43.6334 44.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 3.2e-05 2048 430 7100 470016 238.381 85.0262 5477.17 2541.28 8342.52 8298.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1520 0.000128 4096 120 650 148992 28.4192 686.196 841.99 1556.65 1556.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1530 3.2e-05 512 180 775 577536 25.1301 13.3433 176.424 418.261 633.348 633.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1970 0.000256 4096 490 1725 69120 13.9899 283.259 418.807 716.099 716.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 530 0.000512 4096 180 2950 16128 5.74083 6.59027 123.813 208.613 344.83 344.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 480 3.2e-05 1024 170 1125 186368 142.813 26.5793 300.498 826.861 1297.03 1297.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1930 0.001024 1024 400 675 17584 0.747968 12.022 51.2657 64.0803 64.1361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 760 0.000256 4096 195 2200 54432 11.5445 13.9733 515.183 419.126 959.901 959.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1620 3.2e-05 512 180 550 584192 24.7721 13.377 222.655 418.303 679.293 679.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 25 280 0.001024 1024 85 600 0 0.688128 0.004736 43.6056 44.3761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 3.2e-05 2048 430 7100 471296 237.394 84.6236 9093.83 2540.09 11956.6 11912.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1520 0.000128 4096 120 650 149072 28.4233 385.366 845.792 1259.63 1259.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1530 3.2e-05 512 180 775 577024 25.2631 13.3799 291.692 422.741 753.264 753.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 0.000256 4096 490 1725 69160 13.9817 469.277 421.048 904.353 904.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 530 0.000512 4096 180 2950 16352 5.81206 11.5985 207.559 209.484 434.53 434.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 480 3.2e-05 1024 170 1125 172032 141.914 26.2561 176.314 808.666 1153.43 1153.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1930 0.001024 1024 400 675 17472 0.751616 7.57245 51.2198 59.5885 59.6448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 760 0.000256 4096 195 2200 54208 11.4975 13.9548 389.161 419.224 833.911 833.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1620 3.2e-05 512 180 550 584192 24.7361 13.3626 141.518 418.735 598.54 598.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 480 3.2e-05 1024 170 1125 180224 146.474 26.8403 301.709 835.936 1311.24 1311.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1930 0.001024 1024 400 675 17600 0.759808 12.1791 51.3247 64.3041 64.3586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 760 0.000256 4096 195 2200 54272 11.4707 13.9391 533.011 418.963 977.457 977.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1620 3.2e-05 512 180 550 585728 24.6951 13.3591 230.368 419.512 688.121 688.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 480 3.2e-05 1024 170 1125 163840 149.588 26.8431 180.989 835.943 1193.63 1193.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1930 0.001024 1024 400 675 17536 0.759808 8.10352 51.3284 60.2326 60.2894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 760 0.000256 4096 195 2200 54016 11.4699 13.9346 353.606 418.58 797.662 797.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1620 3.2e-05 512 180 550 581632 24.787 13.33 151.286 418.013 607.598 607.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 480 3.2e-05 1024 170 1125 165888 145.639 26.2882 295.178 815.901 1283.28 1283.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1930 0.001024 1024 400 675 17568 0.743424 13.0092 51.2671 65.0629 65.1181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 760 0.000256 4096 195 2200 54432 11.549 13.9781 562.524 419.116 1007.24 1007.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1620 3.2e-05 512 180 550 585216 24.7609 13.3859 244.924 418.891 702.15 702.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 480 3.2e-05 1024 170 1125 147456 144.131 25.8428 189.206 791.945 1151.4 1151.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1930 0.001024 1024 400 675 17424 0.746688 9.41261 51.192 61.3938 61.4482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 760 0.000256 4096 195 2200 54144 11.4707 13.9404 403.809 418.327 847.619 847.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1620 3.2e-05 512 180 550 580608 24.7841 13.3319 175.185 417.673 631.158 631.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 480 3.2e-05 1024 170 1125 184320 142.442 26.4785 319.874 824.151 1313.23 1313.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1930 0.001024 1024 400 675 17520 0.762432 12.46 51.2108 64.4766 64.5317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 760 0.000256 4096 195 2200 54240 11.4915 13.9512 545.52 418.477 989.514 989.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1620 3.2e-05 512 180 550 586240 24.6584 13.3775 237.974 419.102 695.293 695.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 25 280 0.001024 1024 85 600 0 0.68608 0.004992 44.6752 45.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 3.2e-05 2048 430 7100 473600 235.859 84.4789 9814.43 2531.18 12666.6 12621.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1520 0.000128 4096 120 650 149040 28.4148 405.261 841.679 1275.4 1275.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1530 3.2e-05 512 180 775 578560 25.1773 13.3719 312.459 419.052 770.246 770.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 0.000256 4096 490 1725 69120 13.9887 500.82 418.986 933.838 933.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 530 0.000512 4096 180 2950 16160 5.77309 6.60317 219.673 209.162 441.281 441.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 480 3.2e-05 1024 170 1125 163840 147.655 26.454 201.154 825.046 1200.58 1200.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1930 0.001024 1024 400 675 17440 0.759968 8.98509 51.2392 61.0288 61.0857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 760 0.000256 4096 195 2200 54080 11.4627 13.9317 384.45 418.609 828.524 828.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1620 3.2e-05 512 180 550 583680 24.7829 13.3584 167.733 419.444 625.502 625.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 480 3.2e-05 1024 170 1125 172032 145.699 26.4651 364.924 824.897 1362.26 1362.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1930 0.001024 1024 400 675 17568 0.759808 16.0531 51.3228 68.1801 68.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 760 0.000256 4096 195 2200 54336 11.4728 13.9366 668.357 419.087 1112.93 1113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1620 3.2e-05 512 180 550 583680 24.7176 13.3413 291.264 418.679 748.188 748.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 25 280 0.001024 1024 85 600 0 0.685056 0.006144 44.6427 45.4159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 3.2e-05 2048 430 7100 470016 238.242 85.0795 11799.6 2544.42 14668 14623.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1520 0.000128 4096 120 650 148992 28.414 496.218 840.779 1365.46 1365.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1530 3.2e-05 512 180 775 577536 25.1244 13.3442 382.583 418.741 839.978 840.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 0.000256 4096 490 1725 69120 13.9817 610.955 419.344 1044.32 1044.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 530 0.000512 4096 180 2950 16128 5.75478 6.59046 266.574 208.847 487.836 487.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 480 3.2e-05 1024 170 1125 147456 143.985 25.8259 209.146 792.105 1171.34 1171.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1930 0.001024 1024 400 675 17472 0.747424 10.4995 51.326 62.6147 62.6703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 760 0.000256 4096 195 2200 53760 11.4688 13.9136 444.449 417.588 887.493 887.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1620 3.2e-05 512 180 550 577536 24.7586 13.2789 193.323 416.714 648.263 648.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 480 3.2e-05 1024 170 1125 179200 144.179 26.5832 379.086 824.78 1374.9 1375.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1930 0.001024 1024 400 675 17500 0.75776 16.1075 51.2389 68.1461 68.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 760 0.000256 4096 195 2200 54400 11.571 13.982 669.647 419.318 1114.59 1114.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1620 3.2e-05 512 180 550 585600 24.767 13.3922 292.689 418.951 749.987 750.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 25 280 0.001024 1024 85 600 0 0.687616 0.005792 43.586 44.3579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 3.2e-05 2048 430 7100 470400 238.822 85.0088 11821.6 2544.07 14690.2 14646.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1520 0.000128 4096 120 650 149000 28.3784 499.915 838.42 1366.76 1366.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1530 3.2e-05 512 180 775 576000 25.3109 13.3859 381.615 418.894 839.389 839.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 0.000256 4096 490 1725 69100 13.9735 613.809 419.154 1046.98 1047.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 530 0.000512 4096 180 2950 16200 5.7897 6.58774 270.036 208.933 491.42 491.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 480 3.2e-05 1024 170 1125 153600 149.416 26.5152 219.065 824.866 1220.13 1220.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1930 0.001024 1024 400 675 17400 0.759808 10.3999 51.2287 62.4322 62.4906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 760 0.000256 4096 195 2200 54000 11.5053 13.9405 449.535 417.677 892.729 892.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1620 3.2e-05 512 180 550 582400 24.6198 13.3169 194.657 416.782 649.565 649.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 480 3.2e-05 1024 170 1125 172032 141.829 26.2574 354.085 807.726 1330.17 1330.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1930 0.001024 1024 400 675 17472 0.747008 15.0856 51.1925 67.0693 67.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 760 0.000256 4096 195 2200 54208 11.4864 13.9597 646.707 418.822 1091.05 1091.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1620 3.2e-05 512 180 550 584192 24.7328 13.3618 281.601 418.337 738.216 738.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 480 3.2e-05 1024 170 1125 114688 145.777 25.3796 156.012 769.427 1096.88 1097.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1930 0.001024 1024 400 675 17248 0.745472 9.7144 49.9917 60.4948 60.5517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 760 0.000256 4096 195 2200 53760 11.4422 13.9152 420.857 417.024 863.31 863.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1620 3.2e-05 512 180 550 580608 24.9109 13.3492 184.938 418.401 641.781 641.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 480 3.2e-05 1024 170 1125 184320 142.544 26.5134 368.469 825.014 1362.83 1363.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1930 0.001024 1024 400 675 17520 0.75904 14.5215 51.2948 66.6184 66.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 760 0.000256 4096 195 2200 54240 11.5453 13.9812 625.85 419.514 1070.96 1071.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1620 3.2e-05 512 180 550 583680 24.6917 13.3485 274.478 417.762 730.471 730.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 25 280 0.001024 1024 85 600 0 0.685888 0.00592 42.449 43.2254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 3.2e-05 2048 430 7100 468480 238.541 84.7714 11049.6 2538.92 13912.5 13869.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1520 0.000128 4096 120 650 149040 28.4633 465.075 838.986 1332.57 1332.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1530 3.2e-05 512 180 775 576000 25.14 13.3539 356.518 417.767 812.971 813.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 0.000256 4096 490 1725 69120 13.9837 571.847 419.552 1005.43 1005.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 530 0.000512 4096 180 2950 16080 5.80096 6.6129 248.835 209.513 470.836 470.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 480 3.2e-05 1024 170 1125 184320 142.501 26.4913 244.196 825.157 1238.63 1238.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1930 0.001024 1024 400 675 17280 0.758272 9.69853 50.0772 60.5764 60.6323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 760 0.000256 4096 195 2200 53760 11.4875 13.9531 412.115 418.872 856.499 856.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1620 3.2e-05 512 180 550 583680 24.6417 13.3428 182.805 417.791 638.762 638.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 480 3.2e-05 1024 170 1125 163840 149.535 26.8354 313.237 835.185 1325.08 1325.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1930 0.001024 1024 400 675 17536 0.75648 14.3029 51.3009 66.4043 66.4603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 760 0.000256 4096 195 2200 54016 11.4751 13.9224 597.722 418.212 1041.41 1041.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1620 3.2e-05 512 180 550 581632 24.7896 13.3284 261.339 417.707 717.349 717.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 480 3.2e-05 1024 170 1125 131072 146.983 25.8499 175.807 792.12 1141.03 1141.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1930 0.001024 1024 400 675 17408 0.747232 10.0781 51.3243 62.1927 62.2469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 760 0.000256 4096 195 2200 53760 11.4975 13.9495 423.731 419.267 868.521 868.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1620 3.2e-05 512 180 550 581632 24.8069 13.334 184.97 418.1 641.597 641.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 480 3.2e-05 1024 170 1120 180224 146.537 26.9045 245.951 835.773 1255.45 1255.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1930 0.001024 1024 400 672 17632 0.752032 9.81024 51.3108 61.9182 61.9745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 760 0.000256 4096 195 2208 54592 11.5139 13.9511 475.153 419.465 920.163 920.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1620 3.2e-05 512 180 544 583680 24.8592 13.3616 189.526 419.4 647.34 647.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 480 3.2e-05 1024 170 1120 180224 146.557 26.8386 160.298 836.017 1169.99 1170.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1930 0.001024 1024 400 672 17600 0.75296 6.41238 51.3159 58.5249 58.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 760 0.000256 4096 195 2208 54400 11.5332 13.9346 808.264 418.925 1252.73 1252.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1620 3.2e-05 512 180 544 583680 24.8436 13.3624 122.693 419.445 580.53 580.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 480 3.2e-05 1024 170 1120 184320 146.26 26.9578 258.609 838.137 1270.24 1270.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1930 0.001024 1024 400 672 17600 0.75728 10.2216 51.2594 62.2808 62.3373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 760 0.000256 4096 195 2208 54560 11.5657 13.9745 481.81 419.304 926.729 926.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1620 3.2e-05 512 180 544 583680 24.9163 13.3828 194.525 419.088 652.1 652.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 480 3.2e-05 1024 170 1120 163840 147.885 26.4713 148.352 824.175 1147.17 1147.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1930 0.001024 1024 400 672 17520 0.755168 0 51.2003 51.9651 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 480 3.2e-05 1024 170 1120 172032 145.863 26.9983 263.273 824.112 1260.53 1260.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1930 0.001024 1024 400 672 17616 0.760384 11.3316 51.2901 63.4262 63.4811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 760 0.000256 4096 195 2208 54528 11.5102 13.9544 486.535 419.012 931.085 931.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1620 3.2e-05 512 180 544 582144 24.853 13.3588 209.979 418.291 666.665 666.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 480 3.2e-05 1024 170 1120 172032 145.783 26.4643 169.875 824.41 1166.81 1167.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1930 0.001024 1024 400 672 17568 0.758304 7.3248 51.2905 59.4158 59.4698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 760 0.000256 4096 195 2208 54336 11.4672 13.9399 366.311 418.743 810.534 810.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1620 3.2e-05 512 180 544 580608 24.8913 13.3386 135.987 418.325 592.73 592.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 480 3.2e-05 1024 170 1120 172032 146.86 26.581 259.416 827.102 1260.23 1260.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1930 0.001024 1024 400 672 17584 0.759808 10.8196 51.2558 62.8773 62.9327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 760 0.000256 4096 195 2208 54544 11.563 13.9756 480.706 419.106 925.425 925.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1620 3.2e-05 512 180 544 582400 24.9092 13.3791 206.809 418.345 663.628 663.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 480 3.2e-05 1024 170 1120 143360 148.544 26.2765 137.995 808.644 1121.74 1121.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1930 0.001024 1024 400 672 17472 0.74752 7.03824 51.2033 59.0318 59.0876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 760 0.000256 4096 195 2208 54432 11.5077 13.9543 308.546 419.176 753.261 753.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1620 3.2e-05 512 180 544 580608 24.9274 13.3573 132.342 418.684 589.493 589.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 480 3.2e-05 1024 170 1120 129024 151.354 26.282 102.41 808.547 1088.87 1089.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1930 0.001024 1024 400 672 17472 0.747264 5.87904 51.284 57.9534 58.0094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 760 0.000256 4096 195 2208 54432 11.536 13.9776 307.718 419.564 752.87 752.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1620 3.2e-05 512 180 544 580608 24.9963 13.3813 109.571 418.765 566.897 567.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 480 3.2e-05 1024 170 1120 180224 146.472 26.8479 270.94 835.233 1279.78 1279.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1930 0.001024 1024 400 672 17600 0.75376 11.0612 51.2922 63.1529 63.2081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 760 0.000256 4096 195 2208 54400 11.4788 13.9384 486.07 418.62 930.184 930.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1620 3.2e-05 512 180 544 583680 24.8232 13.3516 208.378 419.109 665.854 666.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 480 3.2e-05 1024 170 1120 163840 149.555 26.8411 165.717 835.108 1177.5 1177.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1930 0.001024 1024 400 672 17536 0.751648 7.47779 51.2881 59.5622 59.6193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 760 0.000256 4096 195 2208 54272 11.4793 13.9321 330.228 418.178 773.894 773.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1620 3.2e-05 512 180 544 581632 24.7698 13.3284 140.119 417.613 596.023 596.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 480 3.2e-05 1024 170 1120 147456 143.992 25.8313 124.18 791.473 1085.76 1085.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1930 0.001024 1024 400 672 17472 0.765088 6.25318 51.2963 58.3587 58.4112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 760 0.000256 4096 195 2208 53760 11.4627 13.9121 315.617 417.26 758.327 758.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1620 3.2e-05 512 180 544 577536 24.7611 13.2821 115.619 416.39 570.238 570.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 480 3.2e-05 1024 170 1120 165888 145.665 26.4576 362.82 816.643 1351.86 1352.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1930 0.001024 1024 400 672 17568 0.751616 16.1229 51.2812 68.1978 68.2496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 760 0.000256 4096 195 2208 54576 11.5446 13.9735 691.18 419.478 1136.25 1136.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1620 3.2e-05 512 180 544 582912 24.9085 13.3801 298.183 419.167 755.825 755.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 480 3.2e-05 1024 170 1120 147456 144.116 25.8443 203.621 791.958 1165.82 1166.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1930 0.001024 1024 400 672 17424 0.755712 10.4742 50.1271 61.3991 61.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 760 0.000256 4096 195 2208 54144 11.4788 13.9453 436.61 418.357 880.464 880.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1620 3.2e-05 512 180 544 580608 24.794 13.3427 193.369 417.666 649.352 649.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 480 3.2e-05 1024 170 1120 165888 145.76 26.2867 189.441 816.715 1178.49 1178.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1930 0.001024 1024 400 672 17280 0.743296 8.5863 50.0296 59.4015 59.4582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 760 0.000256 4096 195 2208 54000 11.5219 13.9592 356.914 418.667 801.137 801.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1620 3.2e-05 512 180 544 580608 24.8548 13.3544 160.049 417.683 616.126 616.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 480 3.2e-05 1024 170 1120 163840 147.812 26.4786 332.141 824.163 1330.88 1331.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1930 0.001024 1024 400 672 17520 0.755424 0 51.2021 51.9656 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 480 3.2e-05 1024 170 1120 163840 147.638 26.452 224.385 824.955 1223.71 1223.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1930 0.001024 1024 400 672 17440 0.757184 0 51.2233 51.9879 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 480 3.2e-05 1024 170 1120 122880 156.012 26.492 141.604 825.142 1149.53 1149.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1930 0.001024 1024 400 672 17280 0.751904 8.44323 50.0699 59.3095 59.3654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 760 0.000256 4096 195 2208 54240 11.4872 13.9551 365.703 418.878 810.1 810.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1620 3.2e-05 512 180 544 576000 25.0812 13.3427 156.928 417.781 613.318 613.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 480 3.2e-05 1024 170 1120 172032 145.721 26.4488 333.188 824.187 1329.83 1330.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1930 0.001024 1024 400 672 17568 0.758656 14.1235 51.2841 66.21 66.2666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 760 0.000256 4096 195 2208 54336 11.4688 13.9319 608.911 418.735 1053.12 1053.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1620 3.2e-05 512 180 544 580608 24.9044 13.3427 264.956 418.389 721.782 721.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 480 3.2e-05 1024 170 1120 147456 144.046 26.5625 185.382 792.096 1148.37 1148.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1930 0.001024 1024 400 672 17472 0.75696 9.40032 51.3102 61.5114 61.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 760 0.000256 4096 195 2208 53760 11.4572 13.9158 391.08 417.594 834.116 834.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1620 3.2e-05 512 180 544 577536 24.7642 13.2818 172.872 416.723 627.826 627.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 480 3.2e-05 1024 170 1120 147456 143.864 25.8256 162.55 792.248 1124.76 1124.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1930 0.001024 1024 400 672 17280 0.755264 7.83882 50.1309 58.7687 58.8223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 760 0.000256 4096 195 2208 54144 11.4627 13.9346 343.338 419.131 787.938 788.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1620 3.2e-05 512 180 544 571392 24.8318 13.1912 147.877 414.729 600.815 600.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 480 3.2e-05 1024 170 1120 153600 149.358 26.9292 292.328 824.304 1293.21 1293.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1930 0.001024 1024 400 672 17500 0.75776 0 51.2122 51.9791 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 480 3.2e-05 1024 170 1120 153600 149.417 26.5152 202.426 824.932 1203.57 1203.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1930 0.001024 1024 400 672 17400 0.753664 0 51.2204 51.9833 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 480 3.2e-05 1024 170 1120 153600 149.437 26.8254 170.231 824.45 1171.22 1171.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1930 0.001024 1024 400 672 17100 0.749568 7.94688 49.8816 58.621 58.6764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 760 0.000256 4096 195 2208 53400 11.5282 13.9283 343.364 416.877 785.771 785.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1620 3.2e-05 512 180 544 576000 25.3435 13.392 150.972 418.716 608.611 608.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 480 3.2e-05 1024 170 1120 143360 148.489 26.2595 263.846 807.625 1246.49 1246.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1930 0.001024 1024 400 672 17472 0.745024 13.652 51.1777 65.6165 65.6712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 760 0.000256 4096 195 2208 54432 11.4948 13.9568 583.78 418.755 1028.06 1028.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1620 3.2e-05 512 180 544 580608 24.9218 13.3611 253.302 418.263 710.035 710.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 480 3.2e-05 1024 170 1120 114688 145.808 25.3856 147.397 769.976 1088.84 1089.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1930 0.001024 1024 400 672 17248 0.743328 9.23952 50.0013 60.0273 60.0842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 760 0.000256 4096 195 2208 53760 11.4464 13.9072 404.496 417.322 847.246 847.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1620 3.2e-05 512 180 544 580608 24.9177 13.3505 177.191 418.707 634.352 634.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 480 3.2e-05 1024 170 1120 86016 161.551 26.2776 92.7274 808.727 1089.56 1089.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1930 0.001024 1024 400 672 17136 0.74192 7.57395 50.0041 58.3646 58.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 760 0.000256 4096 195 2208 53760 11.4511 13.8792 332.866 416.779 775.05 775.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1620 3.2e-05 512 180 544 580608 24.9715 13.3676 147.041 418.842 604.406 604.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 480 3.2e-05 1024 170 1120 153600 149.404 26.5066 275.727 824.967 1276.88 1277.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1930 0.001024 1024 400 672 17520 0.755104 13.6167 51.2791 65.6942 65.7494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 760 0.000256 4096 195 2208 54480 11.5463 13.9758 581.013 419.514 1026.12 1026.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1620 3.2e-05 512 180 544 579840 24.8683 13.355 245.685 417.746 701.838 701.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 480 3.2e-05 1024 170 1120 122880 156.002 26.6894 160.836 825.057 1168.85 1169.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1930 0.001024 1024 400 672 17280 0.753376 9.37584 50.0631 60.2347 60.2897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 760 0.000256 4096 195 2208 54240 11.4953 13.9571 410.228 418.835 854.594 854.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1620 3.2e-05 512 180 544 576000 25.0913 13.3386 176.736 417.734 633.086 633.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 480 3.2e-05 1024 170 1120 92160 144.703 23.9633 99.6925 742.655 1011.29 1011.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1930 0.001024 1024 400 672 17280 0.746272 7.85581 51.2737 59.9196 59.9695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 760 0.000256 4096 195 2208 54000 11.5425 13.9717 340.05 419.395 785.029 785.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1620 3.2e-05 512 180 544 576000 25.146 13.3622 147.232 417.725 603.645 603.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 480 3.2e-05 1024 170 1120 163840 149.555 26.8428 299.05 835.989 1311.71 1311.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1930 0.001024 1024 400 672 17536 0.751616 13.228 51.314 65.3377 65.3926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 760 0.000256 4096 195 2208 54272 11.4791 13.9202 574.999 418.62 1019.09 1019.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1620 3.2e-05 512 180 544 581632 24.7893 13.3269 250.452 418.11 706.866 707.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 480 3.2e-05 1024 170 1120 131072 146.921 25.8161 163.492 791.446 1127.95 1128.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1930 0.001024 1024 400 672 17408 0.759456 8.87808 51.2915 60.9724 61.0273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 760 0.000256 4096 195 2208 54272 11.4919 13.94 390.047 418.916 834.471 834.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1620 3.2e-05 512 180 544 581632 24.7987 13.3304 170.775 417.743 626.837 626.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 480 3.2e-05 1024 170 1120 98304 154.124 25.8304 109.445 799.233 1088.91 1089.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1930 0.001024 1024 400 672 17280 0.755712 7.90733 51.5318 60.2388 60.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 760 0.000256 4096 195 2208 53760 11.4806 13.9346 354.368 422.232 802.086 802.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1620 3.2e-05 512 180 544 565248 24.9673 13.1272 149.093 416.292 603.662 603.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 480 3.2e-05 1024 170 1120 163840 149.44 26.8326 229.977 835.675 1242.21 1242.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1930 0.001024 1024 400 680 17600 0.751104 10.281 51.2948 62.3701 62.4246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 760 0.000256 4096 195 2200 54144 11.5012 13.943 481.488 419.378 926.384 926.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1620 3.2e-05 512 180 560 584704 24.7582 13.353 196.103 419.349 653.746 653.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 480 3.2e-05 1024 170 1120 163840 149.578 27.7418 148.59 835.914 1162.12 1162.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1930 0.001024 1024 400 680 17536 0.745472 6.61619 51.2565 58.6596 58.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 760 0.000256 4096 195 2200 54016 11.5314 13.9399 825.6 418.963 1270.11 1270.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1620 3.2e-05 512 180 560 583680 24.8361 13.357 126.136 419.493 584.005 584.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 480 3.2e-05 1024 170 1120 163840 149.888 26.9574 259.851 838.565 1275.54 1275.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1930 0.001024 1024 400 680 17600 0.757856 11.7944 51.3099 63.9048 63.9595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 760 0.000256 4096 195 2200 54160 11.5447 13.9776 542.443 419.475 987.517 987.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1620 3.2e-05 512 180 560 584960 24.8059 13.3858 221.122 419.406 678.904 679.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 480 3.2e-05 1024 170 1120 143360 151.51 26.484 147.586 824.757 1150.61 1150.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1930 0.001024 1024 400 680 17520 0.753024 7.55882 51.2568 59.6116 59.6673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 760 0.000256 4096 195 2200 53920 11.479 13.9571 374.721 418.786 819.017 819.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1620 3.2e-05 512 180 560 583680 24.8351 13.3775 143.024 419.303 600.724 600.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 480 3.2e-05 1024 170 1120 153600 149.439 26.5032 130.279 824.786 1131.27 1131.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1930 0.001024 1024 400 680 17520 0.756896 6.32218 51.3077 58.4294 58.4847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 760 0.000256 4096 195 2200 54000 11.547 13.9722 322.044 419.415 767.056 767.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1620 3.2e-05 512 180 560 579840 24.8979 13.3457 117.25 417.599 573.278 573.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 480 3.2e-05 1024 170 1120 159744 148.369 26.6669 235.204 824.105 1234.63 1234.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1930 0.001024 1024 400 680 17568 0.75776 10.7008 51.2512 62.7541 62.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 760 0.000256 4096 195 2200 54144 11.5139 13.9571 465.39 418.989 909.924 910
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1620 3.2e-05 512 180 560 583680 24.7576 13.3638 204.453 418.294 661.051 661.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 480 3.2e-05 1024 170 1120 147456 150.39 26.4441 143.441 824.165 1144.72 1144.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1930 0.001024 1024 400 680 17472 0.751616 7.03658 51.1842 59.0159 59.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 760 0.000256 4096 195 2200 53952 11.4634 13.9325 346.354 418.732 790.556 790.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1620 3.2e-05 512 180 560 583680 24.7267 13.3386 134.237 418.41 590.895 591.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 480 3.2e-05 1024 170 1120 110592 151.443 25.8476 88.7589 791.97 1058.3 1058.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1930 0.001024 1024 400 680 17424 0.75632 5.95245 51.2145 57.9672 58.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 760 0.000256 4096 195 2200 53856 11.478 13.9441 300.139 418.336 743.97 744.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1620 3.2e-05 512 180 560 580608 24.7938 13.3365 111.45 417.691 567.458 567.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 480 3.2e-05 1024 170 1120 157696 149.232 26.5849 339.088 827.55 1342.73 1342.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1930 0.001024 1024 400 680 17584 0.759808 16.2864 51.3093 68.3988 68.4524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 760 0.000256 4096 195 2200 54096 11.5465 13.9705 663.76 419.472 1108.82 1108.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1620 3.2e-05 512 180 560 584192 24.7779 13.3775 290.956 418.639 747.937 748.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 480 3.2e-05 1024 170 1120 143360 148.505 26.2717 193.195 807.493 1175.74 1175.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1930 0.001024 1024 400 680 17472 0.743616 9.78109 51.2095 61.7771 61.8308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 760 0.000256 4096 195 2200 53984 11.4957 13.9445 418.214 418.708 862.436 862.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1620 3.2e-05 512 180 560 584192 24.7279 13.3632 187.716 418.229 644.218 644.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 480 3.2e-05 1024 170 1120 129024 151.315 26.2884 141.749 807.628 1127.26 1127.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1930 0.001024 1024 400 680 17472 0.751104 8.04659 51.2777 60.1182 60.1746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 760 0.000256 4096 195 2200 53760 11.5379 13.9719 425.696 419.026 870.304 870.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1620 3.2e-05 512 180 560 580608 24.9853 13.3704 152.588 418.261 609.393 609.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 480 3.2e-05 1024 170 1120 163840 149.478 26.8329 327.271 835.122 1338.98 1339.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1930 0.001024 1024 400 680 17536 0.747712 14.9732 51.2301 66.9951 67.0534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 760 0.000256 4096 195 2200 54016 11.4846 13.9366 617.394 418.574 1061.47 1061.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1620 3.2e-05 512 180 560 583680 24.82 13.3571 272.24 419.059 729.665 729.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 480 3.2e-05 1024 170 1120 163840 149.533 26.8384 207.204 835.193 1219.04 1219.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1930 0.001024 1024 400 680 17408 0.748928 9.324 50.0913 60.2051 60.2609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 760 0.000256 4096 195 2200 53760 11.4842 13.9244 396.168 418.212 839.863 839.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1620 3.2e-05 512 180 560 581632 24.7911 13.3328 174.929 417.651 630.888 631.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 480 3.2e-05 1024 170 1120 98304 154.002 25.8251 101.311 791.248 1072.66 1072.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1930 0.001024 1024 400 680 17280 0.749088 7.55098 50.0029 58.347 58.4008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 760 0.000256 4096 195 2200 53376 11.4649 13.9152 318.266 417.143 760.866 760.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1620 3.2e-05 512 180 560 577536 24.7537 13.2807 141.257 416.277 595.757 595.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 480 3.2e-05 1024 170 1120 147456 148.966 26.2929 300.768 816.67 1292.97 1293.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1930 0.001024 1024 400 680 17568 0.747264 15.0174 51.3106 67.1185 67.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 760 0.000256 4096 195 2200 54144 11.548 13.9789 632.93 419.52 1078.05 1078.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1620 3.2e-05 512 180 560 582912 24.9013 13.3809 280.769 419.207 738.448 738.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 480 3.2e-05 1024 170 1120 110592 151.514 25.848 147.372 791.978 1116.99 1117.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1930 0.001024 1024 400 680 17424 0.751712 9.62934 51.2121 61.6369 61.6901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 760 0.000256 4096 195 2200 53856 11.4727 13.9457 412.173 418.321 855.983 856.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1620 3.2e-05 512 180 560 580608 24.7942 13.342 182.946 417.685 638.947 639.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 480 3.2e-05 1024 170 1120 110592 157.423 26.2922 129.989 816.805 1130.78 1130.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1930 0.001024 1024 400 680 17280 0.743424 8.21987 50.0634 59.0696 59.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 760 0.000256 4096 195 2200 53568 11.52 13.9601 362.261 418.796 806.611 806.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1620 3.2e-05 512 180 560 580608 24.8659 13.3534 160.618 417.718 616.735 616.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 480 3.2e-05 1024 170 1120 73728 159.973 26.0078 77.5515 792.056 1055.87 1056.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1930 0.001024 1024 400 680 17280 0.753184 7.51206 51.2157 59.5241 59.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 760 0.000256 4096 195 2200 53568 11.469 13.9322 321.594 419.043 766.115 766.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1620 3.2e-05 512 180 560 571392 24.8154 13.1912 142.149 414.633 594.971 595.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 480 3.2e-05 1024 170 1120 143360 151.431 26.5011 273.923 824.277 1276.41 1276.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1930 0.001024 1024 400 680 17520 0.753664 14.0979 51.235 66.1288 66.1864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 760 0.000256 4096 195 2200 53920 11.4898 13.9568 595.308 418.697 1039.53 1039.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1620 3.2e-05 512 180 560 583680 24.8191 13.3739 264.807 419.124 722.315 722.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 480 3.2e-05 1024 170 1120 122880 155.84 26.4616 160.26 824.028 1166.87 1167.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1930 0.001024 1024 400 680 17440 0.755712 9.67126 51.2264 61.6968 61.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 760 0.000256 4096 195 2200 53760 11.4682 13.9322 403.876 417.935 847.286 847.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1620 3.2e-05 512 180 560 583680 24.7777 13.353 181.621 418.935 638.872 639.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 480 3.2e-05 1024 170 1120 122880 156.045 26.4827 135.288 825.184 1143.27 1143.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1930 0.001024 1024 400 680 17280 0.753664 7.84858 50.096 58.7409 58.7946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 760 0.000256 4096 195 2200 53760 11.4913 13.9515 339.113 419.09 783.72 783.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1620 3.2e-05 512 180 560 576000 25.0956 13.3382 150.606 417.794 607.018 607.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 480 3.2e-05 1024 170 1120 81920 152.911 25.3871 87.7432 770.107 1036.43 1036.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1930 0.001024 1024 400 680 17280 0.745472 7.78451 51.282 59.856 59.9183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 760 0.000256 4096 195 2200 53120 11.4606 13.917 337.662 417.493 780.615 780.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1620 3.2e-05 512 180 560 583680 24.8424 13.3642 146.832 419.462 604.684 604.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 480 3.2e-05 1024 170 1120 147456 150.337 26.452 264.039 824.319 1265.43 1265.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1930 0.001024 1024 400 680 17472 0.755232 13.3862 51.1897 65.3749 65.4299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 760 0.000256 4096 195 2200 53952 11.4653 13.9431 564.884 418.789 1009.16 1009.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1620 3.2e-05 512 180 560 583680 24.7044 13.3571 247.851 418.463 704.568 704.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 480 3.2e-05 1024 170 1120 98304 154.054 25.8265 126.451 792.065 1098.68 1098.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1930 0.001024 1024 400 680 17280 0.747872 9.26515 50.0301 60.0858 60.1435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 760 0.000256 4096 195 2200 53376 11.4606 13.914 396.104 417.549 839.101 839.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1620 3.2e-05 512 180 560 577536 24.7603 13.2794 175.116 416.676 630.017 630.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 480 3.2e-05 1024 170 1120 73728 159.992 25.8271 79.028 791.518 1056.64 1056.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1930 0.001024 1024 400 680 17280 0.753664 7.49021 51.1882 59.4751 59.5333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 760 0.000256 4096 195 2200 53568 11.4717 13.9387 328.466 418.746 772.704 772.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1620 3.2e-05 512 180 560 571392 24.8196 13.1932 144.41 414.334 596.941 597.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 480 3.2e-05 1024 170 1120 98304 154.116 25.8297 99.4963 791.615 1071.34 1071.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1930 0.001024 1024 400 680 16896 0.745088 6.8232 49.7596 57.3679 57.4198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 760 0.000256 4096 195 2200 52992 11.4752 13.9296 306.127 418.22 749.824 749.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1620 3.2e-05 512 180 560 565248 24.9641 13.1243 133.882 412.337 584.494 584.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 480 3.2e-05 1024 170 1120 153600 149.379 26.5375 286.887 824.217 1287.3 1287.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1930 0.001024 1024 400 680 17500 0.753728 13.5453 51.2287 65.571 65.6257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 760 0.000256 4096 195 2200 54000 11.5651 13.9839 580.239 419.011 1024.87 1024.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1620 3.2e-05 512 180 560 582400 24.9246 13.3908 258.218 418.643 715.366 715.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 480 3.2e-05 1024 170 1120 153600 149.473 26.5177 196.441 824.332 1197.05 1197.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1930 0.001024 1024 400 680 17400 0.755712 9.20781 51.2288 61.2336 61.2866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 760 0.000256 4096 195 2200 53600 11.4969 13.9513 393.349 417.413 836.281 836.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1620 3.2e-05 512 180 560 576000 24.9465 13.3235 174.263 416.518 629.229 629.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 480 3.2e-05 1024 170 1120 153600 149.418 26.5312 170.803 824.447 1171.48 1171.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1930 0.001024 1024 400 680 17100 0.749568 8.18586 49.9142 58.8903 58.9461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 760 0.000256 4096 195 2200 53400 11.5323 13.9322 347.673 416.882 790.093 790.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1620 3.2e-05 512 180 560 576000 25.333 13.3856 151.257 418.725 608.885 609.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 480 3.2e-05 1024 170 1120 102400 161.514 26.4909 105.605 825.36 1119.25 1119.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1930 0.001024 1024 400 680 17200 0.754304 7.32979 51.2573 59.3838 59.4412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 760 0.000256 4096 195 2200 53600 11.4913 13.955 314.059 418.887 758.463 758.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1620 3.2e-05 512 180 560 563200 25.1224 13.145 136.124 412.742 587.32 587.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 480 3.2e-05 1024 170 1104 188416 144.102 26.8329 280.204 835.773 1287.19 1287.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1930 0.001024 1024 400 672 17632 0.75776 11.3004 51.3091 63.4106 63.4648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 760 0.000256 4096 195 2208 54272 11.4955 13.9469 528.728 419.424 973.668 973.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1620 3.2e-05 512 180 576 581632 24.9022 13.353 222.823 419.402 680.665 680.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 480 3.2e-05 1024 170 1104 180224 146.485 26.8591 174.69 835.825 1184.14 1184.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1930 0.001024 1024 400 672 17600 0.759488 7.22944 51.3146 59.3455 59.4014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 760 0.000256 4096 195 2208 54144 11.4846 13.938 370.129 418.928 814.552 814.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1620 3.2e-05 512 180 576 581632 24.9293 13.3577 143.061 419.342 600.88 601.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 480 3.2e-05 1024 170 1104 172032 145.778 26.4478 138.361 824.041 1134.9 1135.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1930 0.001024 1024 400 672 17568 0.75792 5.87354 51.2858 57.9617 58.0178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 760 0.000256 4096 195 2208 54144 11.4954 13.9331 961.517 418.674 1405.7 1405.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1620 3.2e-05 512 180 576 580608 24.878 13.3443 118.092 418.369 574.865 575.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 480 3.2e-05 1024 170 1104 184320 146.148 26.9481 266.293 837.967 1277.63 1277.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1930 0.001024 1024 400 672 17600 0.748544 10.5832 51.2562 62.6307 62.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 760 0.000256 4096 195 2208 54240 11.5673 13.9694 497.431 419.192 942.234 942.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1620 3.2e-05 512 180 576 581120 25.0187 13.3857 213.597 419.1 671.284 671.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 480 3.2e-05 1024 170 1104 163840 147.851 26.4733 156.401 824.143 1155.15 1155.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1930 0.001024 1024 400 672 17520 0.748832 0 51.2023 51.9588 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 480 3.2e-05 1024 170 1104 153600 149.418 26.5093 120.626 824.211 1121.04 1121.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1930 0.001024 1024 400 672 17520 0.751488 5.93674 51.2558 57.9855 58.0419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 760 0.000256 4096 195 2208 54000 11.5437 13.9741 299.876 419.134 744.601 744.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1620 3.2e-05 512 180 576 576000 25.1262 13.3548 115.992 417.319 571.977 572.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 480 3.2e-05 1024 170 1104 172032 145.846 26.581 354.321 824.126 1351.15 1351.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1930 0.001024 1024 400 672 17616 0.755712 15.6674 51.2884 67.7546 67.8103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 760 0.000256 4096 195 2208 54240 11.5116 13.9553 644.189 418.996 1088.72 1088.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1620 3.2e-05 512 180 576 580608 24.9177 13.3614 294.366 418.297 751.128 751.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 480 3.2e-05 1024 170 1104 172032 145.753 26.4485 221.76 823.95 1218.19 1218.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1930 0.001024 1024 400 672 17568 0.749568 9.49709 51.2802 61.5697 61.6243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 760 0.000256 4096 195 2208 54144 11.4696 13.9334 481.648 418.623 925.746 925.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1620 3.2e-05 512 180 576 580608 24.8928 13.3534 190.781 418.199 647.413 647.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 480 3.2e-05 1024 170 1104 147456 144.079 25.8398 153.735 791.312 1115.24 1115.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1930 0.001024 1024 400 672 17424 0.746368 7.71312 50.1064 58.6098 58.6634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 760 0.000256 4096 195 2208 53856 11.4778 13.9366 404.689 417.975 848.154 848.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1620 3.2e-05 512 180 576 576000 25.0537 13.3366 154.481 417.333 610.384 610.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 480 3.2e-05 1024 170 1104 147456 144.007 26.2536 130.369 791.897 1092.8 1093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1930 0.001024 1024 400 672 17472 0.751616 6.64371 51.3122 58.7494 58.8039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 760 0.000256 4096 195 2208 53760 11.4586 13.9102 360.936 417.487 803.869 803.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1620 3.2e-05 512 180 576 577536 24.7671 13.2866 130.941 416.622 585.799 585.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 480 3.2e-05 1024 170 1104 172032 146.81 26.596 327.744 827.649 1329.08 1329.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1930 0.001024 1024 400 672 17584 0.743424 14.5926 51.2822 66.6599 66.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 760 0.000256 4096 195 2208 54208 11.5418 13.9763 596.826 419.516 1041.93 1042.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1620 3.2e-05 512 180 576 580608 24.9873 13.3775 274.644 418.687 731.878 732.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 480 3.2e-05 1024 170 1104 143360 148.494 26.2563 171.929 808.303 1155.26 1155.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1930 0.001024 1024 400 672 17472 0.754432 9.19757 51.1963 61.1921 61.2462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 760 0.000256 4096 195 2208 53984 11.5028 13.949 378.75 419.125 823.403 823.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1620 3.2e-05 512 180 576 580608 24.9287 13.3574 180.594 418.637 637.704 637.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 480 3.2e-05 1024 170 1104 129024 151.388 26.2895 127.687 807.644 1113.29 1113.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1930 0.001024 1024 400 672 17472 0.757152 7.49178 51.2546 59.5467 59.6033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 760 0.000256 4096 195 2208 54096 11.5506 13.9804 313.798 419.048 758.454 758.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1620 3.2e-05 512 180 576 580608 25.0058 13.3797 147.078 418.285 603.936 604.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 480 3.2e-05 1024 170 1104 114688 145.763 25.3974 102.71 769.426 1043.58 1043.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1930 0.001024 1024 400 672 17248 0.740672 6.54547 49.5418 56.8696 56.9262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 760 0.000256 4096 195 2208 53312 11.4465 13.9119 349.869 417.025 792.327 792.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1620 3.2e-05 512 180 576 580608 24.9137 13.3523 132.911 418.41 589.766 589.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 480 3.2e-05 1024 170 1104 180224 146.45 26.8428 329.098 835.695 1338.36 1338.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1930 0.001024 1024 400 672 17600 0.756352 13.8158 51.3093 65.9267 65.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 760 0.000256 4096 195 2208 54144 11.4805 13.9373 577.802 418.854 1022.15 1022.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1620 3.2e-05 512 180 576 581632 24.915 13.3611 272.509 419.337 730.306 730.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 480 3.2e-05 1024 170 1104 163840 149.562 26.9148 193.98 835.777 1206.51 1206.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1930 0.001024 1024 400 672 17536 0.760832 8.88694 51.308 60.9997 61.0545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 760 0.000256 4096 195 2208 54016 11.4804 13.9274 376.429 418.539 820.45 820.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1620 3.2e-05 512 180 576 577536 25.0256 13.3367 174.093 417.946 630.585 630.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 480 3.2e-05 1024 170 1104 147456 143.983 25.8335 145.343 791.205 1106.64 1106.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1930 0.001024 1024 400 672 17472 0.751616 7.27238 51.283 59.3505 59.4065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 760 0.000256 4096 195 2208 53760 11.4608 13.9182 316.184 417.247 758.888 758.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1620 3.2e-05 512 180 576 577536 24.7531 13.2792 146.002 416.246 600.46 600.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 480 3.2e-05 1024 170 1104 131072 146.948 25.8236 114.466 792.025 1079.53 1079.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1930 0.001024 1024 400 672 17408 0.749568 6.2576 51.3068 58.3563 58.4131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 760 0.000256 4096 195 2208 53760 11.4905 14.1148 278.963 419.228 723.868 723.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1620 3.2e-05 512 180 576 573440 25.2611 13.3325 126.977 418.079 583.836 583.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 480 3.2e-05 1024 170 1104 165888 145.631 26.2799 294.917 816.7 1283.81 1284.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1930 0.001024 1024 400 672 17568 0.74752 13.7119 51.2833 65.786 65.8409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 760 0.000256 4096 195 2208 54144 11.5406 13.9797 570.196 419.519 1015.31 1015.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1620 3.2e-05 512 180 576 580608 25.0557 13.3834 264.379 419.301 722.301 722.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 480 3.2e-05 1024 170 1104 147456 144.116 26.1315 184.347 791.307 1146.18 1146.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1930 0.001024 1024 400 672 17424 0.74864 9.04019 50.1023 59.9345 59.9904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 760 0.000256 4096 195 2208 53856 11.4729 13.9404 394.273 417.988 837.745 837.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1620 3.2e-05 512 180 576 576000 25.0628 13.3365 182.709 417.336 638.623 638.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 480 3.2e-05 1024 170 1104 165888 145.714 26.2902 175.938 816.778 1164.99 1165.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1930 0.001024 1024 400 672 17280 0.744608 7.7609 50.0346 58.5831 58.6383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 760 0.000256 4096 195 2208 53568 11.5172 13.9633 332.585 418.703 776.845 776.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1620 3.2e-05 512 180 576 573696 25.2911 13.3485 154.426 417.751 611.002 611.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 480 3.2e-05 1024 170 1104 147456 143.915 25.8251 156.648 791.476 1118.15 1118.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1930 0.001024 1024 400 672 17280 0.743648 7.74918 50.1051 58.6464 58.7059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 760 0.000256 4096 195 2208 53568 11.4662 13.9411 335.331 418.74 779.556 779.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1620 3.2e-05 512 180 576 571392 24.8317 13.1996 152.851 414.328 605.399 605.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 480 3.2e-05 1024 170 1104 163840 147.786 26.569 288.05 824.109 1286.79 1286.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1930 0.001024 1024 400 672 17520 0.74752 0 51.1993 51.9557 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 480 3.2e-05 1024 170 1104 163840 147.668 26.4503 208.171 824.265 1206.83 1207.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1930 0.001024 1024 400 672 17440 0.75488 0 51.2061 51.9714 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 480 3.2e-05 1024 170 1104 122880 156.018 26.4989 130.569 824.963 1138.33 1138.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1930 0.001024 1024 400 672 17280 0.74992 7.55712 50.0632 58.4118 58.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 760 0.000256 4096 195 2208 53760 11.4865 13.9523 330.783 418.782 775.075 775.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1620 3.2e-05 512 180 576 576000 25.0892 13.343 154.236 417.682 610.533 610.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 480 3.2e-05 1024 170 1104 81920 152.912 25.3874 82.6523 769.434 1030.66 1030.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1930 0.001024 1024 400 672 17280 0.748704 0 51.202 51.9581 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 480 3.2e-05 1024 170 1150 180224 146.284 26.8377 286.592 835.091 1295.09 1295.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1930 0.001024 1024 400 700 17536 0.748096 11.9881 51.2614 64.0438 64.0991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 760 0.000256 4096 195 2200 53952 11.4893 13.9551 538.722 419.091 983.33 983.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1620 3.2e-05 512 180 550 585728 24.6663 13.3565 217.527 419.064 674.802 674.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 480 3.2e-05 1024 170 1150 180224 146.467 26.8332 186.616 835.811 1196 1196.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1930 0.001024 1024 400 700 17472 0.750336 7.79661 51.2471 59.8371 59.8922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 760 0.000256 4096 195 2200 53760 11.4838 13.9455 380.065 418.919 824.491 824.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1620 3.2e-05 512 180 550 585728 24.6774 13.3537 141.242 419.341 598.798 598.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 480 3.2e-05 1024 170 1150 172032 145.769 26.4474 146.323 824.771 1143.59 1143.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1930 0.001024 1024 400 700 17472 0.768448 6.43216 51.2788 58.5224 58.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 760 0.000256 4096 195 2200 53760 11.4913 13.9323 927.807 419.069 1372.38 1372.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1620 3.2e-05 512 180 550 583680 24.7236 13.3502 116.284 418.715 573.259 573.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 480 3.2e-05 1024 170 1150 184320 146.114 26.9623 277.167 838.452 1288.98 1289.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1930 0.001024 1024 400 700 17520 0.747648 11.1596 51.274 63.2259 63.2812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 760 0.000256 4096 195 2200 53920 11.5571 13.9707 499.541 419.465 944.61 944.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1620 3.2e-05 512 180 550 586240 24.7277 13.3898 205.209 419.365 662.88 663.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 480 3.2e-05 1024 170 1150 163840 147.848 26.4847 158.982 824.188 1157.78 1158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1930 0.001024 1024 400 700 17440 0.763456 7.13728 51.1978 59.1422 59.1985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 760 0.000256 4096 195 2200 53760 11.4786 13.9529 344.074 418.525 788.103 788.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1620 3.2e-05 512 180 550 586240 24.6724 13.3732 132.182 419.103 589.521 589.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 480 3.2e-05 1024 170 1150 153600 149.409 26.5134 125.273 824.94 1126.41 1126.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1930 0.001024 1024 400 700 17400 0.768 6.0207 51.2197 58.0489 58.1037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 760 0.000256 4096 195 2200 53760 11.5442 13.9791 301.891 419.483 746.968 747.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1620 3.2e-05 512 180 550 583680 24.6882 13.3483 110.989 417.665 566.879 567.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 480 3.2e-05 1024 170 1150 163840 147.675 26.452 115.046 824.284 1113.73 1113.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1930 0.001024 1024 400 700 17280 0.758944 5.28179 50.0415 56.1257 56.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 760 0.000256 4096 195 2200 53440 11.4647 13.9293 268.921 418.059 712.451 712.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1620 3.2e-05 512 180 550 583680 24.7959 13.3593 95.5753 419.051 552.971 553.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 480 3.2e-05 1024 170 1150 172032 145.779 26.5668 358.133 824.734 1355.49 1355.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1930 0.001024 1024 400 700 17520 0.768192 15.7962 51.286 67.895 67.9493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 760 0.000256 4096 195 2200 53856 11.4969 13.9528 629.975 419.299 1074.8 1074.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1620 3.2e-05 512 180 550 585216 24.6762 13.3591 274.919 418.587 731.725 731.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 480 3.2e-05 1024 170 1150 172032 145.784 26.444 221.877 824.89 1219.28 1219.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1930 0.001024 1024 400 700 17472 0.77424 9.64016 51.2854 61.7442 61.8018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 760 0.000256 4096 195 2200 53760 11.4752 13.9351 468.653 419.083 913.226 913.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1620 3.2e-05 512 180 550 583680 24.7152 13.3468 175.778 418.673 632.71 632.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 480 3.2e-05 1024 170 1150 147456 144.134 26.1474 155.779 791.306 1117.64 1117.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1930 0.001024 1024 400 700 17424 0.746688 7.76602 51.2628 59.818 59.8739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 760 0.000256 4096 195 2200 53568 11.4795 13.9428 401.155 417.972 844.625 844.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1620 3.2e-05 512 180 550 580608 24.7882 13.3388 143.082 417.324 598.719 598.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 480 3.2e-05 1024 170 1150 147456 144.044 25.8305 132.927 792.011 1095.09 1095.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1930 0.001024 1024 400 700 17280 0.742944 6.77478 50.1033 57.6635 57.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 760 0.000256 4096 195 2200 53376 11.4565 13.9106 355.858 417.543 798.842 798.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1620 3.2e-05 512 180 550 577536 24.7402 13.2792 121.786 416.677 576.664 576.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 480 3.2e-05 1024 170 1150 172032 146.835 26.5974 329.857 826.855 1330.42 1330.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1930 0.001024 1024 400 700 17528 0.760128 14.8021 51.2857 66.8909 66.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 760 0.000256 4096 195 2200 53872 11.5435 13.9806 578.739 419.122 1023.46 1023.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1620 3.2e-05 512 180 550 584192 24.7721 13.3714 253.348 418.298 709.978 710.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 480 3.2e-05 1024 170 1150 143360 148.537 26.4186 174.251 808.49 1157.97 1158.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1930 0.001024 1024 400 700 17472 0.74752 9.38029 51.3093 61.4796 61.5354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 760 0.000256 4096 195 2200 53760 11.5002 13.9489 370.138 419.213 814.876 814.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1620 3.2e-05 512 180 550 584192 24.7333 13.3687 168.318 418.724 625.334 625.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 480 3.2e-05 1024 170 1150 129024 151.364 26.2799 128.879 808.384 1115.18 1115.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1930 0.001024 1024 400 700 17304 0.745664 7.6288 50.1156 58.5344 58.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 760 0.000256 4096 195 2200 53760 11.5468 13.9715 305.994 419.433 751.017 751.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1620 3.2e-05 512 180 550 580608 24.9926 13.3794 135.718 418.664 592.939 593.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 480 3.2e-05 1024 170 1150 114688 145.767 25.3746 103.613 769.427 1044.46 1044.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1930 0.001024 1024 400 700 17248 0.743744 6.59664 50.0812 57.4631 57.5187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 760 0.000256 4096 195 2200 53312 11.4479 13.9122 343.602 417.011 786.046 786.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1620 3.2e-05 512 180 550 580608 24.9169 13.343 122.124 418.399 578.97 579.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 480 3.2e-05 1024 170 1150 180224 146.417 26.837 337.818 835.809 1347.16 1347.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1930 0.001024 1024 400 700 17472 0.747488 14.1271 51.244 66.1627 66.2159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 760 0.000256 4096 195 2200 53760 11.4831 13.9366 575.339 418.906 1019.73 1019.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1620 3.2e-05 512 180 550 585728 24.6863 13.3595 257.326 419.396 714.952 715.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 480 3.2e-05 1024 170 1150 163840 149.52 26.8382 199.612 835.319 1211.56 1211.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1930 0.001024 1024 400 700 17408 0.747968 8.97798 51.2246 60.9939 61.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 760 0.000256 4096 195 2200 53504 11.4692 13.9292 374.396 418.266 818.135 818.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1620 3.2e-05 512 180 550 581632 24.7942 13.3284 164.803 417.718 620.824 620.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 480 3.2e-05 1024 170 1150 147456 144 25.8278 152.689 792.002 1114.8 1114.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1930 0.001024 1024 400 700 17280 0.74736 7.6769 50.1018 58.5709 58.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 760 0.000256 4096 195 2200 53376 11.4631 13.9122 317.013 417.538 760.001 760.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1620 3.2e-05 512 180 550 577536 24.766 13.2833 139.213 416.673 594.117 594.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 480 3.2e-05 1024 170 1150 131072 146.958 25.8322 119.538 791.556 1084.17 1084.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1930 0.001024 1024 400 700 17152 0.743776 6.65805 50.0024 57.4486 57.5037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 760 0.000256 4096 195 2200 53248 11.4844 13.9428 280.783 418.965 725.253 725.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1620 3.2e-05 512 180 550 581632 24.7927 13.328 123.995 417.805 580.103 580.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 480 3.2e-05 1024 170 1150 165888 145.685 26.2913 318.35 815.708 1306.31 1306.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1930 0.001024 1024 400 700 17496 0.743968 14.6104 51.2628 66.6607 66.7176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 760 0.000256 4096 195 2200 53856 11.5495 13.9742 591.958 419.011 1036.57 1036.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1620 3.2e-05 512 180 550 585216 24.7647 13.3837 261.033 418.776 718.144 718.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 480 3.2e-05 1024 170 1150 147456 144.119 25.8513 201.578 791.966 1163.79 1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1930 0.001024 1024 400 700 17424 0.746816 9.99229 51.284 62.0646 62.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 760 0.000256 4096 195 2200 53568 11.4878 13.9463 419.785 418.322 863.619 863.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1620 3.2e-05 512 180 550 580608 24.774 13.3337 184.438 417.675 640.409 640.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 480 3.2e-05 1024 170 1150 165888 145.678 26.2941 187.978 816.773 1177 1177.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1930 0.001024 1024 400 700 17280 0.741376 8.37158 51.1903 60.345 60.4003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 760 0.000256 4096 195 2200 53568 11.504 13.9612 345.872 418.709 790.123 790.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1620 3.2e-05 512 180 550 580608 24.8572 13.3489 153.263 417.736 609.391 609.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 480 3.2e-05 1024 170 1150 147456 143.908 26.6551 160.436 791.273 1122.55 1122.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1930 0.001024 1024 400 700 17280 0.748224 8.03267 51.2614 60.0861 60.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 760 0.000256 4096 195 2200 53568 11.4662 13.9364 330.552 418.634 774.665 774.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1620 3.2e-05 512 180 550 571392 24.8242 13.1899 142.31 414.233 594.745 594.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 480 3.2e-05 1024 170 1150 92160 144.73 23.9727 93.4257 742.045 1004.45 1004.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1930 0.001024 1024 400 700 16920 0.736864 7.18848 49.8181 57.7884 57.8437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 760 0.000256 4096 195 2200 53280 11.5447 13.9751 299.122 419.07 743.783 743.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1620 3.2e-05 512 180 550 576000 25.1454 13.3565 132.381 417.412 588.48 588.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 480 3.2e-05 1024 170 1150 163840 147.782 26.4825 305.718 824.839 1305.1 1305.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1930 0.001024 1024 400 700 17440 0.762752 13.7585 51.2174 65.7816 65.8354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 760 0.000256 4096 195 2200 53760 11.4979 13.9494 571.144 418.818 1015.48 1015.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1620 3.2e-05 512 180 550 586240 24.669 13.3775 253.157 419.403 710.79 710.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 480 3.2e-05 1024 170 1150 163840 147.681 26.454 211.619 824.247 1210.29 1210.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1930 0.001024 1024 400 700 17280 0.760832 9.44742 50.0391 60.2909 60.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 760 0.000256 4096 195 2200 53440 11.4729 13.9276 393.946 418.043 837.463 837.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1620 3.2e-05 512 180 550 583680 24.7801 13.3544 174.521 419.055 631.894 632.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 480 3.2e-05 1024 170 1150 122880 156.05 26.4883 135.226 825.162 1143.2 1143.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1930 0.001024 1024 400 700 17280 0.758688 7.98925 51.2185 60.0092 60.0643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 760 0.000256 4096 195 2200 53280 11.4913 13.9551 334.26 418.885 778.663 778.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1620 3.2e-05 512 180 550 583680 24.6455 13.341 148.6 417.788 604.562 604.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 480 3.2e-05 1024 170 1150 81920 152.893 25.3884 84.8967 770.281 1033.73 1033.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1930 0.001024 1024 400 700 16960 0.735232 7.22294 49.8488 57.8481 57.9038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 760 0.000256 4096 195 2200 53120 11.4683 13.908 305.987 417.593 749.027 749.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1620 3.2e-05 512 180 550 583680 24.8193 13.359 137.436 419.562 595.357 595.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 480 3.2e-05 1024 170 1150 102400 161.524 26.4868 101.238 824.692 1114.22 1114.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1930 0.001024 1024 400 700 16800 0.749568 7.0321 49.7201 57.5447 57.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 760 0.000256 4096 195 2200 52800 11.4954 13.9495 293.216 418.545 737.281 737.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1620 3.2e-05 512 180 550 576000 24.4238 13.1482 129.518 412.404 579.677 579.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 480 3.2e-05 1024 170 1140 172032 148.012 26.8305 254.308 835.203 1264.63 1264.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1930 0.001024 1024 400 720 17504 0.76224 11.1859 51.2966 63.2878 63.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 760 0.000256 4096 195 2220 54464 11.4926 13.9448 499.325 419.143 943.979 944.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1620 3.2e-05 512 180 600 583680 24.7965 13.3552 218.679 419.192 676.211 676.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 480 3.2e-05 1024 170 1140 163840 149.539 26.8329 160.602 835.704 1172.95 1173.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1930 0.001024 1024 400 720 17472 0.761664 7.40925 51.3167 59.5307 59.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 760 0.000256 4096 195 2220 54272 11.4734 13.9346 352.81 418.866 797.156 797.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1620 3.2e-05 512 180 600 583680 24.8198 13.359 144.166 419.283 601.817 601.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 480 3.2e-05 1024 170 1140 147456 150.346 26.622 118.493 824.878 1120.62 1120.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1930 0.001024 1024 400 720 17376 0.751616 6.1201 51.2331 58.1494 58.2062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 760 0.000256 4096 195 2220 54336 11.5118 13.9366 817.453 419.097 1262.08 1262.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1620 3.2e-05 512 180 600 580608 24.8923 13.3448 118.822 418.795 576.042 576.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 480 3.2e-05 1024 170 1140 163840 149.548 26.8405 113.691 835.201 1125.56 1125.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1930 0.001024 1024 400 720 17408 0.75888 5.27565 51.2973 57.3732 57.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 760 0.000256 4096 195 2220 54016 11.5329 13.9267 814.555 418.381 1258.47 1258.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1620 3.2e-05 512 180 600 581632 24.8 13.3308 102.531 417.763 558.613 558.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 480 3.2e-05 1024 170 1140 174080 148.299 26.9558 362.577 837.882 1376 1376.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1930 0.001024 1024 400 720 17480 0.751616 16.2202 51.3318 68.3457 68.4018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 760 0.000256 4096 195 2220 54400 11.5405 13.9762 684.007 419.148 1128.74 1128.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1620 3.2e-05 512 180 600 583680 24.8605 13.376 297.296 419.182 754.903 755.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 480 3.2e-05 1024 170 1140 163840 147.812 26.4763 212.289 824.142 1210.99 1211.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1930 0.001024 1024 400 720 17440 0.74752 9.87424 51.2752 61.9404 61.9953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 760 0.000256 4096 195 2220 54240 11.4811 13.9515 468.16 418.467 912.131 912.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1620 3.2e-05 512 180 600 583680 24.8252 13.3772 191.491 419.05 648.927 649.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 480 3.2e-05 1024 170 1140 153600 149.407 26.5134 162.303 824.748 1163.25 1163.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1930 0.001024 1024 400 720 17400 0.75072 8.07523 51.3003 60.1691 60.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 760 0.000256 4096 195 2220 54240 11.544 13.9737 400.259 419.401 845.249 845.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1620 3.2e-05 512 180 600 579840 24.8776 13.3476 156.31 417.582 612.301 612.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 480 3.2e-05 1024 170 1140 163840 147.667 26.6539 147.602 824.958 1147.16 1147.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1930 0.001024 1024 400 720 17280 0.753888 7.10605 51.1898 59.0949 59.1519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 760 0.000256 4096 195 2220 54080 11.4668 13.9305 354.681 418.403 798.559 798.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1620 3.2e-05 512 180 600 583680 24.7752 13.3498 134.031 419.409 591.749 591.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 480 3.2e-05 1024 170 1140 159744 148.324 26.4727 306.323 824.154 1305.55 1305.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1930 0.001024 1024 400 720 17472 0.748864 15.0979 51.2733 67.1632 67.2188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 760 0.000256 4096 195 2220 54432 11.5016 13.9685 585.016 418.998 1029.55 1029.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1620 3.2e-05 512 180 600 582144 24.8503 13.3644 271.64 418.302 728.342 728.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 480 3.2e-05 1024 170 1140 147456 150.289 26.4459 178.591 824.779 1180.39 1180.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1930 0.001024 1024 400 720 17376 0.74752 9.26106 51.2334 61.2836 61.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 760 0.000256 4096 195 2220 54336 11.4741 13.9347 369.697 419.041 814.22 814.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1620 3.2e-05 512 180 600 580608 24.8902 13.3448 180.772 418.624 637.818 637.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 480 3.2e-05 1024 170 1140 110592 151.491 26.0906 109.963 791.31 1079.14 1079.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1930 0.001024 1024 400 720 17280 0.759808 7.75194 50.0924 58.6468 58.7037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 760 0.000256 4096 195 2220 54144 11.4812 13.9457 366.3 417.981 809.784 809.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1620 3.2e-05 512 180 600 580608 24.8026 13.337 146.544 417.338 602.207 602.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 480 3.2e-05 1024 170 1140 98304 154.004 26.2738 88.6492 792.016 1061.22 1061.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1930 0.001024 1024 400 720 17280 0.758432 6.61914 51.2352 58.6563 58.7094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 760 0.000256 4096 195 2220 53760 11.4581 13.9214 337.514 417.544 780.514 780.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1620 3.2e-05 512 180 600 577536 24.7643 13.2833 130.097 416.679 585.009 585.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 480 3.2e-05 1024 170 1140 122880 156.064 26.4913 95.8373 824.162 1102.83 1103.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1930 0.001024 1024 400 720 17280 0.748448 5.92221 51.2676 57.9821 58.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 760 0.000256 4096 195 2220 53760 11.4941 13.9489 303.999 418.371 747.885 747.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1620 3.2e-05 512 180 600 576000 25.0927 13.3317 113.998 417.279 569.884 570.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 480 3.2e-05 1024 170 1140 172032 146.831 26.5791 313.889 827.558 1315.14 1315.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1930 0.001024 1024 400 720 17472 0.755712 14.0085 51.3029 66.1119 66.1666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 760 0.000256 4096 195 2220 54432 11.5475 13.9735 562.864 419.472 1007.93 1008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1620 3.2e-05 512 180 600 582400 24.9092 13.3755 268.823 418.705 725.995 726.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 480 3.2e-05 1024 170 1140 143360 148.554 26.4462 166.465 808.484 1150.23 1150.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1930 0.001024 1024 400 720 17360 0.746752 8.95072 51.2367 60.9753 61.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 760 0.000256 4096 195 2220 54208 11.4995 13.9526 358.313 419.223 803.063 803.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1620 3.2e-05 512 180 600 580608 24.9396 13.3664 171.209 418.74 628.442 628.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 480 3.2e-05 1024 170 1140 129024 151.384 26.2901 126.786 808.574 1113.31 1113.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1930 0.001024 1024 400 720 17304 0.749568 7.70675 51.235 59.7367 59.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 760 0.000256 4096 195 2220 54096 11.5569 13.9837 301.676 419.525 746.819 746.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1620 3.2e-05 512 180 600 580608 24.9935 13.3851 144.874 418.802 602.237 602.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 480 3.2e-05 1024 170 1140 114688 145.802 25.3828 98.9299 769.965 1040.36 1040.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1930 0.001024 1024 400 720 17248 0.761856 6.56157 51.2259 58.593 58.6512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 760 0.000256 4096 195 2220 53760 11.4538 13.9094 264.411 417.313 707.161 707.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1620 3.2e-05 512 180 600 580608 24.926 13.3407 126.419 418.704 583.574 583.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 480 3.2e-05 1024 170 1140 71680 155.752 25.4095 56.2444 770.085 1007.77 1007.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1930 0.001024 1024 400 720 17080 0.748992 5.6873 50.0282 56.5078 56.5606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 760 0.000256 4096 195 2220 53760 11.539 13.9813 295.801 419.437 740.83 740.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1620 3.2e-05 512 180 600 573440 24.866 13.2437 110.832 415.156 564.283 564.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 480 3.2e-05 1024 170 1140 163840 149.507 26.8462 283.116 835.721 1295.47 1295.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1930 0.001024 1024 400 720 17472 0.763904 13.4728 51.3167 65.5956 65.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 760 0.000256 4096 195 2220 54272 11.4708 13.9387 532.027 418.866 976.379 976.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1620 3.2e-05 512 180 600 583680 24.8055 13.3583 257.827 419.371 715.545 715.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 480 3.2e-05 1024 170 1140 163840 149.498 26.8412 190.503 834.971 1202.09 1202.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1930 0.001024 1024 400 720 17408 0.758592 8.80982 51.2881 60.8991 60.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 760 0.000256 4096 195 2220 54016 11.4784 13.9371 365.008 418.108 808.606 808.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1620 3.2e-05 512 180 600 581632 24.7944 13.3243 172.526 417.546 628.369 628.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 480 3.2e-05 1024 170 1140 98304 154.004 25.8309 96.2247 791.47 1067.8 1067.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1930 0.001024 1024 400 720 17280 0.759456 7.26365 51.2136 59.2781 59.3323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 760 0.000256 4096 195 2220 53760 11.4627 13.9162 303.057 417.252 745.761 745.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1620 3.2e-05 512 180 600 577536 24.7627 13.2813 142.352 416.377 596.954 597.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 480 3.2e-05 1024 170 1140 131072 146.942 26.3493 118.183 792.033 1083.78 1083.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1930 0.001024 1024 400 720 17152 0.757344 6.63907 50.0871 57.5272 57.5836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 760 0.000256 4096 195 2220 53760 11.5028 13.9393 281.033 419.225 725.772 725.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1620 3.2e-05 512 180 600 581632 24.8069 13.3324 132.19 418.058 588.568 588.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 480 3.2e-05 1024 170 1140 81920 152.923 25.384 68.9602 769.606 1017.14 1017.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1930 0.001024 1024 400 720 16960 0.750976 6.29856 49.8978 56.9913 57.0431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 760 0.000256 4096 195 2220 53760 11.4637 13.912 257.07 417.203 699.722 699.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1620 3.2e-05 512 180 600 583680 24.8348 13.355 121.417 419.17 578.96 579.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 480 3.2e-05 1024 170 1152 180224 146.37 26.8346 265.083 835.728 1274.3 1274.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1930 0.001024 1024 400 704 17536 0.74752 10.9211 51.3022 63.0133 63.0683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 760 0.000256 4096 195 2240 53696 11.5121 13.957 494.42 419.375 939.341 939.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1620 3.2e-05 512 180 576 581632 24.9104 13.3569 209.914 419.445 667.813 667.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 480 3.2e-05 1024 170 1152 180224 146.513 26.8411 171.814 835.149 1180.6 1180.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1930 0.001024 1024 400 704 17472 0.74768 7.10246 51.233 59.1256 59.1825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 760 0.000256 4096 195 2240 53504 11.4712 13.9358 345.601 418.757 789.839 789.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1620 3.2e-05 512 180 576 581632 24.907 13.3565 135.566 418.988 593 593.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 480 3.2e-05 1024 170 1152 172032 145.787 26.4547 136.477 824.189 1133.19 1133.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1930 0.001024 1024 400 704 17472 0.767552 5.98602 51.2822 58.0771 58.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 760 0.000256 4096 195 2240 53568 11.5178 13.9336 809.561 418.737 1253.83 1253.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1620 3.2e-05 512 180 576 580608 24.9066 13.3444 113.11 418.429 569.972 570.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 480 3.2e-05 1024 170 1152 163840 149.564 26.8449 112.225 836.047 1124.96 1125.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1930 0.001024 1024 400 704 17408 0.748864 5.02784 51.2594 57.0788 57.1355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 760 0.000256 4096 195 2240 53248 11.5333 13.9346 803.024 418.536 1247.1 1247.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1620 3.2e-05 512 180 576 577536 25.0328 13.3276 96.9308 418.08 553.557 553.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 480 3.2e-05 1024 170 1152 174080 148.294 26.9588 349.32 838.07 1362.93 1363.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1930 0.001024 1024 400 704 17520 0.75024 15.1429 51.2699 67.2069 67.2635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 760 0.000256 4096 195 2240 53680 11.5474 13.9735 661.802 419.136 1106.54 1106.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1620 3.2e-05 512 180 576 581120 25.0041 13.3837 277.103 419.157 734.835 734.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 480 3.2e-05 1024 170 1152 163840 147.842 26.4786 202.829 824.771 1202.2 1202.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1930 0.001024 1024 400 704 17440 0.764352 9.38704 51.2374 61.4324 61.4871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 760 0.000256 4096 195 2240 53440 11.4933 13.9483 445.286 418.793 889.598 889.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1620 3.2e-05 512 180 576 581120 24.9523 13.3734 177.418 419.391 635.317 635.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 480 3.2e-05 1024 170 1152 153600 149.456 26.5088 156.25 824.308 1156.79 1157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1930 0.001024 1024 400 704 17400 0.765952 7.50326 51.2148 59.5271 59.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 760 0.000256 4096 195 2240 53520 11.549 13.9726 384.949 419.217 829.757 829.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1620 3.2e-05 512 180 576 576000 25.1142 13.3509 144.053 417.368 600.073 600.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 480 3.2e-05 1024 170 1152 163840 147.672 26.5544 144.106 824.892 1143.5 1143.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1930 0.001024 1024 400 704 17280 0.760608 6.61702 50.0697 57.49 57.5436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 760 0.000256 4096 195 2240 53120 11.4611 13.9284 344.256 418.363 788.08 788.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1620 3.2e-05 512 180 576 578560 25.1273 13.3509 125.796 419.355 583.81 583.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 480 3.2e-05 1024 170 1152 153600 149.433 26.5197 123.242 824.916 1124.39 1124.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1930 0.001024 1024 400 704 17200 0.759968 5.79434 50.0218 56.6199 56.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 760 0.000256 4096 195 2240 53200 11.5098 13.9456 320.5 417.717 763.746 763.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1620 3.2e-05 512 180 576 576000 24.977 13.3188 113.501 416.81 568.792 568.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 480 3.2e-05 1024 170 1152 172032 145.811 26.4788 320.905 824.895 1318.36 1318.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1930 0.001024 1024 400 704 17520 0.76464 14.309 51.3065 66.4242 66.4773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 760 0.000256 4096 195 2240 53664 11.5057 13.9568 566.165 419.391 1011.09 1011.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1620 3.2e-05 512 180 576 580608 24.919 13.3542 254.896 418.695 712.044 712.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 480 3.2e-05 1024 170 1152 172032 145.709 26.4417 201.855 824.773 1199.05 1199.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1930 0.001024 1024 400 704 17472 0.766112 8.93542 51.3036 61.0483 61.1045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 760 0.000256 4096 195 2240 53568 11.4606 13.9403 354.206 419.045 798.725 798.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1620 3.2e-05 512 180 576 580608 24.9032 13.3412 170.153 418.623 627.201 627.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 480 3.2e-05 1024 170 1152 147456 144.106 25.8462 141.512 791.941 1103.68 1103.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1930 0.001024 1024 400 704 17424 0.753664 7.21792 51.3001 59.3154 59.3715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 760 0.000256 4096 195 2240 53280 11.4811 13.9425 353.882 418.308 797.696 797.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1620 3.2e-05 512 180 576 576000 25.0508 13.3359 136.125 417.68 592.382 592.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 480 3.2e-05 1024 170 1152 147456 144.046 26.5216 125.958 792.098 1088.91 1089.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1930 0.001024 1024 400 704 17280 0.74608 6.24893 50.1232 57.1629 57.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 760 0.000256 4096 195 2240 52992 11.4541 13.9162 324.267 417.583 767.296 767.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1620 3.2e-05 512 180 576 577536 24.7675 13.2869 120.062 416.711 575.021 575.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 480 3.2e-05 1024 170 1152 122880 156.034 27.1259 92.7182 825.055 1101.21 1101.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1930 0.001024 1024 400 704 17280 0.761856 5.59155 51.2404 57.6396 57.6957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 760 0.000256 4096 195 2240 53280 11.4831 13.9458 296.684 419.158 741.801 741.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1620 3.2e-05 512 180 576 576000 25.0813 13.3421 106.865 417.73 563.198 563.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 480 3.2e-05 1024 170 1152 172032 146.851 26.5837 299.337 826.877 1299.92 1300.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1930 0.001024 1024 400 704 17528 0.768416 13.0843 51.297 65.1937 65.2472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 760 0.000256 4096 195 2240 53648 11.5471 13.9814 537.049 419.292 981.95 982.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1620 3.2e-05 512 180 576 580608 24.9864 13.3761 247.442 418.354 704.343 704.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 480 3.2e-05 1024 170 1152 143360 148.516 26.2615 158.682 808.48 1142.22 1142.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1930 0.001024 1024 400 704 17472 0.751776 8.50438 51.3261 60.6251 60.6825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 760 0.000256 4096 195 2240 53536 11.5036 13.956 341.88 419.213 786.632 786.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1620 3.2e-05 512 180 576 580608 24.9478 13.3626 159.213 418.723 616.432 616.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 480 3.2e-05 1024 170 1152 129024 151.375 26.2738 121.6 808.516 1108.04 1108.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1930 0.001024 1024 400 704 17304 0.745472 7.00256 50.1211 57.9118 57.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 760 0.000256 4096 195 2240 53424 11.5531 13.9719 288.752 419.493 733.845 733.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1620 3.2e-05 512 180 576 580608 24.9913 13.3796 134.572 418.745 591.868 592.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 480 3.2e-05 1024 170 1152 114688 145.711 25.3761 95.41 770.077 1036.86 1037.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1930 0.001024 1024 400 704 17248 0.744 6.2423 50.1186 57.1478 57.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 760 0.000256 4096 195 2240 52864 11.4516 13.908 253.023 417.376 695.832 695.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1620 3.2e-05 512 180 576 580608 24.9224 13.3456 118.254 418.763 575.468 575.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 480 3.2e-05 1024 170 1152 71680 155.773 25.4155 53.9749 770.162 1005.6 1005.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1930 0.001024 1024 400 704 17080 0.742656 5.29027 49.9685 56.0446 56.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 760 0.000256 4096 195 2240 53200 11.5482 13.9735 287.404 419.48 732.48 732.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1620 3.2e-05 512 180 576 573440 24.8641 13.2403 103.75 415.199 557.237 557.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 480 3.2e-05 1024 170 1152 180224 146.365 26.8318 309.866 835.231 1318.57 1318.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1930 0.001024 1024 400 704 17472 0.74544 13.0242 51.241 65.0529 65.1074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 760 0.000256 4096 195 2240 53504 11.475 13.9257 529.623 418.625 973.725 973.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1620 3.2e-05 512 180 576 581632 24.9218 13.36 247.667 419.107 705.243 705.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 480 3.2e-05 1024 170 1152 163840 149.527 26.8392 188.047 835.046 1199.74 1199.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1930 0.001024 1024 400 704 17408 0.748064 8.38832 51.2316 60.4122 60.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 760 0.000256 4096 195 2240 53248 11.4633 13.9262 357.457 418.133 801.053 801.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1620 3.2e-05 512 180 576 577536 25.0239 13.3324 163.586 417.569 619.692 619.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 480 3.2e-05 1024 170 1152 147456 144.035 25.8779 139.945 792.009 1102.14 1102.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1930 0.001024 1024 400 704 17280 0.747104 7.06694 50.119 57.9766 58.0338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 760 0.000256 4096 195 2240 52992 11.4606 13.9091 296.294 417.58 739.313 739.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1620 3.2e-05 512 180 576 577536 24.7618 13.2777 135.078 416.675 589.976 590.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 480 3.2e-05 1024 170 1152 131072 146.92 25.8186 114.866 792.179 1080.06 1080.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1930 0.001024 1024 400 704 17152 0.744512 6.2937 50.0357 57.1165 57.1717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 760 0.000256 4096 195 2240 53248 11.4831 13.9387 274.376 419.303 719.172 719.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1620 3.2e-05 512 180 576 573440 25.2866 13.3304 123.1 418.133 580.034 580.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 480 3.2e-05 1024 170 1152 81920 152.937 25.6843 67.589 770.279 1016.77 1016.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1930 0.001024 1024 400 704 16960 0.741376 5.93696 49.8632 56.5856 56.6395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 760 0.000256 4096 195 2240 52480 11.461 13.9162 250.593 417.585 693.63 693.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1620 3.2e-05 512 180 576 573440 25.4084 13.3571 113.728 419.556 572.236 572.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 480 3.2e-05 1024 170 1152 98304 154.078 25.8329 76.3051 791.736 1048.23 1048.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1930 0.001024 1024 400 704 16896 0.73936 5.81536 49.8471 56.4424 56.4985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 760 0.000256 4096 195 2240 52992 11.4818 13.9309 291.215 418.29 734.992 735.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1620 3.2e-05 512 180 576 565248 24.9658 13.1337 105.824 412.406 556.516 556.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 480 3.2e-05 1024 170 1152 118784 160.276 27.2263 262.859 835.105 1285.75 1285.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1930 0.001024 1024 400 768 17392 0.748448 11.733 51.3034 63.8286 63.8825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 760 0.000256 4096 195 2304 51968 11.5464 13.9524 878.208 419.021 1322.81 1322.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1620 3.2e-05 512 180 640 576512 25.2521 13.3755 225.694 419.046 683.554 683.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 480 3.2e-05 1024 170 1152 114688 160.845 26.831 195.347 835.049 1218.35 1218.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1930 0.001024 1024 400 768 17376 0.74752 13.4922 51.3036 65.5868 65.6425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 760 0.000256 4096 195 2304 51968 11.495 13.9475 549.81 419.051 994.38 994.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1620 3.2e-05 512 180 640 576512 25.1933 13.3554 245.944 419.016 703.695 703.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 480 3.2e-05 1024 170 1152 114688 160.989 26.8452 126.906 835.097 1150.12 1150.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1930 0.001024 1024 400 768 17344 0.752672 8.64662 51.3101 60.7529 60.8092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 760 0.000256 4096 195 2304 51840 11.4794 13.938 385.254 418.55 829.3 829.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1620 3.2e-05 512 180 640 575488 25.3032 13.3612 167.953 419.012 625.812 625.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 480 3.2e-05 1024 170 1152 98304 162.083 26.4507 88.7126 824.804 1102.32 1102.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1930 0.001024 1024 400 768 17280 0.764032 7.06765 51.2789 59.1542 59.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 760 0.000256 4096 195 2304 51840 11.4724 13.9471 334.035 419.044 778.571 778.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1620 3.2e-05 512 180 640 574464 25.2694 13.3447 136.296 418.632 593.729 593.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 480 3.2e-05 1024 170 1152 98304 164.851 26.8275 79.7594 835.2 1106.92 1107.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1930 0.001024 1024 400 768 17280 0.747776 6.28061 51.3043 58.3744 58.4329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 760 0.000256 4096 195 2304 51712 11.477 13.9325 308.035 418.225 751.742 751.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1620 3.2e-05 512 180 640 573440 25.2726 13.3284 121.641 417.662 578.088 578.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 480 3.2e-05 1024 170 1152 81920 166.077 26.4499 61.7257 824.249 1078.78 1079.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1930 0.001024 1024 400 768 17120 0.761856 5.99011 50.0755 56.8705 56.9272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 760 0.000256 4096 195 2304 51520 11.4633 13.9352 289.722 418.048 733.242 733.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1620 3.2e-05 512 180 640 573440 25.382 13.3521 112.257 419.053 570.225 570.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 480 3.2e-05 1024 170 1152 49152 166.342 25.8908 35.3993 792.009 1019.92 1020.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1930 0.001024 1024 400 768 17088 0.74752 5.31504 50.0977 56.2041 56.2592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 760 0.000256 4096 195 2304 51456 11.5098 13.9132 828.815 417.573 1271.89 1271.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1620 3.2e-05 512 180 640 571392 25.1681 13.2854 102.734 416.803 558.176 558.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 480 3.2e-05 1024 170 1152 57344 158.727 25.3779 39.0472 769.424 992.845 993.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1930 0.001024 1024 400 768 17024 0.7424 5.10717 50.0386 55.9307 55.9872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 760 0.000256 4096 195 2304 51072 11.4845 13.8998 822.993 417.013 1265.47 1265.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1620 3.2e-05 512 180 640 573440 25.3352 13.3404 97.6065 418.529 554.996 555.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 480 3.2e-05 1024 170 1152 65536 162.57 25.8252 42.1375 792.192 1023.01 1023.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1930 0.001024 1024 400 768 17152 0.751616 4.74381 51.327 56.8652 56.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 760 0.000256 4096 195 2304 51712 11.5241 13.9428 834.416 419.31 1279.27 1279.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1620 3.2e-05 512 180 640 573440 25.275 13.3259 92.9017 418.291 549.982 550.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 480 3.2e-05 1024 170 1140 114688 146.085 25.3777 216.717 769.443 1157.91 1158.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1930 0.001024 1024 400 720 17248 0.75104 4.4135 51.2143 56.4214 56.4777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 760 0.000256 4096 195 2220 53760 11.4976 13.907 811.151 417.027 1253.66 1253.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1620 3.2e-05 512 180 600 580608 24.9198 13.3485 84.8856 418.415 541.749 541.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 480 3.2e-05 1024 170 1152 114688 146.168 25.3783 214.347 769.423 1155.6 1155.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1930 0.001024 1024 400 704 17248 0.744864 4.2967 50.0924 55.178 55.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 760 0.000256 4096 195 2240 52864 11.4872 13.913 799.113 417.019 1241.61 1241.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1620 3.2e-05 512 180 576 580608 24.9243 13.3407 81.2358 418.402 538.083 538.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 480 3.2e-05 1024 170 1150 71680 156.769 25.414 141.159 770.148 1093.77 1093.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1930 0.001024 1024 400 700 17080 0.740992 4.32128 49.9599 55.0639 55.1198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 760 0.000256 4096 195 2200 53200 11.5814 13.9677 814.836 419.48 1259.94 1260.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1620 3.2e-05 512 180 550 573440 24.8568 13.2452 78.0458 415.192 531.527 531.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 480 3.2e-05 1024 170 1104 71680 156.706 25.4095 135.816 769.469 1087.68 1087.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1930 0.001024 1024 400 672 17360 0.749568 4.12294 51.2596 56.1764 56.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 760 0.000256 4096 195 2208 53760 11.5967 13.9755 816.39 419.138 1261.18 1261.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1620 3.2e-05 512 180 576 573440 24.8688 13.2453 82.0678 414.825 535.195 535.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 480 3.2e-05 1024 170 1120 163840 149.831 26.8372 307.58 835.214 1319.75 1319.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1930 0.001024 1024 400 672 17536 0.75616 4.70016 51.2875 56.7869 56.8405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 760 0.000256 4096 195 2208 54272 11.52 13.9318 805.784 418.226 1249.53 1249.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1620 3.2e-05 512 180 544 581632 24.7929 13.3291 88.2777 417.665 544.248 544.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 480 3.2e-05 1024 170 1120 122880 155.955 26.5351 122.071 824.735 1129.58 1129.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1930 0.001024 1024 400 672 16800 0.74352 6.74938 49.7259 57.2621 57.3189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 760 0.000256 4096 195 2208 52800 11.3961 13.8162 1116.42 414.63 1556.34 1556.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1620 3.2e-05 512 180 544 568320 24.8052 13.1298 131.827 412.543 582.49 582.633
