

================================================================
== Vitis HLS Report for 'dataflow_section'
================================================================
* Date:           Thu Jan 23 17:45:42 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    19844|    19844|  0.198 ms|  0.198 ms|  19845|  19845|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                         |                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------+----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |convolutional_layer_U0   |convolutional_layer   |    19844|    19844|   0.198 ms|   0.198 ms|  19844|  19844|       no|
        |max_pooling_layer_U0     |max_pooling_layer     |     3182|     3182|  31.820 us|  31.820 us|   3182|   3182|       no|
        |flattening_layer_U0      |flattening_layer      |      199|      199|   1.990 us|   1.990 us|    199|    199|       no|
        |dense_layer_U0           |dense_layer           |     2004|     2004|  20.040 us|  20.040 us|   2004|   2004|       no|
        |dense_layer_soft_max_U0  |dense_layer_soft_max  |      120|      120|   1.200 us|   1.200 us|    120|    120|       no|
        +-------------------------+----------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|     12|    -|
|FIFO             |       24|    -|   2360|   1368|    -|
|Instance         |       64|  312|  60072|  79268|    0|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|     18|    -|
|Register         |        -|    -|      2|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |       88|  312|  62434|  80666|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      120|   80|  35200|  17600|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |       73|  390|    177|    458|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-----+-------+-------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------+----------------------+---------+-----+-------+-------+-----+
    |convolutional_layer_U0   |convolutional_layer   |        0|  283|  53347|  68282|    0|
    |dense_layer_U0           |dense_layer           |       64|   20|   3471|   5439|    0|
    |dense_layer_soft_max_U0  |dense_layer_soft_max  |        0|    9|   1437|   1970|    0|
    |flattening_layer_U0      |flattening_layer      |        0|    0|    112|    896|    0|
    |max_pooling_layer_U0     |max_pooling_layer     |        0|    0|   1705|   2681|    0|
    +-------------------------+----------------------+---------+-----+-------+-------+-----+
    |Total                    |                      |       64|  312|  60072|  79268|    0|
    +-------------------------+----------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------+---------+-----+----+-----+------+-----+---------+
    |             Name             | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------------+---------+-----+----+-----+------+-----+---------+
    |conv_to_pool_streams_1_U      |        2|  165|   0|    -|   784|   32|    25088|
    |conv_to_pool_streams_2_U      |        2|  165|   0|    -|   784|   32|    25088|
    |conv_to_pool_streams_3_U      |        2|  165|   0|    -|   784|   32|    25088|
    |conv_to_pool_streams_U        |        2|  165|   0|    -|   784|   32|    25088|
    |dense_to_softmax_streams_1_U  |        0|   99|   0|    -|    10|   32|      320|
    |dense_to_softmax_streams_2_U  |        0|   99|   0|    -|    10|   32|      320|
    |dense_to_softmax_streams_3_U  |        0|   99|   0|    -|    10|   32|      320|
    |dense_to_softmax_streams_U    |        0|   99|   0|    -|    10|   32|      320|
    |flat_to_dense_streams_1_U     |        2|  163|   0|    -|   196|   32|     6272|
    |flat_to_dense_streams_2_U     |        2|  163|   0|    -|   196|   32|     6272|
    |flat_to_dense_streams_3_U     |        2|  163|   0|    -|   196|   32|     6272|
    |flat_to_dense_streams_U       |        2|  163|   0|    -|   196|   32|     6272|
    |pool_to_flat_streams_1_U      |        2|  163|   0|    -|   196|   32|     6272|
    |pool_to_flat_streams_2_U      |        2|  163|   0|    -|   196|   32|     6272|
    |pool_to_flat_streams_3_U      |        2|  163|   0|    -|   196|   32|     6272|
    |pool_to_flat_streams_U        |        2|  163|   0|    -|   196|   32|     6272|
    +------------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                         |       24| 2360|   0|    0|  4744|  512|   151808|
    +------------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                             |       and|   0|  0|   2|           1|           1|
    |convolutional_layer_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |dense_layer_soft_max_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_convolutional_layer_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_dense_layer_soft_max_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  12|           6|           6|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_convolutional_layer_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_dense_layer_soft_max_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  18|          4|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_convolutional_layer_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_dense_layer_soft_max_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|pad_img0_address0      |  out|   11|   ap_memory|          pad_img0|         array|
|pad_img0_ce0           |  out|    1|   ap_memory|          pad_img0|         array|
|pad_img0_d0            |  out|   32|   ap_memory|          pad_img0|         array|
|pad_img0_q0            |   in|   32|   ap_memory|          pad_img0|         array|
|pad_img0_we0           |  out|    1|   ap_memory|          pad_img0|         array|
|pad_img0_address1      |  out|   11|   ap_memory|          pad_img0|         array|
|pad_img0_ce1           |  out|    1|   ap_memory|          pad_img0|         array|
|pad_img0_d1            |  out|   32|   ap_memory|          pad_img0|         array|
|pad_img0_q1            |   in|   32|   ap_memory|          pad_img0|         array|
|pad_img0_we1           |  out|    1|   ap_memory|          pad_img0|         array|
|pad_img1_address0      |  out|   11|   ap_memory|          pad_img1|         array|
|pad_img1_ce0           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d0            |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q0            |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we0           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address1      |  out|   11|   ap_memory|          pad_img1|         array|
|pad_img1_ce1           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d1            |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q1            |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we1           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img2_address0      |  out|   11|   ap_memory|          pad_img2|         array|
|pad_img2_ce0           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d0            |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q0            |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we0           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address1      |  out|   11|   ap_memory|          pad_img2|         array|
|pad_img2_ce1           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d1            |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q1            |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we1           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img3_0_0_address0  |  out|    5|   ap_memory|      pad_img3_0_0|         array|
|pad_img3_0_0_ce0       |  out|    1|   ap_memory|      pad_img3_0_0|         array|
|pad_img3_0_0_d0        |  out|   32|   ap_memory|      pad_img3_0_0|         array|
|pad_img3_0_0_q0        |   in|   32|   ap_memory|      pad_img3_0_0|         array|
|pad_img3_0_0_we0       |  out|    1|   ap_memory|      pad_img3_0_0|         array|
|pad_img3_0_0_address1  |  out|    5|   ap_memory|      pad_img3_0_0|         array|
|pad_img3_0_0_ce1       |  out|    1|   ap_memory|      pad_img3_0_0|         array|
|pad_img3_0_0_d1        |  out|   32|   ap_memory|      pad_img3_0_0|         array|
|pad_img3_0_0_q1        |   in|   32|   ap_memory|      pad_img3_0_0|         array|
|pad_img3_0_0_we1       |  out|    1|   ap_memory|      pad_img3_0_0|         array|
|pad_img3_0_1_address0  |  out|    5|   ap_memory|      pad_img3_0_1|         array|
|pad_img3_0_1_ce0       |  out|    1|   ap_memory|      pad_img3_0_1|         array|
|pad_img3_0_1_d0        |  out|   32|   ap_memory|      pad_img3_0_1|         array|
|pad_img3_0_1_q0        |   in|   32|   ap_memory|      pad_img3_0_1|         array|
|pad_img3_0_1_we0       |  out|    1|   ap_memory|      pad_img3_0_1|         array|
|pad_img3_0_1_address1  |  out|    5|   ap_memory|      pad_img3_0_1|         array|
|pad_img3_0_1_ce1       |  out|    1|   ap_memory|      pad_img3_0_1|         array|
|pad_img3_0_1_d1        |  out|   32|   ap_memory|      pad_img3_0_1|         array|
|pad_img3_0_1_q1        |   in|   32|   ap_memory|      pad_img3_0_1|         array|
|pad_img3_0_1_we1       |  out|    1|   ap_memory|      pad_img3_0_1|         array|
|pad_img3_0_2_address0  |  out|    5|   ap_memory|      pad_img3_0_2|         array|
|pad_img3_0_2_ce0       |  out|    1|   ap_memory|      pad_img3_0_2|         array|
|pad_img3_0_2_d0        |  out|   32|   ap_memory|      pad_img3_0_2|         array|
|pad_img3_0_2_q0        |   in|   32|   ap_memory|      pad_img3_0_2|         array|
|pad_img3_0_2_we0       |  out|    1|   ap_memory|      pad_img3_0_2|         array|
|pad_img3_0_2_address1  |  out|    5|   ap_memory|      pad_img3_0_2|         array|
|pad_img3_0_2_ce1       |  out|    1|   ap_memory|      pad_img3_0_2|         array|
|pad_img3_0_2_d1        |  out|   32|   ap_memory|      pad_img3_0_2|         array|
|pad_img3_0_2_q1        |   in|   32|   ap_memory|      pad_img3_0_2|         array|
|pad_img3_0_2_we1       |  out|    1|   ap_memory|      pad_img3_0_2|         array|
|pad_img3_0_3_address0  |  out|    5|   ap_memory|      pad_img3_0_3|         array|
|pad_img3_0_3_ce0       |  out|    1|   ap_memory|      pad_img3_0_3|         array|
|pad_img3_0_3_d0        |  out|   32|   ap_memory|      pad_img3_0_3|         array|
|pad_img3_0_3_q0        |   in|   32|   ap_memory|      pad_img3_0_3|         array|
|pad_img3_0_3_we0       |  out|    1|   ap_memory|      pad_img3_0_3|         array|
|pad_img3_0_3_address1  |  out|    5|   ap_memory|      pad_img3_0_3|         array|
|pad_img3_0_3_ce1       |  out|    1|   ap_memory|      pad_img3_0_3|         array|
|pad_img3_0_3_d1        |  out|   32|   ap_memory|      pad_img3_0_3|         array|
|pad_img3_0_3_q1        |   in|   32|   ap_memory|      pad_img3_0_3|         array|
|pad_img3_0_3_we1       |  out|    1|   ap_memory|      pad_img3_0_3|         array|
|pad_img3_0_4_address0  |  out|    5|   ap_memory|      pad_img3_0_4|         array|
|pad_img3_0_4_ce0       |  out|    1|   ap_memory|      pad_img3_0_4|         array|
|pad_img3_0_4_d0        |  out|   32|   ap_memory|      pad_img3_0_4|         array|
|pad_img3_0_4_q0        |   in|   32|   ap_memory|      pad_img3_0_4|         array|
|pad_img3_0_4_we0       |  out|    1|   ap_memory|      pad_img3_0_4|         array|
|pad_img3_0_4_address1  |  out|    5|   ap_memory|      pad_img3_0_4|         array|
|pad_img3_0_4_ce1       |  out|    1|   ap_memory|      pad_img3_0_4|         array|
|pad_img3_0_4_d1        |  out|   32|   ap_memory|      pad_img3_0_4|         array|
|pad_img3_0_4_q1        |   in|   32|   ap_memory|      pad_img3_0_4|         array|
|pad_img3_0_4_we1       |  out|    1|   ap_memory|      pad_img3_0_4|         array|
|pad_img3_0_5_address0  |  out|    5|   ap_memory|      pad_img3_0_5|         array|
|pad_img3_0_5_ce0       |  out|    1|   ap_memory|      pad_img3_0_5|         array|
|pad_img3_0_5_d0        |  out|   32|   ap_memory|      pad_img3_0_5|         array|
|pad_img3_0_5_q0        |   in|   32|   ap_memory|      pad_img3_0_5|         array|
|pad_img3_0_5_we0       |  out|    1|   ap_memory|      pad_img3_0_5|         array|
|pad_img3_0_5_address1  |  out|    5|   ap_memory|      pad_img3_0_5|         array|
|pad_img3_0_5_ce1       |  out|    1|   ap_memory|      pad_img3_0_5|         array|
|pad_img3_0_5_d1        |  out|   32|   ap_memory|      pad_img3_0_5|         array|
|pad_img3_0_5_q1        |   in|   32|   ap_memory|      pad_img3_0_5|         array|
|pad_img3_0_5_we1       |  out|    1|   ap_memory|      pad_img3_0_5|         array|
|pad_img3_0_6_address0  |  out|    5|   ap_memory|      pad_img3_0_6|         array|
|pad_img3_0_6_ce0       |  out|    1|   ap_memory|      pad_img3_0_6|         array|
|pad_img3_0_6_d0        |  out|   32|   ap_memory|      pad_img3_0_6|         array|
|pad_img3_0_6_q0        |   in|   32|   ap_memory|      pad_img3_0_6|         array|
|pad_img3_0_6_we0       |  out|    1|   ap_memory|      pad_img3_0_6|         array|
|pad_img3_0_6_address1  |  out|    5|   ap_memory|      pad_img3_0_6|         array|
|pad_img3_0_6_ce1       |  out|    1|   ap_memory|      pad_img3_0_6|         array|
|pad_img3_0_6_d1        |  out|   32|   ap_memory|      pad_img3_0_6|         array|
|pad_img3_0_6_q1        |   in|   32|   ap_memory|      pad_img3_0_6|         array|
|pad_img3_0_6_we1       |  out|    1|   ap_memory|      pad_img3_0_6|         array|
|pad_img3_1_0_address0  |  out|    5|   ap_memory|      pad_img3_1_0|         array|
|pad_img3_1_0_ce0       |  out|    1|   ap_memory|      pad_img3_1_0|         array|
|pad_img3_1_0_d0        |  out|   32|   ap_memory|      pad_img3_1_0|         array|
|pad_img3_1_0_q0        |   in|   32|   ap_memory|      pad_img3_1_0|         array|
|pad_img3_1_0_we0       |  out|    1|   ap_memory|      pad_img3_1_0|         array|
|pad_img3_1_0_address1  |  out|    5|   ap_memory|      pad_img3_1_0|         array|
|pad_img3_1_0_ce1       |  out|    1|   ap_memory|      pad_img3_1_0|         array|
|pad_img3_1_0_d1        |  out|   32|   ap_memory|      pad_img3_1_0|         array|
|pad_img3_1_0_q1        |   in|   32|   ap_memory|      pad_img3_1_0|         array|
|pad_img3_1_0_we1       |  out|    1|   ap_memory|      pad_img3_1_0|         array|
|pad_img3_1_1_address0  |  out|    5|   ap_memory|      pad_img3_1_1|         array|
|pad_img3_1_1_ce0       |  out|    1|   ap_memory|      pad_img3_1_1|         array|
|pad_img3_1_1_d0        |  out|   32|   ap_memory|      pad_img3_1_1|         array|
|pad_img3_1_1_q0        |   in|   32|   ap_memory|      pad_img3_1_1|         array|
|pad_img3_1_1_we0       |  out|    1|   ap_memory|      pad_img3_1_1|         array|
|pad_img3_1_1_address1  |  out|    5|   ap_memory|      pad_img3_1_1|         array|
|pad_img3_1_1_ce1       |  out|    1|   ap_memory|      pad_img3_1_1|         array|
|pad_img3_1_1_d1        |  out|   32|   ap_memory|      pad_img3_1_1|         array|
|pad_img3_1_1_q1        |   in|   32|   ap_memory|      pad_img3_1_1|         array|
|pad_img3_1_1_we1       |  out|    1|   ap_memory|      pad_img3_1_1|         array|
|pad_img3_1_2_address0  |  out|    5|   ap_memory|      pad_img3_1_2|         array|
|pad_img3_1_2_ce0       |  out|    1|   ap_memory|      pad_img3_1_2|         array|
|pad_img3_1_2_d0        |  out|   32|   ap_memory|      pad_img3_1_2|         array|
|pad_img3_1_2_q0        |   in|   32|   ap_memory|      pad_img3_1_2|         array|
|pad_img3_1_2_we0       |  out|    1|   ap_memory|      pad_img3_1_2|         array|
|pad_img3_1_2_address1  |  out|    5|   ap_memory|      pad_img3_1_2|         array|
|pad_img3_1_2_ce1       |  out|    1|   ap_memory|      pad_img3_1_2|         array|
|pad_img3_1_2_d1        |  out|   32|   ap_memory|      pad_img3_1_2|         array|
|pad_img3_1_2_q1        |   in|   32|   ap_memory|      pad_img3_1_2|         array|
|pad_img3_1_2_we1       |  out|    1|   ap_memory|      pad_img3_1_2|         array|
|pad_img3_1_3_address0  |  out|    5|   ap_memory|      pad_img3_1_3|         array|
|pad_img3_1_3_ce0       |  out|    1|   ap_memory|      pad_img3_1_3|         array|
|pad_img3_1_3_d0        |  out|   32|   ap_memory|      pad_img3_1_3|         array|
|pad_img3_1_3_q0        |   in|   32|   ap_memory|      pad_img3_1_3|         array|
|pad_img3_1_3_we0       |  out|    1|   ap_memory|      pad_img3_1_3|         array|
|pad_img3_1_3_address1  |  out|    5|   ap_memory|      pad_img3_1_3|         array|
|pad_img3_1_3_ce1       |  out|    1|   ap_memory|      pad_img3_1_3|         array|
|pad_img3_1_3_d1        |  out|   32|   ap_memory|      pad_img3_1_3|         array|
|pad_img3_1_3_q1        |   in|   32|   ap_memory|      pad_img3_1_3|         array|
|pad_img3_1_3_we1       |  out|    1|   ap_memory|      pad_img3_1_3|         array|
|pad_img3_1_4_address0  |  out|    5|   ap_memory|      pad_img3_1_4|         array|
|pad_img3_1_4_ce0       |  out|    1|   ap_memory|      pad_img3_1_4|         array|
|pad_img3_1_4_d0        |  out|   32|   ap_memory|      pad_img3_1_4|         array|
|pad_img3_1_4_q0        |   in|   32|   ap_memory|      pad_img3_1_4|         array|
|pad_img3_1_4_we0       |  out|    1|   ap_memory|      pad_img3_1_4|         array|
|pad_img3_1_4_address1  |  out|    5|   ap_memory|      pad_img3_1_4|         array|
|pad_img3_1_4_ce1       |  out|    1|   ap_memory|      pad_img3_1_4|         array|
|pad_img3_1_4_d1        |  out|   32|   ap_memory|      pad_img3_1_4|         array|
|pad_img3_1_4_q1        |   in|   32|   ap_memory|      pad_img3_1_4|         array|
|pad_img3_1_4_we1       |  out|    1|   ap_memory|      pad_img3_1_4|         array|
|pad_img3_1_5_address0  |  out|    5|   ap_memory|      pad_img3_1_5|         array|
|pad_img3_1_5_ce0       |  out|    1|   ap_memory|      pad_img3_1_5|         array|
|pad_img3_1_5_d0        |  out|   32|   ap_memory|      pad_img3_1_5|         array|
|pad_img3_1_5_q0        |   in|   32|   ap_memory|      pad_img3_1_5|         array|
|pad_img3_1_5_we0       |  out|    1|   ap_memory|      pad_img3_1_5|         array|
|pad_img3_1_5_address1  |  out|    5|   ap_memory|      pad_img3_1_5|         array|
|pad_img3_1_5_ce1       |  out|    1|   ap_memory|      pad_img3_1_5|         array|
|pad_img3_1_5_d1        |  out|   32|   ap_memory|      pad_img3_1_5|         array|
|pad_img3_1_5_q1        |   in|   32|   ap_memory|      pad_img3_1_5|         array|
|pad_img3_1_5_we1       |  out|    1|   ap_memory|      pad_img3_1_5|         array|
|pad_img3_1_6_address0  |  out|    5|   ap_memory|      pad_img3_1_6|         array|
|pad_img3_1_6_ce0       |  out|    1|   ap_memory|      pad_img3_1_6|         array|
|pad_img3_1_6_d0        |  out|   32|   ap_memory|      pad_img3_1_6|         array|
|pad_img3_1_6_q0        |   in|   32|   ap_memory|      pad_img3_1_6|         array|
|pad_img3_1_6_we0       |  out|    1|   ap_memory|      pad_img3_1_6|         array|
|pad_img3_1_6_address1  |  out|    5|   ap_memory|      pad_img3_1_6|         array|
|pad_img3_1_6_ce1       |  out|    1|   ap_memory|      pad_img3_1_6|         array|
|pad_img3_1_6_d1        |  out|   32|   ap_memory|      pad_img3_1_6|         array|
|pad_img3_1_6_q1        |   in|   32|   ap_memory|      pad_img3_1_6|         array|
|pad_img3_1_6_we1       |  out|    1|   ap_memory|      pad_img3_1_6|         array|
|pad_img3_2_0_address0  |  out|    5|   ap_memory|      pad_img3_2_0|         array|
|pad_img3_2_0_ce0       |  out|    1|   ap_memory|      pad_img3_2_0|         array|
|pad_img3_2_0_d0        |  out|   32|   ap_memory|      pad_img3_2_0|         array|
|pad_img3_2_0_q0        |   in|   32|   ap_memory|      pad_img3_2_0|         array|
|pad_img3_2_0_we0       |  out|    1|   ap_memory|      pad_img3_2_0|         array|
|pad_img3_2_0_address1  |  out|    5|   ap_memory|      pad_img3_2_0|         array|
|pad_img3_2_0_ce1       |  out|    1|   ap_memory|      pad_img3_2_0|         array|
|pad_img3_2_0_d1        |  out|   32|   ap_memory|      pad_img3_2_0|         array|
|pad_img3_2_0_q1        |   in|   32|   ap_memory|      pad_img3_2_0|         array|
|pad_img3_2_0_we1       |  out|    1|   ap_memory|      pad_img3_2_0|         array|
|pad_img3_2_1_address0  |  out|    5|   ap_memory|      pad_img3_2_1|         array|
|pad_img3_2_1_ce0       |  out|    1|   ap_memory|      pad_img3_2_1|         array|
|pad_img3_2_1_d0        |  out|   32|   ap_memory|      pad_img3_2_1|         array|
|pad_img3_2_1_q0        |   in|   32|   ap_memory|      pad_img3_2_1|         array|
|pad_img3_2_1_we0       |  out|    1|   ap_memory|      pad_img3_2_1|         array|
|pad_img3_2_1_address1  |  out|    5|   ap_memory|      pad_img3_2_1|         array|
|pad_img3_2_1_ce1       |  out|    1|   ap_memory|      pad_img3_2_1|         array|
|pad_img3_2_1_d1        |  out|   32|   ap_memory|      pad_img3_2_1|         array|
|pad_img3_2_1_q1        |   in|   32|   ap_memory|      pad_img3_2_1|         array|
|pad_img3_2_1_we1       |  out|    1|   ap_memory|      pad_img3_2_1|         array|
|pad_img3_2_2_address0  |  out|    5|   ap_memory|      pad_img3_2_2|         array|
|pad_img3_2_2_ce0       |  out|    1|   ap_memory|      pad_img3_2_2|         array|
|pad_img3_2_2_d0        |  out|   32|   ap_memory|      pad_img3_2_2|         array|
|pad_img3_2_2_q0        |   in|   32|   ap_memory|      pad_img3_2_2|         array|
|pad_img3_2_2_we0       |  out|    1|   ap_memory|      pad_img3_2_2|         array|
|pad_img3_2_2_address1  |  out|    5|   ap_memory|      pad_img3_2_2|         array|
|pad_img3_2_2_ce1       |  out|    1|   ap_memory|      pad_img3_2_2|         array|
|pad_img3_2_2_d1        |  out|   32|   ap_memory|      pad_img3_2_2|         array|
|pad_img3_2_2_q1        |   in|   32|   ap_memory|      pad_img3_2_2|         array|
|pad_img3_2_2_we1       |  out|    1|   ap_memory|      pad_img3_2_2|         array|
|pad_img3_2_3_address0  |  out|    5|   ap_memory|      pad_img3_2_3|         array|
|pad_img3_2_3_ce0       |  out|    1|   ap_memory|      pad_img3_2_3|         array|
|pad_img3_2_3_d0        |  out|   32|   ap_memory|      pad_img3_2_3|         array|
|pad_img3_2_3_q0        |   in|   32|   ap_memory|      pad_img3_2_3|         array|
|pad_img3_2_3_we0       |  out|    1|   ap_memory|      pad_img3_2_3|         array|
|pad_img3_2_3_address1  |  out|    5|   ap_memory|      pad_img3_2_3|         array|
|pad_img3_2_3_ce1       |  out|    1|   ap_memory|      pad_img3_2_3|         array|
|pad_img3_2_3_d1        |  out|   32|   ap_memory|      pad_img3_2_3|         array|
|pad_img3_2_3_q1        |   in|   32|   ap_memory|      pad_img3_2_3|         array|
|pad_img3_2_3_we1       |  out|    1|   ap_memory|      pad_img3_2_3|         array|
|pad_img3_2_4_address0  |  out|    5|   ap_memory|      pad_img3_2_4|         array|
|pad_img3_2_4_ce0       |  out|    1|   ap_memory|      pad_img3_2_4|         array|
|pad_img3_2_4_d0        |  out|   32|   ap_memory|      pad_img3_2_4|         array|
|pad_img3_2_4_q0        |   in|   32|   ap_memory|      pad_img3_2_4|         array|
|pad_img3_2_4_we0       |  out|    1|   ap_memory|      pad_img3_2_4|         array|
|pad_img3_2_4_address1  |  out|    5|   ap_memory|      pad_img3_2_4|         array|
|pad_img3_2_4_ce1       |  out|    1|   ap_memory|      pad_img3_2_4|         array|
|pad_img3_2_4_d1        |  out|   32|   ap_memory|      pad_img3_2_4|         array|
|pad_img3_2_4_q1        |   in|   32|   ap_memory|      pad_img3_2_4|         array|
|pad_img3_2_4_we1       |  out|    1|   ap_memory|      pad_img3_2_4|         array|
|pad_img3_2_5_address0  |  out|    5|   ap_memory|      pad_img3_2_5|         array|
|pad_img3_2_5_ce0       |  out|    1|   ap_memory|      pad_img3_2_5|         array|
|pad_img3_2_5_d0        |  out|   32|   ap_memory|      pad_img3_2_5|         array|
|pad_img3_2_5_q0        |   in|   32|   ap_memory|      pad_img3_2_5|         array|
|pad_img3_2_5_we0       |  out|    1|   ap_memory|      pad_img3_2_5|         array|
|pad_img3_2_5_address1  |  out|    5|   ap_memory|      pad_img3_2_5|         array|
|pad_img3_2_5_ce1       |  out|    1|   ap_memory|      pad_img3_2_5|         array|
|pad_img3_2_5_d1        |  out|   32|   ap_memory|      pad_img3_2_5|         array|
|pad_img3_2_5_q1        |   in|   32|   ap_memory|      pad_img3_2_5|         array|
|pad_img3_2_5_we1       |  out|    1|   ap_memory|      pad_img3_2_5|         array|
|pad_img3_2_6_address0  |  out|    5|   ap_memory|      pad_img3_2_6|         array|
|pad_img3_2_6_ce0       |  out|    1|   ap_memory|      pad_img3_2_6|         array|
|pad_img3_2_6_d0        |  out|   32|   ap_memory|      pad_img3_2_6|         array|
|pad_img3_2_6_q0        |   in|   32|   ap_memory|      pad_img3_2_6|         array|
|pad_img3_2_6_we0       |  out|    1|   ap_memory|      pad_img3_2_6|         array|
|pad_img3_2_6_address1  |  out|    5|   ap_memory|      pad_img3_2_6|         array|
|pad_img3_2_6_ce1       |  out|    1|   ap_memory|      pad_img3_2_6|         array|
|pad_img3_2_6_d1        |  out|   32|   ap_memory|      pad_img3_2_6|         array|
|pad_img3_2_6_q1        |   in|   32|   ap_memory|      pad_img3_2_6|         array|
|pad_img3_2_6_we1       |  out|    1|   ap_memory|      pad_img3_2_6|         array|
|pad_img3_3_0_address0  |  out|    5|   ap_memory|      pad_img3_3_0|         array|
|pad_img3_3_0_ce0       |  out|    1|   ap_memory|      pad_img3_3_0|         array|
|pad_img3_3_0_d0        |  out|   32|   ap_memory|      pad_img3_3_0|         array|
|pad_img3_3_0_q0        |   in|   32|   ap_memory|      pad_img3_3_0|         array|
|pad_img3_3_0_we0       |  out|    1|   ap_memory|      pad_img3_3_0|         array|
|pad_img3_3_0_address1  |  out|    5|   ap_memory|      pad_img3_3_0|         array|
|pad_img3_3_0_ce1       |  out|    1|   ap_memory|      pad_img3_3_0|         array|
|pad_img3_3_0_d1        |  out|   32|   ap_memory|      pad_img3_3_0|         array|
|pad_img3_3_0_q1        |   in|   32|   ap_memory|      pad_img3_3_0|         array|
|pad_img3_3_0_we1       |  out|    1|   ap_memory|      pad_img3_3_0|         array|
|pad_img3_3_1_address0  |  out|    5|   ap_memory|      pad_img3_3_1|         array|
|pad_img3_3_1_ce0       |  out|    1|   ap_memory|      pad_img3_3_1|         array|
|pad_img3_3_1_d0        |  out|   32|   ap_memory|      pad_img3_3_1|         array|
|pad_img3_3_1_q0        |   in|   32|   ap_memory|      pad_img3_3_1|         array|
|pad_img3_3_1_we0       |  out|    1|   ap_memory|      pad_img3_3_1|         array|
|pad_img3_3_1_address1  |  out|    5|   ap_memory|      pad_img3_3_1|         array|
|pad_img3_3_1_ce1       |  out|    1|   ap_memory|      pad_img3_3_1|         array|
|pad_img3_3_1_d1        |  out|   32|   ap_memory|      pad_img3_3_1|         array|
|pad_img3_3_1_q1        |   in|   32|   ap_memory|      pad_img3_3_1|         array|
|pad_img3_3_1_we1       |  out|    1|   ap_memory|      pad_img3_3_1|         array|
|pad_img3_3_2_address0  |  out|    5|   ap_memory|      pad_img3_3_2|         array|
|pad_img3_3_2_ce0       |  out|    1|   ap_memory|      pad_img3_3_2|         array|
|pad_img3_3_2_d0        |  out|   32|   ap_memory|      pad_img3_3_2|         array|
|pad_img3_3_2_q0        |   in|   32|   ap_memory|      pad_img3_3_2|         array|
|pad_img3_3_2_we0       |  out|    1|   ap_memory|      pad_img3_3_2|         array|
|pad_img3_3_2_address1  |  out|    5|   ap_memory|      pad_img3_3_2|         array|
|pad_img3_3_2_ce1       |  out|    1|   ap_memory|      pad_img3_3_2|         array|
|pad_img3_3_2_d1        |  out|   32|   ap_memory|      pad_img3_3_2|         array|
|pad_img3_3_2_q1        |   in|   32|   ap_memory|      pad_img3_3_2|         array|
|pad_img3_3_2_we1       |  out|    1|   ap_memory|      pad_img3_3_2|         array|
|pad_img3_3_3_address0  |  out|    5|   ap_memory|      pad_img3_3_3|         array|
|pad_img3_3_3_ce0       |  out|    1|   ap_memory|      pad_img3_3_3|         array|
|pad_img3_3_3_d0        |  out|   32|   ap_memory|      pad_img3_3_3|         array|
|pad_img3_3_3_q0        |   in|   32|   ap_memory|      pad_img3_3_3|         array|
|pad_img3_3_3_we0       |  out|    1|   ap_memory|      pad_img3_3_3|         array|
|pad_img3_3_3_address1  |  out|    5|   ap_memory|      pad_img3_3_3|         array|
|pad_img3_3_3_ce1       |  out|    1|   ap_memory|      pad_img3_3_3|         array|
|pad_img3_3_3_d1        |  out|   32|   ap_memory|      pad_img3_3_3|         array|
|pad_img3_3_3_q1        |   in|   32|   ap_memory|      pad_img3_3_3|         array|
|pad_img3_3_3_we1       |  out|    1|   ap_memory|      pad_img3_3_3|         array|
|pad_img3_3_4_address0  |  out|    5|   ap_memory|      pad_img3_3_4|         array|
|pad_img3_3_4_ce0       |  out|    1|   ap_memory|      pad_img3_3_4|         array|
|pad_img3_3_4_d0        |  out|   32|   ap_memory|      pad_img3_3_4|         array|
|pad_img3_3_4_q0        |   in|   32|   ap_memory|      pad_img3_3_4|         array|
|pad_img3_3_4_we0       |  out|    1|   ap_memory|      pad_img3_3_4|         array|
|pad_img3_3_4_address1  |  out|    5|   ap_memory|      pad_img3_3_4|         array|
|pad_img3_3_4_ce1       |  out|    1|   ap_memory|      pad_img3_3_4|         array|
|pad_img3_3_4_d1        |  out|   32|   ap_memory|      pad_img3_3_4|         array|
|pad_img3_3_4_q1        |   in|   32|   ap_memory|      pad_img3_3_4|         array|
|pad_img3_3_4_we1       |  out|    1|   ap_memory|      pad_img3_3_4|         array|
|pad_img3_3_5_address0  |  out|    5|   ap_memory|      pad_img3_3_5|         array|
|pad_img3_3_5_ce0       |  out|    1|   ap_memory|      pad_img3_3_5|         array|
|pad_img3_3_5_d0        |  out|   32|   ap_memory|      pad_img3_3_5|         array|
|pad_img3_3_5_q0        |   in|   32|   ap_memory|      pad_img3_3_5|         array|
|pad_img3_3_5_we0       |  out|    1|   ap_memory|      pad_img3_3_5|         array|
|pad_img3_3_5_address1  |  out|    5|   ap_memory|      pad_img3_3_5|         array|
|pad_img3_3_5_ce1       |  out|    1|   ap_memory|      pad_img3_3_5|         array|
|pad_img3_3_5_d1        |  out|   32|   ap_memory|      pad_img3_3_5|         array|
|pad_img3_3_5_q1        |   in|   32|   ap_memory|      pad_img3_3_5|         array|
|pad_img3_3_5_we1       |  out|    1|   ap_memory|      pad_img3_3_5|         array|
|pad_img3_3_6_address0  |  out|    5|   ap_memory|      pad_img3_3_6|         array|
|pad_img3_3_6_ce0       |  out|    1|   ap_memory|      pad_img3_3_6|         array|
|pad_img3_3_6_d0        |  out|   32|   ap_memory|      pad_img3_3_6|         array|
|pad_img3_3_6_q0        |   in|   32|   ap_memory|      pad_img3_3_6|         array|
|pad_img3_3_6_we0       |  out|    1|   ap_memory|      pad_img3_3_6|         array|
|pad_img3_3_6_address1  |  out|    5|   ap_memory|      pad_img3_3_6|         array|
|pad_img3_3_6_ce1       |  out|    1|   ap_memory|      pad_img3_3_6|         array|
|pad_img3_3_6_d1        |  out|   32|   ap_memory|      pad_img3_3_6|         array|
|pad_img3_3_6_q1        |   in|   32|   ap_memory|      pad_img3_3_6|         array|
|pad_img3_3_6_we1       |  out|    1|   ap_memory|      pad_img3_3_6|         array|
|pad_img3_4_0_address0  |  out|    5|   ap_memory|      pad_img3_4_0|         array|
|pad_img3_4_0_ce0       |  out|    1|   ap_memory|      pad_img3_4_0|         array|
|pad_img3_4_0_d0        |  out|   32|   ap_memory|      pad_img3_4_0|         array|
|pad_img3_4_0_q0        |   in|   32|   ap_memory|      pad_img3_4_0|         array|
|pad_img3_4_0_we0       |  out|    1|   ap_memory|      pad_img3_4_0|         array|
|pad_img3_4_0_address1  |  out|    5|   ap_memory|      pad_img3_4_0|         array|
|pad_img3_4_0_ce1       |  out|    1|   ap_memory|      pad_img3_4_0|         array|
|pad_img3_4_0_d1        |  out|   32|   ap_memory|      pad_img3_4_0|         array|
|pad_img3_4_0_q1        |   in|   32|   ap_memory|      pad_img3_4_0|         array|
|pad_img3_4_0_we1       |  out|    1|   ap_memory|      pad_img3_4_0|         array|
|pad_img3_4_1_address0  |  out|    5|   ap_memory|      pad_img3_4_1|         array|
|pad_img3_4_1_ce0       |  out|    1|   ap_memory|      pad_img3_4_1|         array|
|pad_img3_4_1_d0        |  out|   32|   ap_memory|      pad_img3_4_1|         array|
|pad_img3_4_1_q0        |   in|   32|   ap_memory|      pad_img3_4_1|         array|
|pad_img3_4_1_we0       |  out|    1|   ap_memory|      pad_img3_4_1|         array|
|pad_img3_4_1_address1  |  out|    5|   ap_memory|      pad_img3_4_1|         array|
|pad_img3_4_1_ce1       |  out|    1|   ap_memory|      pad_img3_4_1|         array|
|pad_img3_4_1_d1        |  out|   32|   ap_memory|      pad_img3_4_1|         array|
|pad_img3_4_1_q1        |   in|   32|   ap_memory|      pad_img3_4_1|         array|
|pad_img3_4_1_we1       |  out|    1|   ap_memory|      pad_img3_4_1|         array|
|pad_img3_4_2_address0  |  out|    5|   ap_memory|      pad_img3_4_2|         array|
|pad_img3_4_2_ce0       |  out|    1|   ap_memory|      pad_img3_4_2|         array|
|pad_img3_4_2_d0        |  out|   32|   ap_memory|      pad_img3_4_2|         array|
|pad_img3_4_2_q0        |   in|   32|   ap_memory|      pad_img3_4_2|         array|
|pad_img3_4_2_we0       |  out|    1|   ap_memory|      pad_img3_4_2|         array|
|pad_img3_4_2_address1  |  out|    5|   ap_memory|      pad_img3_4_2|         array|
|pad_img3_4_2_ce1       |  out|    1|   ap_memory|      pad_img3_4_2|         array|
|pad_img3_4_2_d1        |  out|   32|   ap_memory|      pad_img3_4_2|         array|
|pad_img3_4_2_q1        |   in|   32|   ap_memory|      pad_img3_4_2|         array|
|pad_img3_4_2_we1       |  out|    1|   ap_memory|      pad_img3_4_2|         array|
|pad_img3_4_3_address0  |  out|    5|   ap_memory|      pad_img3_4_3|         array|
|pad_img3_4_3_ce0       |  out|    1|   ap_memory|      pad_img3_4_3|         array|
|pad_img3_4_3_d0        |  out|   32|   ap_memory|      pad_img3_4_3|         array|
|pad_img3_4_3_q0        |   in|   32|   ap_memory|      pad_img3_4_3|         array|
|pad_img3_4_3_we0       |  out|    1|   ap_memory|      pad_img3_4_3|         array|
|pad_img3_4_3_address1  |  out|    5|   ap_memory|      pad_img3_4_3|         array|
|pad_img3_4_3_ce1       |  out|    1|   ap_memory|      pad_img3_4_3|         array|
|pad_img3_4_3_d1        |  out|   32|   ap_memory|      pad_img3_4_3|         array|
|pad_img3_4_3_q1        |   in|   32|   ap_memory|      pad_img3_4_3|         array|
|pad_img3_4_3_we1       |  out|    1|   ap_memory|      pad_img3_4_3|         array|
|pad_img3_4_4_address0  |  out|    5|   ap_memory|      pad_img3_4_4|         array|
|pad_img3_4_4_ce0       |  out|    1|   ap_memory|      pad_img3_4_4|         array|
|pad_img3_4_4_d0        |  out|   32|   ap_memory|      pad_img3_4_4|         array|
|pad_img3_4_4_q0        |   in|   32|   ap_memory|      pad_img3_4_4|         array|
|pad_img3_4_4_we0       |  out|    1|   ap_memory|      pad_img3_4_4|         array|
|pad_img3_4_4_address1  |  out|    5|   ap_memory|      pad_img3_4_4|         array|
|pad_img3_4_4_ce1       |  out|    1|   ap_memory|      pad_img3_4_4|         array|
|pad_img3_4_4_d1        |  out|   32|   ap_memory|      pad_img3_4_4|         array|
|pad_img3_4_4_q1        |   in|   32|   ap_memory|      pad_img3_4_4|         array|
|pad_img3_4_4_we1       |  out|    1|   ap_memory|      pad_img3_4_4|         array|
|pad_img3_4_5_address0  |  out|    5|   ap_memory|      pad_img3_4_5|         array|
|pad_img3_4_5_ce0       |  out|    1|   ap_memory|      pad_img3_4_5|         array|
|pad_img3_4_5_d0        |  out|   32|   ap_memory|      pad_img3_4_5|         array|
|pad_img3_4_5_q0        |   in|   32|   ap_memory|      pad_img3_4_5|         array|
|pad_img3_4_5_we0       |  out|    1|   ap_memory|      pad_img3_4_5|         array|
|pad_img3_4_5_address1  |  out|    5|   ap_memory|      pad_img3_4_5|         array|
|pad_img3_4_5_ce1       |  out|    1|   ap_memory|      pad_img3_4_5|         array|
|pad_img3_4_5_d1        |  out|   32|   ap_memory|      pad_img3_4_5|         array|
|pad_img3_4_5_q1        |   in|   32|   ap_memory|      pad_img3_4_5|         array|
|pad_img3_4_5_we1       |  out|    1|   ap_memory|      pad_img3_4_5|         array|
|pad_img3_4_6_address0  |  out|    5|   ap_memory|      pad_img3_4_6|         array|
|pad_img3_4_6_ce0       |  out|    1|   ap_memory|      pad_img3_4_6|         array|
|pad_img3_4_6_d0        |  out|   32|   ap_memory|      pad_img3_4_6|         array|
|pad_img3_4_6_q0        |   in|   32|   ap_memory|      pad_img3_4_6|         array|
|pad_img3_4_6_we0       |  out|    1|   ap_memory|      pad_img3_4_6|         array|
|pad_img3_4_6_address1  |  out|    5|   ap_memory|      pad_img3_4_6|         array|
|pad_img3_4_6_ce1       |  out|    1|   ap_memory|      pad_img3_4_6|         array|
|pad_img3_4_6_d1        |  out|   32|   ap_memory|      pad_img3_4_6|         array|
|pad_img3_4_6_q1        |   in|   32|   ap_memory|      pad_img3_4_6|         array|
|pad_img3_4_6_we1       |  out|    1|   ap_memory|      pad_img3_4_6|         array|
|pad_img3_5_0_address0  |  out|    5|   ap_memory|      pad_img3_5_0|         array|
|pad_img3_5_0_ce0       |  out|    1|   ap_memory|      pad_img3_5_0|         array|
|pad_img3_5_0_d0        |  out|   32|   ap_memory|      pad_img3_5_0|         array|
|pad_img3_5_0_q0        |   in|   32|   ap_memory|      pad_img3_5_0|         array|
|pad_img3_5_0_we0       |  out|    1|   ap_memory|      pad_img3_5_0|         array|
|pad_img3_5_0_address1  |  out|    5|   ap_memory|      pad_img3_5_0|         array|
|pad_img3_5_0_ce1       |  out|    1|   ap_memory|      pad_img3_5_0|         array|
|pad_img3_5_0_d1        |  out|   32|   ap_memory|      pad_img3_5_0|         array|
|pad_img3_5_0_q1        |   in|   32|   ap_memory|      pad_img3_5_0|         array|
|pad_img3_5_0_we1       |  out|    1|   ap_memory|      pad_img3_5_0|         array|
|pad_img3_5_1_address0  |  out|    5|   ap_memory|      pad_img3_5_1|         array|
|pad_img3_5_1_ce0       |  out|    1|   ap_memory|      pad_img3_5_1|         array|
|pad_img3_5_1_d0        |  out|   32|   ap_memory|      pad_img3_5_1|         array|
|pad_img3_5_1_q0        |   in|   32|   ap_memory|      pad_img3_5_1|         array|
|pad_img3_5_1_we0       |  out|    1|   ap_memory|      pad_img3_5_1|         array|
|pad_img3_5_1_address1  |  out|    5|   ap_memory|      pad_img3_5_1|         array|
|pad_img3_5_1_ce1       |  out|    1|   ap_memory|      pad_img3_5_1|         array|
|pad_img3_5_1_d1        |  out|   32|   ap_memory|      pad_img3_5_1|         array|
|pad_img3_5_1_q1        |   in|   32|   ap_memory|      pad_img3_5_1|         array|
|pad_img3_5_1_we1       |  out|    1|   ap_memory|      pad_img3_5_1|         array|
|pad_img3_5_2_address0  |  out|    5|   ap_memory|      pad_img3_5_2|         array|
|pad_img3_5_2_ce0       |  out|    1|   ap_memory|      pad_img3_5_2|         array|
|pad_img3_5_2_d0        |  out|   32|   ap_memory|      pad_img3_5_2|         array|
|pad_img3_5_2_q0        |   in|   32|   ap_memory|      pad_img3_5_2|         array|
|pad_img3_5_2_we0       |  out|    1|   ap_memory|      pad_img3_5_2|         array|
|pad_img3_5_2_address1  |  out|    5|   ap_memory|      pad_img3_5_2|         array|
|pad_img3_5_2_ce1       |  out|    1|   ap_memory|      pad_img3_5_2|         array|
|pad_img3_5_2_d1        |  out|   32|   ap_memory|      pad_img3_5_2|         array|
|pad_img3_5_2_q1        |   in|   32|   ap_memory|      pad_img3_5_2|         array|
|pad_img3_5_2_we1       |  out|    1|   ap_memory|      pad_img3_5_2|         array|
|pad_img3_5_3_address0  |  out|    5|   ap_memory|      pad_img3_5_3|         array|
|pad_img3_5_3_ce0       |  out|    1|   ap_memory|      pad_img3_5_3|         array|
|pad_img3_5_3_d0        |  out|   32|   ap_memory|      pad_img3_5_3|         array|
|pad_img3_5_3_q0        |   in|   32|   ap_memory|      pad_img3_5_3|         array|
|pad_img3_5_3_we0       |  out|    1|   ap_memory|      pad_img3_5_3|         array|
|pad_img3_5_3_address1  |  out|    5|   ap_memory|      pad_img3_5_3|         array|
|pad_img3_5_3_ce1       |  out|    1|   ap_memory|      pad_img3_5_3|         array|
|pad_img3_5_3_d1        |  out|   32|   ap_memory|      pad_img3_5_3|         array|
|pad_img3_5_3_q1        |   in|   32|   ap_memory|      pad_img3_5_3|         array|
|pad_img3_5_3_we1       |  out|    1|   ap_memory|      pad_img3_5_3|         array|
|pad_img3_5_4_address0  |  out|    5|   ap_memory|      pad_img3_5_4|         array|
|pad_img3_5_4_ce0       |  out|    1|   ap_memory|      pad_img3_5_4|         array|
|pad_img3_5_4_d0        |  out|   32|   ap_memory|      pad_img3_5_4|         array|
|pad_img3_5_4_q0        |   in|   32|   ap_memory|      pad_img3_5_4|         array|
|pad_img3_5_4_we0       |  out|    1|   ap_memory|      pad_img3_5_4|         array|
|pad_img3_5_4_address1  |  out|    5|   ap_memory|      pad_img3_5_4|         array|
|pad_img3_5_4_ce1       |  out|    1|   ap_memory|      pad_img3_5_4|         array|
|pad_img3_5_4_d1        |  out|   32|   ap_memory|      pad_img3_5_4|         array|
|pad_img3_5_4_q1        |   in|   32|   ap_memory|      pad_img3_5_4|         array|
|pad_img3_5_4_we1       |  out|    1|   ap_memory|      pad_img3_5_4|         array|
|pad_img3_5_5_address0  |  out|    5|   ap_memory|      pad_img3_5_5|         array|
|pad_img3_5_5_ce0       |  out|    1|   ap_memory|      pad_img3_5_5|         array|
|pad_img3_5_5_d0        |  out|   32|   ap_memory|      pad_img3_5_5|         array|
|pad_img3_5_5_q0        |   in|   32|   ap_memory|      pad_img3_5_5|         array|
|pad_img3_5_5_we0       |  out|    1|   ap_memory|      pad_img3_5_5|         array|
|pad_img3_5_5_address1  |  out|    5|   ap_memory|      pad_img3_5_5|         array|
|pad_img3_5_5_ce1       |  out|    1|   ap_memory|      pad_img3_5_5|         array|
|pad_img3_5_5_d1        |  out|   32|   ap_memory|      pad_img3_5_5|         array|
|pad_img3_5_5_q1        |   in|   32|   ap_memory|      pad_img3_5_5|         array|
|pad_img3_5_5_we1       |  out|    1|   ap_memory|      pad_img3_5_5|         array|
|pad_img3_5_6_address0  |  out|    5|   ap_memory|      pad_img3_5_6|         array|
|pad_img3_5_6_ce0       |  out|    1|   ap_memory|      pad_img3_5_6|         array|
|pad_img3_5_6_d0        |  out|   32|   ap_memory|      pad_img3_5_6|         array|
|pad_img3_5_6_q0        |   in|   32|   ap_memory|      pad_img3_5_6|         array|
|pad_img3_5_6_we0       |  out|    1|   ap_memory|      pad_img3_5_6|         array|
|pad_img3_5_6_address1  |  out|    5|   ap_memory|      pad_img3_5_6|         array|
|pad_img3_5_6_ce1       |  out|    1|   ap_memory|      pad_img3_5_6|         array|
|pad_img3_5_6_d1        |  out|   32|   ap_memory|      pad_img3_5_6|         array|
|pad_img3_5_6_q1        |   in|   32|   ap_memory|      pad_img3_5_6|         array|
|pad_img3_5_6_we1       |  out|    1|   ap_memory|      pad_img3_5_6|         array|
|pad_img3_6_0_address0  |  out|    5|   ap_memory|      pad_img3_6_0|         array|
|pad_img3_6_0_ce0       |  out|    1|   ap_memory|      pad_img3_6_0|         array|
|pad_img3_6_0_d0        |  out|   32|   ap_memory|      pad_img3_6_0|         array|
|pad_img3_6_0_q0        |   in|   32|   ap_memory|      pad_img3_6_0|         array|
|pad_img3_6_0_we0       |  out|    1|   ap_memory|      pad_img3_6_0|         array|
|pad_img3_6_0_address1  |  out|    5|   ap_memory|      pad_img3_6_0|         array|
|pad_img3_6_0_ce1       |  out|    1|   ap_memory|      pad_img3_6_0|         array|
|pad_img3_6_0_d1        |  out|   32|   ap_memory|      pad_img3_6_0|         array|
|pad_img3_6_0_q1        |   in|   32|   ap_memory|      pad_img3_6_0|         array|
|pad_img3_6_0_we1       |  out|    1|   ap_memory|      pad_img3_6_0|         array|
|pad_img3_6_1_address0  |  out|    5|   ap_memory|      pad_img3_6_1|         array|
|pad_img3_6_1_ce0       |  out|    1|   ap_memory|      pad_img3_6_1|         array|
|pad_img3_6_1_d0        |  out|   32|   ap_memory|      pad_img3_6_1|         array|
|pad_img3_6_1_q0        |   in|   32|   ap_memory|      pad_img3_6_1|         array|
|pad_img3_6_1_we0       |  out|    1|   ap_memory|      pad_img3_6_1|         array|
|pad_img3_6_1_address1  |  out|    5|   ap_memory|      pad_img3_6_1|         array|
|pad_img3_6_1_ce1       |  out|    1|   ap_memory|      pad_img3_6_1|         array|
|pad_img3_6_1_d1        |  out|   32|   ap_memory|      pad_img3_6_1|         array|
|pad_img3_6_1_q1        |   in|   32|   ap_memory|      pad_img3_6_1|         array|
|pad_img3_6_1_we1       |  out|    1|   ap_memory|      pad_img3_6_1|         array|
|pad_img3_6_2_address0  |  out|    5|   ap_memory|      pad_img3_6_2|         array|
|pad_img3_6_2_ce0       |  out|    1|   ap_memory|      pad_img3_6_2|         array|
|pad_img3_6_2_d0        |  out|   32|   ap_memory|      pad_img3_6_2|         array|
|pad_img3_6_2_q0        |   in|   32|   ap_memory|      pad_img3_6_2|         array|
|pad_img3_6_2_we0       |  out|    1|   ap_memory|      pad_img3_6_2|         array|
|pad_img3_6_2_address1  |  out|    5|   ap_memory|      pad_img3_6_2|         array|
|pad_img3_6_2_ce1       |  out|    1|   ap_memory|      pad_img3_6_2|         array|
|pad_img3_6_2_d1        |  out|   32|   ap_memory|      pad_img3_6_2|         array|
|pad_img3_6_2_q1        |   in|   32|   ap_memory|      pad_img3_6_2|         array|
|pad_img3_6_2_we1       |  out|    1|   ap_memory|      pad_img3_6_2|         array|
|pad_img3_6_3_address0  |  out|    5|   ap_memory|      pad_img3_6_3|         array|
|pad_img3_6_3_ce0       |  out|    1|   ap_memory|      pad_img3_6_3|         array|
|pad_img3_6_3_d0        |  out|   32|   ap_memory|      pad_img3_6_3|         array|
|pad_img3_6_3_q0        |   in|   32|   ap_memory|      pad_img3_6_3|         array|
|pad_img3_6_3_we0       |  out|    1|   ap_memory|      pad_img3_6_3|         array|
|pad_img3_6_3_address1  |  out|    5|   ap_memory|      pad_img3_6_3|         array|
|pad_img3_6_3_ce1       |  out|    1|   ap_memory|      pad_img3_6_3|         array|
|pad_img3_6_3_d1        |  out|   32|   ap_memory|      pad_img3_6_3|         array|
|pad_img3_6_3_q1        |   in|   32|   ap_memory|      pad_img3_6_3|         array|
|pad_img3_6_3_we1       |  out|    1|   ap_memory|      pad_img3_6_3|         array|
|pad_img3_6_4_address0  |  out|    5|   ap_memory|      pad_img3_6_4|         array|
|pad_img3_6_4_ce0       |  out|    1|   ap_memory|      pad_img3_6_4|         array|
|pad_img3_6_4_d0        |  out|   32|   ap_memory|      pad_img3_6_4|         array|
|pad_img3_6_4_q0        |   in|   32|   ap_memory|      pad_img3_6_4|         array|
|pad_img3_6_4_we0       |  out|    1|   ap_memory|      pad_img3_6_4|         array|
|pad_img3_6_4_address1  |  out|    5|   ap_memory|      pad_img3_6_4|         array|
|pad_img3_6_4_ce1       |  out|    1|   ap_memory|      pad_img3_6_4|         array|
|pad_img3_6_4_d1        |  out|   32|   ap_memory|      pad_img3_6_4|         array|
|pad_img3_6_4_q1        |   in|   32|   ap_memory|      pad_img3_6_4|         array|
|pad_img3_6_4_we1       |  out|    1|   ap_memory|      pad_img3_6_4|         array|
|pad_img3_6_5_address0  |  out|    5|   ap_memory|      pad_img3_6_5|         array|
|pad_img3_6_5_ce0       |  out|    1|   ap_memory|      pad_img3_6_5|         array|
|pad_img3_6_5_d0        |  out|   32|   ap_memory|      pad_img3_6_5|         array|
|pad_img3_6_5_q0        |   in|   32|   ap_memory|      pad_img3_6_5|         array|
|pad_img3_6_5_we0       |  out|    1|   ap_memory|      pad_img3_6_5|         array|
|pad_img3_6_5_address1  |  out|    5|   ap_memory|      pad_img3_6_5|         array|
|pad_img3_6_5_ce1       |  out|    1|   ap_memory|      pad_img3_6_5|         array|
|pad_img3_6_5_d1        |  out|   32|   ap_memory|      pad_img3_6_5|         array|
|pad_img3_6_5_q1        |   in|   32|   ap_memory|      pad_img3_6_5|         array|
|pad_img3_6_5_we1       |  out|    1|   ap_memory|      pad_img3_6_5|         array|
|pad_img3_6_6_address0  |  out|    5|   ap_memory|      pad_img3_6_6|         array|
|pad_img3_6_6_ce0       |  out|    1|   ap_memory|      pad_img3_6_6|         array|
|pad_img3_6_6_d0        |  out|   32|   ap_memory|      pad_img3_6_6|         array|
|pad_img3_6_6_q0        |   in|   32|   ap_memory|      pad_img3_6_6|         array|
|pad_img3_6_6_we0       |  out|    1|   ap_memory|      pad_img3_6_6|         array|
|pad_img3_6_6_address1  |  out|    5|   ap_memory|      pad_img3_6_6|         array|
|pad_img3_6_6_ce1       |  out|    1|   ap_memory|      pad_img3_6_6|         array|
|pad_img3_6_6_d1        |  out|   32|   ap_memory|      pad_img3_6_6|         array|
|pad_img3_6_6_q1        |   in|   32|   ap_memory|      pad_img3_6_6|         array|
|pad_img3_6_6_we1       |  out|    1|   ap_memory|      pad_img3_6_6|         array|
|prediction_address0    |  out|    4|   ap_memory|        prediction|         array|
|prediction_ce0         |  out|    1|   ap_memory|        prediction|         array|
|prediction_d0          |  out|   32|   ap_memory|        prediction|         array|
|prediction_q0          |   in|   32|   ap_memory|        prediction|         array|
|prediction_we0         |  out|    1|   ap_memory|        prediction|         array|
|prediction_address1    |  out|    4|   ap_memory|        prediction|         array|
|prediction_ce1         |  out|    1|   ap_memory|        prediction|         array|
|prediction_d1          |  out|   32|   ap_memory|        prediction|         array|
|prediction_q1          |   in|   32|   ap_memory|        prediction|         array|
|prediction_we1         |  out|    1|   ap_memory|        prediction|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dataflow_section|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dataflow_section|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dataflow_section|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dataflow_section|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dataflow_section|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dataflow_section|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  dataflow_section|  return value|
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv_to_pool_streams = alloca i64 1" [CNN_Optimal/src/cnn.cpp:27]   --->   Operation 11 'alloca' 'conv_to_pool_streams' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:27]   --->   Operation 12 'alloca' 'conv_to_pool_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:27]   --->   Operation 13 'alloca' 'conv_to_pool_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:27]   --->   Operation 14 'alloca' 'conv_to_pool_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pool_to_flat_streams = alloca i64 1" [CNN_Optimal/src/cnn.cpp:41]   --->   Operation 15 'alloca' 'pool_to_flat_streams' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:41]   --->   Operation 16 'alloca' 'pool_to_flat_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:41]   --->   Operation 17 'alloca' 'pool_to_flat_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:41]   --->   Operation 18 'alloca' 'pool_to_flat_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%flat_to_dense_streams = alloca i64 1" [CNN_Optimal/src/cnn.cpp:52]   --->   Operation 19 'alloca' 'flat_to_dense_streams' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:52]   --->   Operation 20 'alloca' 'flat_to_dense_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:52]   --->   Operation 21 'alloca' 'flat_to_dense_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:52]   --->   Operation 22 'alloca' 'flat_to_dense_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams = alloca i64 1" [CNN_Optimal/src/cnn.cpp:56]   --->   Operation 23 'alloca' 'dense_to_softmax_streams' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:56]   --->   Operation 24 'alloca' 'dense_to_softmax_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:56]   --->   Operation 25 'alloca' 'dense_to_softmax_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:56]   --->   Operation 26 'alloca' 'dense_to_softmax_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln30 = call void @convolutional_layer, i32 %pad_img0, i32 %pad_img1, i32 %pad_img2, i32 %pad_img3_0_0, i32 %pad_img3_0_1, i32 %pad_img3_0_2, i32 %pad_img3_0_3, i32 %pad_img3_0_4, i32 %pad_img3_0_5, i32 %pad_img3_0_6, i32 %pad_img3_1_0, i32 %pad_img3_1_1, i32 %pad_img3_1_2, i32 %pad_img3_1_3, i32 %pad_img3_1_4, i32 %pad_img3_1_5, i32 %pad_img3_1_6, i32 %pad_img3_2_0, i32 %pad_img3_2_1, i32 %pad_img3_2_2, i32 %pad_img3_2_3, i32 %pad_img3_2_4, i32 %pad_img3_2_5, i32 %pad_img3_2_6, i32 %pad_img3_3_0, i32 %pad_img3_3_1, i32 %pad_img3_3_2, i32 %pad_img3_3_3, i32 %pad_img3_3_4, i32 %pad_img3_3_5, i32 %pad_img3_3_6, i32 %pad_img3_4_0, i32 %pad_img3_4_1, i32 %pad_img3_4_2, i32 %pad_img3_4_3, i32 %pad_img3_4_4, i32 %pad_img3_4_5, i32 %pad_img3_4_6, i32 %pad_img3_5_0, i32 %pad_img3_5_1, i32 %pad_img3_5_2, i32 %pad_img3_5_3, i32 %pad_img3_5_4, i32 %pad_img3_5_5, i32 %pad_img3_5_6, i32 %pad_img3_6_0, i32 %pad_img3_6_1, i32 %pad_img3_6_2, i32 %pad_img3_6_3, i32 %pad_img3_6_4, i32 %pad_img3_6_5, i32 %pad_img3_6_6, i32 %conv_to_pool_streams, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_3, i32 %conv_biases, i32 %conv_weights_0_0, i32 %conv_weights_0_1, i32 %conv_weights_0_2, i32 %conv_weights_0_3, i32 %conv_weights_0_4, i32 %conv_weights_0_5, i32 %conv_weights_0_6, i32 %conv_weights_1_0, i32 %conv_weights_1_1, i32 %conv_weights_1_2, i32 %conv_weights_1_3, i32 %conv_weights_1_4, i32 %conv_weights_1_5, i32 %conv_weights_1_6, i32 %conv_weights_2_0, i32 %conv_weights_2_1, i32 %conv_weights_2_2, i32 %conv_weights_2_3, i32 %conv_weights_2_4, i32 %conv_weights_2_5, i32 %conv_weights_2_6, i32 %conv_weights_3_0, i32 %conv_weights_3_1, i32 %conv_weights_3_2, i32 %conv_weights_3_3, i32 %conv_weights_3_4, i32 %conv_weights_3_5, i32 %conv_weights_3_6, i32 %conv_weights_4_0, i32 %conv_weights_4_1, i32 %conv_weights_4_2, i32 %conv_weights_4_3, i32 %conv_weights_4_4, i32 %conv_weights_4_5, i32 %conv_weights_4_6, i32 %conv_weights_5_0, i32 %conv_weights_5_1, i32 %conv_weights_5_2, i32 %conv_weights_5_3, i32 %conv_weights_5_4, i32 %conv_weights_5_5, i32 %conv_weights_5_6, i32 %conv_weights_6_0, i32 %conv_weights_6_1, i32 %conv_weights_6_2, i32 %conv_weights_6_3, i32 %conv_weights_6_4, i32 %conv_weights_6_5, i32 %conv_weights_6_6" [CNN_Optimal/src/cnn.cpp:30]   --->   Operation 27 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln30 = call void @convolutional_layer, i32 %pad_img0, i32 %pad_img1, i32 %pad_img2, i32 %pad_img3_0_0, i32 %pad_img3_0_1, i32 %pad_img3_0_2, i32 %pad_img3_0_3, i32 %pad_img3_0_4, i32 %pad_img3_0_5, i32 %pad_img3_0_6, i32 %pad_img3_1_0, i32 %pad_img3_1_1, i32 %pad_img3_1_2, i32 %pad_img3_1_3, i32 %pad_img3_1_4, i32 %pad_img3_1_5, i32 %pad_img3_1_6, i32 %pad_img3_2_0, i32 %pad_img3_2_1, i32 %pad_img3_2_2, i32 %pad_img3_2_3, i32 %pad_img3_2_4, i32 %pad_img3_2_5, i32 %pad_img3_2_6, i32 %pad_img3_3_0, i32 %pad_img3_3_1, i32 %pad_img3_3_2, i32 %pad_img3_3_3, i32 %pad_img3_3_4, i32 %pad_img3_3_5, i32 %pad_img3_3_6, i32 %pad_img3_4_0, i32 %pad_img3_4_1, i32 %pad_img3_4_2, i32 %pad_img3_4_3, i32 %pad_img3_4_4, i32 %pad_img3_4_5, i32 %pad_img3_4_6, i32 %pad_img3_5_0, i32 %pad_img3_5_1, i32 %pad_img3_5_2, i32 %pad_img3_5_3, i32 %pad_img3_5_4, i32 %pad_img3_5_5, i32 %pad_img3_5_6, i32 %pad_img3_6_0, i32 %pad_img3_6_1, i32 %pad_img3_6_2, i32 %pad_img3_6_3, i32 %pad_img3_6_4, i32 %pad_img3_6_5, i32 %pad_img3_6_6, i32 %conv_to_pool_streams, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_3, i32 %conv_biases, i32 %conv_weights_0_0, i32 %conv_weights_0_1, i32 %conv_weights_0_2, i32 %conv_weights_0_3, i32 %conv_weights_0_4, i32 %conv_weights_0_5, i32 %conv_weights_0_6, i32 %conv_weights_1_0, i32 %conv_weights_1_1, i32 %conv_weights_1_2, i32 %conv_weights_1_3, i32 %conv_weights_1_4, i32 %conv_weights_1_5, i32 %conv_weights_1_6, i32 %conv_weights_2_0, i32 %conv_weights_2_1, i32 %conv_weights_2_2, i32 %conv_weights_2_3, i32 %conv_weights_2_4, i32 %conv_weights_2_5, i32 %conv_weights_2_6, i32 %conv_weights_3_0, i32 %conv_weights_3_1, i32 %conv_weights_3_2, i32 %conv_weights_3_3, i32 %conv_weights_3_4, i32 %conv_weights_3_5, i32 %conv_weights_3_6, i32 %conv_weights_4_0, i32 %conv_weights_4_1, i32 %conv_weights_4_2, i32 %conv_weights_4_3, i32 %conv_weights_4_4, i32 %conv_weights_4_5, i32 %conv_weights_4_6, i32 %conv_weights_5_0, i32 %conv_weights_5_1, i32 %conv_weights_5_2, i32 %conv_weights_5_3, i32 %conv_weights_5_4, i32 %conv_weights_5_5, i32 %conv_weights_5_6, i32 %conv_weights_6_0, i32 %conv_weights_6_1, i32 %conv_weights_6_2, i32 %conv_weights_6_3, i32 %conv_weights_6_4, i32 %conv_weights_6_5, i32 %conv_weights_6_6" [CNN_Optimal/src/cnn.cpp:30]   --->   Operation 28 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln43 = call void @max_pooling_layer, i32 %conv_to_pool_streams, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_3, i32 %pool_to_flat_streams, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_3" [CNN_Optimal/src/cnn.cpp:43]   --->   Operation 29 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln43 = call void @max_pooling_layer, i32 %conv_to_pool_streams, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_3, i32 %pool_to_flat_streams, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_3" [CNN_Optimal/src/cnn.cpp:43]   --->   Operation 30 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln53 = call void @flattening_layer, i32 %pool_to_flat_streams, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_3, i32 %flat_to_dense_streams, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_3" [CNN_Optimal/src/cnn.cpp:53]   --->   Operation 31 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln53 = call void @flattening_layer, i32 %pool_to_flat_streams, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_3, i32 %flat_to_dense_streams, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_3" [CNN_Optimal/src/cnn.cpp:53]   --->   Operation 32 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln57 = call void @dense_layer, i32 %flat_to_dense_streams, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_3, i32 %dense_to_softmax_streams, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %dense_weights" [CNN_Optimal/src/cnn.cpp:57]   --->   Operation 33 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln57 = call void @dense_layer, i32 %flat_to_dense_streams, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_3, i32 %dense_to_softmax_streams, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %dense_weights" [CNN_Optimal/src/cnn.cpp:57]   --->   Operation 34 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln60 = call void @dense_layer_soft_max, i32 %dense_to_softmax_streams, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %prediction, i32 %dense_biases" [CNN_Optimal/src/cnn.cpp:60]   --->   Operation 35 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln19 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_2" [CNN_Optimal/src/cnn.cpp:19]   --->   Operation 36 'specdataflowpipeline' 'specdataflowpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams, i32 %conv_to_pool_streams"   --->   Operation 38 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_1"   --->   Operation 40 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_2"   --->   Operation 42 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_3, i32 %conv_to_pool_streams_3"   --->   Operation 44 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_3, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams, i32 %pool_to_flat_streams"   --->   Operation 46 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_1"   --->   Operation 48 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_2"   --->   Operation 50 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_3, i32 %pool_to_flat_streams_3"   --->   Operation 52 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_3, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams, i32 %flat_to_dense_streams"   --->   Operation 54 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_1"   --->   Operation 56 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_2"   --->   Operation 58 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_3, i32 %flat_to_dense_streams_3"   --->   Operation 60 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_3, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams, i32 %dense_to_softmax_streams"   --->   Operation 62 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_1"   --->   Operation 64 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_2"   --->   Operation 66 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_3, i32 %dense_to_softmax_streams_3"   --->   Operation 68 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_3, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln60 = call void @dense_layer_soft_max, i32 %dense_to_softmax_streams, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %prediction, i32 %dense_biases" [CNN_Optimal/src/cnn.cpp:60]   --->   Operation 70 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [CNN_Optimal/src/cnn.cpp:61]   --->   Operation 71 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pad_img0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pad_img1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pad_img2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv_to_pool_streams       (alloca              ) [ 01111111111]
conv_to_pool_streams_1     (alloca              ) [ 01111111111]
conv_to_pool_streams_2     (alloca              ) [ 01111111111]
conv_to_pool_streams_3     (alloca              ) [ 01111111111]
pool_to_flat_streams       (alloca              ) [ 00111111111]
pool_to_flat_streams_1     (alloca              ) [ 00111111111]
pool_to_flat_streams_2     (alloca              ) [ 00111111111]
pool_to_flat_streams_3     (alloca              ) [ 00111111111]
flat_to_dense_streams      (alloca              ) [ 00111111111]
flat_to_dense_streams_1    (alloca              ) [ 00111111111]
flat_to_dense_streams_2    (alloca              ) [ 00111111111]
flat_to_dense_streams_3    (alloca              ) [ 00111111111]
dense_to_softmax_streams   (alloca              ) [ 00111111111]
dense_to_softmax_streams_1 (alloca              ) [ 00111111111]
dense_to_softmax_streams_2 (alloca              ) [ 00111111111]
dense_to_softmax_streams_3 (alloca              ) [ 00111111111]
call_ln30                  (call                ) [ 00000000000]
call_ln43                  (call                ) [ 00000000000]
call_ln53                  (call                ) [ 00000000000]
call_ln57                  (call                ) [ 00000000000]
specdataflowpipeline_ln19  (specdataflowpipeline) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty                      (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_26                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_27                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_28                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_29                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_30                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_31                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_32                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_33                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_34                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_35                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_36                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_37                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_38                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_39                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_40                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
call_ln60                  (call                ) [ 00000000000]
ret_ln61                   (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pad_img0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pad_img1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pad_img2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pad_img3_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pad_img3_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pad_img3_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pad_img3_0_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pad_img3_0_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pad_img3_0_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pad_img3_0_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pad_img3_1_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pad_img3_1_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pad_img3_1_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pad_img3_1_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pad_img3_1_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pad_img3_1_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pad_img3_1_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pad_img3_2_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pad_img3_2_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pad_img3_2_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pad_img3_2_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pad_img3_2_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pad_img3_2_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pad_img3_2_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pad_img3_3_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pad_img3_3_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pad_img3_3_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pad_img3_3_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="pad_img3_3_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="pad_img3_3_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="pad_img3_3_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="pad_img3_4_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="pad_img3_4_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="pad_img3_4_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="pad_img3_4_3">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="pad_img3_4_4">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="pad_img3_4_5">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="pad_img3_4_6">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="pad_img3_5_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="pad_img3_5_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="pad_img3_5_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="pad_img3_5_3">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="pad_img3_5_4">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="pad_img3_5_5">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="pad_img3_5_6">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="pad_img3_6_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="pad_img3_6_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="pad_img3_6_2">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="pad_img3_6_3">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="pad_img3_6_4">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="pad_img3_6_5">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="pad_img3_6_6">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="prediction">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv_biases">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv_weights_0_0">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="conv_weights_0_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv_weights_0_2">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv_weights_0_3">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="conv_weights_0_4">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="conv_weights_0_5">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="conv_weights_0_6">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="conv_weights_1_0">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="conv_weights_1_1">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="conv_weights_1_2">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="conv_weights_1_3">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="conv_weights_1_4">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="conv_weights_1_5">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="conv_weights_1_6">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="conv_weights_2_0">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="conv_weights_2_1">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="conv_weights_2_2">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="conv_weights_2_3">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="conv_weights_2_4">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="conv_weights_2_5">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="conv_weights_2_6">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="conv_weights_3_0">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="conv_weights_3_1">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="conv_weights_3_2">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="conv_weights_3_3">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="conv_weights_3_4">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="conv_weights_3_5">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="conv_weights_3_6">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="conv_weights_4_0">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="conv_weights_4_1">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="conv_weights_4_2">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="conv_weights_4_3">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="conv_weights_4_4">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="conv_weights_4_5">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="conv_weights_4_6">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="conv_weights_5_0">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="conv_weights_5_1">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="conv_weights_5_2">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="conv_weights_5_3">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="conv_weights_5_4">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="conv_weights_5_5">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="conv_weights_5_6">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="conv_weights_6_0">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="conv_weights_6_1">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="conv_weights_6_2">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="conv_weights_6_3">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="conv_weights_6_4">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="conv_weights_6_5">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="conv_weights_6_6">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="dense_weights">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="dense_biases">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolutional_layer"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling_layer"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattening_layer"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_layer"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_layer_soft_max"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_str"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_str"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_str"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_str"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="280" class="1004" name="conv_to_pool_streams_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="conv_to_pool_streams_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="conv_to_pool_streams_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_2/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="conv_to_pool_streams_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_3/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="pool_to_flat_streams_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="pool_to_flat_streams_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="pool_to_flat_streams_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="pool_to_flat_streams_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_3/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="flat_to_dense_streams_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="flat_to_dense_streams_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="flat_to_dense_streams_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_2/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="flat_to_dense_streams_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_3/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="dense_to_softmax_streams_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="dense_to_softmax_streams_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="dense_to_softmax_streams_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_2/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="dense_to_softmax_streams_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_3/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_convolutional_layer_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="0" index="3" bw="32" slack="0"/>
<pin id="349" dir="0" index="4" bw="32" slack="0"/>
<pin id="350" dir="0" index="5" bw="32" slack="0"/>
<pin id="351" dir="0" index="6" bw="32" slack="0"/>
<pin id="352" dir="0" index="7" bw="32" slack="0"/>
<pin id="353" dir="0" index="8" bw="32" slack="0"/>
<pin id="354" dir="0" index="9" bw="32" slack="0"/>
<pin id="355" dir="0" index="10" bw="32" slack="0"/>
<pin id="356" dir="0" index="11" bw="32" slack="0"/>
<pin id="357" dir="0" index="12" bw="32" slack="0"/>
<pin id="358" dir="0" index="13" bw="32" slack="0"/>
<pin id="359" dir="0" index="14" bw="32" slack="0"/>
<pin id="360" dir="0" index="15" bw="32" slack="0"/>
<pin id="361" dir="0" index="16" bw="32" slack="0"/>
<pin id="362" dir="0" index="17" bw="32" slack="0"/>
<pin id="363" dir="0" index="18" bw="32" slack="0"/>
<pin id="364" dir="0" index="19" bw="32" slack="0"/>
<pin id="365" dir="0" index="20" bw="32" slack="0"/>
<pin id="366" dir="0" index="21" bw="32" slack="0"/>
<pin id="367" dir="0" index="22" bw="32" slack="0"/>
<pin id="368" dir="0" index="23" bw="32" slack="0"/>
<pin id="369" dir="0" index="24" bw="32" slack="0"/>
<pin id="370" dir="0" index="25" bw="32" slack="0"/>
<pin id="371" dir="0" index="26" bw="32" slack="0"/>
<pin id="372" dir="0" index="27" bw="32" slack="0"/>
<pin id="373" dir="0" index="28" bw="32" slack="0"/>
<pin id="374" dir="0" index="29" bw="32" slack="0"/>
<pin id="375" dir="0" index="30" bw="32" slack="0"/>
<pin id="376" dir="0" index="31" bw="32" slack="0"/>
<pin id="377" dir="0" index="32" bw="32" slack="0"/>
<pin id="378" dir="0" index="33" bw="32" slack="0"/>
<pin id="379" dir="0" index="34" bw="32" slack="0"/>
<pin id="380" dir="0" index="35" bw="32" slack="0"/>
<pin id="381" dir="0" index="36" bw="32" slack="0"/>
<pin id="382" dir="0" index="37" bw="32" slack="0"/>
<pin id="383" dir="0" index="38" bw="32" slack="0"/>
<pin id="384" dir="0" index="39" bw="32" slack="0"/>
<pin id="385" dir="0" index="40" bw="32" slack="0"/>
<pin id="386" dir="0" index="41" bw="32" slack="0"/>
<pin id="387" dir="0" index="42" bw="32" slack="0"/>
<pin id="388" dir="0" index="43" bw="32" slack="0"/>
<pin id="389" dir="0" index="44" bw="32" slack="0"/>
<pin id="390" dir="0" index="45" bw="32" slack="0"/>
<pin id="391" dir="0" index="46" bw="32" slack="0"/>
<pin id="392" dir="0" index="47" bw="32" slack="0"/>
<pin id="393" dir="0" index="48" bw="32" slack="0"/>
<pin id="394" dir="0" index="49" bw="32" slack="0"/>
<pin id="395" dir="0" index="50" bw="32" slack="0"/>
<pin id="396" dir="0" index="51" bw="32" slack="0"/>
<pin id="397" dir="0" index="52" bw="32" slack="0"/>
<pin id="398" dir="0" index="53" bw="32" slack="0"/>
<pin id="399" dir="0" index="54" bw="32" slack="0"/>
<pin id="400" dir="0" index="55" bw="32" slack="0"/>
<pin id="401" dir="0" index="56" bw="32" slack="0"/>
<pin id="402" dir="0" index="57" bw="32" slack="0"/>
<pin id="403" dir="0" index="58" bw="32" slack="0"/>
<pin id="404" dir="0" index="59" bw="32" slack="0"/>
<pin id="405" dir="0" index="60" bw="32" slack="0"/>
<pin id="406" dir="0" index="61" bw="32" slack="0"/>
<pin id="407" dir="0" index="62" bw="32" slack="0"/>
<pin id="408" dir="0" index="63" bw="32" slack="0"/>
<pin id="409" dir="0" index="64" bw="32" slack="0"/>
<pin id="410" dir="0" index="65" bw="32" slack="0"/>
<pin id="411" dir="0" index="66" bw="32" slack="0"/>
<pin id="412" dir="0" index="67" bw="32" slack="0"/>
<pin id="413" dir="0" index="68" bw="32" slack="0"/>
<pin id="414" dir="0" index="69" bw="32" slack="0"/>
<pin id="415" dir="0" index="70" bw="32" slack="0"/>
<pin id="416" dir="0" index="71" bw="32" slack="0"/>
<pin id="417" dir="0" index="72" bw="32" slack="0"/>
<pin id="418" dir="0" index="73" bw="32" slack="0"/>
<pin id="419" dir="0" index="74" bw="32" slack="0"/>
<pin id="420" dir="0" index="75" bw="32" slack="0"/>
<pin id="421" dir="0" index="76" bw="32" slack="0"/>
<pin id="422" dir="0" index="77" bw="32" slack="0"/>
<pin id="423" dir="0" index="78" bw="32" slack="0"/>
<pin id="424" dir="0" index="79" bw="32" slack="0"/>
<pin id="425" dir="0" index="80" bw="32" slack="0"/>
<pin id="426" dir="0" index="81" bw="32" slack="0"/>
<pin id="427" dir="0" index="82" bw="32" slack="0"/>
<pin id="428" dir="0" index="83" bw="32" slack="0"/>
<pin id="429" dir="0" index="84" bw="32" slack="0"/>
<pin id="430" dir="0" index="85" bw="32" slack="0"/>
<pin id="431" dir="0" index="86" bw="32" slack="0"/>
<pin id="432" dir="0" index="87" bw="32" slack="0"/>
<pin id="433" dir="0" index="88" bw="32" slack="0"/>
<pin id="434" dir="0" index="89" bw="32" slack="0"/>
<pin id="435" dir="0" index="90" bw="32" slack="0"/>
<pin id="436" dir="0" index="91" bw="32" slack="0"/>
<pin id="437" dir="0" index="92" bw="32" slack="0"/>
<pin id="438" dir="0" index="93" bw="32" slack="0"/>
<pin id="439" dir="0" index="94" bw="32" slack="0"/>
<pin id="440" dir="0" index="95" bw="32" slack="0"/>
<pin id="441" dir="0" index="96" bw="32" slack="0"/>
<pin id="442" dir="0" index="97" bw="32" slack="0"/>
<pin id="443" dir="0" index="98" bw="32" slack="0"/>
<pin id="444" dir="0" index="99" bw="32" slack="0"/>
<pin id="445" dir="0" index="100" bw="32" slack="0"/>
<pin id="446" dir="0" index="101" bw="32" slack="0"/>
<pin id="447" dir="0" index="102" bw="32" slack="0"/>
<pin id="448" dir="0" index="103" bw="32" slack="0"/>
<pin id="449" dir="0" index="104" bw="32" slack="0"/>
<pin id="450" dir="0" index="105" bw="32" slack="0"/>
<pin id="451" dir="0" index="106" bw="32" slack="0"/>
<pin id="452" dir="1" index="107" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_max_pooling_layer_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="0" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="2"/>
<pin id="559" dir="0" index="2" bw="32" slack="2"/>
<pin id="560" dir="0" index="3" bw="32" slack="2"/>
<pin id="561" dir="0" index="4" bw="32" slack="2"/>
<pin id="562" dir="0" index="5" bw="32" slack="2"/>
<pin id="563" dir="0" index="6" bw="32" slack="2"/>
<pin id="564" dir="0" index="7" bw="32" slack="2"/>
<pin id="565" dir="0" index="8" bw="32" slack="2"/>
<pin id="566" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_flattening_layer_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="0" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="4"/>
<pin id="571" dir="0" index="2" bw="32" slack="4"/>
<pin id="572" dir="0" index="3" bw="32" slack="4"/>
<pin id="573" dir="0" index="4" bw="32" slack="4"/>
<pin id="574" dir="0" index="5" bw="32" slack="4"/>
<pin id="575" dir="0" index="6" bw="32" slack="4"/>
<pin id="576" dir="0" index="7" bw="32" slack="4"/>
<pin id="577" dir="0" index="8" bw="32" slack="4"/>
<pin id="578" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_dense_layer_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="0" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="6"/>
<pin id="583" dir="0" index="2" bw="32" slack="6"/>
<pin id="584" dir="0" index="3" bw="32" slack="6"/>
<pin id="585" dir="0" index="4" bw="32" slack="6"/>
<pin id="586" dir="0" index="5" bw="32" slack="6"/>
<pin id="587" dir="0" index="6" bw="32" slack="6"/>
<pin id="588" dir="0" index="7" bw="32" slack="6"/>
<pin id="589" dir="0" index="8" bw="32" slack="6"/>
<pin id="590" dir="0" index="9" bw="32" slack="0"/>
<pin id="591" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_dense_layer_soft_max_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="0" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="8"/>
<pin id="597" dir="0" index="2" bw="32" slack="8"/>
<pin id="598" dir="0" index="3" bw="32" slack="8"/>
<pin id="599" dir="0" index="4" bw="32" slack="8"/>
<pin id="600" dir="0" index="5" bw="32" slack="0"/>
<pin id="601" dir="0" index="6" bw="32" slack="0"/>
<pin id="602" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln60/9 "/>
</bind>
</comp>

<comp id="606" class="1005" name="conv_to_pool_streams_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams "/>
</bind>
</comp>

<comp id="612" class="1005" name="conv_to_pool_streams_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="conv_to_pool_streams_2_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_2 "/>
</bind>
</comp>

<comp id="624" class="1005" name="conv_to_pool_streams_3_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_3 "/>
</bind>
</comp>

<comp id="630" class="1005" name="pool_to_flat_streams_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="2"/>
<pin id="632" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams "/>
</bind>
</comp>

<comp id="636" class="1005" name="pool_to_flat_streams_1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="2"/>
<pin id="638" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="pool_to_flat_streams_2_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="2"/>
<pin id="644" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_2 "/>
</bind>
</comp>

<comp id="648" class="1005" name="pool_to_flat_streams_3_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="2"/>
<pin id="650" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_3 "/>
</bind>
</comp>

<comp id="654" class="1005" name="flat_to_dense_streams_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="4"/>
<pin id="656" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams "/>
</bind>
</comp>

<comp id="660" class="1005" name="flat_to_dense_streams_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="4"/>
<pin id="662" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="flat_to_dense_streams_2_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="4"/>
<pin id="668" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_2 "/>
</bind>
</comp>

<comp id="672" class="1005" name="flat_to_dense_streams_3_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="4"/>
<pin id="674" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_3 "/>
</bind>
</comp>

<comp id="678" class="1005" name="dense_to_softmax_streams_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="6"/>
<pin id="680" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams "/>
</bind>
</comp>

<comp id="684" class="1005" name="dense_to_softmax_streams_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="6"/>
<pin id="686" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="dense_to_softmax_streams_2_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="6"/>
<pin id="692" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_2 "/>
</bind>
</comp>

<comp id="696" class="1005" name="dense_to_softmax_streams_3_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="6"/>
<pin id="698" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="283"><net_src comp="210" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="210" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="210" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="210" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="210" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="210" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="210" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="210" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="210" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="210" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="210" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="210" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="210" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="210" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="210" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="210" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="453"><net_src comp="212" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="454"><net_src comp="0" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="455"><net_src comp="2" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="456"><net_src comp="4" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="457"><net_src comp="6" pin="0"/><net_sink comp="344" pin=4"/></net>

<net id="458"><net_src comp="8" pin="0"/><net_sink comp="344" pin=5"/></net>

<net id="459"><net_src comp="10" pin="0"/><net_sink comp="344" pin=6"/></net>

<net id="460"><net_src comp="12" pin="0"/><net_sink comp="344" pin=7"/></net>

<net id="461"><net_src comp="14" pin="0"/><net_sink comp="344" pin=8"/></net>

<net id="462"><net_src comp="16" pin="0"/><net_sink comp="344" pin=9"/></net>

<net id="463"><net_src comp="18" pin="0"/><net_sink comp="344" pin=10"/></net>

<net id="464"><net_src comp="20" pin="0"/><net_sink comp="344" pin=11"/></net>

<net id="465"><net_src comp="22" pin="0"/><net_sink comp="344" pin=12"/></net>

<net id="466"><net_src comp="24" pin="0"/><net_sink comp="344" pin=13"/></net>

<net id="467"><net_src comp="26" pin="0"/><net_sink comp="344" pin=14"/></net>

<net id="468"><net_src comp="28" pin="0"/><net_sink comp="344" pin=15"/></net>

<net id="469"><net_src comp="30" pin="0"/><net_sink comp="344" pin=16"/></net>

<net id="470"><net_src comp="32" pin="0"/><net_sink comp="344" pin=17"/></net>

<net id="471"><net_src comp="34" pin="0"/><net_sink comp="344" pin=18"/></net>

<net id="472"><net_src comp="36" pin="0"/><net_sink comp="344" pin=19"/></net>

<net id="473"><net_src comp="38" pin="0"/><net_sink comp="344" pin=20"/></net>

<net id="474"><net_src comp="40" pin="0"/><net_sink comp="344" pin=21"/></net>

<net id="475"><net_src comp="42" pin="0"/><net_sink comp="344" pin=22"/></net>

<net id="476"><net_src comp="44" pin="0"/><net_sink comp="344" pin=23"/></net>

<net id="477"><net_src comp="46" pin="0"/><net_sink comp="344" pin=24"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="344" pin=25"/></net>

<net id="479"><net_src comp="50" pin="0"/><net_sink comp="344" pin=26"/></net>

<net id="480"><net_src comp="52" pin="0"/><net_sink comp="344" pin=27"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="344" pin=28"/></net>

<net id="482"><net_src comp="56" pin="0"/><net_sink comp="344" pin=29"/></net>

<net id="483"><net_src comp="58" pin="0"/><net_sink comp="344" pin=30"/></net>

<net id="484"><net_src comp="60" pin="0"/><net_sink comp="344" pin=31"/></net>

<net id="485"><net_src comp="62" pin="0"/><net_sink comp="344" pin=32"/></net>

<net id="486"><net_src comp="64" pin="0"/><net_sink comp="344" pin=33"/></net>

<net id="487"><net_src comp="66" pin="0"/><net_sink comp="344" pin=34"/></net>

<net id="488"><net_src comp="68" pin="0"/><net_sink comp="344" pin=35"/></net>

<net id="489"><net_src comp="70" pin="0"/><net_sink comp="344" pin=36"/></net>

<net id="490"><net_src comp="72" pin="0"/><net_sink comp="344" pin=37"/></net>

<net id="491"><net_src comp="74" pin="0"/><net_sink comp="344" pin=38"/></net>

<net id="492"><net_src comp="76" pin="0"/><net_sink comp="344" pin=39"/></net>

<net id="493"><net_src comp="78" pin="0"/><net_sink comp="344" pin=40"/></net>

<net id="494"><net_src comp="80" pin="0"/><net_sink comp="344" pin=41"/></net>

<net id="495"><net_src comp="82" pin="0"/><net_sink comp="344" pin=42"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="344" pin=43"/></net>

<net id="497"><net_src comp="86" pin="0"/><net_sink comp="344" pin=44"/></net>

<net id="498"><net_src comp="88" pin="0"/><net_sink comp="344" pin=45"/></net>

<net id="499"><net_src comp="90" pin="0"/><net_sink comp="344" pin=46"/></net>

<net id="500"><net_src comp="92" pin="0"/><net_sink comp="344" pin=47"/></net>

<net id="501"><net_src comp="94" pin="0"/><net_sink comp="344" pin=48"/></net>

<net id="502"><net_src comp="96" pin="0"/><net_sink comp="344" pin=49"/></net>

<net id="503"><net_src comp="98" pin="0"/><net_sink comp="344" pin=50"/></net>

<net id="504"><net_src comp="100" pin="0"/><net_sink comp="344" pin=51"/></net>

<net id="505"><net_src comp="102" pin="0"/><net_sink comp="344" pin=52"/></net>

<net id="506"><net_src comp="106" pin="0"/><net_sink comp="344" pin=57"/></net>

<net id="507"><net_src comp="108" pin="0"/><net_sink comp="344" pin=58"/></net>

<net id="508"><net_src comp="110" pin="0"/><net_sink comp="344" pin=59"/></net>

<net id="509"><net_src comp="112" pin="0"/><net_sink comp="344" pin=60"/></net>

<net id="510"><net_src comp="114" pin="0"/><net_sink comp="344" pin=61"/></net>

<net id="511"><net_src comp="116" pin="0"/><net_sink comp="344" pin=62"/></net>

<net id="512"><net_src comp="118" pin="0"/><net_sink comp="344" pin=63"/></net>

<net id="513"><net_src comp="120" pin="0"/><net_sink comp="344" pin=64"/></net>

<net id="514"><net_src comp="122" pin="0"/><net_sink comp="344" pin=65"/></net>

<net id="515"><net_src comp="124" pin="0"/><net_sink comp="344" pin=66"/></net>

<net id="516"><net_src comp="126" pin="0"/><net_sink comp="344" pin=67"/></net>

<net id="517"><net_src comp="128" pin="0"/><net_sink comp="344" pin=68"/></net>

<net id="518"><net_src comp="130" pin="0"/><net_sink comp="344" pin=69"/></net>

<net id="519"><net_src comp="132" pin="0"/><net_sink comp="344" pin=70"/></net>

<net id="520"><net_src comp="134" pin="0"/><net_sink comp="344" pin=71"/></net>

<net id="521"><net_src comp="136" pin="0"/><net_sink comp="344" pin=72"/></net>

<net id="522"><net_src comp="138" pin="0"/><net_sink comp="344" pin=73"/></net>

<net id="523"><net_src comp="140" pin="0"/><net_sink comp="344" pin=74"/></net>

<net id="524"><net_src comp="142" pin="0"/><net_sink comp="344" pin=75"/></net>

<net id="525"><net_src comp="144" pin="0"/><net_sink comp="344" pin=76"/></net>

<net id="526"><net_src comp="146" pin="0"/><net_sink comp="344" pin=77"/></net>

<net id="527"><net_src comp="148" pin="0"/><net_sink comp="344" pin=78"/></net>

<net id="528"><net_src comp="150" pin="0"/><net_sink comp="344" pin=79"/></net>

<net id="529"><net_src comp="152" pin="0"/><net_sink comp="344" pin=80"/></net>

<net id="530"><net_src comp="154" pin="0"/><net_sink comp="344" pin=81"/></net>

<net id="531"><net_src comp="156" pin="0"/><net_sink comp="344" pin=82"/></net>

<net id="532"><net_src comp="158" pin="0"/><net_sink comp="344" pin=83"/></net>

<net id="533"><net_src comp="160" pin="0"/><net_sink comp="344" pin=84"/></net>

<net id="534"><net_src comp="162" pin="0"/><net_sink comp="344" pin=85"/></net>

<net id="535"><net_src comp="164" pin="0"/><net_sink comp="344" pin=86"/></net>

<net id="536"><net_src comp="166" pin="0"/><net_sink comp="344" pin=87"/></net>

<net id="537"><net_src comp="168" pin="0"/><net_sink comp="344" pin=88"/></net>

<net id="538"><net_src comp="170" pin="0"/><net_sink comp="344" pin=89"/></net>

<net id="539"><net_src comp="172" pin="0"/><net_sink comp="344" pin=90"/></net>

<net id="540"><net_src comp="174" pin="0"/><net_sink comp="344" pin=91"/></net>

<net id="541"><net_src comp="176" pin="0"/><net_sink comp="344" pin=92"/></net>

<net id="542"><net_src comp="178" pin="0"/><net_sink comp="344" pin=93"/></net>

<net id="543"><net_src comp="180" pin="0"/><net_sink comp="344" pin=94"/></net>

<net id="544"><net_src comp="182" pin="0"/><net_sink comp="344" pin=95"/></net>

<net id="545"><net_src comp="184" pin="0"/><net_sink comp="344" pin=96"/></net>

<net id="546"><net_src comp="186" pin="0"/><net_sink comp="344" pin=97"/></net>

<net id="547"><net_src comp="188" pin="0"/><net_sink comp="344" pin=98"/></net>

<net id="548"><net_src comp="190" pin="0"/><net_sink comp="344" pin=99"/></net>

<net id="549"><net_src comp="192" pin="0"/><net_sink comp="344" pin=100"/></net>

<net id="550"><net_src comp="194" pin="0"/><net_sink comp="344" pin=101"/></net>

<net id="551"><net_src comp="196" pin="0"/><net_sink comp="344" pin=102"/></net>

<net id="552"><net_src comp="198" pin="0"/><net_sink comp="344" pin=103"/></net>

<net id="553"><net_src comp="200" pin="0"/><net_sink comp="344" pin=104"/></net>

<net id="554"><net_src comp="202" pin="0"/><net_sink comp="344" pin=105"/></net>

<net id="555"><net_src comp="204" pin="0"/><net_sink comp="344" pin=106"/></net>

<net id="567"><net_src comp="214" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="579"><net_src comp="216" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="592"><net_src comp="218" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="593"><net_src comp="206" pin="0"/><net_sink comp="580" pin=9"/></net>

<net id="603"><net_src comp="220" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="104" pin="0"/><net_sink comp="594" pin=5"/></net>

<net id="605"><net_src comp="208" pin="0"/><net_sink comp="594" pin=6"/></net>

<net id="609"><net_src comp="280" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="344" pin=53"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="615"><net_src comp="284" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="344" pin=54"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="621"><net_src comp="288" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="344" pin=55"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="556" pin=3"/></net>

<net id="627"><net_src comp="292" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="344" pin=56"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="556" pin=4"/></net>

<net id="633"><net_src comp="296" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="556" pin=5"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="639"><net_src comp="300" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="556" pin=6"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="645"><net_src comp="304" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="556" pin=7"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="568" pin=3"/></net>

<net id="651"><net_src comp="308" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="556" pin=8"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="568" pin=4"/></net>

<net id="657"><net_src comp="312" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="568" pin=5"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="663"><net_src comp="316" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="568" pin=6"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="669"><net_src comp="320" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="568" pin=7"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="580" pin=3"/></net>

<net id="675"><net_src comp="324" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="568" pin=8"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="580" pin=4"/></net>

<net id="681"><net_src comp="328" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="580" pin=5"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="687"><net_src comp="332" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="580" pin=6"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="693"><net_src comp="336" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="580" pin=7"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="594" pin=3"/></net>

<net id="699"><net_src comp="340" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="580" pin=8"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="594" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {9 10 }
	Port: conv_biases | {}
	Port: conv_weights_0_0 | {}
	Port: conv_weights_0_1 | {}
	Port: conv_weights_0_2 | {}
	Port: conv_weights_0_3 | {}
	Port: conv_weights_0_4 | {}
	Port: conv_weights_0_5 | {}
	Port: conv_weights_0_6 | {}
	Port: conv_weights_1_0 | {}
	Port: conv_weights_1_1 | {}
	Port: conv_weights_1_2 | {}
	Port: conv_weights_1_3 | {}
	Port: conv_weights_1_4 | {}
	Port: conv_weights_1_5 | {}
	Port: conv_weights_1_6 | {}
	Port: conv_weights_2_0 | {}
	Port: conv_weights_2_1 | {}
	Port: conv_weights_2_2 | {}
	Port: conv_weights_2_3 | {}
	Port: conv_weights_2_4 | {}
	Port: conv_weights_2_5 | {}
	Port: conv_weights_2_6 | {}
	Port: conv_weights_3_0 | {}
	Port: conv_weights_3_1 | {}
	Port: conv_weights_3_2 | {}
	Port: conv_weights_3_3 | {}
	Port: conv_weights_3_4 | {}
	Port: conv_weights_3_5 | {}
	Port: conv_weights_3_6 | {}
	Port: conv_weights_4_0 | {}
	Port: conv_weights_4_1 | {}
	Port: conv_weights_4_2 | {}
	Port: conv_weights_4_3 | {}
	Port: conv_weights_4_4 | {}
	Port: conv_weights_4_5 | {}
	Port: conv_weights_4_6 | {}
	Port: conv_weights_5_0 | {}
	Port: conv_weights_5_1 | {}
	Port: conv_weights_5_2 | {}
	Port: conv_weights_5_3 | {}
	Port: conv_weights_5_4 | {}
	Port: conv_weights_5_5 | {}
	Port: conv_weights_5_6 | {}
	Port: conv_weights_6_0 | {}
	Port: conv_weights_6_1 | {}
	Port: conv_weights_6_2 | {}
	Port: conv_weights_6_3 | {}
	Port: conv_weights_6_4 | {}
	Port: conv_weights_6_5 | {}
	Port: conv_weights_6_6 | {}
	Port: dense_weights | {}
	Port: dense_biases | {}
 - Input state : 
	Port: dataflow_section : pad_img0 | {1 2 }
	Port: dataflow_section : pad_img1 | {1 2 }
	Port: dataflow_section : pad_img2 | {1 2 }
	Port: dataflow_section : pad_img3_0_0 | {1 2 }
	Port: dataflow_section : pad_img3_0_1 | {1 2 }
	Port: dataflow_section : pad_img3_0_2 | {1 2 }
	Port: dataflow_section : pad_img3_0_3 | {1 2 }
	Port: dataflow_section : pad_img3_0_4 | {1 2 }
	Port: dataflow_section : pad_img3_0_5 | {1 2 }
	Port: dataflow_section : pad_img3_0_6 | {1 2 }
	Port: dataflow_section : pad_img3_1_0 | {1 2 }
	Port: dataflow_section : pad_img3_1_1 | {1 2 }
	Port: dataflow_section : pad_img3_1_2 | {1 2 }
	Port: dataflow_section : pad_img3_1_3 | {1 2 }
	Port: dataflow_section : pad_img3_1_4 | {1 2 }
	Port: dataflow_section : pad_img3_1_5 | {1 2 }
	Port: dataflow_section : pad_img3_1_6 | {1 2 }
	Port: dataflow_section : pad_img3_2_0 | {1 2 }
	Port: dataflow_section : pad_img3_2_1 | {1 2 }
	Port: dataflow_section : pad_img3_2_2 | {1 2 }
	Port: dataflow_section : pad_img3_2_3 | {1 2 }
	Port: dataflow_section : pad_img3_2_4 | {1 2 }
	Port: dataflow_section : pad_img3_2_5 | {1 2 }
	Port: dataflow_section : pad_img3_2_6 | {1 2 }
	Port: dataflow_section : pad_img3_3_0 | {1 2 }
	Port: dataflow_section : pad_img3_3_1 | {1 2 }
	Port: dataflow_section : pad_img3_3_2 | {1 2 }
	Port: dataflow_section : pad_img3_3_3 | {1 2 }
	Port: dataflow_section : pad_img3_3_4 | {1 2 }
	Port: dataflow_section : pad_img3_3_5 | {1 2 }
	Port: dataflow_section : pad_img3_3_6 | {1 2 }
	Port: dataflow_section : pad_img3_4_0 | {1 2 }
	Port: dataflow_section : pad_img3_4_1 | {1 2 }
	Port: dataflow_section : pad_img3_4_2 | {1 2 }
	Port: dataflow_section : pad_img3_4_3 | {1 2 }
	Port: dataflow_section : pad_img3_4_4 | {1 2 }
	Port: dataflow_section : pad_img3_4_5 | {1 2 }
	Port: dataflow_section : pad_img3_4_6 | {1 2 }
	Port: dataflow_section : pad_img3_5_0 | {1 2 }
	Port: dataflow_section : pad_img3_5_1 | {1 2 }
	Port: dataflow_section : pad_img3_5_2 | {1 2 }
	Port: dataflow_section : pad_img3_5_3 | {1 2 }
	Port: dataflow_section : pad_img3_5_4 | {1 2 }
	Port: dataflow_section : pad_img3_5_5 | {1 2 }
	Port: dataflow_section : pad_img3_5_6 | {1 2 }
	Port: dataflow_section : pad_img3_6_0 | {1 2 }
	Port: dataflow_section : pad_img3_6_1 | {1 2 }
	Port: dataflow_section : pad_img3_6_2 | {1 2 }
	Port: dataflow_section : pad_img3_6_3 | {1 2 }
	Port: dataflow_section : pad_img3_6_4 | {1 2 }
	Port: dataflow_section : pad_img3_6_5 | {1 2 }
	Port: dataflow_section : pad_img3_6_6 | {1 2 }
	Port: dataflow_section : prediction | {9 10 }
	Port: dataflow_section : conv_biases | {1 2 }
	Port: dataflow_section : conv_weights_0_0 | {1 2 }
	Port: dataflow_section : conv_weights_0_1 | {1 2 }
	Port: dataflow_section : conv_weights_0_2 | {1 2 }
	Port: dataflow_section : conv_weights_0_3 | {1 2 }
	Port: dataflow_section : conv_weights_0_4 | {1 2 }
	Port: dataflow_section : conv_weights_0_5 | {1 2 }
	Port: dataflow_section : conv_weights_0_6 | {1 2 }
	Port: dataflow_section : conv_weights_1_0 | {1 2 }
	Port: dataflow_section : conv_weights_1_1 | {1 2 }
	Port: dataflow_section : conv_weights_1_2 | {1 2 }
	Port: dataflow_section : conv_weights_1_3 | {1 2 }
	Port: dataflow_section : conv_weights_1_4 | {1 2 }
	Port: dataflow_section : conv_weights_1_5 | {1 2 }
	Port: dataflow_section : conv_weights_1_6 | {1 2 }
	Port: dataflow_section : conv_weights_2_0 | {1 2 }
	Port: dataflow_section : conv_weights_2_1 | {1 2 }
	Port: dataflow_section : conv_weights_2_2 | {1 2 }
	Port: dataflow_section : conv_weights_2_3 | {1 2 }
	Port: dataflow_section : conv_weights_2_4 | {1 2 }
	Port: dataflow_section : conv_weights_2_5 | {1 2 }
	Port: dataflow_section : conv_weights_2_6 | {1 2 }
	Port: dataflow_section : conv_weights_3_0 | {1 2 }
	Port: dataflow_section : conv_weights_3_1 | {1 2 }
	Port: dataflow_section : conv_weights_3_2 | {1 2 }
	Port: dataflow_section : conv_weights_3_3 | {1 2 }
	Port: dataflow_section : conv_weights_3_4 | {1 2 }
	Port: dataflow_section : conv_weights_3_5 | {1 2 }
	Port: dataflow_section : conv_weights_3_6 | {1 2 }
	Port: dataflow_section : conv_weights_4_0 | {1 2 }
	Port: dataflow_section : conv_weights_4_1 | {1 2 }
	Port: dataflow_section : conv_weights_4_2 | {1 2 }
	Port: dataflow_section : conv_weights_4_3 | {1 2 }
	Port: dataflow_section : conv_weights_4_4 | {1 2 }
	Port: dataflow_section : conv_weights_4_5 | {1 2 }
	Port: dataflow_section : conv_weights_4_6 | {1 2 }
	Port: dataflow_section : conv_weights_5_0 | {1 2 }
	Port: dataflow_section : conv_weights_5_1 | {1 2 }
	Port: dataflow_section : conv_weights_5_2 | {1 2 }
	Port: dataflow_section : conv_weights_5_3 | {1 2 }
	Port: dataflow_section : conv_weights_5_4 | {1 2 }
	Port: dataflow_section : conv_weights_5_5 | {1 2 }
	Port: dataflow_section : conv_weights_5_6 | {1 2 }
	Port: dataflow_section : conv_weights_6_0 | {1 2 }
	Port: dataflow_section : conv_weights_6_1 | {1 2 }
	Port: dataflow_section : conv_weights_6_2 | {1 2 }
	Port: dataflow_section : conv_weights_6_3 | {1 2 }
	Port: dataflow_section : conv_weights_6_4 | {1 2 }
	Port: dataflow_section : conv_weights_6_5 | {1 2 }
	Port: dataflow_section : conv_weights_6_6 | {1 2 }
	Port: dataflow_section : dense_weights | {7 8 }
	Port: dataflow_section : dense_biases | {9 10 }
  - Chain level:
	State 1
		call_ln30 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_convolutional_layer_fu_344 |    0    |   283   | 777.711 |  55679  |  77859  |    0    |
|          |   grp_max_pooling_layer_fu_556  |    0    |    0    | 16.5216 |   1508  |   2072  |    0    |
|   call   |   grp_flattening_layer_fu_568   |    0    |    0    |    0    |    36   |   104   |    0    |
|          |      grp_dense_layer_fu_580     |    0    |    20   |  31.76  |   2740  |   3928  |    0    |
|          | grp_dense_layer_soft_max_fu_594 |    0    |    9    |  9.2523 |   1308  |   1466  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |   312   | 835.244 |  61271  |  85429  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|  conv_to_pool_streams_1_reg_612  |   32   |
|  conv_to_pool_streams_2_reg_618  |   32   |
|  conv_to_pool_streams_3_reg_624  |   32   |
|   conv_to_pool_streams_reg_606   |   32   |
|dense_to_softmax_streams_1_reg_684|   32   |
|dense_to_softmax_streams_2_reg_690|   32   |
|dense_to_softmax_streams_3_reg_696|   32   |
| dense_to_softmax_streams_reg_678 |   32   |
|  flat_to_dense_streams_1_reg_660 |   32   |
|  flat_to_dense_streams_2_reg_666 |   32   |
|  flat_to_dense_streams_3_reg_672 |   32   |
|   flat_to_dense_streams_reg_654  |   32   |
|  pool_to_flat_streams_1_reg_636  |   32   |
|  pool_to_flat_streams_2_reg_642  |   32   |
|  pool_to_flat_streams_3_reg_648  |   32   |
|   pool_to_flat_streams_reg_630   |   32   |
+----------------------------------+--------+
|               Total              |   512  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   312  |   835  |  61271 |  85429 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   512  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   312  |   835  |  61783 |  85429 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
