// Seed: 3218997481
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  wor   id_0,
    output wor   id_1,
    output uwire id_2,
    input  tri1  id_3
);
  logic id_5;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_7 = 32'd38
) (
    output wor id_0,
    output uwire module_2,
    input tri id_2,
    input wand id_3,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    output wand _id_7,
    output uwire id_8,
    output wire id_9,
    input uwire id_10,
    output tri1 id_11,
    output wand id_12,
    output supply1 id_13,
    input uwire id_14,
    output supply1 id_15,
    output wire id_16,
    input wand id_17,
    output wand id_18,
    input tri id_19
);
  logic [-1 : (  id_7  )] id_21 = 1 ==? id_14;
  module_0 modCall_1 ();
endmodule
