INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sources_1/imports/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/lucrare5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
