{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 15 23:12:24 2012 " "Info: Processing started: Thu Mar 15 23:12:24 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KeyScan -c KeyScan " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KeyScan -c KeyScan" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "keyScan.bdf" "" { Schematic "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/keyScan.bdf" { { 168 0 168 184 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register mat_keyscan:inst\|col\[3\] register mat_keyscan:inst\|key_data\[0\] 119.53 MHz 8.366 ns Internal " "Info: Clock \"clk\" has Internal fmax of 119.53 MHz between source register \"mat_keyscan:inst\|col\[3\]\" and destination register \"mat_keyscan:inst\|key_data\[0\]\" (period= 8.366 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.657 ns + Longest register register " "Info: + Longest register to register delay is 7.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mat_keyscan:inst\|col\[3\] 1 REG LC_X2_Y4_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N4; Fanout = 3; REG Node = 'mat_keyscan:inst\|col\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mat_keyscan:inst|col[3] } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.774 ns) + CELL(0.740 ns) 3.514 ns mat_keyscan:inst\|Equal2~72 2 COMB LC_X2_Y3_N5 1 " "Info: 2: + IC(2.774 ns) + CELL(0.740 ns) = 3.514 ns; Loc. = LC_X2_Y3_N5; Fanout = 1; COMB Node = 'mat_keyscan:inst\|Equal2~72'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.514 ns" { mat_keyscan:inst|col[3] mat_keyscan:inst|Equal2~72 } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.511 ns) 4.790 ns mat_keyscan:inst\|Equal2~76 3 COMB LC_X2_Y3_N6 6 " "Info: 3: + IC(0.765 ns) + CELL(0.511 ns) = 4.790 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'mat_keyscan:inst\|Equal2~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { mat_keyscan:inst|Equal2~72 mat_keyscan:inst|Equal2~76 } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.295 ns mat_keyscan:inst\|key_data\[6\]~226 4 COMB LC_X2_Y3_N7 8 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.295 ns; Loc. = LC_X2_Y3_N7; Fanout = 8; COMB Node = 'mat_keyscan:inst\|key_data\[6\]~226'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { mat_keyscan:inst|Equal2~76 mat_keyscan:inst|key_data[6]~226 } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(1.243 ns) 7.657 ns mat_keyscan:inst\|key_data\[0\] 5 REG LC_X3_Y3_N8 6 " "Info: 5: + IC(1.119 ns) + CELL(1.243 ns) = 7.657 ns; Loc. = LC_X3_Y3_N8; Fanout = 6; REG Node = 'mat_keyscan:inst\|key_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { mat_keyscan:inst|key_data[6]~226 mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.694 ns ( 35.18 % ) " "Info: Total cell delay = 2.694 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.963 ns ( 64.82 % ) " "Info: Total interconnect delay = 4.963 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.657 ns" { mat_keyscan:inst|col[3] mat_keyscan:inst|Equal2~72 mat_keyscan:inst|Equal2~76 mat_keyscan:inst|key_data[6]~226 mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.657 ns" { mat_keyscan:inst|col[3] {} mat_keyscan:inst|Equal2~72 {} mat_keyscan:inst|Equal2~76 {} mat_keyscan:inst|key_data[6]~226 {} mat_keyscan:inst|key_data[0] {} } { 0.000ns 2.774ns 0.765ns 0.305ns 1.119ns } { 0.000ns 0.740ns 0.511ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 79; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "keyScan.bdf" "" { Schematic "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/keyScan.bdf" { { 168 0 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns mat_keyscan:inst\|key_data\[0\] 2 REG LC_X3_Y3_N8 6 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y3_N8; Fanout = 6; REG Node = 'mat_keyscan:inst\|key_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} mat_keyscan:inst|key_data[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 79; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "keyScan.bdf" "" { Schematic "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/keyScan.bdf" { { 168 0 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns mat_keyscan:inst\|col\[3\] 2 REG LC_X2_Y4_N4 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N4; Fanout = 3; REG Node = 'mat_keyscan:inst\|col\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk mat_keyscan:inst|col[3] } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk mat_keyscan:inst|col[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} mat_keyscan:inst|col[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} mat_keyscan:inst|key_data[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk mat_keyscan:inst|col[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} mat_keyscan:inst|col[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.657 ns" { mat_keyscan:inst|col[3] mat_keyscan:inst|Equal2~72 mat_keyscan:inst|Equal2~76 mat_keyscan:inst|key_data[6]~226 mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.657 ns" { mat_keyscan:inst|col[3] {} mat_keyscan:inst|Equal2~72 {} mat_keyscan:inst|Equal2~76 {} mat_keyscan:inst|key_data[6]~226 {} mat_keyscan:inst|key_data[0] {} } { 0.000ns 2.774ns 0.765ns 0.305ns 1.119ns } { 0.000ns 0.740ns 0.511ns 0.200ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} mat_keyscan:inst|key_data[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk mat_keyscan:inst|col[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} mat_keyscan:inst|col[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "mat_keyscan:inst\|key_data\[0\] KEY_H\[1\] clk 6.127 ns register " "Info: tsu for register \"mat_keyscan:inst\|key_data\[0\]\" (data pin = \"KEY_H\[1\]\", clock pin = \"clk\") is 6.127 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.142 ns + Longest pin register " "Info: + Longest pin to register delay is 9.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns KEY_H\[1\] 1 PIN PIN_5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 2; PIN Node = 'KEY_H\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY_H[1] } "NODE_NAME" } } { "keyScan.bdf" "" { Schematic "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/keyScan.bdf" { { 200 0 168 216 "KEY_H\[4..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.611 ns) + CELL(0.914 ns) 4.657 ns mat_keyscan:inst\|Equal2~73 2 COMB LC_X2_Y3_N4 1 " "Info: 2: + IC(2.611 ns) + CELL(0.914 ns) = 4.657 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; COMB Node = 'mat_keyscan:inst\|Equal2~73'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { KEY_H[1] mat_keyscan:inst|Equal2~73 } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.914 ns) 6.275 ns mat_keyscan:inst\|Equal2~76 3 COMB LC_X2_Y3_N6 6 " "Info: 3: + IC(0.704 ns) + CELL(0.914 ns) = 6.275 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'mat_keyscan:inst\|Equal2~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { mat_keyscan:inst|Equal2~73 mat_keyscan:inst|Equal2~76 } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.780 ns mat_keyscan:inst\|key_data\[6\]~226 4 COMB LC_X2_Y3_N7 8 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.780 ns; Loc. = LC_X2_Y3_N7; Fanout = 8; COMB Node = 'mat_keyscan:inst\|key_data\[6\]~226'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { mat_keyscan:inst|Equal2~76 mat_keyscan:inst|key_data[6]~226 } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(1.243 ns) 9.142 ns mat_keyscan:inst\|key_data\[0\] 5 REG LC_X3_Y3_N8 6 " "Info: 5: + IC(1.119 ns) + CELL(1.243 ns) = 9.142 ns; Loc. = LC_X3_Y3_N8; Fanout = 6; REG Node = 'mat_keyscan:inst\|key_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { mat_keyscan:inst|key_data[6]~226 mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.403 ns ( 48.16 % ) " "Info: Total cell delay = 4.403 ns ( 48.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.739 ns ( 51.84 % ) " "Info: Total interconnect delay = 4.739 ns ( 51.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.142 ns" { KEY_H[1] mat_keyscan:inst|Equal2~73 mat_keyscan:inst|Equal2~76 mat_keyscan:inst|key_data[6]~226 mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.142 ns" { KEY_H[1] {} KEY_H[1]~combout {} mat_keyscan:inst|Equal2~73 {} mat_keyscan:inst|Equal2~76 {} mat_keyscan:inst|key_data[6]~226 {} mat_keyscan:inst|key_data[0] {} } { 0.000ns 0.000ns 2.611ns 0.704ns 0.305ns 1.119ns } { 0.000ns 1.132ns 0.914ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 79; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "keyScan.bdf" "" { Schematic "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/keyScan.bdf" { { 168 0 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns mat_keyscan:inst\|key_data\[0\] 2 REG LC_X3_Y3_N8 6 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y3_N8; Fanout = 6; REG Node = 'mat_keyscan:inst\|key_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} mat_keyscan:inst|key_data[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.142 ns" { KEY_H[1] mat_keyscan:inst|Equal2~73 mat_keyscan:inst|Equal2~76 mat_keyscan:inst|key_data[6]~226 mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.142 ns" { KEY_H[1] {} KEY_H[1]~combout {} mat_keyscan:inst|Equal2~73 {} mat_keyscan:inst|Equal2~76 {} mat_keyscan:inst|key_data[6]~226 {} mat_keyscan:inst|key_data[0] {} } { 0.000ns 0.000ns 2.611ns 0.704ns 0.305ns 1.119ns } { 0.000ns 1.132ns 0.914ns 0.914ns 0.200ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk mat_keyscan:inst|key_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} mat_keyscan:inst|key_data[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk HC_SI mat_keyscan:inst\|seg_data\[2\] 14.931 ns register " "Info: tco from clock \"clk\" to destination pin \"HC_SI\" through register \"mat_keyscan:inst\|seg_data\[2\]\" is 14.931 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 79; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "keyScan.bdf" "" { Schematic "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/keyScan.bdf" { { 168 0 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns mat_keyscan:inst\|seg_data\[2\] 2 REG LC_X4_Y3_N9 8 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y3_N9; Fanout = 8; REG Node = 'mat_keyscan:inst\|seg_data\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk mat_keyscan:inst|seg_data[2] } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk mat_keyscan:inst|seg_data[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} mat_keyscan:inst|seg_data[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 226 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.207 ns + Longest register pin " "Info: + Longest register to pin delay is 11.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mat_keyscan:inst\|seg_data\[2\] 1 REG LC_X4_Y3_N9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N9; Fanout = 8; REG Node = 'mat_keyscan:inst\|seg_data\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mat_keyscan:inst|seg_data[2] } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.914 ns) 2.928 ns hc164_driver:inst1\|WideOr2~38 2 COMB LC_X3_Y3_N3 1 " "Info: 2: + IC(2.014 ns) + CELL(0.914 ns) = 2.928 ns; Loc. = LC_X3_Y3_N3; Fanout = 1; COMB Node = 'hc164_driver:inst1\|WideOr2~38'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { mat_keyscan:inst|seg_data[2] hc164_driver:inst1|WideOr2~38 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/hc164_driver.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.433 ns hc164_driver:inst1\|WideOr2~39 3 COMB LC_X3_Y3_N4 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.433 ns; Loc. = LC_X3_Y3_N4; Fanout = 1; COMB Node = 'hc164_driver:inst1\|WideOr2~39'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { hc164_driver:inst1|WideOr2~38 hc164_driver:inst1|WideOr2~39 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/hc164_driver.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.200 ns) 5.314 ns hc164_driver:inst1\|Mux5~140 4 COMB LC_X5_Y3_N3 1 " "Info: 4: + IC(1.681 ns) + CELL(0.200 ns) = 5.314 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~140'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { hc164_driver:inst1|WideOr2~39 hc164_driver:inst1|Mux5~140 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.819 ns hc164_driver:inst1\|Mux5~133 5 COMB LC_X5_Y3_N4 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 5.819 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~133'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { hc164_driver:inst1|Mux5~140 hc164_driver:inst1|Mux5~133 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.511 ns) 7.107 ns hc164_driver:inst1\|Mux5~136 6 COMB LC_X5_Y3_N1 1 " "Info: 6: + IC(0.777 ns) + CELL(0.511 ns) = 7.107 ns; Loc. = LC_X5_Y3_N1; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~136'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { hc164_driver:inst1|Mux5~133 hc164_driver:inst1|Mux5~136 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(2.322 ns) 11.207 ns HC_SI 7 PIN PIN_90 0 " "Info: 7: + IC(1.778 ns) + CELL(2.322 ns) = 11.207 ns; Loc. = PIN_90; Fanout = 0; PIN Node = 'HC_SI'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { hc164_driver:inst1|Mux5~136 HC_SI } "NODE_NAME" } } { "keyScan.bdf" "" { Schematic "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/keyScan.bdf" { { 312 464 640 328 "HC_SI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.347 ns ( 38.79 % ) " "Info: Total cell delay = 4.347 ns ( 38.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.860 ns ( 61.21 % ) " "Info: Total interconnect delay = 6.860 ns ( 61.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.207 ns" { mat_keyscan:inst|seg_data[2] hc164_driver:inst1|WideOr2~38 hc164_driver:inst1|WideOr2~39 hc164_driver:inst1|Mux5~140 hc164_driver:inst1|Mux5~133 hc164_driver:inst1|Mux5~136 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.207 ns" { mat_keyscan:inst|seg_data[2] {} hc164_driver:inst1|WideOr2~38 {} hc164_driver:inst1|WideOr2~39 {} hc164_driver:inst1|Mux5~140 {} hc164_driver:inst1|Mux5~133 {} hc164_driver:inst1|Mux5~136 {} HC_SI {} } { 0.000ns 2.014ns 0.305ns 1.681ns 0.305ns 0.777ns 1.778ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk mat_keyscan:inst|seg_data[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} mat_keyscan:inst|seg_data[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.207 ns" { mat_keyscan:inst|seg_data[2] hc164_driver:inst1|WideOr2~38 hc164_driver:inst1|WideOr2~39 hc164_driver:inst1|Mux5~140 hc164_driver:inst1|Mux5~133 hc164_driver:inst1|Mux5~136 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.207 ns" { mat_keyscan:inst|seg_data[2] {} hc164_driver:inst1|WideOr2~38 {} hc164_driver:inst1|WideOr2~39 {} hc164_driver:inst1|Mux5~140 {} hc164_driver:inst1|Mux5~133 {} hc164_driver:inst1|Mux5~136 {} HC_SI {} } { 0.000ns 2.014ns 0.305ns 1.681ns 0.305ns 0.777ns 1.778ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "mat_keyscan:inst\|key_data_buf\[2\] KEY_H\[3\] clk -1.320 ns register " "Info: th for register \"mat_keyscan:inst\|key_data_buf\[2\]\" (data pin = \"KEY_H\[3\]\", clock pin = \"clk\") is -1.320 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 79; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "keyScan.bdf" "" { Schematic "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/keyScan.bdf" { { 168 0 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns mat_keyscan:inst\|key_data_buf\[2\] 2 REG LC_X2_Y3_N1 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N1; Fanout = 2; REG Node = 'mat_keyscan:inst\|key_data_buf\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk mat_keyscan:inst|key_data_buf[2] } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk mat_keyscan:inst|key_data_buf[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} mat_keyscan:inst|key_data_buf[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.889 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns KEY_H\[3\] 1 PIN PIN_6 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 2; PIN Node = 'KEY_H\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY_H[3] } "NODE_NAME" } } { "keyScan.bdf" "" { Schematic "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/keyScan.bdf" { { 200 0 168 216 "KEY_H\[4..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.477 ns) + CELL(0.280 ns) 4.889 ns mat_keyscan:inst\|key_data_buf\[2\] 2 REG LC_X2_Y3_N1 2 " "Info: 2: + IC(3.477 ns) + CELL(0.280 ns) = 4.889 ns; Loc. = LC_X2_Y3_N1; Fanout = 2; REG Node = 'mat_keyscan:inst\|key_data_buf\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.757 ns" { KEY_H[3] mat_keyscan:inst|key_data_buf[2] } "NODE_NAME" } } { "mat_keyscan.v" "" { Text "D:/product/EPM240_570/EPM240_570_DVD/开发板实验代码/verilog/EX07/KEY4X4_Debunce/mat_keyscan.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 28.88 % ) " "Info: Total cell delay = 1.412 ns ( 28.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.477 ns ( 71.12 % ) " "Info: Total interconnect delay = 3.477 ns ( 71.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { KEY_H[3] mat_keyscan:inst|key_data_buf[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { KEY_H[3] {} KEY_H[3]~combout {} mat_keyscan:inst|key_data_buf[2] {} } { 0.000ns 0.000ns 3.477ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk mat_keyscan:inst|key_data_buf[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} mat_keyscan:inst|key_data_buf[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { KEY_H[3] mat_keyscan:inst|key_data_buf[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { KEY_H[3] {} KEY_H[3]~combout {} mat_keyscan:inst|key_data_buf[2] {} } { 0.000ns 0.000ns 3.477ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 15 23:12:26 2012 " "Info: Processing ended: Thu Mar 15 23:12:26 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
