<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p820" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_820{left:719px;bottom:68px;letter-spacing:0.1px;}
#t2_820{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_820{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_820{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_820{left:164px;bottom:1022px;letter-spacing:-0.16px;}
#t6_820{left:235px;bottom:1017px;letter-spacing:-0.1px;}
#t7_820{left:472px;bottom:1017px;}
#t8_820{left:480px;bottom:1017px;letter-spacing:-0.08px;}
#t9_820{left:235px;bottom:997px;letter-spacing:-0.12px;}
#ta_820{left:235px;bottom:976px;letter-spacing:-0.11px;}
#tb_820{left:235px;bottom:954px;letter-spacing:-0.11px;}
#tc_820{left:164px;bottom:930px;letter-spacing:-0.17px;}
#td_820{left:235px;bottom:930px;letter-spacing:-0.1px;}
#te_820{left:472px;bottom:930px;}
#tf_820{left:480px;bottom:930px;letter-spacing:-0.1px;}
#tg_820{left:164px;bottom:906px;letter-spacing:-0.15px;}
#th_820{left:235px;bottom:906px;letter-spacing:-0.11px;}
#ti_820{left:472px;bottom:906px;}
#tj_820{left:480px;bottom:906px;letter-spacing:-0.08px;}
#tk_820{left:235px;bottom:889px;letter-spacing:-0.11px;}
#tl_820{left:235px;bottom:872px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tm_820{left:235px;bottom:855px;letter-spacing:-0.12px;}
#tn_820{left:235px;bottom:835px;letter-spacing:-0.1px;}
#to_820{left:367px;bottom:842px;}
#tp_820{left:381px;bottom:835px;letter-spacing:-0.12px;}
#tq_820{left:235px;bottom:818px;letter-spacing:-0.11px;}
#tr_820{left:235px;bottom:801px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ts_820{left:235px;bottom:784px;letter-spacing:-0.12px;}
#tt_820{left:235px;bottom:768px;letter-spacing:-0.11px;}
#tu_820{left:235px;bottom:748px;letter-spacing:-0.11px;}
#tv_820{left:164px;bottom:722px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_820{left:102px;bottom:697px;letter-spacing:-0.17px;}
#tx_820{left:235px;bottom:697px;letter-spacing:-0.14px;}
#ty_820{left:235px;bottom:680px;letter-spacing:-0.11px;}
#tz_820{left:235px;bottom:664px;letter-spacing:-0.11px;}
#t10_820{left:164px;bottom:639px;letter-spacing:-0.16px;}
#t11_820{left:235px;bottom:639px;letter-spacing:-0.1px;}
#t12_820{left:164px;bottom:615px;letter-spacing:-0.16px;}
#t13_820{left:235px;bottom:615px;letter-spacing:-0.1px;}
#t14_820{left:164px;bottom:590px;letter-spacing:-0.16px;}
#t15_820{left:235px;bottom:590px;letter-spacing:-0.1px;}
#t16_820{left:164px;bottom:566px;letter-spacing:-0.14px;}
#t17_820{left:235px;bottom:566px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t18_820{left:235px;bottom:549px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_820{left:235px;bottom:532px;letter-spacing:-0.11px;}
#t1a_820{left:235px;bottom:515px;letter-spacing:-0.11px;}
#t1b_820{left:235px;bottom:499px;letter-spacing:-0.12px;}
#t1c_820{left:235px;bottom:482px;letter-spacing:-0.11px;word-spacing:-0.11px;}
#t1d_820{left:235px;bottom:465px;letter-spacing:-0.12px;}
#t1e_820{left:235px;bottom:448px;letter-spacing:-0.11px;}
#t1f_820{left:235px;bottom:431px;letter-spacing:-0.12px;}
#t1g_820{left:235px;bottom:415px;letter-spacing:-0.11px;}
#t1h_820{left:235px;bottom:398px;letter-spacing:-0.12px;}
#t1i_820{left:235px;bottom:381px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1j_820{left:235px;bottom:364px;letter-spacing:-0.11px;}
#t1k_820{left:235px;bottom:347px;letter-spacing:-0.11px;}
#t1l_820{left:235px;bottom:328px;letter-spacing:-0.11px;}
#t1m_820{left:164px;bottom:302px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_820{left:102px;bottom:277px;letter-spacing:-0.18px;}
#t1o_820{left:164px;bottom:277px;letter-spacing:-0.13px;}
#t1p_820{left:235px;bottom:277px;letter-spacing:-0.13px;}
#t1q_820{left:164px;bottom:253px;letter-spacing:-0.17px;}
#t1r_820{left:235px;bottom:253px;letter-spacing:-0.11px;}
#t1s_820{left:164px;bottom:228px;letter-spacing:-0.17px;}
#t1t_820{left:235px;bottom:228px;letter-spacing:-0.12px;}
#t1u_820{left:164px;bottom:204px;letter-spacing:-0.14px;}
#t1v_820{left:235px;bottom:204px;letter-spacing:-0.12px;}
#t1w_820{left:246px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1x_820{left:323px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1y_820{left:83px;bottom:1063px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1z_820{left:97px;bottom:1046px;letter-spacing:-0.14px;}
#t20_820{left:374px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_820{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_820{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_820{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_820{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s5_820{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_820{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_820{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_820{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts820" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg820Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg820" style="-webkit-user-select: none;"><object width="935" height="1210" data="820/820.svg" type="image/svg+xml" id="pdf820" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_820" class="t s1_820">CPUID—CPU Identification </span>
<span id="t2_820" class="t s2_820">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_820" class="t s1_820">3-224 </span><span id="t4_820" class="t s1_820">Vol. 2A </span>
<span id="t5_820" class="t s3_820">EBX </span>
<span id="t6_820" class="t s3_820">This field reports 0 if the sub-leaf index, </span><span id="t7_820" class="t s4_820">1</span><span id="t8_820" class="t s3_820">, is invalid. </span>
<span id="t9_820" class="t s3_820">Bit 00: Enumerates the presence of the IA32_PPIN and IA32_PPIN_CTL MSRs. If 1, these MSRs are sup- </span>
<span id="ta_820" class="t s3_820">ported. </span>
<span id="tb_820" class="t s3_820">Bits 31-01: Reserved. </span>
<span id="tc_820" class="t s3_820">ECX </span><span id="td_820" class="t s3_820">This field reports 0 if the sub-leaf index, </span><span id="te_820" class="t s4_820">1</span><span id="tf_820" class="t s3_820">, is invalid; otherwise it is reserved. </span>
<span id="tg_820" class="t s3_820">EDX </span><span id="th_820" class="t s3_820">This field reports 0 if the sub-leaf index, </span><span id="ti_820" class="t s4_820">1</span><span id="tj_820" class="t s3_820">, is invalid. </span>
<span id="tk_820" class="t s3_820">Bits 17-00: Reserved. </span>
<span id="tl_820" class="t s3_820">Bit 18: CET_SSS. If 1, indicates that an operating system can enable supervisor shadow stacks as long as </span>
<span id="tm_820" class="t s3_820">it ensures that a supervisor shadow stack cannot become prematurely busy due to page faults (see Sec- </span>
<span id="tn_820" class="t s3_820">tion 17.2.3 of the Intel </span>
<span id="to_820" class="t s5_820">® </span>
<span id="tp_820" class="t s3_820">64 and IA-32 Architectures Software Developer’s Manual, Volume 1). When </span>
<span id="tq_820" class="t s3_820">emulating the CPUID instruction, a virtual-machine monitor (VMM) should return this bit as 1 only if it </span>
<span id="tr_820" class="t s3_820">ensures that VM exits cannot cause a guest supervisor shadow stack to appear to be prematurely busy. </span>
<span id="ts_820" class="t s3_820">Such a VMM could set the “prematurely busy shadow stack” VM-exit control and use the additional infor- </span>
<span id="tt_820" class="t s3_820">mation that it provides. </span>
<span id="tu_820" class="t s3_820">Bits 31-19: Reserved. </span>
<span id="tv_820" class="t s4_820">Structured Extended Feature Enumeration Sub-leaf (Initial EAX Value = 07H, ECX = 2) </span>
<span id="tw_820" class="t s3_820">07H </span><span id="tx_820" class="t s6_820">NOTES: </span>
<span id="ty_820" class="t s3_820">Leaf 07H output depends on the initial value in ECX. </span>
<span id="tz_820" class="t s3_820">If ECX contains an invalid sub leaf index, EAX/EBX/ECX/EDX return 0. </span>
<span id="t10_820" class="t s3_820">EAX </span><span id="t11_820" class="t s3_820">This field reports 0 if the sub-leaf index, 2, is invalid; otherwise it is reserved. </span>
<span id="t12_820" class="t s3_820">EBX </span><span id="t13_820" class="t s3_820">This field reports 0 if the sub-leaf index, 2, is invalid; otherwise it is reserved. </span>
<span id="t14_820" class="t s3_820">ECX </span><span id="t15_820" class="t s3_820">This field reports 0 if the sub-leaf index, 2, is invalid; otherwise it is reserved. </span>
<span id="t16_820" class="t s3_820">EDX </span><span id="t17_820" class="t s3_820">This field reports 0 if the sub-leaf index, 2, is invalid. </span>
<span id="t18_820" class="t s3_820">Bit 00: PSFD. If 1, indicates bit 7 of the IA32_SPEC_CTRL MSR is supported. Bit 7 of this MSR disables </span>
<span id="t19_820" class="t s3_820">Fast Store Forwarding Predictor without disabling Speculative Store Bypass. </span>
<span id="t1a_820" class="t s3_820">Bit 01: IPRED_CTRL. If 1, indicates bits 3 and 4 of the IA32_SPEC_CTRL MSR are supported. Bit 3 of this </span>
<span id="t1b_820" class="t s3_820">MSR enables IPRED_DIS control for CPL3. Bit 4 of this MSR enables IPRED_DIS control for CPL0/1/2. </span>
<span id="t1c_820" class="t s3_820">Bit 02: RRSBA_CTRL. If 1, indicates bits 5 and 6 of the IA32_SPEC_CTRL MSR are supported. Bit 5 of this </span>
<span id="t1d_820" class="t s3_820">MSR disables RRSBA behavior for CPL3. Bit 6 of this MSR disables RRSBA behavior for CPL0/1/2. </span>
<span id="t1e_820" class="t s3_820">Bit 03: DDPD_U. If 1, indicates bit 8 of the IA32_SPEC_CTRL MSR is supported. Bit 8 of this MSR disables </span>
<span id="t1f_820" class="t s3_820">Data Dependent Prefetcher. </span>
<span id="t1g_820" class="t s3_820">Bit 04: BHI_CTRL. If 1, indicates bit 10 of the IA32_SPEC_CTRL MSR is supported. Bit 10 of this MSR </span>
<span id="t1h_820" class="t s3_820">enables BHI_DIS_S behavior. </span>
<span id="t1i_820" class="t s3_820">Bit 05: MCDT_NO. Processors that enumerate this bit as 1 do not exhibit MXCSR Configuration Depen- </span>
<span id="t1j_820" class="t s3_820">dent Timing (MCDT) behavior and do not need to be mitigated to avoid data-dependent behavior for cer- </span>
<span id="t1k_820" class="t s3_820">tain instructions. </span>
<span id="t1l_820" class="t s3_820">Bits 31-06: Reserved. </span>
<span id="t1m_820" class="t s4_820">Direct Cache Access Information Leaf (Initial EAX Value = 09H) </span>
<span id="t1n_820" class="t s3_820">09H </span><span id="t1o_820" class="t s3_820">EAX </span><span id="t1p_820" class="t s3_820">Value of bits [31:0] of IA32_PLATFORM_DCA_CAP MSR (address 1F8H). </span>
<span id="t1q_820" class="t s3_820">EBX </span><span id="t1r_820" class="t s3_820">Reserved. </span>
<span id="t1s_820" class="t s3_820">ECX </span><span id="t1t_820" class="t s3_820">Reserved. </span>
<span id="t1u_820" class="t s3_820">EDX </span><span id="t1v_820" class="t s3_820">Reserved. </span>
<span id="t1w_820" class="t s7_820">Table 3-8. </span><span id="t1x_820" class="t s7_820">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1y_820" class="t s8_820">Initial EAX </span>
<span id="t1z_820" class="t s8_820">Value </span><span id="t20_820" class="t s8_820">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
