{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507851505476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507851505477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 20:38:25 2017 " "Processing started: Thu Oct 12 20:38:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507851505477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851505477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tb_hal_1 -c tb_hal_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tb_hal_1 -c tb_hal_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851505478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507851505743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507851505743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_hal_1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_hal_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_hal_1 " "Found entity 1: tb_hal_1" {  } { { "tb_hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851520211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851520211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851520211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851520211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851520212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851520212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hal_1.v 4 4 " "Found 4 design units, including 4 entities, in source file hal_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 hal_1 " "Found entity 1: hal_1" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851520213 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd_7seg " "Found entity 2: bcd_7seg" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851520213 ""} { "Info" "ISGN_ENTITY_NAME" "3 debouncer " "Found entity 3: debouncer" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851520213 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851520213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851520213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_hal_1 " "Elaborating entity \"tb_hal_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507851520260 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_hal_1.v(42) " "Verilog HDL warning at tb_hal_1.v(42): assignments to clk create a combinational loop" {  } { { "tb_hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 42 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1507851520262 "|tb_hal_1"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_hal_1.v(52) " "Verilog HDL warning at tb_hal_1.v(52): ignoring unsupported system task" {  } { { "tb_hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 52 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507851520262 "|tb_hal_1"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_hal_1.v(78) " "Verilog HDL warning at tb_hal_1.v(78): ignoring unsupported system task" {  } { { "tb_hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 78 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507851520262 "|tb_hal_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hal_1 hal_1:dut " "Elaborating entity \"hal_1\" for hierarchy \"hal_1:dut\"" {  } { { "tb_hal_1.v" "dut" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507851520269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k_0 hal_1.v(39) " "Verilog HDL or VHDL warning at hal_1.v(39): object \"k_0\" assigned a value but never read" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507851520270 "|tb_hal_1|hal_1:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank hal_1:dut\|register_bank:r_bank " "Elaborating entity \"register_bank\" for hierarchy \"hal_1:dut\|register_bank:r_bank\"" {  } { { "hal_1.v" "r_bank" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507851520270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu hal_1:dut\|alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"hal_1:dut\|alu:alu_0\"" {  } { { "hal_1.v" "alu_0" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507851520272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7seg hal_1:dut\|bcd_7seg:hex_7 " "Elaborating entity \"bcd_7seg\" for hierarchy \"hal_1:dut\|bcd_7seg:hex_7\"" {  } { { "hal_1.v" "hex_7" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507851520273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer hal_1:dut\|debouncer:dbk0 " "Elaborating entity \"debouncer\" for hierarchy \"hal_1:dut\|debouncer:dbk0\"" {  } { { "hal_1.v" "dbk0" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507851520277 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "tb_hal_1.v" "clk" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507851520302 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1507851520302 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507851520850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507851520850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507851520884 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507851520884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507851520884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "996 " "Peak virtual memory: 996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507851520890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 20:38:40 2017 " "Processing ended: Thu Oct 12 20:38:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507851520890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507851520890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507851520890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851520890 ""}
