<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="ddr1" module="DDR_GENERIC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2012 11 26 15:13:30.874" version="5.2" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="ddr1.lpc" type="lpc" modified="2012 11 26 15:13:25.929"/>
		<File name="ddr1.v" type="top_level_verilog" modified="2012 11 26 15:13:25.975"/>
		<File name="ddr1_tmpl.v" type="template_verilog" modified="2012 11 26 15:13:25.975"/>
  </Package>
</DiamondModule>
