// Seed: 2733494078
module module_0 ();
  tri id_1 = (1'b0);
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  wor   id_4
    , id_7,
    output uwire id_5
);
  wire id_8;
  tri  id_9;
  assign id_8 = id_7;
  assign id_9 = 1'b0;
  wire id_10;
  reg  id_11 = 1'b0;
  assign id_8 = id_10;
  function id_12;
    input id_13;
    id_0 <= 1;
  endfunction
  always
    if (id_1) id_9 = id_3;
    else id_13 <= id_11;
  module_0();
endmodule
