

================================================================
== Vivado HLS Report for 'mult_window'
================================================================
* Date:           Thu Dec 31 16:12:05 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhlsv4_256
* Solution:       soln256
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      270|      270| 2.700 us | 2.700 us |  270|  270|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      128|      128|         1|          -|          -|   128|    no    |
        |- Loop 2  |      128|      128|         2|          1|          1|   128|    yes   |
        |- Loop 3  |      128|      128|         2|          1|          1|   128|    yes   |
        |- Loop 4  |      128|      128|         2|          1|          1|   128|    yes   |
        |- Loop 5  |      138|      138|        12|          1|          1|   128|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 7 8 }
  Pipeline-3 : II = 1, D = 12, States = { 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 7 9 
2 --> 4 3 
3 --> 2 
4 --> 10 
5 --> 4 6 
6 --> 5 
7 --> 4 8 
8 --> 7 
9 --> 9 4 
10 --> 22 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 10 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.93>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%window = alloca [256 x float], align 16" [vhls_src/fft.cpp:35->vhls_src/fft.cpp:128]   --->   Operation 23 'alloca' 'window' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %win_mode, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str158, i32 0, i32 0, [1 x i8]* @p_str159, [1 x i8]* @p_str160, [1 x i8]* @p_str161, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str162, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%win_mode_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %win_mode)" [vhls_src/fft.cpp:33]   --->   Operation 25 'read' 'win_mode_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (1.30ns)   --->   "switch i8 %win_mode_read, label %.preheader.0.i.preheader [
    i8 1, label %.preheader5.0.i.preheader
    i8 2, label %.preheader3.0.i.preheader
    i8 4, label %.preheader1.0.i.preheader
  ]" [vhls_src/fft.cpp:36->vhls_src/fft.cpp:128]   --->   Operation 26 'switch' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader1.0.i"   --->   Operation 27 'br' <Predicate = (win_mode_read == 4)> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader3.0.i"   --->   Operation 28 'br' <Predicate = (win_mode_read == 2)> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader5.0.i"   --->   Operation 29 'br' <Predicate = (win_mode_read == 1)> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader.0.i"   --->   Operation 30 'br' <Predicate = (win_mode_read != 1 & win_mode_read != 2 & win_mode_read != 4)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i2_0_0_i = phi i9 [ %add_ln55, %hls_label_2 ], [ 0, %.preheader1.0.i.preheader ]" [vhls_src/fft.cpp:55->vhls_src/fft.cpp:128]   --->   Operation 31 'phi' 'i2_0_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 32 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.66ns)   --->   "%icmp_ln55 = icmp eq i9 %i2_0_0_i, -256" [vhls_src/fft.cpp:55->vhls_src/fft.cpp:128]   --->   Operation 33 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %.loopexit.i.loopexit292, label %hls_label_2" [vhls_src/fft.cpp:55->vhls_src/fft.cpp:128]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_6 = trunc i9 %i2_0_0_i to i8" [vhls_src/fft.cpp:55->vhls_src/fft.cpp:128]   --->   Operation 35 'trunc' 'empty_6' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i9 %i2_0_0_i to i64" [vhls_src/fft.cpp:59->vhls_src/fft.cpp:128]   --->   Operation 36 'zext' 'zext_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%Blackman256_addr = getelementptr inbounds [256 x float]* @Blackman256, i64 0, i64 %zext_ln59" [vhls_src/fft.cpp:59->vhls_src/fft.cpp:128]   --->   Operation 37 'getelementptr' 'Blackman256_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%Blackman256_load = load float* %Blackman256_addr, align 8" [vhls_src/fft.cpp:59->vhls_src/fft.cpp:128]   --->   Operation 38 'load' 'Blackman256_load' <Predicate = (!icmp_ln55)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln55 = or i8 %empty_6, 1" [vhls_src/fft.cpp:55->vhls_src/fft.cpp:128]   --->   Operation 39 'or' 'or_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i8 %or_ln55 to i64" [vhls_src/fft.cpp:59->vhls_src/fft.cpp:128]   --->   Operation 40 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%Blackman256_addr_1 = getelementptr inbounds [256 x float]* @Blackman256, i64 0, i64 %zext_ln59_1" [vhls_src/fft.cpp:59->vhls_src/fft.cpp:128]   --->   Operation 41 'getelementptr' 'Blackman256_addr_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%Blackman256_load_1 = load float* %Blackman256_addr_1, align 4" [vhls_src/fft.cpp:59->vhls_src/fft.cpp:128]   --->   Operation 42 'load' 'Blackman256_load_1' <Predicate = (!icmp_ln55)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln55 = add i9 2, %i2_0_0_i" [vhls_src/fft.cpp:55->vhls_src/fft.cpp:128]   --->   Operation 43 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [vhls_src/fft.cpp:55->vhls_src/fft.cpp:128]   --->   Operation 44 'specregionbegin' 'tmp_3_i' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:57->vhls_src/fft.cpp:128]   --->   Operation 45 'specpipeline' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%Blackman256_load = load float* %Blackman256_addr, align 8" [vhls_src/fft.cpp:59->vhls_src/fft.cpp:128]   --->   Operation 46 'load' 'Blackman256_load' <Predicate = (!icmp_ln55)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%window_addr_6 = getelementptr inbounds [256 x float]* %window, i64 0, i64 %zext_ln59" [vhls_src/fft.cpp:59->vhls_src/fft.cpp:128]   --->   Operation 47 'getelementptr' 'window_addr_6' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "store float %Blackman256_load, float* %window_addr_6, align 8" [vhls_src/fft.cpp:59->vhls_src/fft.cpp:128]   --->   Operation 48 'store' <Predicate = (!icmp_ln55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_3_i)" [vhls_src/fft.cpp:60->vhls_src/fft.cpp:128]   --->   Operation 49 'specregionend' 'empty_7' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%Blackman256_load_1 = load float* %Blackman256_addr_1, align 4" [vhls_src/fft.cpp:59->vhls_src/fft.cpp:128]   --->   Operation 50 'load' 'Blackman256_load_1' <Predicate = (!icmp_ln55)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%window_addr_7 = getelementptr inbounds [256 x float]* %window, i64 0, i64 %zext_ln59_1" [vhls_src/fft.cpp:59->vhls_src/fft.cpp:128]   --->   Operation 51 'getelementptr' 'window_addr_7' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "store float %Blackman256_load_1, float* %window_addr_7, align 4" [vhls_src/fft.cpp:59->vhls_src/fft.cpp:128]   --->   Operation 52 'store' <Predicate = (!icmp_ln55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader1.0.i" [vhls_src/fft.cpp:55->vhls_src/fft.cpp:128]   --->   Operation 53 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 54 'br' <Predicate = (win_mode_read == 4)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 55 'br' <Predicate = (win_mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 56 'br' <Predicate = (win_mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %0" [vhls_src/fft.cpp:68->vhls_src/fft.cpp:128]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 1> <Delay = 3.25>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%i1_0_0_i = phi i9 [ %add_ln47, %hls_label_1 ], [ 0, %.preheader3.0.i.preheader ]" [vhls_src/fft.cpp:47->vhls_src/fft.cpp:128]   --->   Operation 58 'phi' 'i1_0_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 59 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.66ns)   --->   "%icmp_ln47 = icmp eq i9 %i1_0_0_i, -256" [vhls_src/fft.cpp:47->vhls_src/fft.cpp:128]   --->   Operation 60 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %.loopexit.i.loopexit291, label %hls_label_1" [vhls_src/fft.cpp:47->vhls_src/fft.cpp:128]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_9 = trunc i9 %i1_0_0_i to i8" [vhls_src/fft.cpp:47->vhls_src/fft.cpp:128]   --->   Operation 62 'trunc' 'empty_9' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %i1_0_0_i to i64" [vhls_src/fft.cpp:51->vhls_src/fft.cpp:128]   --->   Operation 63 'zext' 'zext_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%Hamm256_addr = getelementptr inbounds [256 x float]* @Hamm256, i64 0, i64 %zext_ln51" [vhls_src/fft.cpp:51->vhls_src/fft.cpp:128]   --->   Operation 64 'getelementptr' 'Hamm256_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (3.25ns)   --->   "%Hamm256_load = load float* %Hamm256_addr, align 8" [vhls_src/fft.cpp:51->vhls_src/fft.cpp:128]   --->   Operation 65 'load' 'Hamm256_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln47 = or i8 %empty_9, 1" [vhls_src/fft.cpp:47->vhls_src/fft.cpp:128]   --->   Operation 66 'or' 'or_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i8 %or_ln47 to i64" [vhls_src/fft.cpp:51->vhls_src/fft.cpp:128]   --->   Operation 67 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%Hamm256_addr_1 = getelementptr inbounds [256 x float]* @Hamm256, i64 0, i64 %zext_ln51_1" [vhls_src/fft.cpp:51->vhls_src/fft.cpp:128]   --->   Operation 68 'getelementptr' 'Hamm256_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (3.25ns)   --->   "%Hamm256_load_1 = load float* %Hamm256_addr_1, align 4" [vhls_src/fft.cpp:51->vhls_src/fft.cpp:128]   --->   Operation 69 'load' 'Hamm256_load_1' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_5 : Operation 70 [1/1] (1.82ns)   --->   "%add_ln47 = add i9 2, %i1_0_0_i" [vhls_src/fft.cpp:47->vhls_src/fft.cpp:128]   --->   Operation 70 'add' 'add_ln47' <Predicate = (!icmp_ln47)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 2> <Delay = 6.50>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [vhls_src/fft.cpp:47->vhls_src/fft.cpp:128]   --->   Operation 71 'specregionbegin' 'tmp_2_i' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:128]   --->   Operation 72 'specpipeline' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%Hamm256_load = load float* %Hamm256_addr, align 8" [vhls_src/fft.cpp:51->vhls_src/fft.cpp:128]   --->   Operation 73 'load' 'Hamm256_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%window_addr_4 = getelementptr inbounds [256 x float]* %window, i64 0, i64 %zext_ln51" [vhls_src/fft.cpp:51->vhls_src/fft.cpp:128]   --->   Operation 74 'getelementptr' 'window_addr_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (3.25ns)   --->   "store float %Hamm256_load, float* %window_addr_4, align 8" [vhls_src/fft.cpp:51->vhls_src/fft.cpp:128]   --->   Operation 75 'store' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2_i)" [vhls_src/fft.cpp:52->vhls_src/fft.cpp:128]   --->   Operation 76 'specregionend' 'empty_10' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 77 [1/2] (3.25ns)   --->   "%Hamm256_load_1 = load float* %Hamm256_addr_1, align 4" [vhls_src/fft.cpp:51->vhls_src/fft.cpp:128]   --->   Operation 77 'load' 'Hamm256_load_1' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%window_addr_5 = getelementptr inbounds [256 x float]* %window, i64 0, i64 %zext_ln51_1" [vhls_src/fft.cpp:51->vhls_src/fft.cpp:128]   --->   Operation 78 'getelementptr' 'window_addr_5' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (3.25ns)   --->   "store float %Hamm256_load_1, float* %window_addr_5, align 4" [vhls_src/fft.cpp:51->vhls_src/fft.cpp:128]   --->   Operation 79 'store' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader3.0.i" [vhls_src/fft.cpp:47->vhls_src/fft.cpp:128]   --->   Operation 80 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 7 <SV = 1> <Delay = 3.25>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%i_0_0_i = phi i9 [ %add_ln39, %hls_label_0 ], [ 0, %.preheader5.0.i.preheader ]" [vhls_src/fft.cpp:39->vhls_src/fft.cpp:128]   --->   Operation 81 'phi' 'i_0_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 82 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.66ns)   --->   "%icmp_ln39 = icmp eq i9 %i_0_0_i, -256" [vhls_src/fft.cpp:39->vhls_src/fft.cpp:128]   --->   Operation 83 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.i.loopexit, label %hls_label_0" [vhls_src/fft.cpp:39->vhls_src/fft.cpp:128]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%empty_12 = trunc i9 %i_0_0_i to i8" [vhls_src/fft.cpp:39->vhls_src/fft.cpp:128]   --->   Operation 85 'trunc' 'empty_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %i_0_0_i to i64" [vhls_src/fft.cpp:43->vhls_src/fft.cpp:128]   --->   Operation 86 'zext' 'zext_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%Hann256_addr = getelementptr inbounds [256 x float]* @Hann256, i64 0, i64 %zext_ln43" [vhls_src/fft.cpp:43->vhls_src/fft.cpp:128]   --->   Operation 87 'getelementptr' 'Hann256_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (3.25ns)   --->   "%Hann256_load = load float* %Hann256_addr, align 8" [vhls_src/fft.cpp:43->vhls_src/fft.cpp:128]   --->   Operation 88 'load' 'Hann256_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln39 = or i8 %empty_12, 1" [vhls_src/fft.cpp:39->vhls_src/fft.cpp:128]   --->   Operation 89 'or' 'or_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i8 %or_ln39 to i64" [vhls_src/fft.cpp:43->vhls_src/fft.cpp:128]   --->   Operation 90 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%Hann256_addr_1 = getelementptr inbounds [256 x float]* @Hann256, i64 0, i64 %zext_ln43_1" [vhls_src/fft.cpp:43->vhls_src/fft.cpp:128]   --->   Operation 91 'getelementptr' 'Hann256_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (3.25ns)   --->   "%Hann256_load_1 = load float* %Hann256_addr_1, align 4" [vhls_src/fft.cpp:43->vhls_src/fft.cpp:128]   --->   Operation 92 'load' 'Hann256_load_1' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_7 : Operation 93 [1/1] (1.82ns)   --->   "%add_ln39 = add i9 2, %i_0_0_i" [vhls_src/fft.cpp:39->vhls_src/fft.cpp:128]   --->   Operation 93 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 2> <Delay = 6.50>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [vhls_src/fft.cpp:39->vhls_src/fft.cpp:128]   --->   Operation 94 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:128]   --->   Operation 95 'specpipeline' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 96 [1/2] (3.25ns)   --->   "%Hann256_load = load float* %Hann256_addr, align 8" [vhls_src/fft.cpp:43->vhls_src/fft.cpp:128]   --->   Operation 96 'load' 'Hann256_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%window_addr_2 = getelementptr inbounds [256 x float]* %window, i64 0, i64 %zext_ln43" [vhls_src/fft.cpp:43->vhls_src/fft.cpp:128]   --->   Operation 97 'getelementptr' 'window_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (3.25ns)   --->   "store float %Hann256_load, float* %window_addr_2, align 8" [vhls_src/fft.cpp:43->vhls_src/fft.cpp:128]   --->   Operation 98 'store' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_i)" [vhls_src/fft.cpp:44->vhls_src/fft.cpp:128]   --->   Operation 99 'specregionend' 'empty_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 100 [1/2] (3.25ns)   --->   "%Hann256_load_1 = load float* %Hann256_addr_1, align 4" [vhls_src/fft.cpp:43->vhls_src/fft.cpp:128]   --->   Operation 100 'load' 'Hann256_load_1' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%window_addr_3 = getelementptr inbounds [256 x float]* %window, i64 0, i64 %zext_ln43_1" [vhls_src/fft.cpp:43->vhls_src/fft.cpp:128]   --->   Operation 101 'getelementptr' 'window_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (3.25ns)   --->   "store float %Hann256_load_1, float* %window_addr_3, align 4" [vhls_src/fft.cpp:43->vhls_src/fft.cpp:128]   --->   Operation 102 'store' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader5.0.i" [vhls_src/fft.cpp:39->vhls_src/fft.cpp:128]   --->   Operation 103 'br' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 9 <SV = 1> <Delay = 3.25>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%i3_0_0_i = phi i9 [ %add_ln62, %.preheader.1.i ], [ 0, %.preheader.0.i.preheader ]" [vhls_src/fft.cpp:62->vhls_src/fft.cpp:128]   --->   Operation 104 'phi' 'i3_0_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 105 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.66ns)   --->   "%icmp_ln62 = icmp eq i9 %i3_0_0_i, -256" [vhls_src/fft.cpp:62->vhls_src/fft.cpp:128]   --->   Operation 106 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %.loopexit.i.loopexit293, label %.preheader.1.i" [vhls_src/fft.cpp:62->vhls_src/fft.cpp:128]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i9 %i3_0_0_i to i64" [vhls_src/fft.cpp:64->vhls_src/fft.cpp:128]   --->   Operation 108 'zext' 'zext_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%window_addr = getelementptr inbounds [256 x float]* %window, i64 0, i64 %zext_ln64" [vhls_src/fft.cpp:64->vhls_src/fft.cpp:128]   --->   Operation 109 'getelementptr' 'window_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (3.25ns)   --->   "store float 1.000000e+00, float* %window_addr, align 8" [vhls_src/fft.cpp:64->vhls_src/fft.cpp:128]   --->   Operation 110 'store' <Predicate = (!icmp_ln62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%empty_4 = trunc i9 %i3_0_0_i to i8" [vhls_src/fft.cpp:62->vhls_src/fft.cpp:128]   --->   Operation 111 'trunc' 'empty_4' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln62 = or i8 %empty_4, 1" [vhls_src/fft.cpp:62->vhls_src/fft.cpp:128]   --->   Operation 112 'or' 'or_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i8 %or_ln62 to i64" [vhls_src/fft.cpp:64->vhls_src/fft.cpp:128]   --->   Operation 113 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%window_addr_1 = getelementptr inbounds [256 x float]* %window, i64 0, i64 %zext_ln64_1" [vhls_src/fft.cpp:64->vhls_src/fft.cpp:128]   --->   Operation 114 'getelementptr' 'window_addr_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (3.25ns)   --->   "store float 1.000000e+00, float* %window_addr_1, align 4" [vhls_src/fft.cpp:64->vhls_src/fft.cpp:128]   --->   Operation 115 'store' <Predicate = (!icmp_ln62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 116 [1/1] (1.82ns)   --->   "%add_ln62 = add i9 2, %i3_0_0_i" [vhls_src/fft.cpp:62->vhls_src/fft.cpp:128]   --->   Operation 116 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader.0.i" [vhls_src/fft.cpp:62->vhls_src/fft.cpp:128]   --->   Operation 117 'br' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 118 'br' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%i4_0_0_i = phi i9 [ 0, %.loopexit.i ], [ %add_ln68, %hls_label_4 ]" [vhls_src/fft.cpp:68->vhls_src/fft.cpp:128]   --->   Operation 119 'phi' 'i4_0_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 120 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (1.66ns)   --->   "%icmp_ln68 = icmp eq i9 %i4_0_0_i, -256" [vhls_src/fft.cpp:68->vhls_src/fft.cpp:128]   --->   Operation 121 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %.exit, label %hls_label_4" [vhls_src/fft.cpp:68->vhls_src/fft.cpp:128]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%empty_15 = trunc i9 %i4_0_0_i to i8" [vhls_src/fft.cpp:68->vhls_src/fft.cpp:128]   --->   Operation 123 'trunc' 'empty_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i9 %i4_0_0_i to i64" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 124 'zext' 'zext_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%xin_M_real_addr = getelementptr [256 x float]* @xin_M_real, i64 0, i64 %zext_ln71" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 125 'getelementptr' 'xin_M_real_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%xin_M_imag_addr = getelementptr [256 x float]* @xin_M_imag, i64 0, i64 %zext_ln71" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 126 'getelementptr' 'xin_M_imag_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%window_addr_8 = getelementptr inbounds [256 x float]* %window, i64 0, i64 %zext_ln71" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 127 'getelementptr' 'window_addr_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 128 [2/2] (3.25ns)   --->   "%p_r_M_real = load float* %xin_M_real_addr, align 8" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 128 'load' 'p_r_M_real' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 129 [2/2] (3.25ns)   --->   "%p_r_M_imag = load float* %xin_M_imag_addr, align 8" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 129 'load' 'p_r_M_imag' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 130 [2/2] (3.25ns)   --->   "%window_load = load float* %window_addr_8, align 8" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 130 'load' 'window_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln68 = or i8 %empty_15, 1" [vhls_src/fft.cpp:68->vhls_src/fft.cpp:128]   --->   Operation 131 'or' 'or_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i8 %or_ln68 to i64" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 132 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%xin_M_real_addr_1 = getelementptr [256 x float]* @xin_M_real, i64 0, i64 %zext_ln71_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 133 'getelementptr' 'xin_M_real_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_1 = getelementptr [256 x float]* @xin_M_imag, i64 0, i64 %zext_ln71_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 134 'getelementptr' 'xin_M_imag_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%window_addr_9 = getelementptr inbounds [256 x float]* %window, i64 0, i64 %zext_ln71_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 135 'getelementptr' 'window_addr_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 136 [2/2] (3.25ns)   --->   "%p_r_M_real_1 = load float* %xin_M_real_addr_1, align 4" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 136 'load' 'p_r_M_real_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 137 [2/2] (3.25ns)   --->   "%p_r_M_imag_1 = load float* %xin_M_imag_addr_1, align 4" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 137 'load' 'p_r_M_imag_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 138 [2/2] (3.25ns)   --->   "%window_load_1 = load float* %window_addr_9, align 4" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 138 'load' 'window_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 139 [1/1] (1.82ns)   --->   "%add_ln68 = add i9 2, %i4_0_0_i" [vhls_src/fft.cpp:68->vhls_src/fft.cpp:128]   --->   Operation 139 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 3.25>
ST_11 : Operation 140 [1/2] (3.25ns)   --->   "%p_r_M_real = load float* %xin_M_real_addr, align 8" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 140 'load' 'p_r_M_real' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 141 [1/2] (3.25ns)   --->   "%p_r_M_imag = load float* %xin_M_imag_addr, align 8" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 141 'load' 'p_r_M_imag' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 142 [1/2] (3.25ns)   --->   "%window_load = load float* %window_addr_8, align 8" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 142 'load' 'window_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 143 [1/2] (3.25ns)   --->   "%p_r_M_real_1 = load float* %xin_M_real_addr_1, align 4" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 143 'load' 'p_r_M_real_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 144 [1/2] (3.25ns)   --->   "%p_r_M_imag_1 = load float* %xin_M_imag_addr_1, align 4" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 144 'load' 'p_r_M_imag_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 145 [1/2] (3.25ns)   --->   "%window_load_1 = load float* %window_addr_9, align 4" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 145 'load' 'window_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 12 <SV = 5> <Delay = 5.70>
ST_12 : Operation 146 [4/4] (5.70ns)   --->   "%tmp_i_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 146 'fmul' 'tmp_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [4/4] (5.70ns)   --->   "%tmp_8_i_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 147 'fmul' 'tmp_8_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [4/4] (5.70ns)   --->   "%tmp_i_i_i_16 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 148 'fmul' 'tmp_i_i_i_16' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [4/4] (5.70ns)   --->   "%tmp_1_i_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 149 'fmul' 'tmp_1_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [4/4] (5.70ns)   --->   "%tmp_i_i35_i = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 150 'fmul' 'tmp_i_i35_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [4/4] (5.70ns)   --->   "%tmp_8_i_i36_i = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 151 'fmul' 'tmp_8_i_i36_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [4/4] (5.70ns)   --->   "%tmp_i_i38_i = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 152 'fmul' 'tmp_i_i38_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [4/4] (5.70ns)   --->   "%tmp_1_i_i39_i = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 153 'fmul' 'tmp_1_i_i39_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 5.70>
ST_13 : Operation 154 [3/4] (5.70ns)   --->   "%tmp_i_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 154 'fmul' 'tmp_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [3/4] (5.70ns)   --->   "%tmp_8_i_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 155 'fmul' 'tmp_8_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [3/4] (5.70ns)   --->   "%tmp_i_i_i_16 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 156 'fmul' 'tmp_i_i_i_16' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [3/4] (5.70ns)   --->   "%tmp_1_i_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 157 'fmul' 'tmp_1_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [3/4] (5.70ns)   --->   "%tmp_i_i35_i = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 158 'fmul' 'tmp_i_i35_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [3/4] (5.70ns)   --->   "%tmp_8_i_i36_i = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 159 'fmul' 'tmp_8_i_i36_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [3/4] (5.70ns)   --->   "%tmp_i_i38_i = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 160 'fmul' 'tmp_i_i38_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [3/4] (5.70ns)   --->   "%tmp_1_i_i39_i = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 161 'fmul' 'tmp_1_i_i39_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 5.70>
ST_14 : Operation 162 [2/4] (5.70ns)   --->   "%tmp_i_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 162 'fmul' 'tmp_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [2/4] (5.70ns)   --->   "%tmp_8_i_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 163 'fmul' 'tmp_8_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [2/4] (5.70ns)   --->   "%tmp_i_i_i_16 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 164 'fmul' 'tmp_i_i_i_16' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [2/4] (5.70ns)   --->   "%tmp_1_i_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 165 'fmul' 'tmp_1_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [2/4] (5.70ns)   --->   "%tmp_i_i35_i = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 166 'fmul' 'tmp_i_i35_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [2/4] (5.70ns)   --->   "%tmp_8_i_i36_i = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 167 'fmul' 'tmp_8_i_i36_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [2/4] (5.70ns)   --->   "%tmp_i_i38_i = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 168 'fmul' 'tmp_i_i38_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [2/4] (5.70ns)   --->   "%tmp_1_i_i39_i = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 169 'fmul' 'tmp_1_i_i39_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 5.70>
ST_15 : Operation 170 [1/4] (5.70ns)   --->   "%tmp_i_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 170 'fmul' 'tmp_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/4] (5.70ns)   --->   "%tmp_8_i_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 171 'fmul' 'tmp_8_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/4] (5.70ns)   --->   "%tmp_i_i_i_16 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 172 'fmul' 'tmp_i_i_i_16' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/4] (5.70ns)   --->   "%tmp_1_i_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 173 'fmul' 'tmp_1_i_i_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/4] (5.70ns)   --->   "%tmp_i_i35_i = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 174 'fmul' 'tmp_i_i35_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/4] (5.70ns)   --->   "%tmp_8_i_i36_i = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 175 'fmul' 'tmp_8_i_i36_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/4] (5.70ns)   --->   "%tmp_i_i38_i = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 176 'fmul' 'tmp_i_i38_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/4] (5.70ns)   --->   "%tmp_1_i_i39_i = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 177 'fmul' 'tmp_1_i_i39_i' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 7.25>
ST_16 : Operation 178 [5/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i_i, %tmp_8_i_i_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 178 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [5/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_i_16, %tmp_1_i_i_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 179 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [5/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i35_i, %tmp_8_i_i36_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 180 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i38_i, %tmp_1_i_i39_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 181 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 7.25>
ST_17 : Operation 182 [4/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i_i, %tmp_8_i_i_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 182 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [4/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_i_16, %tmp_1_i_i_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 183 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [4/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i35_i, %tmp_8_i_i36_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 184 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i38_i, %tmp_1_i_i39_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 185 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 7.25>
ST_18 : Operation 186 [3/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i_i, %tmp_8_i_i_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 186 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [3/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_i_16, %tmp_1_i_i_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 187 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [3/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i35_i, %tmp_8_i_i36_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 188 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i38_i, %tmp_1_i_i39_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 189 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 7.25>
ST_19 : Operation 190 [2/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i_i, %tmp_8_i_i_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 190 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [2/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_i_16, %tmp_1_i_i_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 191 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [2/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i35_i, %tmp_8_i_i36_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 192 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 193 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i38_i, %tmp_1_i_i39_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 193 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 7.25>
ST_20 : Operation 194 [1/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i_i, %tmp_8_i_i_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 194 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_i_16, %tmp_1_i_i_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 195 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 196 [1/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i35_i, %tmp_8_i_i36_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 196 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i38_i, %tmp_1_i_i39_i" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 197 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 3.25>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [vhls_src/fft.cpp:68->vhls_src/fft.cpp:128]   --->   Operation 198 'specregionbegin' 'tmp_4_i' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:70->vhls_src/fft.cpp:128]   --->   Operation 199 'specpipeline' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%win_IN_M_real_addr = getelementptr [256 x float]* @win_IN_M_real, i64 0, i64 %zext_ln71" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 200 'getelementptr' 'win_IN_M_real_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ, float* %win_IN_M_real_addr, align 8" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 201 'store' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%win_IN_M_imag_addr = getelementptr [256 x float]* @win_IN_M_imag, i64 0, i64 %zext_ln71" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 202 'getelementptr' 'win_IN_M_imag_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ, float* %win_IN_M_imag_addr, align 8" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 203 'store' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_4_i)" [vhls_src/fft.cpp:72->vhls_src/fft.cpp:128]   --->   Operation 204 'specregionend' 'empty_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%win_IN_M_real_addr_1 = getelementptr [256 x float]* @win_IN_M_real, i64 0, i64 %zext_ln71_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 205 'getelementptr' 'win_IN_M_real_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ_1, float* %win_IN_M_real_addr_1, align 4" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 206 'store' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%win_IN_M_imag_addr_1 = getelementptr [256 x float]* @win_IN_M_imag, i64 0, i64 %zext_ln71_1" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 207 'getelementptr' 'win_IN_M_imag_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ_1, float* %win_IN_M_imag_addr_1, align 4" [vhls_src/fft.cpp:71->vhls_src/fft.cpp:128]   --->   Operation 208 'store' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "br label %0" [vhls_src/fft.cpp:68->vhls_src/fft.cpp:128]   --->   Operation 209 'br' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "ret void" [vhls_src/fft.cpp:128]   --->   Operation 210 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ win_mode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Blackman256]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Hamm256]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Hann256]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ xin_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ xin_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ win_IN_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ win_IN_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
window                (alloca           ) [ 00111111111111111111110]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000]
win_mode_read         (read             ) [ 01111111110000000000000]
switch_ln36           (switch           ) [ 00000000000000000000000]
br_ln0                (br               ) [ 01110000000000000000000]
br_ln0                (br               ) [ 01000110000000000000000]
br_ln0                (br               ) [ 01000001100000000000000]
br_ln0                (br               ) [ 01000000010000000000000]
i2_0_0_i              (phi              ) [ 00100000000000000000000]
empty_5               (speclooptripcount) [ 00000000000000000000000]
icmp_ln55             (icmp             ) [ 00110000000000000000000]
br_ln55               (br               ) [ 00000000000000000000000]
empty_6               (trunc            ) [ 00000000000000000000000]
zext_ln59             (zext             ) [ 00110000000000000000000]
Blackman256_addr      (getelementptr    ) [ 00110000000000000000000]
or_ln55               (or               ) [ 00000000000000000000000]
zext_ln59_1           (zext             ) [ 00110000000000000000000]
Blackman256_addr_1    (getelementptr    ) [ 00110000000000000000000]
add_ln55              (add              ) [ 01110000000000000000000]
tmp_3_i               (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln57     (specpipeline     ) [ 00000000000000000000000]
Blackman256_load      (load             ) [ 00000000000000000000000]
window_addr_6         (getelementptr    ) [ 00000000000000000000000]
store_ln59            (store            ) [ 00000000000000000000000]
empty_7               (specregionend    ) [ 00000000000000000000000]
Blackman256_load_1    (load             ) [ 00000000000000000000000]
window_addr_7         (getelementptr    ) [ 00000000000000000000000]
store_ln59            (store            ) [ 00000000000000000000000]
br_ln55               (br               ) [ 01110000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
br_ln68               (br               ) [ 00001000001111111111110]
i1_0_0_i              (phi              ) [ 00000100000000000000000]
empty_8               (speclooptripcount) [ 00000000000000000000000]
icmp_ln47             (icmp             ) [ 00000110000000000000000]
br_ln47               (br               ) [ 00000000000000000000000]
empty_9               (trunc            ) [ 00000000000000000000000]
zext_ln51             (zext             ) [ 00000110000000000000000]
Hamm256_addr          (getelementptr    ) [ 00000110000000000000000]
or_ln47               (or               ) [ 00000000000000000000000]
zext_ln51_1           (zext             ) [ 00000110000000000000000]
Hamm256_addr_1        (getelementptr    ) [ 00000110000000000000000]
add_ln47              (add              ) [ 01000110000000000000000]
tmp_2_i               (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln49     (specpipeline     ) [ 00000000000000000000000]
Hamm256_load          (load             ) [ 00000000000000000000000]
window_addr_4         (getelementptr    ) [ 00000000000000000000000]
store_ln51            (store            ) [ 00000000000000000000000]
empty_10              (specregionend    ) [ 00000000000000000000000]
Hamm256_load_1        (load             ) [ 00000000000000000000000]
window_addr_5         (getelementptr    ) [ 00000000000000000000000]
store_ln51            (store            ) [ 00000000000000000000000]
br_ln47               (br               ) [ 01000110000000000000000]
i_0_0_i               (phi              ) [ 00000001000000000000000]
empty_11              (speclooptripcount) [ 00000000000000000000000]
icmp_ln39             (icmp             ) [ 00000001100000000000000]
br_ln39               (br               ) [ 00000000000000000000000]
empty_12              (trunc            ) [ 00000000000000000000000]
zext_ln43             (zext             ) [ 00000001100000000000000]
Hann256_addr          (getelementptr    ) [ 00000001100000000000000]
or_ln39               (or               ) [ 00000000000000000000000]
zext_ln43_1           (zext             ) [ 00000001100000000000000]
Hann256_addr_1        (getelementptr    ) [ 00000001100000000000000]
add_ln39              (add              ) [ 01000001100000000000000]
tmp_i                 (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln41     (specpipeline     ) [ 00000000000000000000000]
Hann256_load          (load             ) [ 00000000000000000000000]
window_addr_2         (getelementptr    ) [ 00000000000000000000000]
store_ln43            (store            ) [ 00000000000000000000000]
empty_13              (specregionend    ) [ 00000000000000000000000]
Hann256_load_1        (load             ) [ 00000000000000000000000]
window_addr_3         (getelementptr    ) [ 00000000000000000000000]
store_ln43            (store            ) [ 00000000000000000000000]
br_ln39               (br               ) [ 01000001100000000000000]
i3_0_0_i              (phi              ) [ 00000000010000000000000]
empty                 (speclooptripcount) [ 00000000000000000000000]
icmp_ln62             (icmp             ) [ 00000000010000000000000]
br_ln62               (br               ) [ 00000000000000000000000]
zext_ln64             (zext             ) [ 00000000000000000000000]
window_addr           (getelementptr    ) [ 00000000000000000000000]
store_ln64            (store            ) [ 00000000000000000000000]
empty_4               (trunc            ) [ 00000000000000000000000]
or_ln62               (or               ) [ 00000000000000000000000]
zext_ln64_1           (zext             ) [ 00000000000000000000000]
window_addr_1         (getelementptr    ) [ 00000000000000000000000]
store_ln64            (store            ) [ 00000000000000000000000]
add_ln62              (add              ) [ 01000000010000000000000]
br_ln62               (br               ) [ 01000000010000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
i4_0_0_i              (phi              ) [ 00000000001000000000000]
empty_14              (speclooptripcount) [ 00000000000000000000000]
icmp_ln68             (icmp             ) [ 00000000001111111111110]
br_ln68               (br               ) [ 00000000000000000000000]
empty_15              (trunc            ) [ 00000000000000000000000]
zext_ln71             (zext             ) [ 00000000001111111111110]
xin_M_real_addr       (getelementptr    ) [ 00000000001100000000000]
xin_M_imag_addr       (getelementptr    ) [ 00000000001100000000000]
window_addr_8         (getelementptr    ) [ 00000000001100000000000]
or_ln68               (or               ) [ 00000000000000000000000]
zext_ln71_1           (zext             ) [ 00000000001111111111110]
xin_M_real_addr_1     (getelementptr    ) [ 00000000001100000000000]
xin_M_imag_addr_1     (getelementptr    ) [ 00000000001100000000000]
window_addr_9         (getelementptr    ) [ 00000000001100000000000]
add_ln68              (add              ) [ 00001000001111111111110]
p_r_M_real            (load             ) [ 00000000001011110000000]
p_r_M_imag            (load             ) [ 00000000001011110000000]
window_load           (load             ) [ 00000000001011110000000]
p_r_M_real_1          (load             ) [ 00000000001011110000000]
p_r_M_imag_1          (load             ) [ 00000000001011110000000]
window_load_1         (load             ) [ 00000000001011110000000]
tmp_i_i_i             (fmul             ) [ 00000000001000001111100]
tmp_8_i_i_i           (fmul             ) [ 00000000001000001111100]
tmp_i_i_i_16          (fmul             ) [ 00000000001000001111100]
tmp_1_i_i_i           (fmul             ) [ 00000000001000001111100]
tmp_i_i35_i           (fmul             ) [ 00000000001000001111100]
tmp_8_i_i36_i         (fmul             ) [ 00000000001000001111100]
tmp_i_i38_i           (fmul             ) [ 00000000001000001111100]
tmp_1_i_i39_i         (fmul             ) [ 00000000001000001111100]
complex_M_real_writ   (fsub             ) [ 00000000001000000000010]
complex_M_imag_writ   (fadd             ) [ 00000000001000000000010]
complex_M_real_writ_1 (fsub             ) [ 00000000001000000000010]
complex_M_imag_writ_1 (fadd             ) [ 00000000001000000000010]
tmp_4_i               (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln70     (specpipeline     ) [ 00000000000000000000000]
win_IN_M_real_addr    (getelementptr    ) [ 00000000000000000000000]
store_ln71            (store            ) [ 00000000000000000000000]
win_IN_M_imag_addr    (getelementptr    ) [ 00000000000000000000000]
store_ln71            (store            ) [ 00000000000000000000000]
empty_17              (specregionend    ) [ 00000000000000000000000]
win_IN_M_real_addr_1  (getelementptr    ) [ 00000000000000000000000]
store_ln71            (store            ) [ 00000000000000000000000]
win_IN_M_imag_addr_1  (getelementptr    ) [ 00000000000000000000000]
store_ln71            (store            ) [ 00000000000000000000000]
br_ln68               (br               ) [ 00001000001111111111110]
ret_ln128             (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="win_mode">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="win_mode"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Blackman256">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Blackman256"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Hamm256">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hamm256"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Hann256">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hann256"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xin_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_real"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xin_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_imag"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="win_IN_M_real">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="win_IN_M_real"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="win_IN_M_imag">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="win_IN_M_imag"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="window_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="win_mode_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="win_mode_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Blackman256_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="9" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Blackman256_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
<pin id="117" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Blackman256_load/2 Blackman256_load_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="Blackman256_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Blackman256_addr_1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="window_addr_6_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="9" slack="1"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_6/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="8" slack="0"/>
<pin id="139" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="1"/>
<pin id="141" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln59/3 store_ln59/3 store_ln51/6 store_ln51/6 store_ln43/8 store_ln43/8 store_ln64/9 store_ln64/9 window_load/10 window_load_1/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="window_addr_7_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="1"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_7/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Hamm256_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="9" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hamm256_addr/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="0"/>
<pin id="164" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="165" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
<pin id="167" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Hamm256_load/5 Hamm256_load_1/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="Hamm256_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hamm256_addr_1/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="window_addr_4_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="9" slack="1"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_4/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="window_addr_5_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="1"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_5/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="Hann256_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="9" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hann256_addr/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="0"/>
<pin id="205" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
<pin id="208" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Hann256_load/7 Hann256_load_1/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="Hann256_addr_1_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hann256_addr_1/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="window_addr_2_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="9" slack="1"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_2/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="window_addr_3_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="1"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_3/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="window_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="9" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr/9 "/>
</bind>
</comp>

<comp id="234" class="1004" name="window_addr_1_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_1/9 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xin_M_real_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="9" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_real_addr/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="xin_M_imag_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="9" slack="0"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_imag_addr/10 "/>
</bind>
</comp>

<comp id="256" class="1004" name="window_addr_8_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="9" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_8/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="0"/>
<pin id="295" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="296" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="1"/>
<pin id="298" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_real/10 p_r_M_real_1/10 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="0"/>
<pin id="300" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="301" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="1"/>
<pin id="303" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_imag/10 p_r_M_imag_1/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xin_M_real_addr_1_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="8" slack="0"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_real_addr_1/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="xin_M_imag_addr_1_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_imag_addr_1/10 "/>
</bind>
</comp>

<comp id="289" class="1004" name="window_addr_9_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="8" slack="0"/>
<pin id="293" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_9/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="win_IN_M_real_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="9" slack="11"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="win_IN_M_real_addr/21 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="0" index="2" bw="0" slack="0"/>
<pin id="339" dir="0" index="4" bw="8" slack="1"/>
<pin id="340" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="342" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/21 store_ln71/21 "/>
</bind>
</comp>

<comp id="319" class="1004" name="win_IN_M_imag_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="9" slack="11"/>
<pin id="323" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="win_IN_M_imag_addr/21 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="1"/>
<pin id="329" dir="0" index="2" bw="0" slack="0"/>
<pin id="351" dir="0" index="4" bw="8" slack="1"/>
<pin id="352" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="354" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/21 store_ln71/21 "/>
</bind>
</comp>

<comp id="332" class="1004" name="win_IN_M_real_addr_1_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="11"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="win_IN_M_real_addr_1/21 "/>
</bind>
</comp>

<comp id="344" class="1004" name="win_IN_M_imag_addr_1_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="11"/>
<pin id="348" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="win_IN_M_imag_addr_1/21 "/>
</bind>
</comp>

<comp id="356" class="1005" name="i2_0_0_i_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="1"/>
<pin id="358" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i2_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="i2_0_0_i_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="1" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0_0_i/2 "/>
</bind>
</comp>

<comp id="367" class="1005" name="i1_0_0_i_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="1"/>
<pin id="369" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="i1_0_0_i_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="1" slack="1"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_0_i/5 "/>
</bind>
</comp>

<comp id="378" class="1005" name="i_0_0_i_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="1"/>
<pin id="380" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="i_0_0_i_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="1" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0_i/7 "/>
</bind>
</comp>

<comp id="389" class="1005" name="i3_0_0_i_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="1"/>
<pin id="391" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i3_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="i3_0_0_i_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="1" slack="1"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0_0_i/9 "/>
</bind>
</comp>

<comp id="400" class="1005" name="i4_0_0_i_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="1"/>
<pin id="402" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i4_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="i4_0_0_i_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="9" slack="0"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0_0_i/10 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ/16 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="32" slack="1"/>
<pin id="418" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ/16 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="0" index="1" bw="32" slack="1"/>
<pin id="422" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ_1/16 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="0" index="1" bw="32" slack="1"/>
<pin id="426" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_1/16 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="0" index="1" bw="32" slack="1"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i/12 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8_i_i_i/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i_16/12 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i_i/12 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="0" index="1" bw="32" slack="1"/>
<pin id="448" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i35_i/12 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8_i_i36_i/12 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="0" index="1" bw="32" slack="1"/>
<pin id="457" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i38_i/12 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i39_i/12 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln55_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="0" index="1" bw="9" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="empty_6_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_6/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln59_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln55_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln59_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln55_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="0"/>
<pin id="491" dir="0" index="1" bw="9" slack="0"/>
<pin id="492" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln47_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="0"/>
<pin id="497" dir="0" index="1" bw="9" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="empty_9_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="0"/>
<pin id="503" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_9/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln51_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln47_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln51_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln47_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="0" index="1" bw="9" slack="0"/>
<pin id="524" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln39_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="9" slack="0"/>
<pin id="529" dir="0" index="1" bw="9" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="empty_12_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="0"/>
<pin id="535" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_12/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln43_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="or_ln39_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln43_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln39_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="0" index="1" bw="9" slack="0"/>
<pin id="556" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln62_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="9" slack="0"/>
<pin id="561" dir="0" index="1" bw="9" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln64_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="empty_4_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="9" slack="0"/>
<pin id="572" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_4/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="or_ln62_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln64_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln62_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="3" slack="0"/>
<pin id="587" dir="0" index="1" bw="9" slack="0"/>
<pin id="588" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln68_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="9" slack="0"/>
<pin id="593" dir="0" index="1" bw="9" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="empty_15_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="0"/>
<pin id="599" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_15/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln71_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="9" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="or_ln68_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln71_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/10 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln68_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="0"/>
<pin id="623" dir="0" index="1" bw="9" slack="0"/>
<pin id="624" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/10 "/>
</bind>
</comp>

<comp id="627" class="1005" name="win_mode_read_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="1"/>
<pin id="629" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="win_mode_read "/>
</bind>
</comp>

<comp id="631" class="1005" name="icmp_ln55_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="635" class="1005" name="zext_ln59_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="1"/>
<pin id="637" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln59 "/>
</bind>
</comp>

<comp id="640" class="1005" name="Blackman256_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="1"/>
<pin id="642" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Blackman256_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="zext_ln59_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="1"/>
<pin id="647" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln59_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="Blackman256_addr_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="1"/>
<pin id="652" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Blackman256_addr_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="add_ln55_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="9" slack="0"/>
<pin id="657" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="660" class="1005" name="icmp_ln47_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="664" class="1005" name="zext_ln51_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="669" class="1005" name="Hamm256_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Hamm256_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="zext_ln51_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="1"/>
<pin id="676" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln51_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="Hamm256_addr_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="1"/>
<pin id="681" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Hamm256_addr_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="add_ln47_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="0"/>
<pin id="686" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="689" class="1005" name="icmp_ln39_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="693" class="1005" name="zext_ln43_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="1"/>
<pin id="695" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43 "/>
</bind>
</comp>

<comp id="698" class="1005" name="Hann256_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Hann256_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="zext_ln43_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="Hann256_addr_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="1"/>
<pin id="710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Hann256_addr_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="add_ln39_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="9" slack="0"/>
<pin id="715" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="721" class="1005" name="add_ln62_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="9" slack="0"/>
<pin id="723" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="726" class="1005" name="icmp_ln68_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="1"/>
<pin id="728" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="730" class="1005" name="zext_ln71_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="11"/>
<pin id="732" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln71 "/>
</bind>
</comp>

<comp id="736" class="1005" name="xin_M_real_addr_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="1"/>
<pin id="738" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_real_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="xin_M_imag_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="1"/>
<pin id="743" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_imag_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="window_addr_8_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_8 "/>
</bind>
</comp>

<comp id="751" class="1005" name="zext_ln71_1_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="11"/>
<pin id="753" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln71_1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="xin_M_real_addr_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="1"/>
<pin id="759" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_real_addr_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="xin_M_imag_addr_1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="1"/>
<pin id="764" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="767" class="1005" name="window_addr_9_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="1"/>
<pin id="769" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_9 "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln68_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="9" slack="0"/>
<pin id="774" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="777" class="1005" name="p_r_M_real_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="783" class="1005" name="p_r_M_imag_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="789" class="1005" name="window_load_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_load "/>
</bind>
</comp>

<comp id="795" class="1005" name="p_r_M_real_1_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="p_r_M_imag_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_1 "/>
</bind>
</comp>

<comp id="807" class="1005" name="window_load_1_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_load_1 "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_i_i_i_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_8_i_i_i_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i_i_i "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_i_i_i_16_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_16 "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_1_i_i_i_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_i_i35_i_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i35_i "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_8_i_i36_i_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i_i36_i "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_i_i38_i_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i38_i "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmp_1_i_i39_i_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i39_i "/>
</bind>
</comp>

<comp id="853" class="1005" name="complex_M_real_writ_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ "/>
</bind>
</comp>

<comp id="858" class="1005" name="complex_M_imag_writ_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ "/>
</bind>
</comp>

<comp id="863" class="1005" name="complex_M_real_writ_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="complex_M_imag_writ_1_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="56" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="56" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="101" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="56" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="101" pin="7"/><net_sink comp="125" pin=4"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="174"><net_src comp="56" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="151" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="151" pin="7"/><net_sink comp="125" pin=4"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="192" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="192" pin="7"/><net_sink comp="125" pin=4"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="78" pin="0"/><net_sink comp="125" pin=4"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="10" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="242" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="249" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="256" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="280"><net_src comp="8" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="275" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="304"><net_src comp="282" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="305"><net_src comp="289" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="12" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="349"><net_src comp="14" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="370"><net_src comp="48" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="403"><net_src comp="48" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="435"><net_src comp="80" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="453"><net_src comp="80" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="462"><net_src comp="80" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="360" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="54" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="360" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="360" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="482"><net_src comp="469" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="42" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="493"><net_src comp="58" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="360" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="371" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="54" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="371" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="371" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="514"><net_src comp="501" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="42" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="525"><net_src comp="58" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="371" pin="4"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="382" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="54" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="382" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="382" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="546"><net_src comp="533" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="42" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="557"><net_src comp="58" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="382" pin="4"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="393" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="54" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="393" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="573"><net_src comp="393" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="42" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="589"><net_src comp="58" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="393" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="404" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="54" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="404" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="404" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="612"><net_src comp="597" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="42" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="625"><net_src comp="58" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="404" pin="4"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="88" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="463" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="473" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="643"><net_src comp="94" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="648"><net_src comp="484" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="653"><net_src comp="107" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="658"><net_src comp="489" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="663"><net_src comp="495" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="505" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="672"><net_src comp="144" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="677"><net_src comp="516" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="682"><net_src comp="157" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="687"><net_src comp="521" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="692"><net_src comp="527" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="537" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="701"><net_src comp="185" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="706"><net_src comp="548" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="711"><net_src comp="198" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="716"><net_src comp="553" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="724"><net_src comp="585" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="729"><net_src comp="591" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="601" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="739"><net_src comp="242" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="744"><net_src comp="249" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="749"><net_src comp="256" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="754"><net_src comp="614" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="760"><net_src comp="275" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="765"><net_src comp="282" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="770"><net_src comp="289" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="775"><net_src comp="621" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="780"><net_src comp="262" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="786"><net_src comp="268" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="792"><net_src comp="125" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="798"><net_src comp="262" pin="7"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="804"><net_src comp="268" pin="7"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="810"><net_src comp="125" pin="7"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="816"><net_src comp="427" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="821"><net_src comp="431" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="826"><net_src comp="436" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="831"><net_src comp="440" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="836"><net_src comp="445" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="841"><net_src comp="449" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="846"><net_src comp="454" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="851"><net_src comp="458" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="856"><net_src comp="411" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="861"><net_src comp="415" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="866"><net_src comp="419" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="313" pin=4"/></net>

<net id="871"><net_src comp="423" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="326" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: win_IN_M_real | {21 }
	Port: win_IN_M_imag | {21 }
 - Input state : 
	Port: mult_window : win_mode | {1 }
	Port: mult_window : Blackman256 | {2 3 }
	Port: mult_window : Hamm256 | {5 6 }
	Port: mult_window : Hann256 | {7 8 }
	Port: mult_window : xin_M_real | {10 11 }
	Port: mult_window : xin_M_imag | {10 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln55 : 1
		br_ln55 : 2
		empty_6 : 1
		zext_ln59 : 1
		Blackman256_addr : 2
		Blackman256_load : 3
		or_ln55 : 2
		zext_ln59_1 : 2
		Blackman256_addr_1 : 3
		Blackman256_load_1 : 4
		add_ln55 : 1
	State 3
		store_ln59 : 1
		empty_7 : 1
		store_ln59 : 1
	State 4
	State 5
		icmp_ln47 : 1
		br_ln47 : 2
		empty_9 : 1
		zext_ln51 : 1
		Hamm256_addr : 2
		Hamm256_load : 3
		or_ln47 : 2
		zext_ln51_1 : 2
		Hamm256_addr_1 : 3
		Hamm256_load_1 : 4
		add_ln47 : 1
	State 6
		store_ln51 : 1
		empty_10 : 1
		store_ln51 : 1
	State 7
		icmp_ln39 : 1
		br_ln39 : 2
		empty_12 : 1
		zext_ln43 : 1
		Hann256_addr : 2
		Hann256_load : 3
		or_ln39 : 2
		zext_ln43_1 : 2
		Hann256_addr_1 : 3
		Hann256_load_1 : 4
		add_ln39 : 1
	State 8
		store_ln43 : 1
		empty_13 : 1
		store_ln43 : 1
	State 9
		icmp_ln62 : 1
		br_ln62 : 2
		zext_ln64 : 1
		window_addr : 2
		store_ln64 : 3
		empty_4 : 1
		or_ln62 : 2
		zext_ln64_1 : 2
		window_addr_1 : 3
		store_ln64 : 4
		add_ln62 : 1
	State 10
		icmp_ln68 : 1
		br_ln68 : 2
		empty_15 : 1
		zext_ln71 : 1
		xin_M_real_addr : 2
		xin_M_imag_addr : 2
		window_addr_8 : 2
		p_r_M_real : 3
		p_r_M_imag : 3
		window_load : 3
		or_ln68 : 2
		zext_ln71_1 : 2
		xin_M_real_addr_1 : 3
		xin_M_imag_addr_1 : 3
		window_addr_9 : 3
		p_r_M_real_1 : 4
		p_r_M_imag_1 : 4
		window_load_1 : 4
		add_ln68 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln71 : 1
		store_ln71 : 1
		empty_17 : 1
		store_ln71 : 1
		store_ln71 : 1
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_427        |    3    |   143   |   321   |
|          |        grp_fu_431        |    3    |   143   |   321   |
|          |        grp_fu_436        |    3    |   143   |   321   |
|   fmul   |        grp_fu_440        |    3    |   143   |   321   |
|          |        grp_fu_445        |    3    |   143   |   321   |
|          |        grp_fu_449        |    3    |   143   |   321   |
|          |        grp_fu_454        |    3    |   143   |   321   |
|          |        grp_fu_458        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_411        |    2    |   205   |   390   |
|   fadd   |        grp_fu_415        |    2    |   205   |   390   |
|          |        grp_fu_419        |    2    |   205   |   390   |
|          |        grp_fu_423        |    2    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln55_fu_489     |    0    |    0    |    15   |
|          |      add_ln47_fu_521     |    0    |    0    |    15   |
|    add   |      add_ln39_fu_553     |    0    |    0    |    15   |
|          |      add_ln62_fu_585     |    0    |    0    |    15   |
|          |      add_ln68_fu_621     |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln55_fu_463     |    0    |    0    |    13   |
|          |     icmp_ln47_fu_495     |    0    |    0    |    13   |
|   icmp   |     icmp_ln39_fu_527     |    0    |    0    |    13   |
|          |     icmp_ln62_fu_559     |    0    |    0    |    13   |
|          |     icmp_ln68_fu_591     |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|   read   | win_mode_read_read_fu_88 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      empty_6_fu_469      |    0    |    0    |    0    |
|          |      empty_9_fu_501      |    0    |    0    |    0    |
|   trunc  |      empty_12_fu_533     |    0    |    0    |    0    |
|          |      empty_4_fu_570      |    0    |    0    |    0    |
|          |      empty_15_fu_597     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln59_fu_473     |    0    |    0    |    0    |
|          |    zext_ln59_1_fu_484    |    0    |    0    |    0    |
|          |     zext_ln51_fu_505     |    0    |    0    |    0    |
|          |    zext_ln51_1_fu_516    |    0    |    0    |    0    |
|   zext   |     zext_ln43_fu_537     |    0    |    0    |    0    |
|          |    zext_ln43_1_fu_548    |    0    |    0    |    0    |
|          |     zext_ln64_fu_565     |    0    |    0    |    0    |
|          |    zext_ln64_1_fu_580    |    0    |    0    |    0    |
|          |     zext_ln71_fu_601     |    0    |    0    |    0    |
|          |    zext_ln71_1_fu_614    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln55_fu_478      |    0    |    0    |    0    |
|          |      or_ln47_fu_510      |    0    |    0    |    0    |
|    or    |      or_ln39_fu_542      |    0    |    0    |    0    |
|          |      or_ln62_fu_574      |    0    |    0    |    0    |
|          |      or_ln68_fu_608      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    32   |   1964  |   4268  |
|----------|--------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|window|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  Blackman256_addr_1_reg_650 |    8   |
|   Blackman256_addr_reg_640  |    8   |
|    Hamm256_addr_1_reg_679   |    8   |
|     Hamm256_addr_reg_669    |    8   |
|    Hann256_addr_1_reg_708   |    8   |
|     Hann256_addr_reg_698    |    8   |
|       add_ln39_reg_713      |    9   |
|       add_ln47_reg_684      |    9   |
|       add_ln55_reg_655      |    9   |
|       add_ln62_reg_721      |    9   |
|       add_ln68_reg_772      |    9   |
|complex_M_imag_writ_1_reg_868|   32   |
| complex_M_imag_writ_reg_858 |   32   |
|complex_M_real_writ_1_reg_863|   32   |
| complex_M_real_writ_reg_853 |   32   |
|       i1_0_0_i_reg_367      |    9   |
|       i2_0_0_i_reg_356      |    9   |
|       i3_0_0_i_reg_389      |    9   |
|       i4_0_0_i_reg_400      |    9   |
|       i_0_0_i_reg_378       |    9   |
|      icmp_ln39_reg_689      |    1   |
|      icmp_ln47_reg_660      |    1   |
|      icmp_ln55_reg_631      |    1   |
|      icmp_ln68_reg_726      |    1   |
|     p_r_M_imag_1_reg_801    |   32   |
|      p_r_M_imag_reg_783     |   32   |
|     p_r_M_real_1_reg_795    |   32   |
|      p_r_M_real_reg_777     |   32   |
|    tmp_1_i_i39_i_reg_848    |   32   |
|     tmp_1_i_i_i_reg_828     |   32   |
|    tmp_8_i_i36_i_reg_838    |   32   |
|     tmp_8_i_i_i_reg_818     |   32   |
|     tmp_i_i35_i_reg_833     |   32   |
|     tmp_i_i38_i_reg_843     |   32   |
|     tmp_i_i_i_16_reg_823    |   32   |
|      tmp_i_i_i_reg_813      |   32   |
|    win_mode_read_reg_627    |    8   |
|    window_addr_8_reg_746    |    8   |
|    window_addr_9_reg_767    |    8   |
|    window_load_1_reg_807    |   32   |
|     window_load_reg_789     |   32   |
|  xin_M_imag_addr_1_reg_762  |    8   |
|   xin_M_imag_addr_reg_741   |    8   |
|  xin_M_real_addr_1_reg_757  |    8   |
|   xin_M_real_addr_reg_736   |    8   |
|     zext_ln43_1_reg_703     |   64   |
|      zext_ln43_reg_693      |   64   |
|     zext_ln51_1_reg_674     |   64   |
|      zext_ln51_reg_664      |   64   |
|     zext_ln59_1_reg_645     |   64   |
|      zext_ln59_reg_635      |   64   |
|     zext_ln71_1_reg_751     |   64   |
|      zext_ln71_reg_730      |   64   |
+-----------------------------+--------+
|            Total            |  1286  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_125 |  p0  |   6  |   8  |   48   ||    33   |
| grp_access_fu_125 |  p1  |   4  |  32  |   128  ||    21   |
| grp_access_fu_125 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_125 |  p4  |   4  |   8  |   32   ||    21   |
| grp_access_fu_151 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_151 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_192 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_192 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_262 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_268 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_268 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   288  ||  25.315 ||   198   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   32   |    -   |  1964  |  4268  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   25   |    -   |   198  |    -   |
|  Register |    -   |    -   |    -   |  1286  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   32   |   25   |  3250  |  4466  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
