<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="css/jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/jacob.css" type="text/css" />
<link rel="stylesheet" href="css/jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/myMiddle.css" type="text/css" />
<title></title>
</head>
<body>
<!-- MathJax -->
<script src='https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML' async>
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
	  TeX: { equationNumbers: { autoNumber: "AMS" } }
});
</script>
<!-- End MathJax -->
<script type="text/javascript">
var _gaq = _gaq || [];
_gaq.push(['_setAccount', 'UA-2725246-3']);
_gaq.push(['_trackPageview']);
(function() {
 var ga = document.createElement('script'); ga.type =
 'text/javascript'; ga.async = true;
 ga.src = ('https:' == document.location.protocol ? 'https://ssl'
   : 'http://www') + '.google-analytics.com/ga.js';
 var s = document.getElementsByTagName('script')[0];
 s.parentNode.insertBefore(ga, s);
 })();
</script>
<div id="layout-content">
<p>
</p>
<table class="imgtable"><tr><td>
<img src="img/fzliu_1.jpg" alt="150" width="150px" height="Fangzhou Liu" />&nbsp;</td>
<td align="left"><h1>Fangzhou Liu (刘方舟)</h1>
<p>
<b>Ph.D. Candidate</b><br />
<a href="http://www.cse.cuhk.edu.hk/" target=&ldquo;blank&rdquo;>Department of Computer Science and Engineering</a><br />
<a href="http://www.cuhk.edu.hk/" target=&ldquo;blank&rdquo;>The Chinese University of Hong Kong</a><br />
<b>Supervisor</b>: <a href="http://www.cse.cuhk.edu.hk/~byu/" target=&ldquo;blank&rdquo;>Professor Bei Yu</a><br />
<b>Email</b>: fzliu23@cse.cuhk.edu.hk <br />
</p>
<p><a href="https://github.com/sallyliu921" target="<u>blank"><img src="img/github.png" height=30></a> <br />  
</p>
</td></tr></table>
<h2>Biography</h2>
<p>I am currently a third-year Ph.D. candidate at <a href="http://www.cse.cuhk.edu.hk" target=&ldquo;blank&rdquo;>the Department of Computer Science and Engineering</a>, <a href="http://www.cuhk.edu.hk" target=&ldquo;blank&rdquo;>The Chinese University of Hong Kong (CUHK)</a>, 
under the supervision of <a href="http://www.cse.cuhk.edu.hk/~byu/" target=&ldquo;blank&rdquo;>Prof. Bei Yu</a> and <a href="https://www.cse.cuhk.edu.hk/~farnia/" target=&ldquo;blank&rdquo;>Prof. Farzan Farnia</a> since Fall 2023. 
Previously, I received my B.E. in the School of Electronic Science and Engineering from <a href="http://www.nju.edu.cn" target=&ldquo;blank&rdquo;>Nanjing Univeristy (NJU)</a> in 2023.

</p>
<h2>Research Interest</h2>
<ul>
<li><p>Machine Learning in EDA
</p>
</li>
<li><p>Logic Synthesis Optimization

</p>
</li>
</ul>
<h2>Publications</h2>
<h3>Conference papers</h3>
<ul>
<li><p>[C11] Ziyi Wang, <b>Fangzhou Liu</b>, Tsung-Yi Ho, David Z. Pan, Bei Yu, “NUA-Timer: Pre-Synthesis Timing Prediction Under Non-Uniform Input Arrival Times”, IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Munich, Oct. 26–30, 2025. (<a href="pdf/C11-ICCAD2025-NUATiming.pdf" target=&ldquo;blank&rdquo;>paper</a>)(<a href="pdf/C11-ICCAD2025-NUATiming-slides.pdf" target=&ldquo;blank&rdquo;>slides</a>)
</p>
</li>
<li><p>[C10] Leilei Jin, Rongliang Fu, Zhen Zhuang, Liang Xiao, <b>Fangzhou Liu</b>, Bei Yu, Tsung-Yi Ho, “ChronoTE: Crosstalk-Aware Timing Estimation for Routing Optimization via Edge-Enhanced GNNs”, IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Munich, Oct. 26–30, 2025.(<a href="pdf/C10-ICCAD2025-ChronoTE.pdf" target=&ldquo;blank&rdquo;>paper</a>)
</p>
</li>
<li><p>[C9] Yuan Pu, <b>Fangzhou Liu</b>, Zhuolun He, Keren Zhu, Rongliang Fu, Ziyi Wang, Tsung-Yi Ho, Bei Yu, “HeLO: A Heterogeneous Logic Optimization Framework by Hierarchical Clustering and Graph Learning”, ACM International Symposium on Physical Design (<b>ISPD</b>), Austin, Mar. 16–19, 2025. (<a href="pdf/C9-ISPD2025-HeLO.pdf" target=&ldquo;blank&rdquo;>paper</a>)(<a href="pdf/C9-ISPD2025-HeLO-slides.pdf" target=&ldquo;blank&rdquo;>slides</a>)
</p>
</li>
<li><p>[C8] <b>Fangzhou Liu</b>, Guannan Guo, Yuyang Ye, Ziyi Wang, Wenjie Fu, Weihua Sheng, Bei Yu, “GraphCAD: Leveraging Graph Neural Networks for Accuracy Prediction Handling Crosstalk-affected Delays”, ACM International Symposium on Physical Design (<b>ISPD</b>), Austin, USA, Mar. 16–19, 2025. (<a href="pdf/C8-ISPD2025-GraphCAD.pdf" target=&ldquo;blank&rdquo;>paper</a>)(<a href="pdf/C8-ISPD2025-GraphCAD-slides.pdf" target=&ldquo;blank&rdquo;>slides</a>)
</p>
</li>
<li><p>[C7] Xinyun Zhang, Binwu Zhu, <b>Fangzhou Liu</b>, Ziyi Wang, Peng Xu, Hong Xu, Bei Yu, “Disentangle, Align and Generalize: Learning A Timing Predictor from Different Technology Nodes”, ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jun. 23–27, 2024. (<a href="pdf/C7-DAC2024-AdaTimer.pdf" target=&ldquo;blank&rdquo;>paper</a>)(<a href="pdf/C7-DAC2024-AdaTimer-slides.pdf" target=&ldquo;blank&rdquo;>slides</a>)(<a href="pdf/C7-DAC2024-AdaTimer-poster.pdf" target=&ldquo;blank&rdquo;>poster</a>)
</p>
</li>
<li><p>[C6] Yuan Pu, <b>Fangzhou Liu</b>, Yu Zhang, Zhuolun He, Kai-Yuan Chao, Yibo Lin, Bei Yu, “Lesyn: Placement-aware Logic Resynthesis for Non-Integer Multiple-Cell-Height Designs”, ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jun. 23–27, 2024. (<a href="pdf/C6-DAC2024-Lesyn.pdf" target=&ldquo;blank&rdquo;>paper</a>)(<a href="pdf/C6-DAC2024-Lesyn-slides.pdf" target=&ldquo;blank&rdquo;>slides</a>)
</p>
</li>
<li><p>[C5] <b>Fangzhou Liu</b>, Zehua Pei, Ziyang Yu, Haisheng Zheng, Zhuolun He, Tinghuan Chen, Bei Yu, “CBTune: Contextual Bandit Tuning for Logic Synthesis”, IEEE/ACM Proceedings Design, Automation and Test in Europe (<b>DATE</b>), Valencia, Spain, Mar. 25–27, 2024. (<a href="pdf/C5-DATE2024-CBTune.pdf" target=&ldquo;blank&rdquo;>paper</a>)(<a href="pdf/C5-DATE2024-CBTune-slides.pdf" target=&ldquo;blank&rdquo;>slides</a>)(<a href="pdf/C5-DATE2024-CBTune-poster.pdf" target=&ldquo;blank&rdquo;>poster</a>)
</p>
</li>
<li><p>[C4] Yu Zhang, Yuan Pu, <b>Fangzhou Liu</b>, Peiyu Liao, Kai-Yuan Chao, Keren Zhu, Yibo Lin, Bei Yu, “Multi-Electrostatics Based Placement for Non-Integer Multiple-Height Cells”, ACM International Symposium on Physical Design (<b>ISPD</b>), Taipei, Mar. 12–15, 2024. (<a href="pdf/C4-ISPD2024-NIMH-Place.pdf" target=&ldquo;blank&rdquo;>paper</a>)(<a href="pdf/C4-ISPD2024-NIMH-Place-slides.pdf" target=&ldquo;blank&rdquo;>slides</a>)
</p>
</li>
<li><p>[C3] Haisheng Zheng, Zhuolun He, <b>Fangzhou Liu</b>, Zehua Pei, Bei Yu, “LSTP: A Logic Synthesis Timing Predictor”, IEEE/ACM Asian and South Pacific Design Automation Conference (<b>ASPDAC</b>), South Korea, Jan. 22–25, 2024. (<a href="pdf/C3-ASPDAC2024-LSTP.pdf" target=&ldquo;blank&rdquo;>paper</a>)(<a href="pdf/C3-ASPDAC2024-LSTP-slides.pdf" target=&ldquo;blank&rdquo;>slides</a>)
</p>
</li>
<li><p>[C2] Zehua Pei, <b>Fangzhou Liu</b>, Zhuolun He, Guojin Chen, Haisheng Zheng, Keren Zhu, Bei Yu, “AlphaSyn: Logic Synthesis Optimization with Efficient Monte Carlo Tree Search”, IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), San Francisco, Oct. 29–Nov. 02, 2023. (<a href="pdf/C2-ICCAD2023-AlphaSyn.pdf" target=&ldquo;blank&rdquo;>paper</a>)(<a href="pdf/C2-ICCAD2023-AlphaSyn-slides.pdf" target=&ldquo;blank&rdquo;>slides</a>)(<a href="pdf/C2-ICCAD2023-AlphaSyn-poster.pdf" target=&ldquo;blank&rdquo;>poster</a>)
</p>
</li>
<li><p>[C1] Siting Liu, Ziyi Wang, <b>Fangzhou Liu</b>, Yibo Lin, Bei Yu, Martin Wong, “Concurrent Sign-off Timing Optimization via Deep Steiner Points Refinement”, ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jul. 09–13, 2023. (<a href="pdf/C1-DAC2023-TSteiner.pdf" target=&ldquo;blank&rdquo;>paper</a>)(<a href="pdf/C1-DAC2023-TSteiner-slides.pdf" target=&ldquo;blank&rdquo;>slides</a>)(<a href="pdf/C1-DAC2023-TSteiner-poster.pdf" target=&ldquo;blank&rdquo;>poster</a>)

</p>
</li>
</ul>
<h3>Journal Papers</h3>
<ul>
<li><p>[J4] Jiahao Xu, Yuan Pu, Yu Zhang, <b>Fangzhou Liu</b>, Wenjian Yu, Kai-Yuan Chao, Bei Yu, “Easyn: Resynthesis and Legalization Joint NIMCH Design Placement”, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>).
</p>
</li>
<li><p>[J3] <b>Fangzhou Liu</b>, Wuqian Tang, Zehua Pei, Ziyang Yu, Haisheng Zheng, Zhuolun He, Mengjia Dai, Tinghuan Chen, Bei Yu, “CB-EVO: Contextual Bandit Tuning with Evolutionary Search for Logic Synthesis”, accepted by ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>).
</p>
</li>
<li><p>[J2] Xinyun Zhang, Binwu Zhu, <b>Fangzhou Liu</b>, Jiaxi Jiang, Ziyi Wang, Peng Xu, Hong Xu, Bei Yu, “Pre-Routing Timing Prediction Across Different Technology Nodes”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 44, no. 07, pp. 2697–2710, 2025. (<a href="pdf/J2-TCAD2025-AdaTimer.pdf" target=&ldquo;blank&rdquo;>paper</a>)
</p>
</li>
<li><p>[J1] Siting Liu, Ziyi Wang, <b>Fangzhou Liu</b>, Yibo Lin, Bei Yu, Martin D.F. Wong, “Sign-off Timing Considerations via Concurrent Routing Topology Optimization”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 44, no. 05, pp. 1942–1953, 2025. (<a href="pdf/J1-TCAD2025-TSteiner.pdf" target=&ldquo;blank&rdquo;>paper</a>)

</p>
</li>
</ul>
<h2>Education</h2>
<ul>
<li><p>Ph.D. Computer Science and Engineering, <a href="http://www.cuhk.edu.hk" target=&ldquo;blank&rdquo;>The Chinese University of Hong Kong</a>,
Aug 2023 - present
</p>
</li>
<li><p>B.Eng.  VLSI Design &amp; System Integration, School of Electronic Science and Engineering,
<a href="http://www.nju.edu.cn" target=&ldquo;blank&rdquo;>Nanjing Univeristy</a>, Sep 2019 - June 2023

</p>
</li>
</ul>
<h2>Experience</h2>
<ul>
<li><p>Research Intern, Huawei Hong Kong Research Center, Feb 2024 - Sep 2024
</p>
</li>
<li><p>Research Intern, <a href="https://www.shlab.org.cn" target=&ldquo;blank&rdquo;>Shanghai Artificial Intelligence Laboratory</a>,
Sep 2022 - Jun 2023

</p>
</li>
</ul>
<h2>Teaching </h2>
<ul>
<li><p>CENG3420, 2025-R2, Computer Organization &amp; Design
</p>
</li>
<li><p>CENG3420, 2024-R2, Computer Organization &amp; Design
</p>
</li>
<li><p>CSCI1510, 2023-R2, Computer Principles and C Programming
</p>
</li>
<li><p>CENG2010, 2023-R1, Digital Logic Design Laboratory

</p>
</li>
</ul>
<h2>Awards</h2>
<ul>
<li><p>1st Place Award, Problem C, <a href="https://www.iccad-contest.org/index.html" target=&ldquo;blank&rdquo;>ICCAD contest</a>, 2025
</p>
</li>
<li><p>2nd Place Award, Problem A, <a href="https://www.iccad-contest.org/index.html" target=&ldquo;blank&rdquo;>ICCAD contest</a>, 2024
</p>
</li>
<li><p>Xiakedao EDA2 Challenge Second Prize Winner, <a href="https://xiakedao.eda2.com/competitions/0db06497-7ebe-4123-89f8-537911c1c945/overview" target=&ldquo;blank&rdquo;>ODC computation for clock gating</a>, 2024
</p>
</li>
<li><p>&ldquo;KIRIN Cup&rdquo; and First Place Award, <a href="https://eda.icisc.cn/" target=&ldquo;blank&rdquo;>Integrated Circuit EDA Elite Challenge</a>, 2023
</p>
</li>
<li><p>Postgraduate Scholarship, 	CUHK, 	2023-2027     
</p>
</li>
</ul>
</div>
</body>
</html>
