(name [vhdl template])

(trigger
    (tab vhdl))

(only-in source.vhdl)

(snippet [library ieee ;
	use ieee.std_logic_1164.all ;
	use ieee.numeric_std.all ;

entity %{1="%{TM_FILENAME/(.*?)(\\..+)/$1/}"} is
  port (
	%{0="clock"}
  ) ;
end entity ; -- %{1="%{TM_FILENAME/(.*?)(\\..+)/$1/}"}

architecture %{2="arch"} of %{1="%{TM_FILENAME/(.*?)(\\..+)/$1/}"} is

begin

end architecture ; -- %{2="arch"}])