// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module weight_load_reorg (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_Weight_AWVALID,
        m_axi_Weight_AWREADY,
        m_axi_Weight_AWADDR,
        m_axi_Weight_AWID,
        m_axi_Weight_AWLEN,
        m_axi_Weight_AWSIZE,
        m_axi_Weight_AWBURST,
        m_axi_Weight_AWLOCK,
        m_axi_Weight_AWCACHE,
        m_axi_Weight_AWPROT,
        m_axi_Weight_AWQOS,
        m_axi_Weight_AWREGION,
        m_axi_Weight_AWUSER,
        m_axi_Weight_WVALID,
        m_axi_Weight_WREADY,
        m_axi_Weight_WDATA,
        m_axi_Weight_WSTRB,
        m_axi_Weight_WLAST,
        m_axi_Weight_WID,
        m_axi_Weight_WUSER,
        m_axi_Weight_ARVALID,
        m_axi_Weight_ARREADY,
        m_axi_Weight_ARADDR,
        m_axi_Weight_ARID,
        m_axi_Weight_ARLEN,
        m_axi_Weight_ARSIZE,
        m_axi_Weight_ARBURST,
        m_axi_Weight_ARLOCK,
        m_axi_Weight_ARCACHE,
        m_axi_Weight_ARPROT,
        m_axi_Weight_ARQOS,
        m_axi_Weight_ARREGION,
        m_axi_Weight_ARUSER,
        m_axi_Weight_RVALID,
        m_axi_Weight_RREADY,
        m_axi_Weight_RDATA,
        m_axi_Weight_RLAST,
        m_axi_Weight_RID,
        m_axi_Weight_RUSER,
        m_axi_Weight_RRESP,
        m_axi_Weight_BVALID,
        m_axi_Weight_BREADY,
        m_axi_Weight_BRESP,
        m_axi_Weight_BID,
        m_axi_Weight_BUSER,
        Weight_offset,
        weight_buffer_0_0_address0,
        weight_buffer_0_0_ce0,
        weight_buffer_0_0_we0,
        weight_buffer_0_0_d0,
        weight_buffer_0_1_address0,
        weight_buffer_0_1_ce0,
        weight_buffer_0_1_we0,
        weight_buffer_0_1_d0,
        weight_buffer_1_0_address0,
        weight_buffer_1_0_ce0,
        weight_buffer_1_0_we0,
        weight_buffer_1_0_d0,
        weight_buffer_1_1_address0,
        weight_buffer_1_1_ce0,
        weight_buffer_1_1_we0,
        weight_buffer_1_1_d0,
        weight_buffer_2_0_address0,
        weight_buffer_2_0_ce0,
        weight_buffer_2_0_we0,
        weight_buffer_2_0_d0,
        weight_buffer_2_1_address0,
        weight_buffer_2_1_ce0,
        weight_buffer_2_1_we0,
        weight_buffer_2_1_d0,
        weight_buffer_3_0_address0,
        weight_buffer_3_0_ce0,
        weight_buffer_3_0_we0,
        weight_buffer_3_0_d0,
        weight_buffer_3_1_address0,
        weight_buffer_3_1_ce0,
        weight_buffer_3_1_we0,
        weight_buffer_3_1_d0,
        weight_buffer_4_0_address0,
        weight_buffer_4_0_ce0,
        weight_buffer_4_0_we0,
        weight_buffer_4_0_d0,
        weight_buffer_4_1_address0,
        weight_buffer_4_1_ce0,
        weight_buffer_4_1_we0,
        weight_buffer_4_1_d0,
        weight_buffer_5_0_address0,
        weight_buffer_5_0_ce0,
        weight_buffer_5_0_we0,
        weight_buffer_5_0_d0,
        weight_buffer_5_1_address0,
        weight_buffer_5_1_ce0,
        weight_buffer_5_1_we0,
        weight_buffer_5_1_d0,
        weight_buffer_6_0_address0,
        weight_buffer_6_0_ce0,
        weight_buffer_6_0_we0,
        weight_buffer_6_0_d0,
        weight_buffer_6_1_address0,
        weight_buffer_6_1_ce0,
        weight_buffer_6_1_we0,
        weight_buffer_6_1_d0,
        weight_buffer_7_0_address0,
        weight_buffer_7_0_ce0,
        weight_buffer_7_0_we0,
        weight_buffer_7_0_d0,
        weight_buffer_7_1_address0,
        weight_buffer_7_1_ce0,
        weight_buffer_7_1_we0,
        weight_buffer_7_1_d0,
        weight_buffer_8_0_address0,
        weight_buffer_8_0_ce0,
        weight_buffer_8_0_we0,
        weight_buffer_8_0_d0,
        weight_buffer_8_1_address0,
        weight_buffer_8_1_ce0,
        weight_buffer_8_1_we0,
        weight_buffer_8_1_d0,
        weight_buffer_9_0_address0,
        weight_buffer_9_0_ce0,
        weight_buffer_9_0_we0,
        weight_buffer_9_0_d0,
        weight_buffer_9_1_address0,
        weight_buffer_9_1_ce0,
        weight_buffer_9_1_we0,
        weight_buffer_9_1_d0,
        weight_buffer_10_0_address0,
        weight_buffer_10_0_ce0,
        weight_buffer_10_0_we0,
        weight_buffer_10_0_d0,
        weight_buffer_10_1_address0,
        weight_buffer_10_1_ce0,
        weight_buffer_10_1_we0,
        weight_buffer_10_1_d0,
        weight_buffer_11_0_address0,
        weight_buffer_11_0_ce0,
        weight_buffer_11_0_we0,
        weight_buffer_11_0_d0,
        weight_buffer_11_1_address0,
        weight_buffer_11_1_ce0,
        weight_buffer_11_1_we0,
        weight_buffer_11_1_d0,
        weight_buffer_12_0_address0,
        weight_buffer_12_0_ce0,
        weight_buffer_12_0_we0,
        weight_buffer_12_0_d0,
        weight_buffer_12_1_address0,
        weight_buffer_12_1_ce0,
        weight_buffer_12_1_we0,
        weight_buffer_12_1_d0,
        weight_buffer_13_0_address0,
        weight_buffer_13_0_ce0,
        weight_buffer_13_0_we0,
        weight_buffer_13_0_d0,
        weight_buffer_13_1_address0,
        weight_buffer_13_1_ce0,
        weight_buffer_13_1_we0,
        weight_buffer_13_1_d0,
        weight_buffer_14_0_address0,
        weight_buffer_14_0_ce0,
        weight_buffer_14_0_we0,
        weight_buffer_14_0_d0,
        weight_buffer_14_1_address0,
        weight_buffer_14_1_ce0,
        weight_buffer_14_1_we0,
        weight_buffer_14_1_d0,
        weight_buffer_15_0_address0,
        weight_buffer_15_0_ce0,
        weight_buffer_15_0_we0,
        weight_buffer_15_0_d0,
        weight_buffer_15_1_address0,
        weight_buffer_15_1_ce0,
        weight_buffer_15_1_we0,
        weight_buffer_15_1_d0,
        weight_buffer_16_0_address0,
        weight_buffer_16_0_ce0,
        weight_buffer_16_0_we0,
        weight_buffer_16_0_d0,
        weight_buffer_16_1_address0,
        weight_buffer_16_1_ce0,
        weight_buffer_16_1_we0,
        weight_buffer_16_1_d0,
        weight_buffer_17_0_address0,
        weight_buffer_17_0_ce0,
        weight_buffer_17_0_we0,
        weight_buffer_17_0_d0,
        weight_buffer_17_1_address0,
        weight_buffer_17_1_ce0,
        weight_buffer_17_1_we0,
        weight_buffer_17_1_d0,
        weight_buffer_18_0_address0,
        weight_buffer_18_0_ce0,
        weight_buffer_18_0_we0,
        weight_buffer_18_0_d0,
        weight_buffer_18_1_address0,
        weight_buffer_18_1_ce0,
        weight_buffer_18_1_we0,
        weight_buffer_18_1_d0,
        weight_buffer_19_0_address0,
        weight_buffer_19_0_ce0,
        weight_buffer_19_0_we0,
        weight_buffer_19_0_d0,
        weight_buffer_19_1_address0,
        weight_buffer_19_1_ce0,
        weight_buffer_19_1_we0,
        weight_buffer_19_1_d0,
        weight_buffer_20_0_address0,
        weight_buffer_20_0_ce0,
        weight_buffer_20_0_we0,
        weight_buffer_20_0_d0,
        weight_buffer_20_1_address0,
        weight_buffer_20_1_ce0,
        weight_buffer_20_1_we0,
        weight_buffer_20_1_d0,
        weight_buffer_21_0_address0,
        weight_buffer_21_0_ce0,
        weight_buffer_21_0_we0,
        weight_buffer_21_0_d0,
        weight_buffer_21_1_address0,
        weight_buffer_21_1_ce0,
        weight_buffer_21_1_we0,
        weight_buffer_21_1_d0,
        weight_buffer_22_0_address0,
        weight_buffer_22_0_ce0,
        weight_buffer_22_0_we0,
        weight_buffer_22_0_d0,
        weight_buffer_22_1_address0,
        weight_buffer_22_1_ce0,
        weight_buffer_22_1_we0,
        weight_buffer_22_1_d0,
        weight_buffer_23_0_address0,
        weight_buffer_23_0_ce0,
        weight_buffer_23_0_we0,
        weight_buffer_23_0_d0,
        weight_buffer_23_1_address0,
        weight_buffer_23_1_ce0,
        weight_buffer_23_1_we0,
        weight_buffer_23_1_d0,
        weight_buffer_24_0_address0,
        weight_buffer_24_0_ce0,
        weight_buffer_24_0_we0,
        weight_buffer_24_0_d0,
        weight_buffer_24_1_address0,
        weight_buffer_24_1_ce0,
        weight_buffer_24_1_we0,
        weight_buffer_24_1_d0,
        weight_buffer_25_0_address0,
        weight_buffer_25_0_ce0,
        weight_buffer_25_0_we0,
        weight_buffer_25_0_d0,
        weight_buffer_25_1_address0,
        weight_buffer_25_1_ce0,
        weight_buffer_25_1_we0,
        weight_buffer_25_1_d0,
        weight_buffer_26_0_address0,
        weight_buffer_26_0_ce0,
        weight_buffer_26_0_we0,
        weight_buffer_26_0_d0,
        weight_buffer_26_1_address0,
        weight_buffer_26_1_ce0,
        weight_buffer_26_1_we0,
        weight_buffer_26_1_d0,
        weight_buffer_27_0_address0,
        weight_buffer_27_0_ce0,
        weight_buffer_27_0_we0,
        weight_buffer_27_0_d0,
        weight_buffer_27_1_address0,
        weight_buffer_27_1_ce0,
        weight_buffer_27_1_we0,
        weight_buffer_27_1_d0,
        weight_buffer_28_0_address0,
        weight_buffer_28_0_ce0,
        weight_buffer_28_0_we0,
        weight_buffer_28_0_d0,
        weight_buffer_28_1_address0,
        weight_buffer_28_1_ce0,
        weight_buffer_28_1_we0,
        weight_buffer_28_1_d0,
        weight_buffer_29_0_address0,
        weight_buffer_29_0_ce0,
        weight_buffer_29_0_we0,
        weight_buffer_29_0_d0,
        weight_buffer_29_1_address0,
        weight_buffer_29_1_ce0,
        weight_buffer_29_1_we0,
        weight_buffer_29_1_d0,
        weight_buffer_30_0_address0,
        weight_buffer_30_0_ce0,
        weight_buffer_30_0_we0,
        weight_buffer_30_0_d0,
        weight_buffer_30_1_address0,
        weight_buffer_30_1_ce0,
        weight_buffer_30_1_we0,
        weight_buffer_30_1_d0,
        weight_buffer_31_0_address0,
        weight_buffer_31_0_ce0,
        weight_buffer_31_0_we0,
        weight_buffer_31_0_d0,
        weight_buffer_31_1_address0,
        weight_buffer_31_1_ce0,
        weight_buffer_31_1_we0,
        weight_buffer_31_1_d0,
        weight_buffer_32_0_address0,
        weight_buffer_32_0_ce0,
        weight_buffer_32_0_we0,
        weight_buffer_32_0_d0,
        weight_buffer_32_1_address0,
        weight_buffer_32_1_ce0,
        weight_buffer_32_1_we0,
        weight_buffer_32_1_d0,
        weight_buffer_33_0_address0,
        weight_buffer_33_0_ce0,
        weight_buffer_33_0_we0,
        weight_buffer_33_0_d0,
        weight_buffer_33_1_address0,
        weight_buffer_33_1_ce0,
        weight_buffer_33_1_we0,
        weight_buffer_33_1_d0,
        weight_buffer_34_0_address0,
        weight_buffer_34_0_ce0,
        weight_buffer_34_0_we0,
        weight_buffer_34_0_d0,
        weight_buffer_34_1_address0,
        weight_buffer_34_1_ce0,
        weight_buffer_34_1_we0,
        weight_buffer_34_1_d0,
        weight_buffer_35_0_address0,
        weight_buffer_35_0_ce0,
        weight_buffer_35_0_we0,
        weight_buffer_35_0_d0,
        weight_buffer_35_1_address0,
        weight_buffer_35_1_ce0,
        weight_buffer_35_1_we0,
        weight_buffer_35_1_d0,
        weight_buffer_36_0_address0,
        weight_buffer_36_0_ce0,
        weight_buffer_36_0_we0,
        weight_buffer_36_0_d0,
        weight_buffer_36_1_address0,
        weight_buffer_36_1_ce0,
        weight_buffer_36_1_we0,
        weight_buffer_36_1_d0,
        weight_buffer_37_0_address0,
        weight_buffer_37_0_ce0,
        weight_buffer_37_0_we0,
        weight_buffer_37_0_d0,
        weight_buffer_37_1_address0,
        weight_buffer_37_1_ce0,
        weight_buffer_37_1_we0,
        weight_buffer_37_1_d0,
        weight_buffer_38_0_address0,
        weight_buffer_38_0_ce0,
        weight_buffer_38_0_we0,
        weight_buffer_38_0_d0,
        weight_buffer_38_1_address0,
        weight_buffer_38_1_ce0,
        weight_buffer_38_1_we0,
        weight_buffer_38_1_d0,
        weight_buffer_39_0_address0,
        weight_buffer_39_0_ce0,
        weight_buffer_39_0_we0,
        weight_buffer_39_0_d0,
        weight_buffer_39_1_address0,
        weight_buffer_39_1_ce0,
        weight_buffer_39_1_we0,
        weight_buffer_39_1_d0,
        weight_buffer_40_0_address0,
        weight_buffer_40_0_ce0,
        weight_buffer_40_0_we0,
        weight_buffer_40_0_d0,
        weight_buffer_40_1_address0,
        weight_buffer_40_1_ce0,
        weight_buffer_40_1_we0,
        weight_buffer_40_1_d0,
        weight_buffer_41_0_address0,
        weight_buffer_41_0_ce0,
        weight_buffer_41_0_we0,
        weight_buffer_41_0_d0,
        weight_buffer_41_1_address0,
        weight_buffer_41_1_ce0,
        weight_buffer_41_1_we0,
        weight_buffer_41_1_d0,
        weight_buffer_42_0_address0,
        weight_buffer_42_0_ce0,
        weight_buffer_42_0_we0,
        weight_buffer_42_0_d0,
        weight_buffer_42_1_address0,
        weight_buffer_42_1_ce0,
        weight_buffer_42_1_we0,
        weight_buffer_42_1_d0,
        weight_buffer_43_0_address0,
        weight_buffer_43_0_ce0,
        weight_buffer_43_0_we0,
        weight_buffer_43_0_d0,
        weight_buffer_43_1_address0,
        weight_buffer_43_1_ce0,
        weight_buffer_43_1_we0,
        weight_buffer_43_1_d0,
        weight_buffer_44_0_address0,
        weight_buffer_44_0_ce0,
        weight_buffer_44_0_we0,
        weight_buffer_44_0_d0,
        weight_buffer_44_1_address0,
        weight_buffer_44_1_ce0,
        weight_buffer_44_1_we0,
        weight_buffer_44_1_d0,
        weight_buffer_45_0_address0,
        weight_buffer_45_0_ce0,
        weight_buffer_45_0_we0,
        weight_buffer_45_0_d0,
        weight_buffer_45_1_address0,
        weight_buffer_45_1_ce0,
        weight_buffer_45_1_we0,
        weight_buffer_45_1_d0,
        weight_buffer_46_0_address0,
        weight_buffer_46_0_ce0,
        weight_buffer_46_0_we0,
        weight_buffer_46_0_d0,
        weight_buffer_46_1_address0,
        weight_buffer_46_1_ce0,
        weight_buffer_46_1_we0,
        weight_buffer_46_1_d0,
        weight_buffer_47_0_address0,
        weight_buffer_47_0_ce0,
        weight_buffer_47_0_we0,
        weight_buffer_47_0_d0,
        weight_buffer_47_1_address0,
        weight_buffer_47_1_ce0,
        weight_buffer_47_1_we0,
        weight_buffer_47_1_d0,
        weight_buffer_48_0_address0,
        weight_buffer_48_0_ce0,
        weight_buffer_48_0_we0,
        weight_buffer_48_0_d0,
        weight_buffer_48_1_address0,
        weight_buffer_48_1_ce0,
        weight_buffer_48_1_we0,
        weight_buffer_48_1_d0,
        weight_buffer_49_0_address0,
        weight_buffer_49_0_ce0,
        weight_buffer_49_0_we0,
        weight_buffer_49_0_d0,
        weight_buffer_49_1_address0,
        weight_buffer_49_1_ce0,
        weight_buffer_49_1_we0,
        weight_buffer_49_1_d0,
        weight_buffer_50_0_address0,
        weight_buffer_50_0_ce0,
        weight_buffer_50_0_we0,
        weight_buffer_50_0_d0,
        weight_buffer_50_1_address0,
        weight_buffer_50_1_ce0,
        weight_buffer_50_1_we0,
        weight_buffer_50_1_d0,
        weight_buffer_51_0_address0,
        weight_buffer_51_0_ce0,
        weight_buffer_51_0_we0,
        weight_buffer_51_0_d0,
        weight_buffer_51_1_address0,
        weight_buffer_51_1_ce0,
        weight_buffer_51_1_we0,
        weight_buffer_51_1_d0,
        weight_buffer_52_0_address0,
        weight_buffer_52_0_ce0,
        weight_buffer_52_0_we0,
        weight_buffer_52_0_d0,
        weight_buffer_52_1_address0,
        weight_buffer_52_1_ce0,
        weight_buffer_52_1_we0,
        weight_buffer_52_1_d0,
        weight_buffer_53_0_address0,
        weight_buffer_53_0_ce0,
        weight_buffer_53_0_we0,
        weight_buffer_53_0_d0,
        weight_buffer_53_1_address0,
        weight_buffer_53_1_ce0,
        weight_buffer_53_1_we0,
        weight_buffer_53_1_d0,
        weight_buffer_54_0_address0,
        weight_buffer_54_0_ce0,
        weight_buffer_54_0_we0,
        weight_buffer_54_0_d0,
        weight_buffer_54_1_address0,
        weight_buffer_54_1_ce0,
        weight_buffer_54_1_we0,
        weight_buffer_54_1_d0,
        weight_buffer_55_0_address0,
        weight_buffer_55_0_ce0,
        weight_buffer_55_0_we0,
        weight_buffer_55_0_d0,
        weight_buffer_55_1_address0,
        weight_buffer_55_1_ce0,
        weight_buffer_55_1_we0,
        weight_buffer_55_1_d0,
        weight_buffer_56_0_address0,
        weight_buffer_56_0_ce0,
        weight_buffer_56_0_we0,
        weight_buffer_56_0_d0,
        weight_buffer_56_1_address0,
        weight_buffer_56_1_ce0,
        weight_buffer_56_1_we0,
        weight_buffer_56_1_d0,
        weight_buffer_57_0_address0,
        weight_buffer_57_0_ce0,
        weight_buffer_57_0_we0,
        weight_buffer_57_0_d0,
        weight_buffer_57_1_address0,
        weight_buffer_57_1_ce0,
        weight_buffer_57_1_we0,
        weight_buffer_57_1_d0,
        weight_buffer_58_0_address0,
        weight_buffer_58_0_ce0,
        weight_buffer_58_0_we0,
        weight_buffer_58_0_d0,
        weight_buffer_58_1_address0,
        weight_buffer_58_1_ce0,
        weight_buffer_58_1_we0,
        weight_buffer_58_1_d0,
        weight_buffer_59_0_address0,
        weight_buffer_59_0_ce0,
        weight_buffer_59_0_we0,
        weight_buffer_59_0_d0,
        weight_buffer_59_1_address0,
        weight_buffer_59_1_ce0,
        weight_buffer_59_1_we0,
        weight_buffer_59_1_d0,
        m,
        n,
        KxK,
        Ksize,
        TM_MIN,
        TN_MIN,
        enable
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_pp0_stage0 = 14'd512;
parameter    ap_ST_fsm_state13 = 14'd1024;
parameter    ap_ST_fsm_state14 = 14'd2048;
parameter    ap_ST_fsm_pp1_stage0 = 14'd4096;
parameter    ap_ST_fsm_state18 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_Weight_AWVALID;
input   m_axi_Weight_AWREADY;
output  [31:0] m_axi_Weight_AWADDR;
output  [0:0] m_axi_Weight_AWID;
output  [31:0] m_axi_Weight_AWLEN;
output  [2:0] m_axi_Weight_AWSIZE;
output  [1:0] m_axi_Weight_AWBURST;
output  [1:0] m_axi_Weight_AWLOCK;
output  [3:0] m_axi_Weight_AWCACHE;
output  [2:0] m_axi_Weight_AWPROT;
output  [3:0] m_axi_Weight_AWQOS;
output  [3:0] m_axi_Weight_AWREGION;
output  [0:0] m_axi_Weight_AWUSER;
output   m_axi_Weight_WVALID;
input   m_axi_Weight_WREADY;
output  [31:0] m_axi_Weight_WDATA;
output  [3:0] m_axi_Weight_WSTRB;
output   m_axi_Weight_WLAST;
output  [0:0] m_axi_Weight_WID;
output  [0:0] m_axi_Weight_WUSER;
output   m_axi_Weight_ARVALID;
input   m_axi_Weight_ARREADY;
output  [31:0] m_axi_Weight_ARADDR;
output  [0:0] m_axi_Weight_ARID;
output  [31:0] m_axi_Weight_ARLEN;
output  [2:0] m_axi_Weight_ARSIZE;
output  [1:0] m_axi_Weight_ARBURST;
output  [1:0] m_axi_Weight_ARLOCK;
output  [3:0] m_axi_Weight_ARCACHE;
output  [2:0] m_axi_Weight_ARPROT;
output  [3:0] m_axi_Weight_ARQOS;
output  [3:0] m_axi_Weight_ARREGION;
output  [0:0] m_axi_Weight_ARUSER;
input   m_axi_Weight_RVALID;
output   m_axi_Weight_RREADY;
input  [31:0] m_axi_Weight_RDATA;
input   m_axi_Weight_RLAST;
input  [0:0] m_axi_Weight_RID;
input  [0:0] m_axi_Weight_RUSER;
input  [1:0] m_axi_Weight_RRESP;
input   m_axi_Weight_BVALID;
output   m_axi_Weight_BREADY;
input  [1:0] m_axi_Weight_BRESP;
input  [0:0] m_axi_Weight_BID;
input  [0:0] m_axi_Weight_BUSER;
input  [29:0] Weight_offset;
output  [3:0] weight_buffer_0_0_address0;
output   weight_buffer_0_0_ce0;
output   weight_buffer_0_0_we0;
output  [15:0] weight_buffer_0_0_d0;
output  [3:0] weight_buffer_0_1_address0;
output   weight_buffer_0_1_ce0;
output   weight_buffer_0_1_we0;
output  [15:0] weight_buffer_0_1_d0;
output  [3:0] weight_buffer_1_0_address0;
output   weight_buffer_1_0_ce0;
output   weight_buffer_1_0_we0;
output  [15:0] weight_buffer_1_0_d0;
output  [3:0] weight_buffer_1_1_address0;
output   weight_buffer_1_1_ce0;
output   weight_buffer_1_1_we0;
output  [15:0] weight_buffer_1_1_d0;
output  [3:0] weight_buffer_2_0_address0;
output   weight_buffer_2_0_ce0;
output   weight_buffer_2_0_we0;
output  [15:0] weight_buffer_2_0_d0;
output  [3:0] weight_buffer_2_1_address0;
output   weight_buffer_2_1_ce0;
output   weight_buffer_2_1_we0;
output  [15:0] weight_buffer_2_1_d0;
output  [3:0] weight_buffer_3_0_address0;
output   weight_buffer_3_0_ce0;
output   weight_buffer_3_0_we0;
output  [15:0] weight_buffer_3_0_d0;
output  [3:0] weight_buffer_3_1_address0;
output   weight_buffer_3_1_ce0;
output   weight_buffer_3_1_we0;
output  [15:0] weight_buffer_3_1_d0;
output  [3:0] weight_buffer_4_0_address0;
output   weight_buffer_4_0_ce0;
output   weight_buffer_4_0_we0;
output  [15:0] weight_buffer_4_0_d0;
output  [3:0] weight_buffer_4_1_address0;
output   weight_buffer_4_1_ce0;
output   weight_buffer_4_1_we0;
output  [15:0] weight_buffer_4_1_d0;
output  [3:0] weight_buffer_5_0_address0;
output   weight_buffer_5_0_ce0;
output   weight_buffer_5_0_we0;
output  [15:0] weight_buffer_5_0_d0;
output  [3:0] weight_buffer_5_1_address0;
output   weight_buffer_5_1_ce0;
output   weight_buffer_5_1_we0;
output  [15:0] weight_buffer_5_1_d0;
output  [3:0] weight_buffer_6_0_address0;
output   weight_buffer_6_0_ce0;
output   weight_buffer_6_0_we0;
output  [15:0] weight_buffer_6_0_d0;
output  [3:0] weight_buffer_6_1_address0;
output   weight_buffer_6_1_ce0;
output   weight_buffer_6_1_we0;
output  [15:0] weight_buffer_6_1_d0;
output  [3:0] weight_buffer_7_0_address0;
output   weight_buffer_7_0_ce0;
output   weight_buffer_7_0_we0;
output  [15:0] weight_buffer_7_0_d0;
output  [3:0] weight_buffer_7_1_address0;
output   weight_buffer_7_1_ce0;
output   weight_buffer_7_1_we0;
output  [15:0] weight_buffer_7_1_d0;
output  [3:0] weight_buffer_8_0_address0;
output   weight_buffer_8_0_ce0;
output   weight_buffer_8_0_we0;
output  [15:0] weight_buffer_8_0_d0;
output  [3:0] weight_buffer_8_1_address0;
output   weight_buffer_8_1_ce0;
output   weight_buffer_8_1_we0;
output  [15:0] weight_buffer_8_1_d0;
output  [3:0] weight_buffer_9_0_address0;
output   weight_buffer_9_0_ce0;
output   weight_buffer_9_0_we0;
output  [15:0] weight_buffer_9_0_d0;
output  [3:0] weight_buffer_9_1_address0;
output   weight_buffer_9_1_ce0;
output   weight_buffer_9_1_we0;
output  [15:0] weight_buffer_9_1_d0;
output  [3:0] weight_buffer_10_0_address0;
output   weight_buffer_10_0_ce0;
output   weight_buffer_10_0_we0;
output  [15:0] weight_buffer_10_0_d0;
output  [3:0] weight_buffer_10_1_address0;
output   weight_buffer_10_1_ce0;
output   weight_buffer_10_1_we0;
output  [15:0] weight_buffer_10_1_d0;
output  [3:0] weight_buffer_11_0_address0;
output   weight_buffer_11_0_ce0;
output   weight_buffer_11_0_we0;
output  [15:0] weight_buffer_11_0_d0;
output  [3:0] weight_buffer_11_1_address0;
output   weight_buffer_11_1_ce0;
output   weight_buffer_11_1_we0;
output  [15:0] weight_buffer_11_1_d0;
output  [3:0] weight_buffer_12_0_address0;
output   weight_buffer_12_0_ce0;
output   weight_buffer_12_0_we0;
output  [15:0] weight_buffer_12_0_d0;
output  [3:0] weight_buffer_12_1_address0;
output   weight_buffer_12_1_ce0;
output   weight_buffer_12_1_we0;
output  [15:0] weight_buffer_12_1_d0;
output  [3:0] weight_buffer_13_0_address0;
output   weight_buffer_13_0_ce0;
output   weight_buffer_13_0_we0;
output  [15:0] weight_buffer_13_0_d0;
output  [3:0] weight_buffer_13_1_address0;
output   weight_buffer_13_1_ce0;
output   weight_buffer_13_1_we0;
output  [15:0] weight_buffer_13_1_d0;
output  [3:0] weight_buffer_14_0_address0;
output   weight_buffer_14_0_ce0;
output   weight_buffer_14_0_we0;
output  [15:0] weight_buffer_14_0_d0;
output  [3:0] weight_buffer_14_1_address0;
output   weight_buffer_14_1_ce0;
output   weight_buffer_14_1_we0;
output  [15:0] weight_buffer_14_1_d0;
output  [3:0] weight_buffer_15_0_address0;
output   weight_buffer_15_0_ce0;
output   weight_buffer_15_0_we0;
output  [15:0] weight_buffer_15_0_d0;
output  [3:0] weight_buffer_15_1_address0;
output   weight_buffer_15_1_ce0;
output   weight_buffer_15_1_we0;
output  [15:0] weight_buffer_15_1_d0;
output  [3:0] weight_buffer_16_0_address0;
output   weight_buffer_16_0_ce0;
output   weight_buffer_16_0_we0;
output  [15:0] weight_buffer_16_0_d0;
output  [3:0] weight_buffer_16_1_address0;
output   weight_buffer_16_1_ce0;
output   weight_buffer_16_1_we0;
output  [15:0] weight_buffer_16_1_d0;
output  [3:0] weight_buffer_17_0_address0;
output   weight_buffer_17_0_ce0;
output   weight_buffer_17_0_we0;
output  [15:0] weight_buffer_17_0_d0;
output  [3:0] weight_buffer_17_1_address0;
output   weight_buffer_17_1_ce0;
output   weight_buffer_17_1_we0;
output  [15:0] weight_buffer_17_1_d0;
output  [3:0] weight_buffer_18_0_address0;
output   weight_buffer_18_0_ce0;
output   weight_buffer_18_0_we0;
output  [15:0] weight_buffer_18_0_d0;
output  [3:0] weight_buffer_18_1_address0;
output   weight_buffer_18_1_ce0;
output   weight_buffer_18_1_we0;
output  [15:0] weight_buffer_18_1_d0;
output  [3:0] weight_buffer_19_0_address0;
output   weight_buffer_19_0_ce0;
output   weight_buffer_19_0_we0;
output  [15:0] weight_buffer_19_0_d0;
output  [3:0] weight_buffer_19_1_address0;
output   weight_buffer_19_1_ce0;
output   weight_buffer_19_1_we0;
output  [15:0] weight_buffer_19_1_d0;
output  [3:0] weight_buffer_20_0_address0;
output   weight_buffer_20_0_ce0;
output   weight_buffer_20_0_we0;
output  [15:0] weight_buffer_20_0_d0;
output  [3:0] weight_buffer_20_1_address0;
output   weight_buffer_20_1_ce0;
output   weight_buffer_20_1_we0;
output  [15:0] weight_buffer_20_1_d0;
output  [3:0] weight_buffer_21_0_address0;
output   weight_buffer_21_0_ce0;
output   weight_buffer_21_0_we0;
output  [15:0] weight_buffer_21_0_d0;
output  [3:0] weight_buffer_21_1_address0;
output   weight_buffer_21_1_ce0;
output   weight_buffer_21_1_we0;
output  [15:0] weight_buffer_21_1_d0;
output  [3:0] weight_buffer_22_0_address0;
output   weight_buffer_22_0_ce0;
output   weight_buffer_22_0_we0;
output  [15:0] weight_buffer_22_0_d0;
output  [3:0] weight_buffer_22_1_address0;
output   weight_buffer_22_1_ce0;
output   weight_buffer_22_1_we0;
output  [15:0] weight_buffer_22_1_d0;
output  [3:0] weight_buffer_23_0_address0;
output   weight_buffer_23_0_ce0;
output   weight_buffer_23_0_we0;
output  [15:0] weight_buffer_23_0_d0;
output  [3:0] weight_buffer_23_1_address0;
output   weight_buffer_23_1_ce0;
output   weight_buffer_23_1_we0;
output  [15:0] weight_buffer_23_1_d0;
output  [3:0] weight_buffer_24_0_address0;
output   weight_buffer_24_0_ce0;
output   weight_buffer_24_0_we0;
output  [15:0] weight_buffer_24_0_d0;
output  [3:0] weight_buffer_24_1_address0;
output   weight_buffer_24_1_ce0;
output   weight_buffer_24_1_we0;
output  [15:0] weight_buffer_24_1_d0;
output  [3:0] weight_buffer_25_0_address0;
output   weight_buffer_25_0_ce0;
output   weight_buffer_25_0_we0;
output  [15:0] weight_buffer_25_0_d0;
output  [3:0] weight_buffer_25_1_address0;
output   weight_buffer_25_1_ce0;
output   weight_buffer_25_1_we0;
output  [15:0] weight_buffer_25_1_d0;
output  [3:0] weight_buffer_26_0_address0;
output   weight_buffer_26_0_ce0;
output   weight_buffer_26_0_we0;
output  [15:0] weight_buffer_26_0_d0;
output  [3:0] weight_buffer_26_1_address0;
output   weight_buffer_26_1_ce0;
output   weight_buffer_26_1_we0;
output  [15:0] weight_buffer_26_1_d0;
output  [3:0] weight_buffer_27_0_address0;
output   weight_buffer_27_0_ce0;
output   weight_buffer_27_0_we0;
output  [15:0] weight_buffer_27_0_d0;
output  [3:0] weight_buffer_27_1_address0;
output   weight_buffer_27_1_ce0;
output   weight_buffer_27_1_we0;
output  [15:0] weight_buffer_27_1_d0;
output  [3:0] weight_buffer_28_0_address0;
output   weight_buffer_28_0_ce0;
output   weight_buffer_28_0_we0;
output  [15:0] weight_buffer_28_0_d0;
output  [3:0] weight_buffer_28_1_address0;
output   weight_buffer_28_1_ce0;
output   weight_buffer_28_1_we0;
output  [15:0] weight_buffer_28_1_d0;
output  [3:0] weight_buffer_29_0_address0;
output   weight_buffer_29_0_ce0;
output   weight_buffer_29_0_we0;
output  [15:0] weight_buffer_29_0_d0;
output  [3:0] weight_buffer_29_1_address0;
output   weight_buffer_29_1_ce0;
output   weight_buffer_29_1_we0;
output  [15:0] weight_buffer_29_1_d0;
output  [3:0] weight_buffer_30_0_address0;
output   weight_buffer_30_0_ce0;
output   weight_buffer_30_0_we0;
output  [15:0] weight_buffer_30_0_d0;
output  [3:0] weight_buffer_30_1_address0;
output   weight_buffer_30_1_ce0;
output   weight_buffer_30_1_we0;
output  [15:0] weight_buffer_30_1_d0;
output  [3:0] weight_buffer_31_0_address0;
output   weight_buffer_31_0_ce0;
output   weight_buffer_31_0_we0;
output  [15:0] weight_buffer_31_0_d0;
output  [3:0] weight_buffer_31_1_address0;
output   weight_buffer_31_1_ce0;
output   weight_buffer_31_1_we0;
output  [15:0] weight_buffer_31_1_d0;
output  [3:0] weight_buffer_32_0_address0;
output   weight_buffer_32_0_ce0;
output   weight_buffer_32_0_we0;
output  [15:0] weight_buffer_32_0_d0;
output  [3:0] weight_buffer_32_1_address0;
output   weight_buffer_32_1_ce0;
output   weight_buffer_32_1_we0;
output  [15:0] weight_buffer_32_1_d0;
output  [3:0] weight_buffer_33_0_address0;
output   weight_buffer_33_0_ce0;
output   weight_buffer_33_0_we0;
output  [15:0] weight_buffer_33_0_d0;
output  [3:0] weight_buffer_33_1_address0;
output   weight_buffer_33_1_ce0;
output   weight_buffer_33_1_we0;
output  [15:0] weight_buffer_33_1_d0;
output  [3:0] weight_buffer_34_0_address0;
output   weight_buffer_34_0_ce0;
output   weight_buffer_34_0_we0;
output  [15:0] weight_buffer_34_0_d0;
output  [3:0] weight_buffer_34_1_address0;
output   weight_buffer_34_1_ce0;
output   weight_buffer_34_1_we0;
output  [15:0] weight_buffer_34_1_d0;
output  [3:0] weight_buffer_35_0_address0;
output   weight_buffer_35_0_ce0;
output   weight_buffer_35_0_we0;
output  [15:0] weight_buffer_35_0_d0;
output  [3:0] weight_buffer_35_1_address0;
output   weight_buffer_35_1_ce0;
output   weight_buffer_35_1_we0;
output  [15:0] weight_buffer_35_1_d0;
output  [3:0] weight_buffer_36_0_address0;
output   weight_buffer_36_0_ce0;
output   weight_buffer_36_0_we0;
output  [15:0] weight_buffer_36_0_d0;
output  [3:0] weight_buffer_36_1_address0;
output   weight_buffer_36_1_ce0;
output   weight_buffer_36_1_we0;
output  [15:0] weight_buffer_36_1_d0;
output  [3:0] weight_buffer_37_0_address0;
output   weight_buffer_37_0_ce0;
output   weight_buffer_37_0_we0;
output  [15:0] weight_buffer_37_0_d0;
output  [3:0] weight_buffer_37_1_address0;
output   weight_buffer_37_1_ce0;
output   weight_buffer_37_1_we0;
output  [15:0] weight_buffer_37_1_d0;
output  [3:0] weight_buffer_38_0_address0;
output   weight_buffer_38_0_ce0;
output   weight_buffer_38_0_we0;
output  [15:0] weight_buffer_38_0_d0;
output  [3:0] weight_buffer_38_1_address0;
output   weight_buffer_38_1_ce0;
output   weight_buffer_38_1_we0;
output  [15:0] weight_buffer_38_1_d0;
output  [3:0] weight_buffer_39_0_address0;
output   weight_buffer_39_0_ce0;
output   weight_buffer_39_0_we0;
output  [15:0] weight_buffer_39_0_d0;
output  [3:0] weight_buffer_39_1_address0;
output   weight_buffer_39_1_ce0;
output   weight_buffer_39_1_we0;
output  [15:0] weight_buffer_39_1_d0;
output  [3:0] weight_buffer_40_0_address0;
output   weight_buffer_40_0_ce0;
output   weight_buffer_40_0_we0;
output  [15:0] weight_buffer_40_0_d0;
output  [3:0] weight_buffer_40_1_address0;
output   weight_buffer_40_1_ce0;
output   weight_buffer_40_1_we0;
output  [15:0] weight_buffer_40_1_d0;
output  [3:0] weight_buffer_41_0_address0;
output   weight_buffer_41_0_ce0;
output   weight_buffer_41_0_we0;
output  [15:0] weight_buffer_41_0_d0;
output  [3:0] weight_buffer_41_1_address0;
output   weight_buffer_41_1_ce0;
output   weight_buffer_41_1_we0;
output  [15:0] weight_buffer_41_1_d0;
output  [3:0] weight_buffer_42_0_address0;
output   weight_buffer_42_0_ce0;
output   weight_buffer_42_0_we0;
output  [15:0] weight_buffer_42_0_d0;
output  [3:0] weight_buffer_42_1_address0;
output   weight_buffer_42_1_ce0;
output   weight_buffer_42_1_we0;
output  [15:0] weight_buffer_42_1_d0;
output  [3:0] weight_buffer_43_0_address0;
output   weight_buffer_43_0_ce0;
output   weight_buffer_43_0_we0;
output  [15:0] weight_buffer_43_0_d0;
output  [3:0] weight_buffer_43_1_address0;
output   weight_buffer_43_1_ce0;
output   weight_buffer_43_1_we0;
output  [15:0] weight_buffer_43_1_d0;
output  [3:0] weight_buffer_44_0_address0;
output   weight_buffer_44_0_ce0;
output   weight_buffer_44_0_we0;
output  [15:0] weight_buffer_44_0_d0;
output  [3:0] weight_buffer_44_1_address0;
output   weight_buffer_44_1_ce0;
output   weight_buffer_44_1_we0;
output  [15:0] weight_buffer_44_1_d0;
output  [3:0] weight_buffer_45_0_address0;
output   weight_buffer_45_0_ce0;
output   weight_buffer_45_0_we0;
output  [15:0] weight_buffer_45_0_d0;
output  [3:0] weight_buffer_45_1_address0;
output   weight_buffer_45_1_ce0;
output   weight_buffer_45_1_we0;
output  [15:0] weight_buffer_45_1_d0;
output  [3:0] weight_buffer_46_0_address0;
output   weight_buffer_46_0_ce0;
output   weight_buffer_46_0_we0;
output  [15:0] weight_buffer_46_0_d0;
output  [3:0] weight_buffer_46_1_address0;
output   weight_buffer_46_1_ce0;
output   weight_buffer_46_1_we0;
output  [15:0] weight_buffer_46_1_d0;
output  [3:0] weight_buffer_47_0_address0;
output   weight_buffer_47_0_ce0;
output   weight_buffer_47_0_we0;
output  [15:0] weight_buffer_47_0_d0;
output  [3:0] weight_buffer_47_1_address0;
output   weight_buffer_47_1_ce0;
output   weight_buffer_47_1_we0;
output  [15:0] weight_buffer_47_1_d0;
output  [3:0] weight_buffer_48_0_address0;
output   weight_buffer_48_0_ce0;
output   weight_buffer_48_0_we0;
output  [15:0] weight_buffer_48_0_d0;
output  [3:0] weight_buffer_48_1_address0;
output   weight_buffer_48_1_ce0;
output   weight_buffer_48_1_we0;
output  [15:0] weight_buffer_48_1_d0;
output  [3:0] weight_buffer_49_0_address0;
output   weight_buffer_49_0_ce0;
output   weight_buffer_49_0_we0;
output  [15:0] weight_buffer_49_0_d0;
output  [3:0] weight_buffer_49_1_address0;
output   weight_buffer_49_1_ce0;
output   weight_buffer_49_1_we0;
output  [15:0] weight_buffer_49_1_d0;
output  [3:0] weight_buffer_50_0_address0;
output   weight_buffer_50_0_ce0;
output   weight_buffer_50_0_we0;
output  [15:0] weight_buffer_50_0_d0;
output  [3:0] weight_buffer_50_1_address0;
output   weight_buffer_50_1_ce0;
output   weight_buffer_50_1_we0;
output  [15:0] weight_buffer_50_1_d0;
output  [3:0] weight_buffer_51_0_address0;
output   weight_buffer_51_0_ce0;
output   weight_buffer_51_0_we0;
output  [15:0] weight_buffer_51_0_d0;
output  [3:0] weight_buffer_51_1_address0;
output   weight_buffer_51_1_ce0;
output   weight_buffer_51_1_we0;
output  [15:0] weight_buffer_51_1_d0;
output  [3:0] weight_buffer_52_0_address0;
output   weight_buffer_52_0_ce0;
output   weight_buffer_52_0_we0;
output  [15:0] weight_buffer_52_0_d0;
output  [3:0] weight_buffer_52_1_address0;
output   weight_buffer_52_1_ce0;
output   weight_buffer_52_1_we0;
output  [15:0] weight_buffer_52_1_d0;
output  [3:0] weight_buffer_53_0_address0;
output   weight_buffer_53_0_ce0;
output   weight_buffer_53_0_we0;
output  [15:0] weight_buffer_53_0_d0;
output  [3:0] weight_buffer_53_1_address0;
output   weight_buffer_53_1_ce0;
output   weight_buffer_53_1_we0;
output  [15:0] weight_buffer_53_1_d0;
output  [3:0] weight_buffer_54_0_address0;
output   weight_buffer_54_0_ce0;
output   weight_buffer_54_0_we0;
output  [15:0] weight_buffer_54_0_d0;
output  [3:0] weight_buffer_54_1_address0;
output   weight_buffer_54_1_ce0;
output   weight_buffer_54_1_we0;
output  [15:0] weight_buffer_54_1_d0;
output  [3:0] weight_buffer_55_0_address0;
output   weight_buffer_55_0_ce0;
output   weight_buffer_55_0_we0;
output  [15:0] weight_buffer_55_0_d0;
output  [3:0] weight_buffer_55_1_address0;
output   weight_buffer_55_1_ce0;
output   weight_buffer_55_1_we0;
output  [15:0] weight_buffer_55_1_d0;
output  [3:0] weight_buffer_56_0_address0;
output   weight_buffer_56_0_ce0;
output   weight_buffer_56_0_we0;
output  [15:0] weight_buffer_56_0_d0;
output  [3:0] weight_buffer_56_1_address0;
output   weight_buffer_56_1_ce0;
output   weight_buffer_56_1_we0;
output  [15:0] weight_buffer_56_1_d0;
output  [3:0] weight_buffer_57_0_address0;
output   weight_buffer_57_0_ce0;
output   weight_buffer_57_0_we0;
output  [15:0] weight_buffer_57_0_d0;
output  [3:0] weight_buffer_57_1_address0;
output   weight_buffer_57_1_ce0;
output   weight_buffer_57_1_we0;
output  [15:0] weight_buffer_57_1_d0;
output  [3:0] weight_buffer_58_0_address0;
output   weight_buffer_58_0_ce0;
output   weight_buffer_58_0_we0;
output  [15:0] weight_buffer_58_0_d0;
output  [3:0] weight_buffer_58_1_address0;
output   weight_buffer_58_1_ce0;
output   weight_buffer_58_1_we0;
output  [15:0] weight_buffer_58_1_d0;
output  [3:0] weight_buffer_59_0_address0;
output   weight_buffer_59_0_ce0;
output   weight_buffer_59_0_we0;
output  [15:0] weight_buffer_59_0_d0;
output  [3:0] weight_buffer_59_1_address0;
output   weight_buffer_59_1_ce0;
output   weight_buffer_59_1_we0;
output  [15:0] weight_buffer_59_1_d0;
input  [31:0] m;
input  [31:0] n;
input  [7:0] KxK;
input  [7:0] Ksize;
input  [7:0] TM_MIN;
input  [7:0] TN_MIN;
input   enable;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_Weight_ARVALID;
reg m_axi_Weight_RREADY;
reg weight_buffer_0_0_ce0;
reg weight_buffer_0_0_we0;
reg[15:0] weight_buffer_0_0_d0;
reg weight_buffer_0_1_ce0;
reg weight_buffer_0_1_we0;
reg[15:0] weight_buffer_0_1_d0;
reg weight_buffer_1_0_ce0;
reg weight_buffer_1_0_we0;
reg[15:0] weight_buffer_1_0_d0;
reg weight_buffer_1_1_ce0;
reg weight_buffer_1_1_we0;
reg[15:0] weight_buffer_1_1_d0;
reg weight_buffer_2_0_ce0;
reg weight_buffer_2_0_we0;
reg[15:0] weight_buffer_2_0_d0;
reg weight_buffer_2_1_ce0;
reg weight_buffer_2_1_we0;
reg[15:0] weight_buffer_2_1_d0;
reg weight_buffer_3_0_ce0;
reg weight_buffer_3_0_we0;
reg[15:0] weight_buffer_3_0_d0;
reg weight_buffer_3_1_ce0;
reg weight_buffer_3_1_we0;
reg[15:0] weight_buffer_3_1_d0;
reg weight_buffer_4_0_ce0;
reg weight_buffer_4_0_we0;
reg[15:0] weight_buffer_4_0_d0;
reg weight_buffer_4_1_ce0;
reg weight_buffer_4_1_we0;
reg[15:0] weight_buffer_4_1_d0;
reg weight_buffer_5_0_ce0;
reg weight_buffer_5_0_we0;
reg[15:0] weight_buffer_5_0_d0;
reg weight_buffer_5_1_ce0;
reg weight_buffer_5_1_we0;
reg[15:0] weight_buffer_5_1_d0;
reg weight_buffer_6_0_ce0;
reg weight_buffer_6_0_we0;
reg[15:0] weight_buffer_6_0_d0;
reg weight_buffer_6_1_ce0;
reg weight_buffer_6_1_we0;
reg[15:0] weight_buffer_6_1_d0;
reg weight_buffer_7_0_ce0;
reg weight_buffer_7_0_we0;
reg[15:0] weight_buffer_7_0_d0;
reg weight_buffer_7_1_ce0;
reg weight_buffer_7_1_we0;
reg[15:0] weight_buffer_7_1_d0;
reg weight_buffer_8_0_ce0;
reg weight_buffer_8_0_we0;
reg[15:0] weight_buffer_8_0_d0;
reg weight_buffer_8_1_ce0;
reg weight_buffer_8_1_we0;
reg[15:0] weight_buffer_8_1_d0;
reg weight_buffer_9_0_ce0;
reg weight_buffer_9_0_we0;
reg[15:0] weight_buffer_9_0_d0;
reg weight_buffer_9_1_ce0;
reg weight_buffer_9_1_we0;
reg[15:0] weight_buffer_9_1_d0;
reg weight_buffer_10_0_ce0;
reg weight_buffer_10_0_we0;
reg[15:0] weight_buffer_10_0_d0;
reg weight_buffer_10_1_ce0;
reg weight_buffer_10_1_we0;
reg[15:0] weight_buffer_10_1_d0;
reg weight_buffer_11_0_ce0;
reg weight_buffer_11_0_we0;
reg[15:0] weight_buffer_11_0_d0;
reg weight_buffer_11_1_ce0;
reg weight_buffer_11_1_we0;
reg[15:0] weight_buffer_11_1_d0;
reg weight_buffer_12_0_ce0;
reg weight_buffer_12_0_we0;
reg[15:0] weight_buffer_12_0_d0;
reg weight_buffer_12_1_ce0;
reg weight_buffer_12_1_we0;
reg[15:0] weight_buffer_12_1_d0;
reg weight_buffer_13_0_ce0;
reg weight_buffer_13_0_we0;
reg[15:0] weight_buffer_13_0_d0;
reg weight_buffer_13_1_ce0;
reg weight_buffer_13_1_we0;
reg[15:0] weight_buffer_13_1_d0;
reg weight_buffer_14_0_ce0;
reg weight_buffer_14_0_we0;
reg[15:0] weight_buffer_14_0_d0;
reg weight_buffer_14_1_ce0;
reg weight_buffer_14_1_we0;
reg[15:0] weight_buffer_14_1_d0;
reg weight_buffer_15_0_ce0;
reg weight_buffer_15_0_we0;
reg[15:0] weight_buffer_15_0_d0;
reg weight_buffer_15_1_ce0;
reg weight_buffer_15_1_we0;
reg[15:0] weight_buffer_15_1_d0;
reg weight_buffer_16_0_ce0;
reg weight_buffer_16_0_we0;
reg[15:0] weight_buffer_16_0_d0;
reg weight_buffer_16_1_ce0;
reg weight_buffer_16_1_we0;
reg[15:0] weight_buffer_16_1_d0;
reg weight_buffer_17_0_ce0;
reg weight_buffer_17_0_we0;
reg[15:0] weight_buffer_17_0_d0;
reg weight_buffer_17_1_ce0;
reg weight_buffer_17_1_we0;
reg[15:0] weight_buffer_17_1_d0;
reg weight_buffer_18_0_ce0;
reg weight_buffer_18_0_we0;
reg[15:0] weight_buffer_18_0_d0;
reg weight_buffer_18_1_ce0;
reg weight_buffer_18_1_we0;
reg[15:0] weight_buffer_18_1_d0;
reg weight_buffer_19_0_ce0;
reg weight_buffer_19_0_we0;
reg[15:0] weight_buffer_19_0_d0;
reg weight_buffer_19_1_ce0;
reg weight_buffer_19_1_we0;
reg[15:0] weight_buffer_19_1_d0;
reg weight_buffer_20_0_ce0;
reg weight_buffer_20_0_we0;
reg[15:0] weight_buffer_20_0_d0;
reg weight_buffer_20_1_ce0;
reg weight_buffer_20_1_we0;
reg[15:0] weight_buffer_20_1_d0;
reg weight_buffer_21_0_ce0;
reg weight_buffer_21_0_we0;
reg[15:0] weight_buffer_21_0_d0;
reg weight_buffer_21_1_ce0;
reg weight_buffer_21_1_we0;
reg[15:0] weight_buffer_21_1_d0;
reg weight_buffer_22_0_ce0;
reg weight_buffer_22_0_we0;
reg[15:0] weight_buffer_22_0_d0;
reg weight_buffer_22_1_ce0;
reg weight_buffer_22_1_we0;
reg[15:0] weight_buffer_22_1_d0;
reg weight_buffer_23_0_ce0;
reg weight_buffer_23_0_we0;
reg[15:0] weight_buffer_23_0_d0;
reg weight_buffer_23_1_ce0;
reg weight_buffer_23_1_we0;
reg[15:0] weight_buffer_23_1_d0;
reg weight_buffer_24_0_ce0;
reg weight_buffer_24_0_we0;
reg[15:0] weight_buffer_24_0_d0;
reg weight_buffer_24_1_ce0;
reg weight_buffer_24_1_we0;
reg[15:0] weight_buffer_24_1_d0;
reg weight_buffer_25_0_ce0;
reg weight_buffer_25_0_we0;
reg[15:0] weight_buffer_25_0_d0;
reg weight_buffer_25_1_ce0;
reg weight_buffer_25_1_we0;
reg[15:0] weight_buffer_25_1_d0;
reg weight_buffer_26_0_ce0;
reg weight_buffer_26_0_we0;
reg[15:0] weight_buffer_26_0_d0;
reg weight_buffer_26_1_ce0;
reg weight_buffer_26_1_we0;
reg[15:0] weight_buffer_26_1_d0;
reg weight_buffer_27_0_ce0;
reg weight_buffer_27_0_we0;
reg[15:0] weight_buffer_27_0_d0;
reg weight_buffer_27_1_ce0;
reg weight_buffer_27_1_we0;
reg[15:0] weight_buffer_27_1_d0;
reg weight_buffer_28_0_ce0;
reg weight_buffer_28_0_we0;
reg[15:0] weight_buffer_28_0_d0;
reg weight_buffer_28_1_ce0;
reg weight_buffer_28_1_we0;
reg[15:0] weight_buffer_28_1_d0;
reg weight_buffer_29_0_ce0;
reg weight_buffer_29_0_we0;
reg[15:0] weight_buffer_29_0_d0;
reg weight_buffer_29_1_ce0;
reg weight_buffer_29_1_we0;
reg[15:0] weight_buffer_29_1_d0;
reg weight_buffer_30_0_ce0;
reg weight_buffer_30_0_we0;
reg[15:0] weight_buffer_30_0_d0;
reg weight_buffer_30_1_ce0;
reg weight_buffer_30_1_we0;
reg[15:0] weight_buffer_30_1_d0;
reg weight_buffer_31_0_ce0;
reg weight_buffer_31_0_we0;
reg[15:0] weight_buffer_31_0_d0;
reg weight_buffer_31_1_ce0;
reg weight_buffer_31_1_we0;
reg[15:0] weight_buffer_31_1_d0;
reg weight_buffer_32_0_ce0;
reg weight_buffer_32_0_we0;
reg[15:0] weight_buffer_32_0_d0;
reg weight_buffer_32_1_ce0;
reg weight_buffer_32_1_we0;
reg[15:0] weight_buffer_32_1_d0;
reg weight_buffer_33_0_ce0;
reg weight_buffer_33_0_we0;
reg[15:0] weight_buffer_33_0_d0;
reg weight_buffer_33_1_ce0;
reg weight_buffer_33_1_we0;
reg[15:0] weight_buffer_33_1_d0;
reg weight_buffer_34_0_ce0;
reg weight_buffer_34_0_we0;
reg[15:0] weight_buffer_34_0_d0;
reg weight_buffer_34_1_ce0;
reg weight_buffer_34_1_we0;
reg[15:0] weight_buffer_34_1_d0;
reg weight_buffer_35_0_ce0;
reg weight_buffer_35_0_we0;
reg[15:0] weight_buffer_35_0_d0;
reg weight_buffer_35_1_ce0;
reg weight_buffer_35_1_we0;
reg[15:0] weight_buffer_35_1_d0;
reg weight_buffer_36_0_ce0;
reg weight_buffer_36_0_we0;
reg[15:0] weight_buffer_36_0_d0;
reg weight_buffer_36_1_ce0;
reg weight_buffer_36_1_we0;
reg[15:0] weight_buffer_36_1_d0;
reg weight_buffer_37_0_ce0;
reg weight_buffer_37_0_we0;
reg[15:0] weight_buffer_37_0_d0;
reg weight_buffer_37_1_ce0;
reg weight_buffer_37_1_we0;
reg[15:0] weight_buffer_37_1_d0;
reg weight_buffer_38_0_ce0;
reg weight_buffer_38_0_we0;
reg[15:0] weight_buffer_38_0_d0;
reg weight_buffer_38_1_ce0;
reg weight_buffer_38_1_we0;
reg[15:0] weight_buffer_38_1_d0;
reg weight_buffer_39_0_ce0;
reg weight_buffer_39_0_we0;
reg[15:0] weight_buffer_39_0_d0;
reg weight_buffer_39_1_ce0;
reg weight_buffer_39_1_we0;
reg[15:0] weight_buffer_39_1_d0;
reg weight_buffer_40_0_ce0;
reg weight_buffer_40_0_we0;
reg[15:0] weight_buffer_40_0_d0;
reg weight_buffer_40_1_ce0;
reg weight_buffer_40_1_we0;
reg[15:0] weight_buffer_40_1_d0;
reg weight_buffer_41_0_ce0;
reg weight_buffer_41_0_we0;
reg[15:0] weight_buffer_41_0_d0;
reg weight_buffer_41_1_ce0;
reg weight_buffer_41_1_we0;
reg[15:0] weight_buffer_41_1_d0;
reg weight_buffer_42_0_ce0;
reg weight_buffer_42_0_we0;
reg[15:0] weight_buffer_42_0_d0;
reg weight_buffer_42_1_ce0;
reg weight_buffer_42_1_we0;
reg[15:0] weight_buffer_42_1_d0;
reg weight_buffer_43_0_ce0;
reg weight_buffer_43_0_we0;
reg[15:0] weight_buffer_43_0_d0;
reg weight_buffer_43_1_ce0;
reg weight_buffer_43_1_we0;
reg[15:0] weight_buffer_43_1_d0;
reg weight_buffer_44_0_ce0;
reg weight_buffer_44_0_we0;
reg[15:0] weight_buffer_44_0_d0;
reg weight_buffer_44_1_ce0;
reg weight_buffer_44_1_we0;
reg[15:0] weight_buffer_44_1_d0;
reg weight_buffer_45_0_ce0;
reg weight_buffer_45_0_we0;
reg[15:0] weight_buffer_45_0_d0;
reg weight_buffer_45_1_ce0;
reg weight_buffer_45_1_we0;
reg[15:0] weight_buffer_45_1_d0;
reg weight_buffer_46_0_ce0;
reg weight_buffer_46_0_we0;
reg[15:0] weight_buffer_46_0_d0;
reg weight_buffer_46_1_ce0;
reg weight_buffer_46_1_we0;
reg[15:0] weight_buffer_46_1_d0;
reg weight_buffer_47_0_ce0;
reg weight_buffer_47_0_we0;
reg[15:0] weight_buffer_47_0_d0;
reg weight_buffer_47_1_ce0;
reg weight_buffer_47_1_we0;
reg[15:0] weight_buffer_47_1_d0;
reg weight_buffer_48_0_ce0;
reg weight_buffer_48_0_we0;
reg[15:0] weight_buffer_48_0_d0;
reg weight_buffer_48_1_ce0;
reg weight_buffer_48_1_we0;
reg[15:0] weight_buffer_48_1_d0;
reg weight_buffer_49_0_ce0;
reg weight_buffer_49_0_we0;
reg[15:0] weight_buffer_49_0_d0;
reg weight_buffer_49_1_ce0;
reg weight_buffer_49_1_we0;
reg[15:0] weight_buffer_49_1_d0;
reg weight_buffer_50_0_ce0;
reg weight_buffer_50_0_we0;
reg[15:0] weight_buffer_50_0_d0;
reg weight_buffer_50_1_ce0;
reg weight_buffer_50_1_we0;
reg[15:0] weight_buffer_50_1_d0;
reg weight_buffer_51_0_ce0;
reg weight_buffer_51_0_we0;
reg[15:0] weight_buffer_51_0_d0;
reg weight_buffer_51_1_ce0;
reg weight_buffer_51_1_we0;
reg[15:0] weight_buffer_51_1_d0;
reg weight_buffer_52_0_ce0;
reg weight_buffer_52_0_we0;
reg[15:0] weight_buffer_52_0_d0;
reg weight_buffer_52_1_ce0;
reg weight_buffer_52_1_we0;
reg[15:0] weight_buffer_52_1_d0;
reg weight_buffer_53_0_ce0;
reg weight_buffer_53_0_we0;
reg[15:0] weight_buffer_53_0_d0;
reg weight_buffer_53_1_ce0;
reg weight_buffer_53_1_we0;
reg[15:0] weight_buffer_53_1_d0;
reg weight_buffer_54_0_ce0;
reg weight_buffer_54_0_we0;
reg[15:0] weight_buffer_54_0_d0;
reg weight_buffer_54_1_ce0;
reg weight_buffer_54_1_we0;
reg[15:0] weight_buffer_54_1_d0;
reg weight_buffer_55_0_ce0;
reg weight_buffer_55_0_we0;
reg[15:0] weight_buffer_55_0_d0;
reg weight_buffer_55_1_ce0;
reg weight_buffer_55_1_we0;
reg[15:0] weight_buffer_55_1_d0;
reg weight_buffer_56_0_ce0;
reg weight_buffer_56_0_we0;
reg[15:0] weight_buffer_56_0_d0;
reg weight_buffer_56_1_ce0;
reg weight_buffer_56_1_we0;
reg[15:0] weight_buffer_56_1_d0;
reg weight_buffer_57_0_ce0;
reg weight_buffer_57_0_we0;
reg[15:0] weight_buffer_57_0_d0;
reg weight_buffer_57_1_ce0;
reg weight_buffer_57_1_we0;
reg[15:0] weight_buffer_57_1_d0;
reg weight_buffer_58_0_ce0;
reg weight_buffer_58_0_we0;
reg[15:0] weight_buffer_58_0_d0;
reg weight_buffer_58_1_ce0;
reg weight_buffer_58_1_we0;
reg[15:0] weight_buffer_58_1_d0;
reg weight_buffer_59_0_ce0;
reg weight_buffer_59_0_we0;
reg[15:0] weight_buffer_59_0_d0;
reg weight_buffer_59_1_ce0;
reg weight_buffer_59_1_we0;
reg[15:0] weight_buffer_59_1_d0;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] Woffset;
reg   [9:0] local_buf_address0;
reg    local_buf_ce0;
reg    local_buf_we0;
wire   [31:0] local_buf_q0;
reg    Weight_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    Weight_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln129_reg_3205;
reg   [15:0] phi_ln129_reg_2269;
reg   [15:0] phi_ln129_reg_2269_pp0_iter1_reg;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [22:0] indvar_flatten301_reg_2281;
reg   [14:0] indvar_flatten263_reg_2292;
reg   [7:0] indvar_flatten_reg_2303;
reg   [7:0] t3_0_reg_2314;
reg   [7:0] t4_0_reg_2325;
reg   [5:0] t1_0_reg_2336;
reg   [1:0] t2_0_reg_2347;
wire   [0:0] enable_read_read_fu_508_p2;
wire   [0:0] icmp_ln124_fu_2384_p2;
reg   [0:0] icmp_ln124_reg_3172;
wire   [15:0] mul_ln127_fu_2398_p2;
reg   [15:0] mul_ln127_reg_3177;
wire  signed [31:0] select_ln124_fu_2408_p3;
reg  signed [31:0] select_ln124_reg_3182;
wire    ap_CS_fsm_state2;
reg   [15:0] mm_offset_reg_3187;
reg   [31:0] Weight_addr_reg_3193;
wire   [31:0] zext_ln129_fu_2453_p1;
reg   [31:0] zext_ln129_reg_3199;
wire   [0:0] icmp_ln129_fu_2457_p2;
reg   [0:0] icmp_ln129_reg_3205_pp0_iter1_reg;
wire   [15:0] add_ln129_fu_2462_p2;
reg   [15:0] add_ln129_reg_3209;
reg    ap_enable_reg_pp0_iter0;
reg   [31:0] Weight_addr_read_reg_3214;
wire   [14:0] sub_ln130_fu_2510_p2;
reg   [14:0] sub_ln130_reg_3247;
wire    ap_CS_fsm_state14;
wire   [22:0] mul_ln130_fu_3137_p2;
reg   [22:0] mul_ln130_reg_3252;
wire   [0:0] icmp_ln146_2_fu_2523_p2;
reg   [0:0] icmp_ln146_2_reg_3257;
wire   [0:0] icmp_ln138_fu_2533_p2;
reg   [0:0] icmp_ln138_reg_3263;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state15_pp1_stage0_iter0;
wire    ap_block_state16_pp1_stage0_iter1;
wire    ap_block_state17_pp1_stage0_iter2;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln138_reg_3263_pp1_iter1_reg;
wire   [22:0] add_ln138_fu_2538_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln140_fu_2544_p2;
reg   [0:0] icmp_ln140_reg_3272;
wire   [0:0] xor_ln149_fu_2549_p2;
reg   [0:0] xor_ln149_reg_3282;
wire   [0:0] icmp_ln142_fu_2555_p2;
reg   [0:0] icmp_ln142_reg_3287;
wire   [0:0] and_ln149_1_fu_2561_p2;
reg   [0:0] and_ln149_1_reg_3292;
wire   [0:0] or_ln149_fu_2567_p2;
reg   [0:0] or_ln149_reg_3300;
wire   [7:0] select_ln142_3_fu_2579_p3;
wire   [14:0] select_ln140_1_fu_2593_p3;
wire   [7:0] select_ln149_2_fu_2623_p3;
reg   [7:0] select_ln149_2_reg_3315;
reg    ap_enable_reg_pp1_iter1;
wire   [4:0] add_ln149_fu_2704_p2;
reg   [4:0] add_ln149_reg_3320;
wire   [7:0] select_ln140_fu_2732_p3;
wire   [5:0] select_ln142_2_fu_2780_p3;
reg   [5:0] select_ln142_2_reg_3330;
wire   [0:0] Enable_fu_2797_p2;
reg   [0:0] Enable_reg_3335;
wire   [0:0] trunc_ln160_fu_2803_p1;
reg   [0:0] trunc_ln160_reg_3339;
wire   [0:0] trunc_ln149_4_fu_2810_p1;
reg   [0:0] trunc_ln149_4_reg_3343;
wire   [0:0] trunc_ln149_5_fu_2814_p1;
reg   [0:0] trunc_ln149_5_reg_3348;
wire   [0:0] icmp_ln151_fu_2827_p2;
reg   [0:0] icmp_ln151_reg_3352;
wire   [1:0] t2_fu_2857_p2;
wire    ap_CS_fsm_state9;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state10;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter1_state16;
reg    ap_enable_reg_pp1_iter2;
reg   [15:0] ap_phi_mux_phi_ln129_phi_fu_2273_p4;
reg   [7:0] ap_phi_mux_t3_0_phi_fu_2318_p4;
wire    ap_block_pp1_stage0;
reg   [5:0] ap_phi_mux_t1_0_phi_fu_2340_p4;
wire   [63:0] zext_ln129_1_fu_2468_p1;
wire   [63:0] zext_ln154_fu_2841_p1;
wire  signed [63:0] sext_ln149_fu_2863_p1;
wire  signed [63:0] sext_ln129_1_fu_2443_p1;
wire   [31:0] add_ln130_fu_2473_p2;
wire    ap_CS_fsm_state13;
reg   [15:0] lb_cnt_1_fu_492;
wire   [15:0] lb_cnt_fu_2846_p2;
reg   [15:0] buf_256b_0_fu_496;
wire   [15:0] buf_256b_0_1_fu_2488_p1;
wire   [15:0] buf_256b_0_2_fu_3119_p1;
reg   [15:0] buf_256b_1_2_fu_500;
reg   [7:0] cnt_1_fu_504;
wire   [7:0] cnt_fu_2821_p2;
wire   [15:0] select_ln149_fu_2992_p3;
wire   [31:0] or_ln124_fu_2378_p2;
wire   [7:0] mul_ln127_fu_2398_p0;
wire   [7:0] mul_ln127_fu_2398_p1;
wire   [16:0] grp_fu_3128_p3;
wire   [32:0] zext_ln129_2_fu_2434_p1;
wire  signed [32:0] sext_ln129_fu_2430_p1;
wire   [32:0] add_ln129_1_fu_2437_p2;
wire   [10:0] tmp_fu_2499_p3;
wire   [14:0] p_shl_fu_2492_p3;
wire   [14:0] zext_ln130_fu_2506_p1;
wire   [7:0] add_ln142_1_fu_2573_p2;
wire   [14:0] add_ln140_1_fu_2587_p2;
wire   [7:0] zext_ln142_fu_2601_p1;
wire   [7:0] t3_fu_2610_p2;
wire   [2:0] trunc_ln149_1_fu_2634_p1;
wire   [4:0] zext_ln149_2_cast_fu_2638_p3;
wire   [4:0] trunc_ln149_fu_2630_p1;
wire   [0:0] icmp_ln146_fu_2605_p2;
wire   [0:0] icmp_ln143_fu_2658_p2;
wire   [7:0] select_ln149_1_fu_2616_p3;
wire   [7:0] t4_fu_2669_p2;
wire   [4:0] trunc_ln149_3_fu_2686_p1;
wire   [4:0] trunc_ln149_2_fu_2682_p1;
wire   [4:0] select_ln149_5_fu_2690_p3;
wire   [4:0] select_ln149_6_fu_2697_p3;
wire   [4:0] sub_ln149_fu_2646_p2;
wire   [0:0] select_ln149_3_fu_2652_p3;
wire   [0:0] xor_ln149_1_fu_2716_p2;
wire   [0:0] and_ln149_fu_2664_p2;
wire   [0:0] or_ln149_1_fu_2721_p2;
wire   [5:0] select_ln149_4_fu_2675_p3;
wire   [0:0] and_ln149_2_fu_2726_p2;
wire   [0:0] or_ln142_fu_2745_p2;
wire   [0:0] or_ln142_1_fu_2750_p2;
wire   [5:0] t1_fu_2739_p2;
wire   [7:0] zext_ln142_1_fu_2763_p1;
wire   [0:0] icmp_ln146_3_fu_2767_p2;
wire   [0:0] select_ln149_7_fu_2710_p3;
wire   [1:0] select_ln142_fu_2755_p3;
wire   [7:0] zext_ln143_fu_2788_p1;
wire   [0:0] select_ln142_1_fu_2772_p3;
wire   [0:0] icmp_ln146_1_fu_2792_p2;
wire   [7:0] grp_fu_3128_p0;
wire   [15:0] grp_fu_3128_p1;
wire   [0:0] grp_fu_3128_p2;
wire   [7:0] mul_ln130_fu_3137_p0;
wire   [14:0] mul_ln130_fu_3137_p1;
wire    ap_CS_fsm_state18;
reg   [13:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [16:0] grp_fu_3128_p00;
wire   [16:0] grp_fu_3128_p10;
wire   [15:0] mul_ln127_fu_2398_p00;
wire   [15:0] mul_ln127_fu_2398_p10;
wire   [22:0] mul_ln130_fu_3137_p00;
wire   [22:0] mul_ln130_fu_3137_p10;
reg    ap_condition_3047;
reg    ap_condition_3054;
reg    ap_condition_3057;
reg    ap_condition_3060;
reg    ap_condition_3063;
reg    ap_condition_3066;
reg    ap_condition_3069;
reg    ap_condition_3072;
reg    ap_condition_3075;
reg    ap_condition_3078;
reg    ap_condition_3081;
reg    ap_condition_3084;
reg    ap_condition_3087;
reg    ap_condition_3090;
reg    ap_condition_3093;
reg    ap_condition_3096;
reg    ap_condition_3099;
reg    ap_condition_3102;
reg    ap_condition_3105;
reg    ap_condition_3108;
reg    ap_condition_3111;
reg    ap_condition_3114;
reg    ap_condition_3117;
reg    ap_condition_3120;
reg    ap_condition_3123;
reg    ap_condition_3126;
reg    ap_condition_3129;
reg    ap_condition_3132;
reg    ap_condition_3135;
reg    ap_condition_3138;
reg    ap_condition_3141;
reg    ap_condition_3144;
reg    ap_condition_3147;
reg    ap_condition_3150;
reg    ap_condition_3153;
reg    ap_condition_3156;
reg    ap_condition_3159;
reg    ap_condition_3162;
reg    ap_condition_3165;
reg    ap_condition_3168;
reg    ap_condition_3171;
reg    ap_condition_3174;
reg    ap_condition_3177;
reg    ap_condition_3180;
reg    ap_condition_3183;
reg    ap_condition_3186;
reg    ap_condition_3189;
reg    ap_condition_3192;
reg    ap_condition_3195;
reg    ap_condition_3198;
reg    ap_condition_3201;
reg    ap_condition_3204;
reg    ap_condition_3207;
reg    ap_condition_3210;
reg    ap_condition_2581;
reg    ap_condition_2597;
reg    ap_condition_2610;
reg    ap_condition_2621;
reg    ap_condition_3221;
reg    ap_condition_3224;
reg    ap_condition_3227;
reg    ap_condition_3230;
reg    ap_condition_3233;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 Woffset = 32'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

weight_load_reorghbi #(
    .DataWidth( 32 ),
    .AddressRange( 541 ),
    .AddressWidth( 10 ))
local_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_buf_address0),
    .ce0(local_buf_ce0),
    .we0(local_buf_we0),
    .d0(Weight_addr_read_reg_3214),
    .q0(local_buf_q0)
);

FPGA_Acc_mac_mulaibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 17 ))
FPGA_Acc_mac_mulaibs_U58(
    .din0(grp_fu_3128_p0),
    .din1(grp_fu_3128_p1),
    .din2(grp_fu_3128_p2),
    .dout(grp_fu_3128_p3)
);

FPGA_Acc_mul_mul_jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 23 ))
FPGA_Acc_mul_mul_jbC_U59(
    .din0(mul_ln130_fu_3137_p0),
    .din1(mul_ln130_fu_3137_p1),
    .dout(mul_ln130_fu_3137_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state10) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state10)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state10);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln138_fu_2533_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_condition_pp1_exit_iter1_state16) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter1_state16) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln151_reg_3352 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
        buf_256b_0_fu_496 <= buf_256b_0_2_fu_3119_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buf_256b_0_fu_496 <= buf_256b_0_1_fu_2488_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_fu_2827_p2 == 1'd0) & (icmp_ln138_reg_3263 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_fu_2797_p2))) begin
        cnt_1_fu_504 <= cnt_fu_2821_p2;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((icmp_ln138_reg_3263 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln151_fu_2827_p2 == 1'd1) & (1'd1 == Enable_fu_2797_p2)))) begin
        cnt_1_fu_504 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_fu_2533_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten263_reg_2292 <= select_ln140_1_fu_2593_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten263_reg_2292 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_fu_2533_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten301_reg_2281 <= add_ln138_fu_2538_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten301_reg_2281 <= 23'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_fu_2533_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten_reg_2303 <= select_ln142_3_fu_2579_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten_reg_2303 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_3263 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln151_fu_2827_p2 == 1'd1) & (1'd1 == Enable_fu_2797_p2))) begin
        lb_cnt_1_fu_492 <= lb_cnt_fu_2846_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        lb_cnt_1_fu_492 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_3205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_ln129_reg_2269 <= add_ln129_reg_3209;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        phi_ln129_reg_2269 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_3263_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        t1_0_reg_2336 <= select_ln142_2_reg_3330;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        t1_0_reg_2336 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_3263 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        t2_0_reg_2347 <= t2_fu_2857_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        t2_0_reg_2347 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_3263_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        t3_0_reg_2314 <= select_ln149_2_reg_3315;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        t3_0_reg_2314 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_3263 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        t4_0_reg_2325 <= select_ln140_fu_2732_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        t4_0_reg_2325 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_3263 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        Enable_reg_3335 <= Enable_fu_2797_p2;
        add_ln149_reg_3320 <= add_ln149_fu_2704_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_3205 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weight_addr_read_reg_3214 <= m_axi_Weight_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        Weight_addr_reg_3193 <= sext_ln129_1_fu_2443_p1;
        mm_offset_reg_3187 <= {{grp_fu_3128_p3[16:1]}};
        select_ln124_reg_3182 <= select_ln124_fu_2408_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        Woffset <= add_ln130_fu_2473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln129_reg_3209 <= add_ln129_fu_2462_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_fu_2533_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        and_ln149_1_reg_3292 <= and_ln149_1_fu_2561_p2;
        icmp_ln140_reg_3272 <= icmp_ln140_fu_2544_p2;
        icmp_ln142_reg_3287 <= icmp_ln142_fu_2555_p2;
        or_ln149_reg_3300 <= or_ln149_fu_2567_p2;
        xor_ln149_reg_3282 <= xor_ln149_fu_2549_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln151_reg_3352 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        buf_256b_1_2_fu_500 <= {{local_buf_q0[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((enable_read_read_fu_508_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        icmp_ln124_reg_3172 <= icmp_ln124_fu_2384_p2;
        mul_ln127_reg_3177 <= mul_ln127_fu_2398_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln129_reg_3205 <= icmp_ln129_fu_2457_p2;
        icmp_ln129_reg_3205_pp0_iter1_reg <= icmp_ln129_reg_3205;
        phi_ln129_reg_2269_pp0_iter1_reg <= phi_ln129_reg_2269;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln138_reg_3263 <= icmp_ln138_fu_2533_p2;
        icmp_ln138_reg_3263_pp1_iter1_reg <= icmp_ln138_reg_3263;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        icmp_ln146_2_reg_3257 <= icmp_ln146_2_fu_2523_p2;
        mul_ln130_reg_3252 <= mul_ln130_fu_3137_p2;
        sub_ln130_reg_3247[14 : 3] <= sub_ln130_fu_2510_p2[14 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_3263 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_fu_2797_p2))) begin
        icmp_ln151_reg_3352 <= icmp_ln151_fu_2827_p2;
        trunc_ln149_4_reg_3343 <= trunc_ln149_4_fu_2810_p1;
        trunc_ln149_5_reg_3348 <= trunc_ln149_5_fu_2814_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_3263 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        select_ln142_2_reg_3330 <= select_ln142_2_fu_2780_p3;
        select_ln149_2_reg_3315 <= select_ln149_2_fu_2623_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == Enable_fu_2797_p2) & (icmp_ln138_reg_3263 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        trunc_ln160_reg_3339 <= trunc_ln160_fu_2803_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((m_axi_Weight_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        zext_ln129_reg_3199[15 : 0] <= zext_ln129_fu_2453_p1[15 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Weight_blk_n_AR = m_axi_Weight_ARREADY;
    end else begin
        Weight_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_3205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weight_blk_n_R = m_axi_Weight_RVALID;
    end else begin
        Weight_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((icmp_ln129_fu_2457_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_condition_pp1_exit_iter1_state16 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter1_state16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_3205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_phi_ln129_phi_fu_2273_p4 = add_ln129_reg_3209;
    end else begin
        ap_phi_mux_phi_ln129_phi_fu_2273_p4 = phi_ln129_reg_2269;
    end
end

always @ (*) begin
    if (((icmp_ln138_reg_3263_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_t1_0_phi_fu_2340_p4 = select_ln142_2_reg_3330;
    end else begin
        ap_phi_mux_t1_0_phi_fu_2340_p4 = t1_0_reg_2336;
    end
end

always @ (*) begin
    if (((icmp_ln138_reg_3263_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_t3_0_phi_fu_2318_p4 = select_ln149_2_reg_3315;
    end else begin
        ap_phi_mux_t3_0_phi_fu_2318_p4 = t3_0_reg_2314;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        local_buf_address0 = zext_ln154_fu_2841_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        local_buf_address0 = 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_buf_address0 = zext_ln129_1_fu_2468_p1;
    end else begin
        local_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        local_buf_ce0 = 1'b1;
    end else begin
        local_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_3205_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_buf_we0 = 1'b1;
    end else begin
        local_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_Weight_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_Weight_ARVALID = 1'b1;
    end else begin
        m_axi_Weight_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_3205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_Weight_RREADY = 1'b1;
    end else begin
        m_axi_Weight_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_0_0_ce0 = 1'b1;
    end else begin
        weight_buffer_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3047)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_0_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_0_0_d0 = 16'd0;
        end else begin
            weight_buffer_0_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_0_0_we0 = 1'b1;
    end else begin
        weight_buffer_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_0_1_ce0 = 1'b1;
    end else begin
        weight_buffer_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3047)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_0_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_0_1_d0 = 16'd0;
        end else begin
            weight_buffer_0_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_0_1_we0 = 1'b1;
    end else begin
        weight_buffer_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd10) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_10_0_ce0 = 1'b1;
    end else begin
        weight_buffer_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3054)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_10_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_10_0_d0 = 16'd0;
        end else begin
            weight_buffer_10_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_10_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd10) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_10_0_we0 = 1'b1;
    end else begin
        weight_buffer_10_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_10_1_ce0 = 1'b1;
    end else begin
        weight_buffer_10_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3054)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_10_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_10_1_d0 = 16'd0;
        end else begin
            weight_buffer_10_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_10_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_10_1_we0 = 1'b1;
    end else begin
        weight_buffer_10_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd11) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_11_0_ce0 = 1'b1;
    end else begin
        weight_buffer_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3057)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_11_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_11_0_d0 = 16'd0;
        end else begin
            weight_buffer_11_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_11_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd11) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_11_0_we0 = 1'b1;
    end else begin
        weight_buffer_11_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_11_1_ce0 = 1'b1;
    end else begin
        weight_buffer_11_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3057)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_11_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_11_1_d0 = 16'd0;
        end else begin
            weight_buffer_11_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_11_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_11_1_we0 = 1'b1;
    end else begin
        weight_buffer_11_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd12) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_12_0_ce0 = 1'b1;
    end else begin
        weight_buffer_12_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3060)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_12_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_12_0_d0 = 16'd0;
        end else begin
            weight_buffer_12_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_12_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd12) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_12_0_we0 = 1'b1;
    end else begin
        weight_buffer_12_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_12_1_ce0 = 1'b1;
    end else begin
        weight_buffer_12_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3060)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_12_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_12_1_d0 = 16'd0;
        end else begin
            weight_buffer_12_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_12_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_12_1_we0 = 1'b1;
    end else begin
        weight_buffer_12_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd13) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_13_0_ce0 = 1'b1;
    end else begin
        weight_buffer_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3063)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_13_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_13_0_d0 = 16'd0;
        end else begin
            weight_buffer_13_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_13_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd13) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_13_0_we0 = 1'b1;
    end else begin
        weight_buffer_13_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_13_1_ce0 = 1'b1;
    end else begin
        weight_buffer_13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3063)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_13_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_13_1_d0 = 16'd0;
        end else begin
            weight_buffer_13_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_13_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_13_1_we0 = 1'b1;
    end else begin
        weight_buffer_13_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd14) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_14_0_ce0 = 1'b1;
    end else begin
        weight_buffer_14_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3066)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_14_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_14_0_d0 = 16'd0;
        end else begin
            weight_buffer_14_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_14_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd14) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_14_0_we0 = 1'b1;
    end else begin
        weight_buffer_14_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_14_1_ce0 = 1'b1;
    end else begin
        weight_buffer_14_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3066)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_14_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_14_1_d0 = 16'd0;
        end else begin
            weight_buffer_14_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_14_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_14_1_we0 = 1'b1;
    end else begin
        weight_buffer_14_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd15) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_15_0_ce0 = 1'b1;
    end else begin
        weight_buffer_15_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3069)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_15_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_15_0_d0 = 16'd0;
        end else begin
            weight_buffer_15_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_15_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd15) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_15_0_we0 = 1'b1;
    end else begin
        weight_buffer_15_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_15_1_ce0 = 1'b1;
    end else begin
        weight_buffer_15_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3069)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_15_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_15_1_d0 = 16'd0;
        end else begin
            weight_buffer_15_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_15_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_15_1_we0 = 1'b1;
    end else begin
        weight_buffer_15_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd16) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_16_0_ce0 = 1'b1;
    end else begin
        weight_buffer_16_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3072)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_16_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_16_0_d0 = 16'd0;
        end else begin
            weight_buffer_16_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_16_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd16) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_16_0_we0 = 1'b1;
    end else begin
        weight_buffer_16_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_16_1_ce0 = 1'b1;
    end else begin
        weight_buffer_16_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3072)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_16_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_16_1_d0 = 16'd0;
        end else begin
            weight_buffer_16_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_16_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_16_1_we0 = 1'b1;
    end else begin
        weight_buffer_16_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd17) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_17_0_ce0 = 1'b1;
    end else begin
        weight_buffer_17_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3075)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_17_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_17_0_d0 = 16'd0;
        end else begin
            weight_buffer_17_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_17_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd17) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_17_0_we0 = 1'b1;
    end else begin
        weight_buffer_17_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_17_1_ce0 = 1'b1;
    end else begin
        weight_buffer_17_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3075)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_17_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_17_1_d0 = 16'd0;
        end else begin
            weight_buffer_17_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_17_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_17_1_we0 = 1'b1;
    end else begin
        weight_buffer_17_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd18) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_18_0_ce0 = 1'b1;
    end else begin
        weight_buffer_18_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3078)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_18_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_18_0_d0 = 16'd0;
        end else begin
            weight_buffer_18_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_18_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd18) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_18_0_we0 = 1'b1;
    end else begin
        weight_buffer_18_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_18_1_ce0 = 1'b1;
    end else begin
        weight_buffer_18_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3078)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_18_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_18_1_d0 = 16'd0;
        end else begin
            weight_buffer_18_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_18_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_18_1_we0 = 1'b1;
    end else begin
        weight_buffer_18_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd19) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_19_0_ce0 = 1'b1;
    end else begin
        weight_buffer_19_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3081)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_19_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_19_0_d0 = 16'd0;
        end else begin
            weight_buffer_19_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_19_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd19) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_19_0_we0 = 1'b1;
    end else begin
        weight_buffer_19_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_19_1_ce0 = 1'b1;
    end else begin
        weight_buffer_19_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3081)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_19_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_19_1_d0 = 16'd0;
        end else begin
            weight_buffer_19_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_19_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_19_1_we0 = 1'b1;
    end else begin
        weight_buffer_19_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_1_0_ce0 = 1'b1;
    end else begin
        weight_buffer_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3084)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_1_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_1_0_d0 = 16'd0;
        end else begin
            weight_buffer_1_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_1_0_we0 = 1'b1;
    end else begin
        weight_buffer_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_1_1_ce0 = 1'b1;
    end else begin
        weight_buffer_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3084)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_1_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_1_1_d0 = 16'd0;
        end else begin
            weight_buffer_1_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_1_1_we0 = 1'b1;
    end else begin
        weight_buffer_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd20) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_20_0_ce0 = 1'b1;
    end else begin
        weight_buffer_20_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3087)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_20_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_20_0_d0 = 16'd0;
        end else begin
            weight_buffer_20_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_20_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd20) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_20_0_we0 = 1'b1;
    end else begin
        weight_buffer_20_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_20_1_ce0 = 1'b1;
    end else begin
        weight_buffer_20_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3087)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_20_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_20_1_d0 = 16'd0;
        end else begin
            weight_buffer_20_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_20_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_20_1_we0 = 1'b1;
    end else begin
        weight_buffer_20_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd21) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_21_0_ce0 = 1'b1;
    end else begin
        weight_buffer_21_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3090)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_21_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_21_0_d0 = 16'd0;
        end else begin
            weight_buffer_21_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_21_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd21) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_21_0_we0 = 1'b1;
    end else begin
        weight_buffer_21_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_21_1_ce0 = 1'b1;
    end else begin
        weight_buffer_21_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3090)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_21_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_21_1_d0 = 16'd0;
        end else begin
            weight_buffer_21_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_21_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_21_1_we0 = 1'b1;
    end else begin
        weight_buffer_21_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd22) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_22_0_ce0 = 1'b1;
    end else begin
        weight_buffer_22_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3093)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_22_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_22_0_d0 = 16'd0;
        end else begin
            weight_buffer_22_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_22_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd22) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_22_0_we0 = 1'b1;
    end else begin
        weight_buffer_22_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_22_1_ce0 = 1'b1;
    end else begin
        weight_buffer_22_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3093)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_22_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_22_1_d0 = 16'd0;
        end else begin
            weight_buffer_22_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_22_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_22_1_we0 = 1'b1;
    end else begin
        weight_buffer_22_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd23) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd23) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_23_0_ce0 = 1'b1;
    end else begin
        weight_buffer_23_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3096)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_23_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_23_0_d0 = 16'd0;
        end else begin
            weight_buffer_23_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_23_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd23) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd23) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_23_0_we0 = 1'b1;
    end else begin
        weight_buffer_23_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd23) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd23) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_23_1_ce0 = 1'b1;
    end else begin
        weight_buffer_23_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3096)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_23_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_23_1_d0 = 16'd0;
        end else begin
            weight_buffer_23_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_23_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd23) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd23) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_23_1_we0 = 1'b1;
    end else begin
        weight_buffer_23_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd24) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd24) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_24_0_ce0 = 1'b1;
    end else begin
        weight_buffer_24_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3099)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_24_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_24_0_d0 = 16'd0;
        end else begin
            weight_buffer_24_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_24_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd24) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd24) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_24_0_we0 = 1'b1;
    end else begin
        weight_buffer_24_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd24) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd24) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_24_1_ce0 = 1'b1;
    end else begin
        weight_buffer_24_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3099)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_24_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_24_1_d0 = 16'd0;
        end else begin
            weight_buffer_24_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_24_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd24) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd24) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_24_1_we0 = 1'b1;
    end else begin
        weight_buffer_24_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd25) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd25) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_25_0_ce0 = 1'b1;
    end else begin
        weight_buffer_25_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3102)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_25_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_25_0_d0 = 16'd0;
        end else begin
            weight_buffer_25_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_25_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd25) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd25) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_25_0_we0 = 1'b1;
    end else begin
        weight_buffer_25_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd25) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd25) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_25_1_ce0 = 1'b1;
    end else begin
        weight_buffer_25_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3102)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_25_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_25_1_d0 = 16'd0;
        end else begin
            weight_buffer_25_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_25_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd25) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd25) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_25_1_we0 = 1'b1;
    end else begin
        weight_buffer_25_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd26) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd26) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_26_0_ce0 = 1'b1;
    end else begin
        weight_buffer_26_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3105)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_26_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_26_0_d0 = 16'd0;
        end else begin
            weight_buffer_26_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_26_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd26) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd26) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_26_0_we0 = 1'b1;
    end else begin
        weight_buffer_26_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd26) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd26) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_26_1_ce0 = 1'b1;
    end else begin
        weight_buffer_26_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3105)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_26_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_26_1_d0 = 16'd0;
        end else begin
            weight_buffer_26_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_26_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd26) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd26) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_26_1_we0 = 1'b1;
    end else begin
        weight_buffer_26_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd27) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd27) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_27_0_ce0 = 1'b1;
    end else begin
        weight_buffer_27_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3108)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_27_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_27_0_d0 = 16'd0;
        end else begin
            weight_buffer_27_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_27_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd27) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd27) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_27_0_we0 = 1'b1;
    end else begin
        weight_buffer_27_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd27) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd27) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_27_1_ce0 = 1'b1;
    end else begin
        weight_buffer_27_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3108)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_27_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_27_1_d0 = 16'd0;
        end else begin
            weight_buffer_27_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_27_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd27) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd27) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_27_1_we0 = 1'b1;
    end else begin
        weight_buffer_27_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd28) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd28) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_28_0_ce0 = 1'b1;
    end else begin
        weight_buffer_28_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3111)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_28_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_28_0_d0 = 16'd0;
        end else begin
            weight_buffer_28_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_28_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd28) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd28) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_28_0_we0 = 1'b1;
    end else begin
        weight_buffer_28_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd28) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd28) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_28_1_ce0 = 1'b1;
    end else begin
        weight_buffer_28_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3111)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_28_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_28_1_d0 = 16'd0;
        end else begin
            weight_buffer_28_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_28_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd28) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd28) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_28_1_we0 = 1'b1;
    end else begin
        weight_buffer_28_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd29) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd29) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_29_0_ce0 = 1'b1;
    end else begin
        weight_buffer_29_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3114)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_29_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_29_0_d0 = 16'd0;
        end else begin
            weight_buffer_29_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_29_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd29) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd29) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_29_0_we0 = 1'b1;
    end else begin
        weight_buffer_29_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd29) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd29) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_29_1_ce0 = 1'b1;
    end else begin
        weight_buffer_29_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3114)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_29_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_29_1_d0 = 16'd0;
        end else begin
            weight_buffer_29_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_29_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd29) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd29) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_29_1_we0 = 1'b1;
    end else begin
        weight_buffer_29_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd2) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_2_0_ce0 = 1'b1;
    end else begin
        weight_buffer_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3117)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_2_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_2_0_d0 = 16'd0;
        end else begin
            weight_buffer_2_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd2) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_2_0_we0 = 1'b1;
    end else begin
        weight_buffer_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_2_1_ce0 = 1'b1;
    end else begin
        weight_buffer_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3117)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_2_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_2_1_d0 = 16'd0;
        end else begin
            weight_buffer_2_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_2_1_we0 = 1'b1;
    end else begin
        weight_buffer_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd30) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd30) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_30_0_ce0 = 1'b1;
    end else begin
        weight_buffer_30_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3120)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_30_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_30_0_d0 = 16'd0;
        end else begin
            weight_buffer_30_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_30_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd30) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd30) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_30_0_we0 = 1'b1;
    end else begin
        weight_buffer_30_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd30) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd30) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_30_1_ce0 = 1'b1;
    end else begin
        weight_buffer_30_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3120)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_30_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_30_1_d0 = 16'd0;
        end else begin
            weight_buffer_30_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_30_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd30) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd30) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_30_1_we0 = 1'b1;
    end else begin
        weight_buffer_30_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd31) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd31) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_31_0_ce0 = 1'b1;
    end else begin
        weight_buffer_31_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3123)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_31_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_31_0_d0 = 16'd0;
        end else begin
            weight_buffer_31_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_31_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd31) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd31) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_31_0_we0 = 1'b1;
    end else begin
        weight_buffer_31_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd31) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd31) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_31_1_ce0 = 1'b1;
    end else begin
        weight_buffer_31_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3123)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_31_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_31_1_d0 = 16'd0;
        end else begin
            weight_buffer_31_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_31_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd31) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd31) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_31_1_we0 = 1'b1;
    end else begin
        weight_buffer_31_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd32) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd32) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_32_0_ce0 = 1'b1;
    end else begin
        weight_buffer_32_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3126)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_32_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_32_0_d0 = 16'd0;
        end else begin
            weight_buffer_32_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_32_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd32) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd32) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_32_0_we0 = 1'b1;
    end else begin
        weight_buffer_32_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd32) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd32) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_32_1_ce0 = 1'b1;
    end else begin
        weight_buffer_32_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3126)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_32_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_32_1_d0 = 16'd0;
        end else begin
            weight_buffer_32_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_32_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd32) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd32) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_32_1_we0 = 1'b1;
    end else begin
        weight_buffer_32_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd33) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd33) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_33_0_ce0 = 1'b1;
    end else begin
        weight_buffer_33_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3129)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_33_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_33_0_d0 = 16'd0;
        end else begin
            weight_buffer_33_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_33_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd33) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd33) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_33_0_we0 = 1'b1;
    end else begin
        weight_buffer_33_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd33) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd33) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_33_1_ce0 = 1'b1;
    end else begin
        weight_buffer_33_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3129)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_33_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_33_1_d0 = 16'd0;
        end else begin
            weight_buffer_33_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_33_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd33) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd33) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_33_1_we0 = 1'b1;
    end else begin
        weight_buffer_33_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd34) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd34) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_34_0_ce0 = 1'b1;
    end else begin
        weight_buffer_34_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3132)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_34_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_34_0_d0 = 16'd0;
        end else begin
            weight_buffer_34_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_34_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd34) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd34) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_34_0_we0 = 1'b1;
    end else begin
        weight_buffer_34_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd34) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd34) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_34_1_ce0 = 1'b1;
    end else begin
        weight_buffer_34_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3132)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_34_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_34_1_d0 = 16'd0;
        end else begin
            weight_buffer_34_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_34_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd34) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd34) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_34_1_we0 = 1'b1;
    end else begin
        weight_buffer_34_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd35) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd35) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_35_0_ce0 = 1'b1;
    end else begin
        weight_buffer_35_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3135)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_35_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_35_0_d0 = 16'd0;
        end else begin
            weight_buffer_35_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_35_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd35) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd35) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_35_0_we0 = 1'b1;
    end else begin
        weight_buffer_35_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd35) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd35) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_35_1_ce0 = 1'b1;
    end else begin
        weight_buffer_35_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3135)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_35_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_35_1_d0 = 16'd0;
        end else begin
            weight_buffer_35_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_35_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd35) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd35) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_35_1_we0 = 1'b1;
    end else begin
        weight_buffer_35_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd36) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd36) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_36_0_ce0 = 1'b1;
    end else begin
        weight_buffer_36_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3138)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_36_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_36_0_d0 = 16'd0;
        end else begin
            weight_buffer_36_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_36_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd36) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd36) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_36_0_we0 = 1'b1;
    end else begin
        weight_buffer_36_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd36) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd36) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_36_1_ce0 = 1'b1;
    end else begin
        weight_buffer_36_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3138)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_36_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_36_1_d0 = 16'd0;
        end else begin
            weight_buffer_36_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_36_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd36) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd36) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_36_1_we0 = 1'b1;
    end else begin
        weight_buffer_36_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd37) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd37) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_37_0_ce0 = 1'b1;
    end else begin
        weight_buffer_37_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3141)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_37_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_37_0_d0 = 16'd0;
        end else begin
            weight_buffer_37_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_37_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd37) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd37) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_37_0_we0 = 1'b1;
    end else begin
        weight_buffer_37_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd37) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd37) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_37_1_ce0 = 1'b1;
    end else begin
        weight_buffer_37_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3141)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_37_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_37_1_d0 = 16'd0;
        end else begin
            weight_buffer_37_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_37_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd37) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd37) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_37_1_we0 = 1'b1;
    end else begin
        weight_buffer_37_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd38) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd38) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_38_0_ce0 = 1'b1;
    end else begin
        weight_buffer_38_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3144)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_38_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_38_0_d0 = 16'd0;
        end else begin
            weight_buffer_38_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_38_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd38) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd38) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_38_0_we0 = 1'b1;
    end else begin
        weight_buffer_38_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd38) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd38) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_38_1_ce0 = 1'b1;
    end else begin
        weight_buffer_38_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3144)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_38_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_38_1_d0 = 16'd0;
        end else begin
            weight_buffer_38_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_38_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd38) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd38) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_38_1_we0 = 1'b1;
    end else begin
        weight_buffer_38_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd39) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd39) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_39_0_ce0 = 1'b1;
    end else begin
        weight_buffer_39_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3147)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_39_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_39_0_d0 = 16'd0;
        end else begin
            weight_buffer_39_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_39_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd39) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd39) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_39_0_we0 = 1'b1;
    end else begin
        weight_buffer_39_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd39) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd39) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_39_1_ce0 = 1'b1;
    end else begin
        weight_buffer_39_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3147)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_39_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_39_1_d0 = 16'd0;
        end else begin
            weight_buffer_39_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_39_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd39) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd39) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_39_1_we0 = 1'b1;
    end else begin
        weight_buffer_39_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd3) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_3_0_ce0 = 1'b1;
    end else begin
        weight_buffer_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3150)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_3_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_3_0_d0 = 16'd0;
        end else begin
            weight_buffer_3_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_3_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd3) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_3_0_we0 = 1'b1;
    end else begin
        weight_buffer_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_3_1_ce0 = 1'b1;
    end else begin
        weight_buffer_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3150)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_3_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_3_1_d0 = 16'd0;
        end else begin
            weight_buffer_3_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_3_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_3_1_we0 = 1'b1;
    end else begin
        weight_buffer_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd40) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd40) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_40_0_ce0 = 1'b1;
    end else begin
        weight_buffer_40_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3153)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_40_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_40_0_d0 = 16'd0;
        end else begin
            weight_buffer_40_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_40_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd40) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd40) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_40_0_we0 = 1'b1;
    end else begin
        weight_buffer_40_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd40) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd40) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_40_1_ce0 = 1'b1;
    end else begin
        weight_buffer_40_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3153)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_40_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_40_1_d0 = 16'd0;
        end else begin
            weight_buffer_40_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_40_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd40) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd40) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_40_1_we0 = 1'b1;
    end else begin
        weight_buffer_40_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd41) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd41) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_41_0_ce0 = 1'b1;
    end else begin
        weight_buffer_41_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3156)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_41_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_41_0_d0 = 16'd0;
        end else begin
            weight_buffer_41_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_41_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd41) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd41) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_41_0_we0 = 1'b1;
    end else begin
        weight_buffer_41_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd41) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd41) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_41_1_ce0 = 1'b1;
    end else begin
        weight_buffer_41_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3156)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_41_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_41_1_d0 = 16'd0;
        end else begin
            weight_buffer_41_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_41_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd41) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd41) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_41_1_we0 = 1'b1;
    end else begin
        weight_buffer_41_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd42) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd42) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_42_0_ce0 = 1'b1;
    end else begin
        weight_buffer_42_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3159)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_42_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_42_0_d0 = 16'd0;
        end else begin
            weight_buffer_42_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_42_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd42) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd42) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_42_0_we0 = 1'b1;
    end else begin
        weight_buffer_42_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd42) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd42) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_42_1_ce0 = 1'b1;
    end else begin
        weight_buffer_42_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3159)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_42_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_42_1_d0 = 16'd0;
        end else begin
            weight_buffer_42_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_42_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd42) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd42) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_42_1_we0 = 1'b1;
    end else begin
        weight_buffer_42_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd43) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd43) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_43_0_ce0 = 1'b1;
    end else begin
        weight_buffer_43_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3162)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_43_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_43_0_d0 = 16'd0;
        end else begin
            weight_buffer_43_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_43_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd43) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd43) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_43_0_we0 = 1'b1;
    end else begin
        weight_buffer_43_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd43) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd43) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_43_1_ce0 = 1'b1;
    end else begin
        weight_buffer_43_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3162)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_43_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_43_1_d0 = 16'd0;
        end else begin
            weight_buffer_43_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_43_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd43) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd43) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_43_1_we0 = 1'b1;
    end else begin
        weight_buffer_43_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd44) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd44) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_44_0_ce0 = 1'b1;
    end else begin
        weight_buffer_44_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3165)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_44_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_44_0_d0 = 16'd0;
        end else begin
            weight_buffer_44_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_44_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd44) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd44) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_44_0_we0 = 1'b1;
    end else begin
        weight_buffer_44_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd44) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd44) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_44_1_ce0 = 1'b1;
    end else begin
        weight_buffer_44_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3165)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_44_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_44_1_d0 = 16'd0;
        end else begin
            weight_buffer_44_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_44_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd44) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd44) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_44_1_we0 = 1'b1;
    end else begin
        weight_buffer_44_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd45) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd45) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_45_0_ce0 = 1'b1;
    end else begin
        weight_buffer_45_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3168)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_45_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_45_0_d0 = 16'd0;
        end else begin
            weight_buffer_45_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_45_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd45) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd45) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_45_0_we0 = 1'b1;
    end else begin
        weight_buffer_45_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd45) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd45) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_45_1_ce0 = 1'b1;
    end else begin
        weight_buffer_45_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3168)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_45_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_45_1_d0 = 16'd0;
        end else begin
            weight_buffer_45_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_45_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd45) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd45) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_45_1_we0 = 1'b1;
    end else begin
        weight_buffer_45_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd46) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd46) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_46_0_ce0 = 1'b1;
    end else begin
        weight_buffer_46_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3171)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_46_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_46_0_d0 = 16'd0;
        end else begin
            weight_buffer_46_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_46_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd46) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd46) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_46_0_we0 = 1'b1;
    end else begin
        weight_buffer_46_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd46) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd46) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_46_1_ce0 = 1'b1;
    end else begin
        weight_buffer_46_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3171)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_46_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_46_1_d0 = 16'd0;
        end else begin
            weight_buffer_46_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_46_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd46) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd46) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_46_1_we0 = 1'b1;
    end else begin
        weight_buffer_46_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd47) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd47) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_47_0_ce0 = 1'b1;
    end else begin
        weight_buffer_47_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3174)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_47_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_47_0_d0 = 16'd0;
        end else begin
            weight_buffer_47_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_47_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd47) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd47) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_47_0_we0 = 1'b1;
    end else begin
        weight_buffer_47_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd47) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd47) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_47_1_ce0 = 1'b1;
    end else begin
        weight_buffer_47_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3174)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_47_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_47_1_d0 = 16'd0;
        end else begin
            weight_buffer_47_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_47_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd47) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd47) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_47_1_we0 = 1'b1;
    end else begin
        weight_buffer_47_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd48) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd48) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_48_0_ce0 = 1'b1;
    end else begin
        weight_buffer_48_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3177)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_48_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_48_0_d0 = 16'd0;
        end else begin
            weight_buffer_48_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_48_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd48) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd48) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_48_0_we0 = 1'b1;
    end else begin
        weight_buffer_48_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd48) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd48) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_48_1_ce0 = 1'b1;
    end else begin
        weight_buffer_48_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3177)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_48_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_48_1_d0 = 16'd0;
        end else begin
            weight_buffer_48_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_48_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd48) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd48) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_48_1_we0 = 1'b1;
    end else begin
        weight_buffer_48_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd49) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd49) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_49_0_ce0 = 1'b1;
    end else begin
        weight_buffer_49_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3180)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_49_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_49_0_d0 = 16'd0;
        end else begin
            weight_buffer_49_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_49_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd49) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd49) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_49_0_we0 = 1'b1;
    end else begin
        weight_buffer_49_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd49) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd49) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_49_1_ce0 = 1'b1;
    end else begin
        weight_buffer_49_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3180)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_49_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_49_1_d0 = 16'd0;
        end else begin
            weight_buffer_49_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_49_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd49) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd49) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_49_1_we0 = 1'b1;
    end else begin
        weight_buffer_49_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd4) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_4_0_ce0 = 1'b1;
    end else begin
        weight_buffer_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3183)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_4_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_4_0_d0 = 16'd0;
        end else begin
            weight_buffer_4_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_4_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd4) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_4_0_we0 = 1'b1;
    end else begin
        weight_buffer_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_4_1_ce0 = 1'b1;
    end else begin
        weight_buffer_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3183)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_4_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_4_1_d0 = 16'd0;
        end else begin
            weight_buffer_4_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_4_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_4_1_we0 = 1'b1;
    end else begin
        weight_buffer_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd50) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd50) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_50_0_ce0 = 1'b1;
    end else begin
        weight_buffer_50_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3186)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_50_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_50_0_d0 = 16'd0;
        end else begin
            weight_buffer_50_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_50_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd50) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd50) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_50_0_we0 = 1'b1;
    end else begin
        weight_buffer_50_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd50) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd50) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_50_1_ce0 = 1'b1;
    end else begin
        weight_buffer_50_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3186)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_50_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_50_1_d0 = 16'd0;
        end else begin
            weight_buffer_50_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_50_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd50) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd50) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_50_1_we0 = 1'b1;
    end else begin
        weight_buffer_50_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd51) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd51) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_51_0_ce0 = 1'b1;
    end else begin
        weight_buffer_51_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3189)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_51_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_51_0_d0 = 16'd0;
        end else begin
            weight_buffer_51_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_51_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd51) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd51) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_51_0_we0 = 1'b1;
    end else begin
        weight_buffer_51_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd51) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd51) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_51_1_ce0 = 1'b1;
    end else begin
        weight_buffer_51_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3189)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_51_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_51_1_d0 = 16'd0;
        end else begin
            weight_buffer_51_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_51_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd51) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd51) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_51_1_we0 = 1'b1;
    end else begin
        weight_buffer_51_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd52) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd52) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_52_0_ce0 = 1'b1;
    end else begin
        weight_buffer_52_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3192)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_52_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_52_0_d0 = 16'd0;
        end else begin
            weight_buffer_52_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_52_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd52) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd52) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_52_0_we0 = 1'b1;
    end else begin
        weight_buffer_52_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd52) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd52) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_52_1_ce0 = 1'b1;
    end else begin
        weight_buffer_52_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3192)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_52_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_52_1_d0 = 16'd0;
        end else begin
            weight_buffer_52_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_52_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd52) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd52) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_52_1_we0 = 1'b1;
    end else begin
        weight_buffer_52_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd53) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd53) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_53_0_ce0 = 1'b1;
    end else begin
        weight_buffer_53_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3195)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_53_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_53_0_d0 = 16'd0;
        end else begin
            weight_buffer_53_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_53_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd53) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd53) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_53_0_we0 = 1'b1;
    end else begin
        weight_buffer_53_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd53) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd53) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_53_1_ce0 = 1'b1;
    end else begin
        weight_buffer_53_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3195)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_53_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_53_1_d0 = 16'd0;
        end else begin
            weight_buffer_53_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_53_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd53) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd53) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_53_1_we0 = 1'b1;
    end else begin
        weight_buffer_53_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd54) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd54) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_54_0_ce0 = 1'b1;
    end else begin
        weight_buffer_54_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3198)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_54_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_54_0_d0 = 16'd0;
        end else begin
            weight_buffer_54_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_54_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd54) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd54) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_54_0_we0 = 1'b1;
    end else begin
        weight_buffer_54_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd54) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd54) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_54_1_ce0 = 1'b1;
    end else begin
        weight_buffer_54_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3198)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_54_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_54_1_d0 = 16'd0;
        end else begin
            weight_buffer_54_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_54_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd54) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd54) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_54_1_we0 = 1'b1;
    end else begin
        weight_buffer_54_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd55) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd55) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_55_0_ce0 = 1'b1;
    end else begin
        weight_buffer_55_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3201)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_55_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_55_0_d0 = 16'd0;
        end else begin
            weight_buffer_55_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_55_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd55) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd55) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_55_0_we0 = 1'b1;
    end else begin
        weight_buffer_55_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd55) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd55) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_55_1_ce0 = 1'b1;
    end else begin
        weight_buffer_55_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3201)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_55_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_55_1_d0 = 16'd0;
        end else begin
            weight_buffer_55_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_55_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd55) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd55) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_55_1_we0 = 1'b1;
    end else begin
        weight_buffer_55_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd56) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd56) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_56_0_ce0 = 1'b1;
    end else begin
        weight_buffer_56_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3204)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_56_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_56_0_d0 = 16'd0;
        end else begin
            weight_buffer_56_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_56_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd56) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd56) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_56_0_we0 = 1'b1;
    end else begin
        weight_buffer_56_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd56) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd56) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_56_1_ce0 = 1'b1;
    end else begin
        weight_buffer_56_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3204)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_56_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_56_1_d0 = 16'd0;
        end else begin
            weight_buffer_56_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_56_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd56) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd56) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_56_1_we0 = 1'b1;
    end else begin
        weight_buffer_56_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd57) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd57) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_57_0_ce0 = 1'b1;
    end else begin
        weight_buffer_57_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3207)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_57_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_57_0_d0 = 16'd0;
        end else begin
            weight_buffer_57_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_57_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd57) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd57) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_57_0_we0 = 1'b1;
    end else begin
        weight_buffer_57_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd57) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd57) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_57_1_ce0 = 1'b1;
    end else begin
        weight_buffer_57_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3207)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_57_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_57_1_d0 = 16'd0;
        end else begin
            weight_buffer_57_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_57_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd57) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd57) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_57_1_we0 = 1'b1;
    end else begin
        weight_buffer_57_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd58) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd58) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_58_0_ce0 = 1'b1;
    end else begin
        weight_buffer_58_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3210)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_58_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_58_0_d0 = 16'd0;
        end else begin
            weight_buffer_58_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_58_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd58) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd58) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_58_0_we0 = 1'b1;
    end else begin
        weight_buffer_58_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd58) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd58) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_58_1_ce0 = 1'b1;
    end else begin
        weight_buffer_58_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3210)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_58_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_58_1_d0 = 16'd0;
        end else begin
            weight_buffer_58_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_58_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd58) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd58) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_58_1_we0 = 1'b1;
    end else begin
        weight_buffer_58_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd62) & (1'd1 == Enable_reg_3335)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd63) & (1'd1 == Enable_reg_3335))) | ((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd61) & (1'd1 == Enable_reg_3335))) | ((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd60) & (1'd1 == Enable_reg_3335))) | ((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd59) & (1'd1 == Enable_reg_3335)))) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd62)) | ((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd63))) | ((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd61))) | ((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd60))) | ((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd59)))))) begin
        weight_buffer_59_0_ce0 = 1'b1;
    end else begin
        weight_buffer_59_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        if ((1'b1 == ap_condition_2597)) begin
            weight_buffer_59_0_d0 = select_ln149_fu_2992_p3;
        end else if ((1'b1 == ap_condition_2581)) begin
            weight_buffer_59_0_d0 = 16'd0;
        end else begin
            weight_buffer_59_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_59_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd62) & (1'd1 == Enable_reg_3335)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd63) & (1'd1 == Enable_reg_3335))) | ((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd61) & (1'd1 == Enable_reg_3335))) | ((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd60) & (1'd1 == Enable_reg_3335))) | ((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd59) & (1'd1 == Enable_reg_3335)))) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd62)) | ((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd63))) | ((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd61))) | ((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd60))) | ((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd59)))))) begin
        weight_buffer_59_0_we0 = 1'b1;
    end else begin
        weight_buffer_59_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((select_ln142_2_reg_3330 == 6'd62) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)) | ((select_ln142_2_reg_3330 == 6'd63) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) | ((select_ln142_2_reg_3330 == 6'd61) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) | ((select_ln142_2_reg_3330 == 6'd60) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) | ((select_ln142_2_reg_3330 == 6'd59) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd62) & (trunc_ln160_reg_3339 == 1'd1)) | ((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd63) & (trunc_ln160_reg_3339 == 1'd1))) | ((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd61) & (trunc_ln160_reg_3339 == 1'd1))) | ((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd60) & (trunc_ln160_reg_3339 == 1'd1))) | ((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd59) & (trunc_ln160_reg_3339 == 1'd1)))))) begin
        weight_buffer_59_1_ce0 = 1'b1;
    end else begin
        weight_buffer_59_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        if ((1'b1 == ap_condition_2621)) begin
            weight_buffer_59_1_d0 = select_ln149_fu_2992_p3;
        end else if ((1'b1 == ap_condition_2610)) begin
            weight_buffer_59_1_d0 = 16'd0;
        end else begin
            weight_buffer_59_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_59_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((select_ln142_2_reg_3330 == 6'd62) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)) | ((select_ln142_2_reg_3330 == 6'd63) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) | ((select_ln142_2_reg_3330 == 6'd61) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) | ((select_ln142_2_reg_3330 == 6'd60) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) | ((select_ln142_2_reg_3330 == 6'd59) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd62) & (trunc_ln160_reg_3339 == 1'd1)) | ((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd63) & (trunc_ln160_reg_3339 == 1'd1))) | ((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd61) & (trunc_ln160_reg_3339 == 1'd1))) | ((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd60) & (trunc_ln160_reg_3339 == 1'd1))) | ((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd59) & (trunc_ln160_reg_3339 == 1'd1)))))) begin
        weight_buffer_59_1_we0 = 1'b1;
    end else begin
        weight_buffer_59_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd5) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_5_0_ce0 = 1'b1;
    end else begin
        weight_buffer_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3221)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_5_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_5_0_d0 = 16'd0;
        end else begin
            weight_buffer_5_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_5_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd5) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_5_0_we0 = 1'b1;
    end else begin
        weight_buffer_5_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_5_1_ce0 = 1'b1;
    end else begin
        weight_buffer_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3221)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_5_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_5_1_d0 = 16'd0;
        end else begin
            weight_buffer_5_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_5_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_5_1_we0 = 1'b1;
    end else begin
        weight_buffer_5_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd6) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_6_0_ce0 = 1'b1;
    end else begin
        weight_buffer_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3224)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_6_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_6_0_d0 = 16'd0;
        end else begin
            weight_buffer_6_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_6_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd6) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_6_0_we0 = 1'b1;
    end else begin
        weight_buffer_6_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_6_1_ce0 = 1'b1;
    end else begin
        weight_buffer_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3224)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_6_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_6_1_d0 = 16'd0;
        end else begin
            weight_buffer_6_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_6_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_6_1_we0 = 1'b1;
    end else begin
        weight_buffer_6_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd7) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_7_0_ce0 = 1'b1;
    end else begin
        weight_buffer_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3227)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_7_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_7_0_d0 = 16'd0;
        end else begin
            weight_buffer_7_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_7_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd7) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_7_0_we0 = 1'b1;
    end else begin
        weight_buffer_7_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_7_1_ce0 = 1'b1;
    end else begin
        weight_buffer_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3227)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_7_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_7_1_d0 = 16'd0;
        end else begin
            weight_buffer_7_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_7_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_7_1_we0 = 1'b1;
    end else begin
        weight_buffer_7_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd8) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_8_0_ce0 = 1'b1;
    end else begin
        weight_buffer_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3230)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_8_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_8_0_d0 = 16'd0;
        end else begin
            weight_buffer_8_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_8_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd8) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_8_0_we0 = 1'b1;
    end else begin
        weight_buffer_8_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_8_1_ce0 = 1'b1;
    end else begin
        weight_buffer_8_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3230)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_8_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_8_1_d0 = 16'd0;
        end else begin
            weight_buffer_8_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_8_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_8_1_we0 = 1'b1;
    end else begin
        weight_buffer_8_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd9) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_9_0_ce0 = 1'b1;
    end else begin
        weight_buffer_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3233)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd0) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_9_0_d0 = select_ln149_fu_2992_p3;
        end else if (((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335))) begin
            weight_buffer_9_0_d0 = 16'd0;
        end else begin
            weight_buffer_9_0_d0 = 'bx;
        end
    end else begin
        weight_buffer_9_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd9) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_9_0_we0 = 1'b1;
    end else begin
        weight_buffer_9_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_9_1_ce0 = 1'b1;
    end else begin
        weight_buffer_9_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3233)) begin
        if (((trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) begin
            weight_buffer_9_1_d0 = select_ln149_fu_2992_p3;
        end else if (((1'd0 == Enable_reg_3335) & (trunc_ln160_reg_3339 == 1'd1))) begin
            weight_buffer_9_1_d0 = 16'd0;
        end else begin
            weight_buffer_9_1_d0 = 'bx;
        end
    end else begin
        weight_buffer_9_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3335) & (ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln160_reg_3339 == 1'd1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (select_ln142_2_reg_3330 == 6'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)))) begin
        weight_buffer_9_1_we0 = 1'b1;
    end else begin
        weight_buffer_9_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((enable_read_read_fu_508_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((enable_read_read_fu_508_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((m_axi_Weight_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln129_fu_2457_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln129_fu_2457_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Enable_fu_2797_p2 = (select_ln142_1_fu_2772_p3 & icmp_ln146_1_fu_2792_p2);

assign add_ln129_1_fu_2437_p2 = ($signed(zext_ln129_2_fu_2434_p1) + $signed(sext_ln129_fu_2430_p1));

assign add_ln129_fu_2462_p2 = (ap_phi_mux_phi_ln129_phi_fu_2273_p4 + 16'd1);

assign add_ln130_fu_2473_p2 = ($signed(zext_ln129_reg_3199) + $signed(select_ln124_reg_3182));

assign add_ln138_fu_2538_p2 = (indvar_flatten301_reg_2281 + 23'd1);

assign add_ln140_1_fu_2587_p2 = (indvar_flatten263_reg_2292 + 15'd1);

assign add_ln142_1_fu_2573_p2 = (indvar_flatten_reg_2303 + 8'd1);

assign add_ln149_fu_2704_p2 = (select_ln149_6_fu_2697_p3 + sub_ln149_fu_2646_p2);

assign and_ln149_1_fu_2561_p2 = (xor_ln149_fu_2549_p2 & icmp_ln142_fu_2555_p2);

assign and_ln149_2_fu_2726_p2 = (or_ln149_1_fu_2721_p2 & and_ln149_fu_2664_p2);

assign and_ln149_fu_2664_p2 = (xor_ln149_reg_3282 & icmp_ln143_fu_2658_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln129_reg_3205 == 1'd0) & (m_axi_Weight_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln129_reg_3205 == 1'd0) & (m_axi_Weight_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1 = ((icmp_ln129_reg_3205 == 1'd0) & (m_axi_Weight_RVALID == 1'b0));
end

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2581 = ((((((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd62)) | ((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd63))) | ((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd61))) | ((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd60))) | ((trunc_ln160_reg_3339 == 1'd0) & (1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd59)));
end

always @ (*) begin
    ap_condition_2597 = ((((((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd62) & (1'd1 == Enable_reg_3335)) | ((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd63) & (1'd1 == Enable_reg_3335))) | ((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd61) & (1'd1 == Enable_reg_3335))) | ((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd60) & (1'd1 == Enable_reg_3335))) | ((trunc_ln149_5_reg_3348 == 1'd0) & (select_ln142_2_reg_3330 == 6'd59) & (1'd1 == Enable_reg_3335)));
end

always @ (*) begin
    ap_condition_2610 = ((((((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd62) & (trunc_ln160_reg_3339 == 1'd1)) | ((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd63) & (trunc_ln160_reg_3339 == 1'd1))) | ((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd61) & (trunc_ln160_reg_3339 == 1'd1))) | ((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd60) & (trunc_ln160_reg_3339 == 1'd1))) | ((1'd0 == Enable_reg_3335) & (select_ln142_2_reg_3330 == 6'd59) & (trunc_ln160_reg_3339 == 1'd1)));
end

always @ (*) begin
    ap_condition_2621 = ((((((select_ln142_2_reg_3330 == 6'd62) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)) | ((select_ln142_2_reg_3330 == 6'd63) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) | ((select_ln142_2_reg_3330 == 6'd61) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) | ((select_ln142_2_reg_3330 == 6'd60) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335))) | ((select_ln142_2_reg_3330 == 6'd59) & (trunc_ln149_5_reg_3348 == 1'd1) & (1'd1 == Enable_reg_3335)));
end

always @ (*) begin
    ap_condition_3047 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd0));
end

always @ (*) begin
    ap_condition_3054 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd10));
end

always @ (*) begin
    ap_condition_3057 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd11));
end

always @ (*) begin
    ap_condition_3060 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd12));
end

always @ (*) begin
    ap_condition_3063 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd13));
end

always @ (*) begin
    ap_condition_3066 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd14));
end

always @ (*) begin
    ap_condition_3069 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd15));
end

always @ (*) begin
    ap_condition_3072 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd16));
end

always @ (*) begin
    ap_condition_3075 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd17));
end

always @ (*) begin
    ap_condition_3078 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd18));
end

always @ (*) begin
    ap_condition_3081 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd19));
end

always @ (*) begin
    ap_condition_3084 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd1));
end

always @ (*) begin
    ap_condition_3087 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd20));
end

always @ (*) begin
    ap_condition_3090 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd21));
end

always @ (*) begin
    ap_condition_3093 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd22));
end

always @ (*) begin
    ap_condition_3096 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd23));
end

always @ (*) begin
    ap_condition_3099 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd24));
end

always @ (*) begin
    ap_condition_3102 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd25));
end

always @ (*) begin
    ap_condition_3105 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd26));
end

always @ (*) begin
    ap_condition_3108 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd27));
end

always @ (*) begin
    ap_condition_3111 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd28));
end

always @ (*) begin
    ap_condition_3114 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd29));
end

always @ (*) begin
    ap_condition_3117 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd2));
end

always @ (*) begin
    ap_condition_3120 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd30));
end

always @ (*) begin
    ap_condition_3123 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd31));
end

always @ (*) begin
    ap_condition_3126 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd32));
end

always @ (*) begin
    ap_condition_3129 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd33));
end

always @ (*) begin
    ap_condition_3132 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd34));
end

always @ (*) begin
    ap_condition_3135 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd35));
end

always @ (*) begin
    ap_condition_3138 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd36));
end

always @ (*) begin
    ap_condition_3141 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd37));
end

always @ (*) begin
    ap_condition_3144 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd38));
end

always @ (*) begin
    ap_condition_3147 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd39));
end

always @ (*) begin
    ap_condition_3150 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd3));
end

always @ (*) begin
    ap_condition_3153 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd40));
end

always @ (*) begin
    ap_condition_3156 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd41));
end

always @ (*) begin
    ap_condition_3159 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd42));
end

always @ (*) begin
    ap_condition_3162 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd43));
end

always @ (*) begin
    ap_condition_3165 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd44));
end

always @ (*) begin
    ap_condition_3168 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd45));
end

always @ (*) begin
    ap_condition_3171 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd46));
end

always @ (*) begin
    ap_condition_3174 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd47));
end

always @ (*) begin
    ap_condition_3177 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd48));
end

always @ (*) begin
    ap_condition_3180 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd49));
end

always @ (*) begin
    ap_condition_3183 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd4));
end

always @ (*) begin
    ap_condition_3186 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd50));
end

always @ (*) begin
    ap_condition_3189 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd51));
end

always @ (*) begin
    ap_condition_3192 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd52));
end

always @ (*) begin
    ap_condition_3195 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd53));
end

always @ (*) begin
    ap_condition_3198 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd54));
end

always @ (*) begin
    ap_condition_3201 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd55));
end

always @ (*) begin
    ap_condition_3204 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd56));
end

always @ (*) begin
    ap_condition_3207 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd57));
end

always @ (*) begin
    ap_condition_3210 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd58));
end

always @ (*) begin
    ap_condition_3221 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd5));
end

always @ (*) begin
    ap_condition_3224 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd6));
end

always @ (*) begin
    ap_condition_3227 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd7));
end

always @ (*) begin
    ap_condition_3230 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd8));
end

always @ (*) begin
    ap_condition_3233 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (select_ln142_2_reg_3330 == 6'd9));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign buf_256b_0_1_fu_2488_p1 = local_buf_q0[15:0];

assign buf_256b_0_2_fu_3119_p1 = local_buf_q0[15:0];

assign cnt_fu_2821_p2 = (cnt_1_fu_504 + 8'd1);

assign enable_read_read_fu_508_p2 = enable;

assign grp_fu_3128_p0 = grp_fu_3128_p00;

assign grp_fu_3128_p00 = TM_MIN;

assign grp_fu_3128_p1 = grp_fu_3128_p10;

assign grp_fu_3128_p10 = mul_ln127_reg_3177;

assign grp_fu_3128_p2 = 17'd1;

assign icmp_ln124_fu_2384_p2 = ((or_ln124_fu_2378_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_2457_p2 = ((ap_phi_mux_phi_ln129_phi_fu_2273_p4 == mm_offset_reg_3187) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_2533_p2 = ((indvar_flatten301_reg_2281 == mul_ln130_reg_3252) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_2544_p2 = ((indvar_flatten263_reg_2292 == sub_ln130_reg_3247) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_2555_p2 = ((indvar_flatten_reg_2303 == 8'd120) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_2658_p2 = ((t2_0_reg_2347 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln146_1_fu_2792_p2 = ((zext_ln143_fu_2788_p1 < TN_MIN) ? 1'b1 : 1'b0);

assign icmp_ln146_2_fu_2523_p2 = ((TM_MIN != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln146_3_fu_2767_p2 = ((zext_ln142_1_fu_2763_p1 < TM_MIN) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_2605_p2 = ((zext_ln142_fu_2601_p1 < TM_MIN) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_2827_p2 = ((cnt_fu_2821_p2 == 8'd2) ? 1'b1 : 1'b0);

assign lb_cnt_fu_2846_p2 = (16'd1 + lb_cnt_1_fu_492);

assign m_axi_Weight_ARADDR = Weight_addr_reg_3193;

assign m_axi_Weight_ARBURST = 2'd0;

assign m_axi_Weight_ARCACHE = 4'd0;

assign m_axi_Weight_ARID = 1'd0;

assign m_axi_Weight_ARLEN = mm_offset_reg_3187;

assign m_axi_Weight_ARLOCK = 2'd0;

assign m_axi_Weight_ARPROT = 3'd0;

assign m_axi_Weight_ARQOS = 4'd0;

assign m_axi_Weight_ARREGION = 4'd0;

assign m_axi_Weight_ARSIZE = 3'd0;

assign m_axi_Weight_ARUSER = 1'd0;

assign m_axi_Weight_AWADDR = 32'd0;

assign m_axi_Weight_AWBURST = 2'd0;

assign m_axi_Weight_AWCACHE = 4'd0;

assign m_axi_Weight_AWID = 1'd0;

assign m_axi_Weight_AWLEN = 32'd0;

assign m_axi_Weight_AWLOCK = 2'd0;

assign m_axi_Weight_AWPROT = 3'd0;

assign m_axi_Weight_AWQOS = 4'd0;

assign m_axi_Weight_AWREGION = 4'd0;

assign m_axi_Weight_AWSIZE = 3'd0;

assign m_axi_Weight_AWUSER = 1'd0;

assign m_axi_Weight_AWVALID = 1'b0;

assign m_axi_Weight_BREADY = 1'b0;

assign m_axi_Weight_WDATA = 32'd0;

assign m_axi_Weight_WID = 1'd0;

assign m_axi_Weight_WLAST = 1'b0;

assign m_axi_Weight_WSTRB = 4'd0;

assign m_axi_Weight_WUSER = 1'd0;

assign m_axi_Weight_WVALID = 1'b0;

assign mul_ln127_fu_2398_p0 = mul_ln127_fu_2398_p00;

assign mul_ln127_fu_2398_p00 = TN_MIN;

assign mul_ln127_fu_2398_p1 = mul_ln127_fu_2398_p10;

assign mul_ln127_fu_2398_p10 = KxK;

assign mul_ln127_fu_2398_p2 = (mul_ln127_fu_2398_p0 * mul_ln127_fu_2398_p1);

assign mul_ln130_fu_3137_p0 = mul_ln130_fu_3137_p00;

assign mul_ln130_fu_3137_p00 = Ksize;

assign mul_ln130_fu_3137_p1 = mul_ln130_fu_3137_p10;

assign mul_ln130_fu_3137_p10 = sub_ln130_fu_2510_p2;

assign or_ln124_fu_2378_p2 = (n | m);

assign or_ln142_1_fu_2750_p2 = (or_ln142_fu_2745_p2 | icmp_ln140_reg_3272);

assign or_ln142_fu_2745_p2 = (and_ln149_2_fu_2726_p2 | and_ln149_1_reg_3292);

assign or_ln149_1_fu_2721_p2 = (xor_ln149_1_fu_2716_p2 | icmp_ln140_reg_3272);

assign or_ln149_fu_2567_p2 = (icmp_ln140_fu_2544_p2 | and_ln149_1_fu_2561_p2);

assign p_shl_fu_2492_p3 = {{Ksize}, {7'd0}};

assign select_ln124_fu_2408_p3 = ((icmp_ln124_reg_3172[0:0] === 1'b1) ? 32'd0 : Woffset);

assign select_ln140_1_fu_2593_p3 = ((icmp_ln140_fu_2544_p2[0:0] === 1'b1) ? 15'd1 : add_ln140_1_fu_2587_p2);

assign select_ln140_fu_2732_p3 = ((and_ln149_1_reg_3292[0:0] === 1'b1) ? t4_fu_2669_p2 : select_ln149_1_fu_2616_p3);

assign select_ln142_1_fu_2772_p3 = ((and_ln149_2_fu_2726_p2[0:0] === 1'b1) ? icmp_ln146_3_fu_2767_p2 : select_ln149_7_fu_2710_p3);

assign select_ln142_2_fu_2780_p3 = ((and_ln149_2_fu_2726_p2[0:0] === 1'b1) ? t1_fu_2739_p2 : select_ln149_4_fu_2675_p3);

assign select_ln142_3_fu_2579_p3 = ((or_ln149_fu_2567_p2[0:0] === 1'b1) ? 8'd1 : add_ln142_1_fu_2573_p2);

assign select_ln142_fu_2755_p3 = ((or_ln142_1_fu_2750_p2[0:0] === 1'b1) ? 2'd0 : t2_0_reg_2347);

assign select_ln149_1_fu_2616_p3 = ((icmp_ln140_reg_3272[0:0] === 1'b1) ? 8'd0 : t4_0_reg_2325);

assign select_ln149_2_fu_2623_p3 = ((icmp_ln140_reg_3272[0:0] === 1'b1) ? t3_fu_2610_p2 : ap_phi_mux_t3_0_phi_fu_2318_p4);

assign select_ln149_3_fu_2652_p3 = ((icmp_ln140_reg_3272[0:0] === 1'b1) ? icmp_ln146_2_reg_3257 : icmp_ln146_fu_2605_p2);

assign select_ln149_4_fu_2675_p3 = ((or_ln149_reg_3300[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_t1_0_phi_fu_2340_p4);

assign select_ln149_5_fu_2690_p3 = ((icmp_ln140_reg_3272[0:0] === 1'b1) ? 5'd0 : trunc_ln149_3_fu_2686_p1);

assign select_ln149_6_fu_2697_p3 = ((and_ln149_1_reg_3292[0:0] === 1'b1) ? trunc_ln149_2_fu_2682_p1 : select_ln149_5_fu_2690_p3);

assign select_ln149_7_fu_2710_p3 = ((and_ln149_1_reg_3292[0:0] === 1'b1) ? icmp_ln146_2_reg_3257 : select_ln149_3_fu_2652_p3);

assign select_ln149_fu_2992_p3 = ((trunc_ln149_4_reg_3343[0:0] === 1'b1) ? buf_256b_1_2_fu_500 : buf_256b_0_fu_496);

assign sext_ln129_1_fu_2443_p1 = $signed(add_ln129_1_fu_2437_p2);

assign sext_ln129_fu_2430_p1 = select_ln124_fu_2408_p3;

assign sext_ln149_fu_2863_p1 = $signed(add_ln149_reg_3320);

assign sub_ln130_fu_2510_p2 = (p_shl_fu_2492_p3 - zext_ln130_fu_2506_p1);

assign sub_ln149_fu_2646_p2 = (zext_ln149_2_cast_fu_2638_p3 - trunc_ln149_fu_2630_p1);

assign t1_fu_2739_p2 = (6'd1 + select_ln149_4_fu_2675_p3);

assign t2_fu_2857_p2 = (select_ln142_fu_2755_p3 + 2'd1);

assign t3_fu_2610_p2 = (8'd1 + ap_phi_mux_t3_0_phi_fu_2318_p4);

assign t4_fu_2669_p2 = (8'd1 + select_ln149_1_fu_2616_p3);

assign tmp_fu_2499_p3 = {{Ksize}, {3'd0}};

assign trunc_ln149_1_fu_2634_p1 = select_ln149_2_fu_2623_p3[2:0];

assign trunc_ln149_2_fu_2682_p1 = t4_fu_2669_p2[4:0];

assign trunc_ln149_3_fu_2686_p1 = t4_0_reg_2325[4:0];

assign trunc_ln149_4_fu_2810_p1 = cnt_1_fu_504[0:0];

assign trunc_ln149_5_fu_2814_p1 = select_ln142_fu_2755_p3[0:0];

assign trunc_ln149_fu_2630_p1 = select_ln149_2_fu_2623_p3[4:0];

assign trunc_ln160_fu_2803_p1 = select_ln142_fu_2755_p3[0:0];

assign weight_buffer_0_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_0_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_10_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_10_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_11_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_11_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_12_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_12_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_13_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_13_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_14_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_14_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_15_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_15_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_16_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_16_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_17_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_17_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_18_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_18_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_19_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_19_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_1_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_1_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_20_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_20_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_21_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_21_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_22_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_22_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_23_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_23_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_24_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_24_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_25_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_25_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_26_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_26_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_27_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_27_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_28_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_28_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_29_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_29_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_2_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_2_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_30_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_30_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_31_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_31_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_32_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_32_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_33_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_33_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_34_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_34_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_35_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_35_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_36_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_36_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_37_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_37_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_38_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_38_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_39_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_39_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_3_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_3_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_40_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_40_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_41_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_41_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_42_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_42_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_43_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_43_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_44_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_44_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_45_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_45_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_46_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_46_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_47_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_47_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_48_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_48_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_49_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_49_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_4_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_4_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_50_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_50_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_51_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_51_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_52_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_52_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_53_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_53_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_54_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_54_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_55_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_55_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_56_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_56_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_57_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_57_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_58_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_58_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_59_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_59_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_5_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_5_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_6_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_6_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_7_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_7_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_8_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_8_1_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_9_0_address0 = sext_ln149_fu_2863_p1;

assign weight_buffer_9_1_address0 = sext_ln149_fu_2863_p1;

assign xor_ln149_1_fu_2716_p2 = (icmp_ln142_reg_3287 ^ 1'd1);

assign xor_ln149_fu_2549_p2 = (icmp_ln140_fu_2544_p2 ^ 1'd1);

assign zext_ln129_1_fu_2468_p1 = phi_ln129_reg_2269_pp0_iter1_reg;

assign zext_ln129_2_fu_2434_p1 = Weight_offset;

assign zext_ln129_fu_2453_p1 = mm_offset_reg_3187;

assign zext_ln130_fu_2506_p1 = tmp_fu_2499_p3;

assign zext_ln142_1_fu_2763_p1 = t1_fu_2739_p2;

assign zext_ln142_fu_2601_p1 = ap_phi_mux_t1_0_phi_fu_2340_p4;

assign zext_ln143_fu_2788_p1 = select_ln142_fu_2755_p3;

assign zext_ln149_2_cast_fu_2638_p3 = {{trunc_ln149_1_fu_2634_p1}, {2'd0}};

assign zext_ln154_fu_2841_p1 = lb_cnt_1_fu_492;

always @ (posedge ap_clk) begin
    zext_ln129_reg_3199[31:16] <= 16'b0000000000000000;
    sub_ln130_reg_3247[2:0] <= 3'b000;
end

endmodule //weight_load_reorg
