 
****************************************
Report : DFT configuration
Design : Risc_16_bit
Version: S-2021.06-SP5-3
Date   : Mon May 20 15:23:35 2024
****************************************

DFT Structures                         Status
--------------                         --------
Scan:                                  Enable
Fix Sets:                              Disable
Fix Resets:                            Disable
Fix Clocks:                            Disable
Fix Busses:                            Enable
Fix Bdirectional Ports:                Enable
Fix X Propagation:                     Disable
Control Points:                        Disable
Observe Points:                        Disable
Test Points:                           Disable
Testability:                           Disable
Logic BIST:                            Disable
Wrapper:                               Disable
Boundary scan:                         Disable
Scan Compression:                      Disable
Streaming Compression:                 Disable
Core Integration:                      Disable
Power Control:                         Disable
Pipeline Scan Data:                    Disable
Clock Controller:                      Enable
ConnectClockGating:                    Enable
Mode Decoding Style:                   Binary
IEEE 1500 control:                     Disable

1
