{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 10:27:38 2012 " "Info: Processing started: Mon Dec 03 10:27:38 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/top_level_vhd.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dugem:U2\|CLOCKDIV:F\|DIVOUT " "Info: Detected ripple clock \"dugem:U2\|CLOCKDIV:F\|DIVOUT\" as buffer" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dugem:U2\|CLOCKDIV:F\|DIVOUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz\" as buffer" {  } { { "vga.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/vga.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register dugem:U2\|CLOCKDIV:F\|count\[4\] register dugem:U2\|CLOCKDIV:F\|count\[31\] 206.61 MHz 4.84 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 206.61 MHz between source register \"dugem:U2\|CLOCKDIV:F\|count\[4\]\" and destination register \"dugem:U2\|CLOCKDIV:F\|count\[31\]\" (period= 4.84 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.603 ns + Longest register register " "Info: + Longest register to register delay is 4.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dugem:U2\|CLOCKDIV:F\|count\[4\] 1 REG LCFF_X22_Y16_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N9; Fanout = 3; REG Node = 'dugem:U2\|CLOCKDIV:F\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dugem:U2|CLOCKDIV:F|count[4] } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.455 ns) 1.341 ns dugem:U2\|CLOCKDIV:F\|LessThan0~2 2 COMB LCCOMB_X23_Y16_N28 1 " "Info: 2: + IC(0.886 ns) + CELL(0.455 ns) = 1.341 ns; Loc. = LCCOMB_X23_Y16_N28; Fanout = 1; COMB Node = 'dugem:U2\|CLOCKDIV:F\|LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { dugem:U2|CLOCKDIV:F|count[4] dugem:U2|CLOCKDIV:F|LessThan0~2 } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.516 ns) 2.152 ns dugem:U2\|CLOCKDIV:F\|LessThan0~3 3 COMB LCCOMB_X23_Y16_N8 1 " "Info: 3: + IC(0.295 ns) + CELL(0.516 ns) = 2.152 ns; Loc. = LCCOMB_X23_Y16_N8; Fanout = 1; COMB Node = 'dugem:U2\|CLOCKDIV:F\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { dugem:U2|CLOCKDIV:F|LessThan0~2 dugem:U2|CLOCKDIV:F|LessThan0~3 } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 2.777 ns dugem:U2\|CLOCKDIV:F\|LessThan0~6 4 COMB LCCOMB_X23_Y16_N22 2 " "Info: 4: + IC(0.303 ns) + CELL(0.322 ns) = 2.777 ns; Loc. = LCCOMB_X23_Y16_N22; Fanout = 2; COMB Node = 'dugem:U2\|CLOCKDIV:F\|LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { dugem:U2|CLOCKDIV:F|LessThan0~3 dugem:U2|CLOCKDIV:F|LessThan0~6 } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 3.252 ns dugem:U2\|CLOCKDIV:F\|LessThan0~10 5 COMB LCCOMB_X23_Y16_N16 32 " "Info: 5: + IC(0.297 ns) + CELL(0.178 ns) = 3.252 ns; Loc. = LCCOMB_X23_Y16_N16; Fanout = 32; COMB Node = 'dugem:U2\|CLOCKDIV:F\|LessThan0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { dugem:U2|CLOCKDIV:F|LessThan0~6 dugem:U2|CLOCKDIV:F|LessThan0~10 } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.580 ns) 4.603 ns dugem:U2\|CLOCKDIV:F\|count\[31\] 6 REG LCFF_X22_Y15_N31 3 " "Info: 6: + IC(0.771 ns) + CELL(0.580 ns) = 4.603 ns; Loc. = LCFF_X22_Y15_N31; Fanout = 3; REG Node = 'dugem:U2\|CLOCKDIV:F\|count\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { dugem:U2|CLOCKDIV:F|LessThan0~10 dugem:U2|CLOCKDIV:F|count[31] } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 44.56 % ) " "Info: Total cell delay = 2.051 ns ( 44.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.552 ns ( 55.44 % ) " "Info: Total interconnect delay = 2.552 ns ( 55.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.603 ns" { dugem:U2|CLOCKDIV:F|count[4] dugem:U2|CLOCKDIV:F|LessThan0~2 dugem:U2|CLOCKDIV:F|LessThan0~3 dugem:U2|CLOCKDIV:F|LessThan0~6 dugem:U2|CLOCKDIV:F|LessThan0~10 dugem:U2|CLOCKDIV:F|count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.603 ns" { dugem:U2|CLOCKDIV:F|count[4] {} dugem:U2|CLOCKDIV:F|LessThan0~2 {} dugem:U2|CLOCKDIV:F|LessThan0~3 {} dugem:U2|CLOCKDIV:F|LessThan0~6 {} dugem:U2|CLOCKDIV:F|LessThan0~10 {} dugem:U2|CLOCKDIV:F|count[31] {} } { 0.000ns 0.886ns 0.295ns 0.303ns 0.297ns 0.771ns } { 0.000ns 0.455ns 0.516ns 0.322ns 0.178ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.859 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/top_level_vhd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/top_level_vhd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns dugem:U2\|CLOCKDIV:F\|count\[31\] 3 REG LCFF_X22_Y15_N31 3 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X22_Y15_N31; Fanout = 3; REG Node = 'dugem:U2\|CLOCKDIV:F\|count\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { CLOCK_50~clkctrl dugem:U2|CLOCKDIV:F|count[31] } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK_50 CLOCK_50~clkctrl dugem:U2|CLOCKDIV:F|count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dugem:U2|CLOCKDIV:F|count[31] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.857 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/top_level_vhd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/top_level_vhd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns dugem:U2\|CLOCKDIV:F\|count\[4\] 3 REG LCFF_X22_Y16_N9 3 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X22_Y16_N9; Fanout = 3; REG Node = 'dugem:U2\|CLOCKDIV:F\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { CLOCK_50~clkctrl dugem:U2|CLOCKDIV:F|count[4] } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl dugem:U2|CLOCKDIV:F|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dugem:U2|CLOCKDIV:F|count[4] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK_50 CLOCK_50~clkctrl dugem:U2|CLOCKDIV:F|count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dugem:U2|CLOCKDIV:F|count[31] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl dugem:U2|CLOCKDIV:F|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dugem:U2|CLOCKDIV:F|count[4] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.603 ns" { dugem:U2|CLOCKDIV:F|count[4] dugem:U2|CLOCKDIV:F|LessThan0~2 dugem:U2|CLOCKDIV:F|LessThan0~3 dugem:U2|CLOCKDIV:F|LessThan0~6 dugem:U2|CLOCKDIV:F|LessThan0~10 dugem:U2|CLOCKDIV:F|count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.603 ns" { dugem:U2|CLOCKDIV:F|count[4] {} dugem:U2|CLOCKDIV:F|LessThan0~2 {} dugem:U2|CLOCKDIV:F|LessThan0~3 {} dugem:U2|CLOCKDIV:F|LessThan0~6 {} dugem:U2|CLOCKDIV:F|LessThan0~10 {} dugem:U2|CLOCKDIV:F|count[31] {} } { 0.000ns 0.886ns 0.295ns 0.303ns 0.297ns 0.771ns } { 0.000ns 0.455ns 0.516ns 0.322ns 0.178ns 0.580ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK_50 CLOCK_50~clkctrl dugem:U2|CLOCKDIV:F|count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dugem:U2|CLOCKDIV:F|count[31] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl dugem:U2|CLOCKDIV:F|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dugem:U2|CLOCKDIV:F|count[4] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dugem:U2\|PresentState.s4 SW\[1\] CLOCK_50 -2.355 ns register " "Info: tsu for register \"dugem:U2\|PresentState.s4\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_50\") is -2.355 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.320 ns + Longest pin register " "Info: + Longest pin to register delay is 4.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 15 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 15; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/top_level_vhd.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.521 ns) 3.065 ns dugem:U2\|PresentState~19 2 COMB LCCOMB_X46_Y20_N4 2 " "Info: 2: + IC(1.518 ns) + CELL(0.521 ns) = 3.065 ns; Loc. = LCCOMB_X46_Y20_N4; Fanout = 2; COMB Node = 'dugem:U2\|PresentState~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { SW[1] dugem:U2|PresentState~19 } "NODE_NAME" } } { "dugem.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/dugem.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.758 ns) 4.320 ns dugem:U2\|PresentState.s4 3 REG LCFF_X47_Y20_N25 6 " "Info: 3: + IC(0.497 ns) + CELL(0.758 ns) = 4.320 ns; Loc. = LCFF_X47_Y20_N25; Fanout = 6; REG Node = 'dugem:U2\|PresentState.s4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { dugem:U2|PresentState~19 dugem:U2|PresentState.s4 } "NODE_NAME" } } { "dugem.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/dugem.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.305 ns ( 53.36 % ) " "Info: Total cell delay = 2.305 ns ( 53.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.015 ns ( 46.64 % ) " "Info: Total interconnect delay = 2.015 ns ( 46.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.320 ns" { SW[1] dugem:U2|PresentState~19 dugem:U2|PresentState.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.320 ns" { SW[1] {} SW[1]~combout {} dugem:U2|PresentState~19 {} dugem:U2|PresentState.s4 {} } { 0.000ns 0.000ns 1.518ns 0.497ns } { 0.000ns 1.026ns 0.521ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "dugem.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/dugem.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.637 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/top_level_vhd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.879 ns) 3.452 ns dugem:U2\|CLOCKDIV:F\|DIVOUT 2 REG LCFF_X23_Y16_N3 2 " "Info: 2: + IC(1.547 ns) + CELL(0.879 ns) = 3.452 ns; Loc. = LCFF_X23_Y16_N3; Fanout = 2; REG Node = 'dugem:U2\|CLOCKDIV:F\|DIVOUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.426 ns" { CLOCK_50 dugem:U2|CLOCKDIV:F|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.000 ns) 5.062 ns dugem:U2\|CLOCKDIV:F\|DIVOUT~clkctrl 3 COMB CLKCTRL_G11 13 " "Info: 3: + IC(1.610 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G11; Fanout = 13; COMB Node = 'dugem:U2\|CLOCKDIV:F\|DIVOUT~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { dugem:U2|CLOCKDIV:F|DIVOUT dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 6.637 ns dugem:U2\|PresentState.s4 4 REG LCFF_X47_Y20_N25 6 " "Info: 4: + IC(0.973 ns) + CELL(0.602 ns) = 6.637 ns; Loc. = LCFF_X47_Y20_N25; Fanout = 6; REG Node = 'dugem:U2\|PresentState.s4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl dugem:U2|PresentState.s4 } "NODE_NAME" } } { "dugem.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/dugem.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.77 % ) " "Info: Total cell delay = 2.507 ns ( 37.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.130 ns ( 62.23 % ) " "Info: Total interconnect delay = 4.130 ns ( 62.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.637 ns" { CLOCK_50 dugem:U2|CLOCKDIV:F|DIVOUT dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl dugem:U2|PresentState.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.637 ns" { CLOCK_50 {} CLOCK_50~combout {} dugem:U2|CLOCKDIV:F|DIVOUT {} dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl {} dugem:U2|PresentState.s4 {} } { 0.000ns 0.000ns 1.547ns 1.610ns 0.973ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.320 ns" { SW[1] dugem:U2|PresentState~19 dugem:U2|PresentState.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.320 ns" { SW[1] {} SW[1]~combout {} dugem:U2|PresentState~19 {} dugem:U2|PresentState.s4 {} } { 0.000ns 0.000ns 1.518ns 0.497ns } { 0.000ns 1.026ns 0.521ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.637 ns" { CLOCK_50 dugem:U2|CLOCKDIV:F|DIVOUT dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl dugem:U2|PresentState.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.637 ns" { CLOCK_50 {} CLOCK_50~combout {} dugem:U2|CLOCKDIV:F|DIVOUT {} dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl {} dugem:U2|PresentState.s4 {} } { 0.000ns 0.000ns 1.547ns 1.610ns 0.973ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_G\[3\] display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\] 26.182 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_G\[3\]\" through register \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\]\" is 26.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.467 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/top_level_vhd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.879 ns) 3.842 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz 2 REG LCFF_X25_Y2_N1 2 " "Info: 2: + IC(1.937 ns) + CELL(0.879 ns) = 3.842 ns; Loc. = LCFF_X25_Y2_N1; Fanout = 2; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.000 ns) 4.874 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl 3 COMB CLKCTRL_G15 43 " "Info: 3: + IC(1.032 ns) + CELL(0.000 ns) = 4.874 ns; Loc. = CLKCTRL_G15; Fanout = 43; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 6.467 ns display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\] 4 REG LCFF_X40_Y24_N15 3 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 6.467 ns; Loc. = LCFF_X40_Y24_N15; Fanout = 3; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.77 % ) " "Info: Total cell delay = 2.507 ns ( 38.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.960 ns ( 61.23 % ) " "Info: Total interconnect delay = 3.960 ns ( 61.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.467 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.467 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] {} } { 0.000ns 0.000ns 1.937ns 1.032ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vga.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/vga.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.438 ns + Longest register pin " "Info: + Longest register to pin delay is 19.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\] 1 REG LCFF_X40_Y24_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y24_N15; Fanout = 3; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.545 ns) 1.120 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan7~0 2 COMB LCCOMB_X40_Y24_N8 2 " "Info: 2: + IC(0.575 ns) + CELL(0.545 ns) = 1.120 ns; Loc. = LCCOMB_X40_Y24_N8; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan7~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.521 ns) 1.943 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~18 3 COMB LCCOMB_X40_Y24_N12 1 " "Info: 3: + IC(0.302 ns) + CELL(0.521 ns) = 1.943 ns; Loc. = LCCOMB_X40_Y24_N12; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan7~0 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.545 ns) 3.745 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~19 4 COMB LCCOMB_X40_Y24_N30 6 " "Info: 4: + IC(1.257 ns) + CELL(0.545 ns) = 3.745 ns; Loc. = LCCOMB_X40_Y24_N30; Fanout = 6; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~18 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.449 ns) 5.945 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|M_TF2~3 5 COMB LCCOMB_X45_Y20_N22 3 " "Info: 5: + IC(1.751 ns) + CELL(0.449 ns) = 5.945 ns; Loc. = LCCOMB_X45_Y20_N22; Fanout = 3; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|M_TF2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~19 display_vhd:module_vga|color_rom_vhd:color_rom0|M_TF2~3 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/color_rom_vhd.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.178 ns) 7.909 ns display_vhd:module_vga\|VGA_B\[2\]~5 6 COMB LCCOMB_X40_Y24_N26 3 " "Info: 6: + IC(1.786 ns) + CELL(0.178 ns) = 7.909 ns; Loc. = LCCOMB_X40_Y24_N26; Fanout = 3; COMB Node = 'display_vhd:module_vga\|VGA_B\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|M_TF2~3 display_vhd:module_vga|VGA_B[2]~5 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/display_vhd.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.545 ns) 10.316 ns display_vhd:module_vga\|VGA_B\[2\]~12 7 COMB LCCOMB_X45_Y20_N20 3 " "Info: 7: + IC(1.862 ns) + CELL(0.545 ns) = 10.316 ns; Loc. = LCCOMB_X45_Y20_N20; Fanout = 3; COMB Node = 'display_vhd:module_vga\|VGA_B\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { display_vhd:module_vga|VGA_B[2]~5 display_vhd:module_vga|VGA_B[2]~12 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/display_vhd.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.178 ns) 11.982 ns display_vhd:module_vga\|VGA_G\[0\]~4 8 COMB LCCOMB_X40_Y22_N20 2 " "Info: 8: + IC(1.488 ns) + CELL(0.178 ns) = 11.982 ns; Loc. = LCCOMB_X40_Y22_N20; Fanout = 2; COMB Node = 'display_vhd:module_vga\|VGA_G\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { display_vhd:module_vga|VGA_B[2]~12 display_vhd:module_vga|VGA_G[0]~4 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/display_vhd.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.542 ns) 13.354 ns display_vhd:module_vga\|VGA_G\[0\]~6 9 COMB LCCOMB_X39_Y22_N2 3 " "Info: 9: + IC(0.830 ns) + CELL(0.542 ns) = 13.354 ns; Loc. = LCCOMB_X39_Y22_N2; Fanout = 3; COMB Node = 'display_vhd:module_vga\|VGA_G\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { display_vhd:module_vga|VGA_G[0]~4 display_vhd:module_vga|VGA_G[0]~6 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/display_vhd.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.078 ns) + CELL(3.006 ns) 19.438 ns VGA_G\[3\] 10 PIN PIN_A8 0 " "Info: 10: + IC(3.078 ns) + CELL(3.006 ns) = 19.438 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'VGA_G\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { display_vhd:module_vga|VGA_G[0]~6 VGA_G[3] } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/top_level_vhd.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.509 ns ( 33.49 % ) " "Info: Total cell delay = 6.509 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.929 ns ( 66.51 % ) " "Info: Total interconnect delay = 12.929 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.438 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan7~0 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~18 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~19 display_vhd:module_vga|color_rom_vhd:color_rom0|M_TF2~3 display_vhd:module_vga|VGA_B[2]~5 display_vhd:module_vga|VGA_B[2]~12 display_vhd:module_vga|VGA_G[0]~4 display_vhd:module_vga|VGA_G[0]~6 VGA_G[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.438 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] {} display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan7~0 {} display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~18 {} display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~19 {} display_vhd:module_vga|color_rom_vhd:color_rom0|M_TF2~3 {} display_vhd:module_vga|VGA_B[2]~5 {} display_vhd:module_vga|VGA_B[2]~12 {} display_vhd:module_vga|VGA_G[0]~4 {} display_vhd:module_vga|VGA_G[0]~6 {} VGA_G[3] {} } { 0.000ns 0.575ns 0.302ns 1.257ns 1.751ns 1.786ns 1.862ns 1.488ns 0.830ns 3.078ns } { 0.000ns 0.545ns 0.521ns 0.545ns 0.449ns 0.178ns 0.545ns 0.178ns 0.542ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.467 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.467 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] {} } { 0.000ns 0.000ns 1.937ns 1.032ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.438 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan7~0 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~18 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~19 display_vhd:module_vga|color_rom_vhd:color_rom0|M_TF2~3 display_vhd:module_vga|VGA_B[2]~5 display_vhd:module_vga|VGA_B[2]~12 display_vhd:module_vga|VGA_G[0]~4 display_vhd:module_vga|VGA_G[0]~6 VGA_G[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.438 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] {} display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan7~0 {} display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~18 {} display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~19 {} display_vhd:module_vga|color_rom_vhd:color_rom0|M_TF2~3 {} display_vhd:module_vga|VGA_B[2]~5 {} display_vhd:module_vga|VGA_B[2]~12 {} display_vhd:module_vga|VGA_G[0]~4 {} display_vhd:module_vga|VGA_G[0]~6 {} VGA_G[3] {} } { 0.000ns 0.575ns 0.302ns 1.257ns 1.751ns 1.786ns 1.862ns 1.488ns 0.830ns 3.078ns } { 0.000ns 0.545ns 0.521ns 0.545ns 0.449ns 0.178ns 0.545ns 0.178ns 0.542ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dugem:U2\|PresentState.s7 SW\[1\] CLOCK_50 4.163 ns register " "Info: th for register \"dugem:U2\|PresentState.s7\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_50\") is 4.163 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.636 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/top_level_vhd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.879 ns) 3.452 ns dugem:U2\|CLOCKDIV:F\|DIVOUT 2 REG LCFF_X23_Y16_N3 2 " "Info: 2: + IC(1.547 ns) + CELL(0.879 ns) = 3.452 ns; Loc. = LCFF_X23_Y16_N3; Fanout = 2; REG Node = 'dugem:U2\|CLOCKDIV:F\|DIVOUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.426 ns" { CLOCK_50 dugem:U2|CLOCKDIV:F|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.000 ns) 5.062 ns dugem:U2\|CLOCKDIV:F\|DIVOUT~clkctrl 3 COMB CLKCTRL_G11 13 " "Info: 3: + IC(1.610 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G11; Fanout = 13; COMB Node = 'dugem:U2\|CLOCKDIV:F\|DIVOUT~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { dugem:U2|CLOCKDIV:F|DIVOUT dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.602 ns) 6.636 ns dugem:U2\|PresentState.s7 4 REG LCFF_X45_Y20_N3 3 " "Info: 4: + IC(0.972 ns) + CELL(0.602 ns) = 6.636 ns; Loc. = LCFF_X45_Y20_N3; Fanout = 3; REG Node = 'dugem:U2\|PresentState.s7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl dugem:U2|PresentState.s7 } "NODE_NAME" } } { "dugem.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/dugem.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.78 % ) " "Info: Total cell delay = 2.507 ns ( 37.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.129 ns ( 62.22 % ) " "Info: Total interconnect delay = 4.129 ns ( 62.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.636 ns" { CLOCK_50 dugem:U2|CLOCKDIV:F|DIVOUT dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl dugem:U2|PresentState.s7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.636 ns" { CLOCK_50 {} CLOCK_50~combout {} dugem:U2|CLOCKDIV:F|DIVOUT {} dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl {} dugem:U2|PresentState.s7 {} } { 0.000ns 0.000ns 1.547ns 1.610ns 0.972ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "dugem.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/dugem.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.759 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 15 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 15; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/top_level_vhd.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.178 ns) 2.663 ns dugem:U2\|PresentState~16 2 COMB LCCOMB_X45_Y20_N2 1 " "Info: 2: + IC(1.459 ns) + CELL(0.178 ns) = 2.663 ns; Loc. = LCCOMB_X45_Y20_N2; Fanout = 1; COMB Node = 'dugem:U2\|PresentState~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { SW[1] dugem:U2|PresentState~16 } "NODE_NAME" } } { "dugem.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/dugem.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.759 ns dugem:U2\|PresentState.s7 3 REG LCFF_X45_Y20_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.759 ns; Loc. = LCFF_X45_Y20_N3; Fanout = 3; REG Node = 'dugem:U2\|PresentState.s7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dugem:U2|PresentState~16 dugem:U2|PresentState.s7 } "NODE_NAME" } } { "dugem.vhd" "" { Text "C:/Users/Mogin/Desktop/dugem/display_vhd_de1_original/dugem.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 47.12 % ) " "Info: Total cell delay = 1.300 ns ( 47.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.459 ns ( 52.88 % ) " "Info: Total interconnect delay = 1.459 ns ( 52.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { SW[1] dugem:U2|PresentState~16 dugem:U2|PresentState.s7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { SW[1] {} SW[1]~combout {} dugem:U2|PresentState~16 {} dugem:U2|PresentState.s7 {} } { 0.000ns 0.000ns 1.459ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.636 ns" { CLOCK_50 dugem:U2|CLOCKDIV:F|DIVOUT dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl dugem:U2|PresentState.s7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.636 ns" { CLOCK_50 {} CLOCK_50~combout {} dugem:U2|CLOCKDIV:F|DIVOUT {} dugem:U2|CLOCKDIV:F|DIVOUT~clkctrl {} dugem:U2|PresentState.s7 {} } { 0.000ns 0.000ns 1.547ns 1.610ns 0.972ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { SW[1] dugem:U2|PresentState~16 dugem:U2|PresentState.s7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { SW[1] {} SW[1]~combout {} dugem:U2|PresentState~16 {} dugem:U2|PresentState.s7 {} } { 0.000ns 0.000ns 1.459ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 10:27:38 2012 " "Info: Processing ended: Mon Dec 03 10:27:38 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
