
*** Running vivado
    with args -log Risc5CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Risc5CPU.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Risc5CPU.tcl -notrace
Command: synth_design -top Risc5CPU -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11788
WARNING: [Synth 8-2611] redeclaration of ansi port JALR is not allowed [C:/Users/Fiee/Desktop/cpu_design/source/ID/InstDecode.v:20]
WARNING: [Synth 8-2611] redeclaration of ansi port dout is not allowed [C:/Users/Fiee/Desktop/cpu_design/source/IF/InstructionROM.v:22]
WARNING: [Synth 8-2611] redeclaration of ansi port PC is not allowed [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:16]
WARNING: [Synth 8-2611] redeclaration of ansi port Instruction_id is not allowed [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:21]
WARNING: [Synth 8-992] MemRead_ex is already implicitly declared earlier [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port ALUResult_ex is not allowed [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:55]
WARNING: [Synth 8-992] rdAddr_wb is already implicitly declared earlier [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:56]
CRITICAL WARNING: [Synth 8-976] RegWrite_wb has already been declared [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:57]
CRITICAL WARNING: [Synth 8-2654] second declaration of RegWrite_wb ignored [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:57]
INFO: [Synth 8-994] RegWrite_wb is declared here [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:26]
CRITICAL WARNING: [Synth 8-976] RegWrite_mem has already been declared [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:65]
CRITICAL WARNING: [Synth 8-2654] second declaration of RegWrite_mem ignored [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:65]
INFO: [Synth 8-994] RegWrite_mem is declared here [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:57]
CRITICAL WARNING: [Synth 8-976] RegWrite_wb has already been declared [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:75]
CRITICAL WARNING: [Synth 8-2654] second declaration of RegWrite_wb ignored [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:75]
INFO: [Synth 8-994] RegWrite_wb is declared here [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1133.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Risc5CPU' [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:2]
INFO: [Synth 8-6157] synthesizing module 'IF' [C:/Users/Fiee/Desktop/cpu_design/source/IF/IF.v:1]
INFO: [Synth 8-6157] synthesizing module 'InstructionROM' [C:/Users/Fiee/Desktop/cpu_design/source/IF/InstructionROM.v:19]
INFO: [Synth 8-6155] done synthesizing module 'InstructionROM' (1#1) [C:/Users/Fiee/Desktop/cpu_design/source/IF/InstructionROM.v:19]
INFO: [Synth 8-6155] done synthesizing module 'IF' (2#1) [C:/Users/Fiee/Desktop/cpu_design/source/IF/IF.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_PipeReg' [C:/Users/Fiee/Desktop/cpu_design/source/PIPELINEREG/IF_ID.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_PipeReg' (3#1) [C:/Users/Fiee/Desktop/cpu_design/source/PIPELINEREG/IF_ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID' [C:/Users/Fiee/Desktop/cpu_design/source/ID/ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'Registers' [C:/Users/Fiee/Desktop/cpu_design/source/ID/Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (4#1) [C:/Users/Fiee/Desktop/cpu_design/source/ID/Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/Fiee/Desktop/cpu_design/source/ID/InstDecode.v:2]
WARNING: [Synth 8-153] case item 6'b01000x will never be executed [C:/Users/Fiee/Desktop/cpu_design/source/ID/InstDecode.v:46]
WARNING: [Synth 8-153] case item 6'b01001x will never be executed [C:/Users/Fiee/Desktop/cpu_design/source/ID/InstDecode.v:46]
WARNING: [Synth 8-153] case item 6'b01010x will never be executed [C:/Users/Fiee/Desktop/cpu_design/source/ID/InstDecode.v:46]
WARNING: [Synth 8-153] case item 6'b01011x will never be executed [C:/Users/Fiee/Desktop/cpu_design/source/ID/InstDecode.v:46]
WARNING: [Synth 8-153] case item 6'b01100x will never be executed [C:/Users/Fiee/Desktop/cpu_design/source/ID/InstDecode.v:46]
WARNING: [Synth 8-153] case item 6'b01101x will never be executed [C:/Users/Fiee/Desktop/cpu_design/source/ID/InstDecode.v:46]
WARNING: [Synth 8-153] case item 6'b10111x will never be executed [C:/Users/Fiee/Desktop/cpu_design/source/ID/InstDecode.v:46]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (5#1) [C:/Users/Fiee/Desktop/cpu_design/source/ID/InstDecode.v:2]
INFO: [Synth 8-6157] synthesizing module 'BranchTest' [C:/Users/Fiee/Desktop/cpu_design/source/ID/Branch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BranchTest' (6#1) [C:/Users/Fiee/Desktop/cpu_design/source/ID/Branch.v:3]
INFO: [Synth 8-6157] synthesizing module 'HazardDetecter' [C:/Users/Fiee/Desktop/cpu_design/source/ID/Hazard.v:1]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetecter' (7#1) [C:/Users/Fiee/Desktop/cpu_design/source/ID/Hazard.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID' (8#1) [C:/Users/Fiee/Desktop/cpu_design/source/ID/ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_PipeReg' [C:/Users/Fiee/Desktop/cpu_design/source/PIPELINEREG/ID_EX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_PipeReg' (9#1) [C:/Users/Fiee/Desktop/cpu_design/source/PIPELINEREG/ID_EX.v:1]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/Fiee/Desktop/cpu_design/source/EX/EX.v:1]
INFO: [Synth 8-6157] synthesizing module 'Forward' [C:/Users/Fiee/Desktop/cpu_design/source/EX/Forward.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Forward' (10#1) [C:/Users/Fiee/Desktop/cpu_design/source/EX/Forward.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Fiee/Desktop/cpu_design/source/EX/ALU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [C:/Users/Fiee/Desktop/cpu_design/source/EX/ALU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EX' (12#1) [C:/Users/Fiee/Desktop/cpu_design/source/EX/EX.v:1]
INFO: [Synth 8-6157] synthesizing module 'EX_mem_PinpeReg' [C:/Users/Fiee/Desktop/cpu_design/source/PIPELINEREG/EX_DM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EX_mem_PinpeReg' (13#1) [C:/Users/Fiee/Desktop/cpu_design/source/PIPELINEREG/EX_DM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/Fiee/Desktop/cpu_design/project/project.runs/synth_1/.Xil/Vivado-14312-DESKTOP-9NUVTDR/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (14#1) [C:/Users/Fiee/Desktop/cpu_design/project/project.runs/synth_1/.Xil/Vivado-14312-DESKTOP-9NUVTDR/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DM_WB_PipeReg' [C:/Users/Fiee/Desktop/cpu_design/source/PIPELINEREG/DM_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DM_WB_PipeReg' (15#1) [C:/Users/Fiee/Desktop/cpu_design/source/PIPELINEREG/DM_WB.v:1]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/Fiee/Desktop/cpu_design/source/WB/WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'WB' (16#1) [C:/Users/Fiee/Desktop/cpu_design/source/WB/WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Risc5CPU' (17#1) [C:/Users/Fiee/Desktop/cpu_design/source/TOPMODULE/Risc5CPU.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1133.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1133.758 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1133.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Fiee/Desktop/cpu_design/source/IPs/DRAM/DRAM/dist_mem_gen_0_in_context.xdc] for cell 'DRAM0'
Finished Parsing XDC File [c:/Users/Fiee/Desktop/cpu_design/source/IPs/DRAM/DRAM/dist_mem_gen_0_in_context.xdc] for cell 'DRAM0'
Parsing XDC File [C:/Users/Fiee/Desktop/cpu_design/project/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Fiee/Desktop/cpu_design/project/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1133.758 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1133.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1133.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for DRAM0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1133.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1133.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   4 Input   32 Bit        Muxes := 3     
	  14 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1133.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                     | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------------+-----------+----------------------+--------------+
|Risc5CPU    | ID_STATE/Rs32/registers_32_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+--------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1133.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1133.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                     | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------------+-----------+----------------------+--------------+
|Risc5CPU    | ID_STATE/Rs32/registers_32_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+--------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1145.086 ; gain = 11.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1159.383 ; gain = 25.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1159.383 ; gain = 25.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1159.383 ; gain = 25.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1159.383 ; gain = 25.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1159.383 ; gain = 25.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1159.383 ; gain = 25.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DRAM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |DRAM     |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    51|
|4     |LUT1     |    16|
|5     |LUT2     |    96|
|6     |LUT3     |   106|
|7     |LUT4     |   187|
|8     |LUT5     |   281|
|9     |LUT6     |   461|
|10    |RAM32M   |    10|
|11    |RAM32X1D |     4|
|12    |FDRE     |   376|
|13    |IBUF     |     2|
|14    |OBUF     |   195|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1159.383 ; gain = 25.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1159.383 ; gain = 25.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1159.383 ; gain = 25.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1171.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: 36aecb8d
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 14 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1176.195 ; gain = 42.438
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Fiee/Desktop/cpu_design/project/project.runs/synth_1/Risc5CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Risc5CPU_utilization_synth.rpt -pb Risc5CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 21:10:30 2021...
