{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 08:13:22 2015 " "Info: Processing started: Fri Oct 09 08:13:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off contador_asendente_desendente_fpga -c contador_asendente_desendente_fpga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off contador_asendente_desendente_fpga -c contador_asendente_desendente_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "contador_asendente_desendente_fpga EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"contador_asendente_desendente_fpga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/diseño electronico y programacion/quartus_2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/diseño electronico y programacion/quartus_2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/diseño electronico y programacion/quartus_2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_frec:conex1\|clk_div " "Info: Destination node div_frec:conex1\|clk_div" {  } { { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_frec:conex1|clk_div } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/diseño electronico y programacion/quartus_2/quartus/bin/pin_planner.ppl" { clk } } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_frec:conex1\|clk_div  " "Info: Automatically promoted node div_frec:conex1\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_frec:conex1\|clk_div~0 " "Info: Destination node div_frec:conex1\|clk_div~0" {  } { { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_frec:conex1|clk_div~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_frec:conex1|clk_div } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN L21 (CLK5, LVDSCLK2n, Input)) " "Info: Automatically promoted node rst (placed in PIN L21 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/diseño electronico y programacion/quartus_2/quartus/bin/pin_planner.ppl" { rst } } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.260 ns register register " "Info: Estimated most critical path is register to register delay of 4.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_frec:conex1\|contador\[1\] 1 REG LAB_X1_Y23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y23; Fanout = 3; REG Node = 'div_frec:conex1\|contador\[1\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_frec:conex1|contador[1] } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.517 ns) 1.288 ns div_frec:conex1\|Add0~3 2 COMB LAB_X2_Y23 2 " "Info: 2: + IC(0.771 ns) + CELL(0.517 ns) = 1.288 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~3'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { div_frec:conex1|contador[1] div_frec:conex1|Add0~3 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.368 ns div_frec:conex1\|Add0~5 3 COMB LAB_X2_Y23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.368 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~5'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~3 div_frec:conex1|Add0~5 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.448 ns div_frec:conex1\|Add0~7 4 COMB LAB_X2_Y23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.448 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~7'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~5 div_frec:conex1|Add0~7 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.528 ns div_frec:conex1\|Add0~9 5 COMB LAB_X2_Y23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.528 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~9'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~7 div_frec:conex1|Add0~9 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.608 ns div_frec:conex1\|Add0~11 6 COMB LAB_X2_Y23 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.608 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~11'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~9 div_frec:conex1|Add0~11 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.688 ns div_frec:conex1\|Add0~13 7 COMB LAB_X2_Y23 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.688 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~13'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~11 div_frec:conex1|Add0~13 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.768 ns div_frec:conex1\|Add0~15 8 COMB LAB_X2_Y23 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.768 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~15'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~13 div_frec:conex1|Add0~15 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.848 ns div_frec:conex1\|Add0~17 9 COMB LAB_X2_Y23 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.848 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~17'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~15 div_frec:conex1|Add0~17 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.928 ns div_frec:conex1\|Add0~19 10 COMB LAB_X2_Y23 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.928 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~19'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~17 div_frec:conex1|Add0~19 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.008 ns div_frec:conex1\|Add0~21 11 COMB LAB_X2_Y23 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.008 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~21'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~19 div_frec:conex1|Add0~21 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.088 ns div_frec:conex1\|Add0~23 12 COMB LAB_X2_Y23 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.088 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~23'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~21 div_frec:conex1|Add0~23 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.168 ns div_frec:conex1\|Add0~25 13 COMB LAB_X2_Y23 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.168 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~25'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~23 div_frec:conex1|Add0~25 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.248 ns div_frec:conex1\|Add0~27 14 COMB LAB_X2_Y23 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.248 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~27'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~25 div_frec:conex1|Add0~27 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.328 ns div_frec:conex1\|Add0~29 15 COMB LAB_X2_Y23 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.328 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~29'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~27 div_frec:conex1|Add0~29 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.408 ns div_frec:conex1\|Add0~31 16 COMB LAB_X2_Y23 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.408 ns; Loc. = LAB_X2_Y23; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~31'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~29 div_frec:conex1|Add0~31 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 2.586 ns div_frec:conex1\|Add0~33 17 COMB LAB_X2_Y22 2 " "Info: 17: + IC(0.098 ns) + CELL(0.080 ns) = 2.586 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~33'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { div_frec:conex1|Add0~31 div_frec:conex1|Add0~33 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.666 ns div_frec:conex1\|Add0~35 18 COMB LAB_X2_Y22 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.666 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~35'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~33 div_frec:conex1|Add0~35 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.746 ns div_frec:conex1\|Add0~37 19 COMB LAB_X2_Y22 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.746 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~37'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~35 div_frec:conex1|Add0~37 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.826 ns div_frec:conex1\|Add0~39 20 COMB LAB_X2_Y22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.826 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~39'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~37 div_frec:conex1|Add0~39 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.906 ns div_frec:conex1\|Add0~41 21 COMB LAB_X2_Y22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 2.906 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~41'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~39 div_frec:conex1|Add0~41 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.986 ns div_frec:conex1\|Add0~43 22 COMB LAB_X2_Y22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.986 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~43'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~41 div_frec:conex1|Add0~43 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.066 ns div_frec:conex1\|Add0~45 23 COMB LAB_X2_Y22 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.066 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~45'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~43 div_frec:conex1|Add0~45 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.146 ns div_frec:conex1\|Add0~47 24 COMB LAB_X2_Y22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.146 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~47'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~45 div_frec:conex1|Add0~47 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.226 ns div_frec:conex1\|Add0~49 25 COMB LAB_X2_Y22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.226 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~49'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~47 div_frec:conex1|Add0~49 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.306 ns div_frec:conex1\|Add0~51 26 COMB LAB_X2_Y22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.306 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~51'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~49 div_frec:conex1|Add0~51 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.386 ns div_frec:conex1\|Add0~53 27 COMB LAB_X2_Y22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.386 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~53'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~51 div_frec:conex1|Add0~53 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.466 ns div_frec:conex1\|Add0~55 28 COMB LAB_X2_Y22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.466 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~55'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~53 div_frec:conex1|Add0~55 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.546 ns div_frec:conex1\|Add0~57 29 COMB LAB_X2_Y22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.546 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~57'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~55 div_frec:conex1|Add0~57 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.626 ns div_frec:conex1\|Add0~59 30 COMB LAB_X2_Y22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 3.626 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~59'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~57 div_frec:conex1|Add0~59 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.706 ns div_frec:conex1\|Add0~61 31 COMB LAB_X2_Y22 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 3.706 ns; Loc. = LAB_X2_Y22; Fanout = 1; COMB Node = 'div_frec:conex1\|Add0~61'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~59 div_frec:conex1|Add0~61 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.164 ns div_frec:conex1\|Add0~62 32 COMB LAB_X2_Y22 1 " "Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 4.164 ns; Loc. = LAB_X2_Y22; Fanout = 1; COMB Node = 'div_frec:conex1\|Add0~62'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { div_frec:conex1|Add0~61 div_frec:conex1|Add0~62 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.260 ns div_frec:conex1\|contador\[31\] 33 REG LAB_X2_Y22 2 " "Info: 33: + IC(0.000 ns) + CELL(0.096 ns) = 4.260 ns; Loc. = LAB_X2_Y22; Fanout = 2; REG Node = 'div_frec:conex1\|contador\[31\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div_frec:conex1|Add0~62 div_frec:conex1|contador[31] } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.391 ns ( 79.60 % ) " "Info: Total cell delay = 3.391 ns ( 79.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.869 ns ( 20.40 % ) " "Info: Total interconnect delay = 0.869 ns ( 20.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.260 ns" { div_frec:conex1|contador[1] div_frec:conex1|Add0~3 div_frec:conex1|Add0~5 div_frec:conex1|Add0~7 div_frec:conex1|Add0~9 div_frec:conex1|Add0~11 div_frec:conex1|Add0~13 div_frec:conex1|Add0~15 div_frec:conex1|Add0~17 div_frec:conex1|Add0~19 div_frec:conex1|Add0~21 div_frec:conex1|Add0~23 div_frec:conex1|Add0~25 div_frec:conex1|Add0~27 div_frec:conex1|Add0~29 div_frec:conex1|Add0~31 div_frec:conex1|Add0~33 div_frec:conex1|Add0~35 div_frec:conex1|Add0~37 div_frec:conex1|Add0~39 div_frec:conex1|Add0~41 div_frec:conex1|Add0~43 div_frec:conex1|Add0~45 div_frec:conex1|Add0~47 div_frec:conex1|Add0~49 div_frec:conex1|Add0~51 div_frec:conex1|Add0~53 div_frec:conex1|Add0~55 div_frec:conex1|Add0~57 div_frec:conex1|Add0~59 div_frec:conex1|Add0~61 div_frec:conex1|Add0~62 div_frec:conex1|contador[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y14 X11_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1 0 " "Info: Pin \"s1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2 0 " "Info: Pin \"s2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3 0 " "Info: Pin \"s3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4 0 " "Info: Pin \"s4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s5 0 " "Info: Pin \"s5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s6 0 " "Info: Pin \"s6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7 0 " "Info: Pin \"s7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 08:13:26 2015 " "Info: Processing ended: Fri Oct 09 08:13:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
