$date
	Mon Oct 13 09:35:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module two_bit_mc_tb $end
$var wire 1 ! lesser_than $end
$var wire 1 " greater_than $end
$var wire 1 # equal $end
$var reg 2 $ A [1:0] $end
$var reg 2 % B [1:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' j [31:0] $end
$scope module inst $end
$var wire 2 ( A [1:0] $end
$var wire 2 ) B [1:0] $end
$var reg 1 # equal $end
$var reg 1 " greater_than $end
$var reg 1 ! lesser_than $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#5
1!
0#
b1 %
b1 )
b1 '
#10
1!
b10 %
b10 )
b10 '
#15
1!
b11 %
b11 )
b11 '
#20
1"
0!
b0 %
b0 )
b1 $
b1 (
b1 &
b0 '
#25
1#
0"
b1 %
b1 )
b1 '
#30
1!
0#
b10 %
b10 )
b10 '
#35
1!
b11 %
b11 )
b11 '
#40
1"
0!
b0 %
b0 )
b10 $
b10 (
b10 &
b0 '
#45
1"
b1 %
b1 )
b1 '
#50
1#
0"
b10 %
b10 )
b10 '
#55
1!
0#
b11 %
b11 )
b11 '
#60
1"
0!
b0 %
b0 )
b11 $
b11 (
b11 &
b0 '
#65
1"
b1 %
b1 )
b1 '
#70
1"
b10 %
b10 )
b10 '
#75
1#
0"
b11 %
b11 )
b11 '
#80
b100 &
b100 '
