{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604865718027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604865718028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 17:01:57 2020 " "Processing started: Sun Nov 08 17:01:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604865718028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604865718028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multipler2v -c multipler2v " "Command: quartus_map --read_settings_files=on --write_settings_files=off multipler2v -c multipler2v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604865718028 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604865718417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsubtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorsubtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorsubtrator-estrutura " "Found design unit 1: somadorsubtrator-estrutura" {  } { { "somadorsubtrator.vhd" "" { Text "C:/altera/13.0sp1/multipler2/somadorsubtrator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718886 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorsubtrator " "Found entity 1: somadorsubtrator" {  } { { "somadorsubtrator.vhd" "" { Text "C:/altera/13.0sp1/multipler2/somadorsubtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604865718886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-estrutura " "Found design unit 1: registrador-estrutura" {  } { { "registrador.vhd" "" { Text "C:/altera/13.0sp1/multipler2/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718890 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/altera/13.0sp1/multipler2/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604865718890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2para1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2para1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "mux2para1.vhd" "" { Text "C:/altera/13.0sp1/multipler2/mux2para1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718893 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "mux2para1.vhd" "" { Text "C:/altera/13.0sp1/multipler2/mux2para1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604865718893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igualazero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file igualazero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 igualazero-estrutura " "Found design unit 1: igualazero-estrutura" {  } { { "igualazero.vhd" "" { Text "C:/altera/13.0sp1/multipler2/igualazero.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718897 ""} { "Info" "ISGN_ENTITY_NAME" "1 igualazero " "Found entity 1: igualazero" {  } { { "igualazero.vhd" "" { Text "C:/altera/13.0sp1/multipler2/igualazero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604865718897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bc-estrutura " "Found design unit 1: bc-estrutura" {  } { { "bc.vhd" "" { Text "C:/altera/13.0sp1/multipler2/bc.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718900 ""} { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "bc.vhd" "" { Text "C:/altera/13.0sp1/multipler2/bc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604865718900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bo-estrutura " "Found design unit 1: bo-estrutura" {  } { { "bo.vhd" "" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718903 ""} { "Info" "ISGN_ENTITY_NAME" "1 bo " "Found entity 1: bo" {  } { { "bo.vhd" "" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604865718903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipler2v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multipler2v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multipler2v-estrutura " "Found design unit 1: multipler2v-estrutura" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718906 ""} { "Info" "ISGN_ENTITY_NAME" "1 multipler2v " "Found entity 1: multipler2v" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604865718906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop-comportamento " "Found design unit 1: flip_flop-comportamento" {  } { { "flip_flop.vhd" "" { Text "C:/altera/13.0sp1/multipler2/flip_flop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718910 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.vhd" "" { Text "C:/altera/13.0sp1/multipler2/flip_flop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604865718910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-comportamento " "Found design unit 1: mux1-comportamento" {  } { { "mux1.vhd" "" { Text "C:/altera/13.0sp1/multipler2/mux1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718913 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "C:/altera/13.0sp1/multipler2/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604865718913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regextra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regextra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regextra-comportamento " "Found design unit 1: regextra-comportamento" {  } { { "regextra.vhd" "" { Text "C:/altera/13.0sp1/multipler2/regextra.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718915 ""} { "Info" "ISGN_ENTITY_NAME" "1 regextra " "Found entity 1: regextra" {  } { { "regextra.vhd" "" { Text "C:/altera/13.0sp1/multipler2/regextra.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604865718915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604865718915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multipler2v " "Elaborating entity \"multipler2v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604865718956 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carga_B multipler2v.vhd(29) " "VHDL Signal Declaration warning at multipler2v.vhd(29): used implicit default value for signal \"carga_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604865718958 "|multipler2v"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "shift_reg_PH multipler2v.vhd(29) " "VHDL Signal Declaration warning at multipler2v.vhd(29): used implicit default value for signal \"shift_reg_PH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604865718958 "|multipler2v"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carga_PH multipler2v.vhd(29) " "VHDL Signal Declaration warning at multipler2v.vhd(29): used implicit default value for signal \"carga_PH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604865718958 "|multipler2v"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_FF multipler2v.vhd(29) " "VHDL Signal Declaration warning at multipler2v.vhd(29): used implicit default value for signal \"mux_FF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604865718958 "|multipler2v"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carga_reg_cont multipler2v.vhd(29) " "VHDL Signal Declaration warning at multipler2v.vhd(29): used implicit default value for signal \"carga_reg_cont\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604865718958 "|multipler2v"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carga_reg_mult multipler2v.vhd(29) " "VHDL Signal Declaration warning at multipler2v.vhd(29): used implicit default value for signal \"carga_reg_mult\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604865718958 "|multipler2v"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A_zero multipler2v.vhd(29) " "Verilog HDL or VHDL warning at multipler2v.vhd(29): object \"A_zero\" assigned a value but never read" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604865718958 "|multipler2v"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_zero multipler2v.vhd(29) " "Verilog HDL or VHDL warning at multipler2v.vhd(29): object \"B_zero\" assigned a value but never read" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604865718958 "|multipler2v"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spronto multipler2v.vhd(29) " "VHDL Signal Declaration warning at multipler2v.vhd(29): used implicit default value for signal \"spronto\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604865718958 "|multipler2v"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contador_zero multipler2v.vhd(29) " "Verilog HDL or VHDL warning at multipler2v.vhd(29): object \"contador_zero\" assigned a value but never read" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604865718958 "|multipler2v"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zerinhoA multipler2v.vhd(29) " "Verilog HDL or VHDL warning at multipler2v.vhd(29): object \"zerinhoA\" assigned a value but never read" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604865718958 "|multipler2v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bo bo:boSignal " "Elaborating entity \"bo\" for hierarchy \"bo:boSignal\"" {  } { { "multipler2v.vhd" "boSignal" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865718975 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outsub bo.vhd(65) " "Verilog HDL or VHDL warning at bo.vhd(65): object \"outsub\" assigned a value but never read" {  } { { "bo.vhd" "" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604865718976 "|bo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop bo:boSignal\|flip_flop:flop " "Elaborating entity \"flip_flop\" for hierarchy \"bo:boSignal\|flip_flop:flop\"" {  } { { "bo.vhd" "flop" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865718978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 bo:boSignal\|mux2para1:muxPH " "Elaborating entity \"mux2para1\" for hierarchy \"bo:boSignal\|mux2para1:muxPH\"" {  } { { "bo.vhd" "muxPH" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865718980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 bo:boSignal\|mux2para1:muxCont " "Elaborating entity \"mux2para1\" for hierarchy \"bo:boSignal\|mux2para1:muxCont\"" {  } { { "bo.vhd" "muxCont" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865718983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 bo:boSignal\|mux1:muxCout " "Elaborating entity \"mux1\" for hierarchy \"bo:boSignal\|mux1:muxCout\"" {  } { { "bo.vhd" "muxCout" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865718984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regextra bo:boSignal\|regextra:regPH " "Elaborating entity \"regextra\" for hierarchy \"bo:boSignal\|regextra:regPH\"" {  } { { "bo.vhd" "regPH" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865718987 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga regextra.vhd(17) " "VHDL Process Statement warning at regextra.vhd(17): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regextra.vhd" "" { Text "C:/altera/13.0sp1/multipler2/regextra.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604865718987 "|bo|regextra:regPH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh regextra.vhd(19) " "VHDL Process Statement warning at regextra.vhd(19): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regextra.vhd" "" { Text "C:/altera/13.0sp1/multipler2/regextra.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604865718988 "|bo|regextra:regPH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga regextra.vhd(19) " "VHDL Process Statement warning at regextra.vhd(19): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regextra.vhd" "" { Text "C:/altera/13.0sp1/multipler2/regextra.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604865718988 "|bo|regextra:regPH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bo:boSignal\|registrador:regB " "Elaborating entity \"registrador\" for hierarchy \"bo:boSignal\|registrador:regB\"" {  } { { "bo.vhd" "regB" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865718992 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga registrador.vhd(16) " "VHDL Process Statement warning at registrador.vhd(16): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "C:/altera/13.0sp1/multipler2/registrador.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604865718993 "|bo|registrador:regB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bo:boSignal\|registrador:regCont " "Elaborating entity \"registrador\" for hierarchy \"bo:boSignal\|registrador:regCont\"" {  } { { "bo.vhd" "regCont" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865718994 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga registrador.vhd(16) " "VHDL Process Statement warning at registrador.vhd(16): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "C:/altera/13.0sp1/multipler2/registrador.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604865718995 "|bo|registrador:regCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bo:boSignal\|registrador:regmult " "Elaborating entity \"registrador\" for hierarchy \"bo:boSignal\|registrador:regmult\"" {  } { { "bo.vhd" "regmult" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865718996 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga registrador.vhd(16) " "VHDL Process Statement warning at registrador.vhd(16): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "C:/altera/13.0sp1/multipler2/registrador.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604865718997 "|bo|registrador:regmult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorsubtrator bo:boSignal\|somadorsubtrator:somador " "Elaborating entity \"somadorsubtrator\" for hierarchy \"bo:boSignal\|somadorsubtrator:somador\"" {  } { { "bo.vhd" "somador" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865718998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorsubtrator bo:boSignal\|somadorsubtrator:subrtador " "Elaborating entity \"somadorsubtrator\" for hierarchy \"bo:boSignal\|somadorsubtrator:subrtador\"" {  } { { "bo.vhd" "subrtador" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865719000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igualazero bo:boSignal\|igualazero:Azero " "Elaborating entity \"igualazero\" for hierarchy \"bo:boSignal\|igualazero:Azero\"" {  } { { "bo.vhd" "Azero" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865719002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igualazero bo:boSignal\|igualazero:contadorzero " "Elaborating entity \"igualazero\" for hierarchy \"bo:boSignal\|igualazero:contadorzero\"" {  } { { "bo.vhd" "contadorzero" { Text "C:/altera/13.0sp1/multipler2/bo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604865719005 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1604865719327 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pronto GND " "Pin \"pronto\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|pronto"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[0\] GND " "Pin \"mult\[0\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[1\] GND " "Pin \"mult\[1\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[2\] GND " "Pin \"mult\[2\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[3\] GND " "Pin \"mult\[3\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[4\] GND " "Pin \"mult\[4\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[5\] GND " "Pin \"mult\[5\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[6\] GND " "Pin \"mult\[6\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[7\] GND " "Pin \"mult\[7\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[8\] GND " "Pin \"mult\[8\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[9\] GND " "Pin \"mult\[9\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[10\] GND " "Pin \"mult\[10\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[11\] GND " "Pin \"mult\[11\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[12\] GND " "Pin \"mult\[12\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[13\] GND " "Pin \"mult\[13\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[14\] GND " "Pin \"mult\[14\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mult\[15\] GND " "Pin \"mult\[15\]\" is stuck at GND" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604865719395 "|multipler2v|mult[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1604865719395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604865719598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719598 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iniciar " "No output dependent on input pin \"iniciar\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|iniciar"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entA\[0\] " "No output dependent on input pin \"entA\[0\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entA\[1\] " "No output dependent on input pin \"entA\[1\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entA\[2\] " "No output dependent on input pin \"entA\[2\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entA\[3\] " "No output dependent on input pin \"entA\[3\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entA\[4\] " "No output dependent on input pin \"entA\[4\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entA\[5\] " "No output dependent on input pin \"entA\[5\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entA\[6\] " "No output dependent on input pin \"entA\[6\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entA\[7\] " "No output dependent on input pin \"entA\[7\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entB\[0\] " "No output dependent on input pin \"entB\[0\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entB\[1\] " "No output dependent on input pin \"entB\[1\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entB\[2\] " "No output dependent on input pin \"entB\[2\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entB\[3\] " "No output dependent on input pin \"entB\[3\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entB\[4\] " "No output dependent on input pin \"entB\[4\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entB\[5\] " "No output dependent on input pin \"entB\[5\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entB\[6\] " "No output dependent on input pin \"entB\[6\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entB\[7\] " "No output dependent on input pin \"entB\[7\]\"" {  } { { "multipler2v.vhd" "" { Text "C:/altera/13.0sp1/multipler2/multipler2v.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604865719655 "|multipler2v|entB[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1604865719655 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604865719656 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604865719656 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604865719656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604865719701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 17:01:59 2020 " "Processing ended: Sun Nov 08 17:01:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604865719701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604865719701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604865719701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604865719701 ""}
