diff --git a/feedback.gen/sources_1/bd/mref/feedback_combined/component.xml b/feedback.gen/sources_1/bd/mref/feedback_combined/component.xml
index 108272e..bf78414 100644
--- a/feedback.gen/sources_1/bd/mref/feedback_combined/component.xml
+++ b/feedback.gen/sources_1/bd/mref/feedback_combined/component.xml
@@ -35,6 +35,36 @@
         </spirit:parameter>
       </spirit:parameters>
     </spirit:busInterface>
+    <spirit:busInterface>
+      <spirit:name>M_AXIS_DDS</spirit:name>
+      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
+      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
+      <spirit:master/>
+      <spirit:portMaps>
+        <spirit:portMap>
+          <spirit:logicalPort>
+            <spirit:name>TDATA</spirit:name>
+          </spirit:logicalPort>
+          <spirit:physicalPort>
+            <spirit:name>M_AXIS_DDS_tdata</spirit:name>
+          </spirit:physicalPort>
+        </spirit:portMap>
+        <spirit:portMap>
+          <spirit:logicalPort>
+            <spirit:name>TVALID</spirit:name>
+          </spirit:logicalPort>
+          <spirit:physicalPort>
+            <spirit:name>M_AXIS_DDS_tvalid</spirit:name>
+          </spirit:physicalPort>
+        </spirit:portMap>
+      </spirit:portMaps>
+      <spirit:parameters>
+        <spirit:parameter>
+          <spirit:name>FREQ_HZ</spirit:name>
+          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXIS_DDS.FREQ_HZ">125000000</spirit:value>
+        </spirit:parameter>
+      </spirit:parameters>
+    </spirit:busInterface>
     <spirit:busInterface>
       <spirit:name>S_AXIS_ADC1</spirit:name>
       <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
@@ -143,7 +173,7 @@
       <spirit:parameters>
         <spirit:parameter>
           <spirit:name>ASSOCIATED_BUSIF</spirit:name>
-          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">M_AXIS:S_AXIS_ADC1:S_AXIS_ADC2:S_AXIS_CFG</spirit:value>
+          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">M_AXIS:M_AXIS_DDS:S_AXIS_ADC1:S_AXIS_ADC2:S_AXIS_CFG</spirit:value>
         </spirit:parameter>
       </spirit:parameters>
     </spirit:busInterface>
@@ -159,7 +189,7 @@
         <spirit:parameters>
           <spirit:parameter>
             <spirit:name>viewChecksum</spirit:name>
-            <spirit:value>4c5ff45b</spirit:value>
+            <spirit:value>dfdc032c</spirit:value>
           </spirit:parameter>
         </spirit:parameters>
       </spirit:view>
@@ -172,7 +202,7 @@
         <spirit:parameters>
           <spirit:parameter>
             <spirit:name>viewChecksum</spirit:name>
-            <spirit:value>4c5ff45b</spirit:value>
+            <spirit:value>dfdc032c</spirit:value>
           </spirit:parameter>
         </spirit:parameters>
       </spirit:view>
@@ -358,6 +388,36 @@
           </spirit:wireTypeDefs>
         </spirit:wire>
       </spirit:port>
+      <spirit:port>
+        <spirit:name>M_AXIS_DDS_tdata</spirit:name>
+        <spirit:wire>
+          <spirit:direction>out</spirit:direction>
+          <spirit:vector>
+            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DDS_OUT_WIDTH&apos;)) - 1)">15</spirit:left>
+            <spirit:right spirit:format="long">0</spirit:right>
+          </spirit:vector>
+          <spirit:wireTypeDefs>
+            <spirit:wireTypeDef>
+              <spirit:typeName>reg</spirit:typeName>
+              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
+              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
+            </spirit:wireTypeDef>
+          </spirit:wireTypeDefs>
+        </spirit:wire>
+      </spirit:port>
+      <spirit:port>
+        <spirit:name>M_AXIS_DDS_tvalid</spirit:name>
+        <spirit:wire>
+          <spirit:direction>out</spirit:direction>
+          <spirit:wireTypeDefs>
+            <spirit:wireTypeDef>
+              <spirit:typeName>wire</spirit:typeName>
+              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
+              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
+            </spirit:wireTypeDef>
+          </spirit:wireTypeDefs>
+        </spirit:wire>
+      </spirit:port>
       <spirit:port>
         <spirit:name>trig_out</spirit:name>
         <spirit:wire>
@@ -371,6 +431,91 @@
           </spirit:wireTypeDefs>
         </spirit:wire>
       </spirit:port>
+      <spirit:port>
+        <spirit:name>product_1</spirit:name>
+        <spirit:wire>
+          <spirit:direction>in</spirit:direction>
+          <spirit:vector>
+            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.PRODUCT_1_WIDTH&apos;)) - 1)">55</spirit:left>
+            <spirit:right spirit:format="long">0</spirit:right>
+          </spirit:vector>
+          <spirit:wireTypeDefs>
+            <spirit:wireTypeDef>
+              <spirit:typeName>std_logic_vector</spirit:typeName>
+              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
+              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
+            </spirit:wireTypeDef>
+          </spirit:wireTypeDefs>
+        </spirit:wire>
+      </spirit:port>
+      <spirit:port>
+        <spirit:name>product_2</spirit:name>
+        <spirit:wire>
+          <spirit:direction>in</spirit:direction>
+          <spirit:vector>
+            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.PRODUCT_2_WIDTH&apos;)) - 1)">42</spirit:left>
+            <spirit:right spirit:format="long">0</spirit:right>
+          </spirit:vector>
+          <spirit:wireTypeDefs>
+            <spirit:wireTypeDef>
+              <spirit:typeName>std_logic_vector</spirit:typeName>
+              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
+              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
+            </spirit:wireTypeDef>
+          </spirit:wireTypeDefs>
+        </spirit:wire>
+      </spirit:port>
+      <spirit:port>
+        <spirit:name>product_3</spirit:name>
+        <spirit:wire>
+          <spirit:direction>in</spirit:direction>
+          <spirit:vector>
+            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.PRODUCT_3_WIDTH&apos;)) - 1)">55</spirit:left>
+            <spirit:right spirit:format="long">0</spirit:right>
+          </spirit:vector>
+          <spirit:wireTypeDefs>
+            <spirit:wireTypeDef>
+              <spirit:typeName>std_logic_vector</spirit:typeName>
+              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
+              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
+            </spirit:wireTypeDef>
+          </spirit:wireTypeDefs>
+        </spirit:wire>
+      </spirit:port>
+      <spirit:port>
+        <spirit:name>product_4</spirit:name>
+        <spirit:wire>
+          <spirit:direction>in</spirit:direction>
+          <spirit:vector>
+            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.PRODUCT_4_WIDTH&apos;)) - 1)">63</spirit:left>
+            <spirit:right spirit:format="long">0</spirit:right>
+          </spirit:vector>
+          <spirit:wireTypeDefs>
+            <spirit:wireTypeDef>
+              <spirit:typeName>std_logic_vector</spirit:typeName>
+              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
+              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
+            </spirit:wireTypeDef>
+          </spirit:wireTypeDefs>
+        </spirit:wire>
+      </spirit:port>
+      <spirit:port>
+        <spirit:name>offset</spirit:name>
+        <spirit:wire>
+          <spirit:direction>in</spirit:direction>
+          <spirit:vector>
+            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.PARAM_WIDTH&apos;)) - 1)">31</spirit:left>
+            <spirit:right spirit:format="long">0</spirit:right>
+          </spirit:vector>
+          <spirit:wireTypeDefs>
+            <spirit:wireTypeDef>
+              <spirit:typeName>std_logic_vector</spirit:typeName>
+              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
+              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
+            </spirit:wireTypeDef>
+          </spirit:wireTypeDefs>
+        </spirit:wire>
+      </spirit:port>
     </spirit:ports>
     <spirit:modelParameters>
       <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
@@ -428,6 +573,26 @@
         <spirit:displayName>Param H Offset</spirit:displayName>
         <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PARAM_H_OFFSET">224</spirit:value>
       </spirit:modelParameter>
+      <spirit:modelParameter spirit:dataType="integer">
+        <spirit:name>PRODUCT_1_WIDTH</spirit:name>
+        <spirit:displayName>Product 1 Width</spirit:displayName>
+        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PRODUCT_1_WIDTH">56</spirit:value>
+      </spirit:modelParameter>
+      <spirit:modelParameter spirit:dataType="integer">
+        <spirit:name>PRODUCT_2_WIDTH</spirit:name>
+        <spirit:displayName>Product 2 Width</spirit:displayName>
+        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PRODUCT_2_WIDTH">43</spirit:value>
+      </spirit:modelParameter>
+      <spirit:modelParameter spirit:dataType="integer">
+        <spirit:name>PRODUCT_3_WIDTH</spirit:name>
+        <spirit:displayName>Product 3 Width</spirit:displayName>
+        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PRODUCT_3_WIDTH">56</spirit:value>
+      </spirit:modelParameter>
+      <spirit:modelParameter spirit:dataType="integer">
+        <spirit:name>PRODUCT_4_WIDTH</spirit:name>
+        <spirit:displayName>Product 4 Width</spirit:displayName>
+        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PRODUCT_4_WIDTH">64</spirit:value>
+      </spirit:modelParameter>
       <spirit:modelParameter spirit:dataType="integer">
         <spirit:name>DAC_DATA_WIDTH</spirit:name>
         <spirit:displayName>Dac Data Width</spirit:displayName>
@@ -461,7 +626,7 @@
       <spirit:file>
         <spirit:name>xgui/feedback_combined_v1_0.tcl</spirit:name>
         <spirit:fileType>tclSource</spirit:fileType>
-        <spirit:userFileType>CHECKSUM_73af48f8</spirit:userFileType>
+        <spirit:userFileType>CHECKSUM_3c920acd</spirit:userFileType>
         <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
       </spirit:file>
     </spirit:fileSet>
@@ -523,6 +688,26 @@
       <spirit:displayName>Param H Offset</spirit:displayName>
       <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PARAM_H_OFFSET">224</spirit:value>
     </spirit:parameter>
+    <spirit:parameter>
+      <spirit:name>PRODUCT_1_WIDTH</spirit:name>
+      <spirit:displayName>Product 1 Width</spirit:displayName>
+      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PRODUCT_1_WIDTH">56</spirit:value>
+    </spirit:parameter>
+    <spirit:parameter>
+      <spirit:name>PRODUCT_2_WIDTH</spirit:name>
+      <spirit:displayName>Product 2 Width</spirit:displayName>
+      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PRODUCT_2_WIDTH">43</spirit:value>
+    </spirit:parameter>
+    <spirit:parameter>
+      <spirit:name>PRODUCT_3_WIDTH</spirit:name>
+      <spirit:displayName>Product 3 Width</spirit:displayName>
+      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PRODUCT_3_WIDTH">56</spirit:value>
+    </spirit:parameter>
+    <spirit:parameter>
+      <spirit:name>PRODUCT_4_WIDTH</spirit:name>
+      <spirit:displayName>Product 4 Width</spirit:displayName>
+      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PRODUCT_4_WIDTH">64</spirit:value>
+    </spirit:parameter>
     <spirit:parameter>
       <spirit:name>DAC_DATA_WIDTH</spirit:name>
       <spirit:displayName>Dac Data Width</spirit:displayName>
@@ -569,7 +754,7 @@
         <xilinx:designToolContext>IPI</xilinx:designToolContext>
       </xilinx:designToolContexts>
       <xilinx:coreRevision>1</xilinx:coreRevision>
-      <xilinx:coreCreationDateTime>2022-12-06T06:35:04Z</xilinx:coreCreationDateTime>
+      <xilinx:coreCreationDateTime>2023-01-29T21:02:27Z</xilinx:coreCreationDateTime>
     </xilinx:coreExtensions>
     <xilinx:packagingInfo>
       <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
diff --git a/feedback.gen/sources_1/bd/mref/feedback_combined/xgui/feedback_combined_v1_0.tcl b/feedback.gen/sources_1/bd/mref/feedback_combined/xgui/feedback_combined_v1_0.tcl
index d01c33e..724e06a 100644
--- a/feedback.gen/sources_1/bd/mref/feedback_combined/xgui/feedback_combined_v1_0.tcl
+++ b/feedback.gen/sources_1/bd/mref/feedback_combined/xgui/feedback_combined_v1_0.tcl
@@ -18,6 +18,10 @@ proc init_gui { IPINST } {
   ipgui::add_param $IPINST -name "PARAM_G_OFFSET" -parent ${Page_0}
   ipgui::add_param $IPINST -name "PARAM_H_OFFSET" -parent ${Page_0}
   ipgui::add_param $IPINST -name "PARAM_WIDTH" -parent ${Page_0}
+  ipgui::add_param $IPINST -name "PRODUCT_1_WIDTH" -parent ${Page_0}
+  ipgui::add_param $IPINST -name "PRODUCT_2_WIDTH" -parent ${Page_0}
+  ipgui::add_param $IPINST -name "PRODUCT_3_WIDTH" -parent ${Page_0}
+  ipgui::add_param $IPINST -name "PRODUCT_4_WIDTH" -parent ${Page_0}
   ipgui::add_param $IPINST -name "SELECT_WIDTH" -parent ${Page_0}
 
 
@@ -158,6 +162,42 @@ proc validate_PARAM_VALUE.PARAM_WIDTH { PARAM_VALUE.PARAM_WIDTH } {
 	return true
 }
 
+proc update_PARAM_VALUE.PRODUCT_1_WIDTH { PARAM_VALUE.PRODUCT_1_WIDTH } {
+	# Procedure called to update PRODUCT_1_WIDTH when any of the dependent parameters in the arguments change
+}
+
+proc validate_PARAM_VALUE.PRODUCT_1_WIDTH { PARAM_VALUE.PRODUCT_1_WIDTH } {
+	# Procedure called to validate PRODUCT_1_WIDTH
+	return true
+}
+
+proc update_PARAM_VALUE.PRODUCT_2_WIDTH { PARAM_VALUE.PRODUCT_2_WIDTH } {
+	# Procedure called to update PRODUCT_2_WIDTH when any of the dependent parameters in the arguments change
+}
+
+proc validate_PARAM_VALUE.PRODUCT_2_WIDTH { PARAM_VALUE.PRODUCT_2_WIDTH } {
+	# Procedure called to validate PRODUCT_2_WIDTH
+	return true
+}
+
+proc update_PARAM_VALUE.PRODUCT_3_WIDTH { PARAM_VALUE.PRODUCT_3_WIDTH } {
+	# Procedure called to update PRODUCT_3_WIDTH when any of the dependent parameters in the arguments change
+}
+
+proc validate_PARAM_VALUE.PRODUCT_3_WIDTH { PARAM_VALUE.PRODUCT_3_WIDTH } {
+	# Procedure called to validate PRODUCT_3_WIDTH
+	return true
+}
+
+proc update_PARAM_VALUE.PRODUCT_4_WIDTH { PARAM_VALUE.PRODUCT_4_WIDTH } {
+	# Procedure called to update PRODUCT_4_WIDTH when any of the dependent parameters in the arguments change
+}
+
+proc validate_PARAM_VALUE.PRODUCT_4_WIDTH { PARAM_VALUE.PRODUCT_4_WIDTH } {
+	# Procedure called to validate PRODUCT_4_WIDTH
+	return true
+}
+
 proc update_PARAM_VALUE.SELECT_WIDTH { PARAM_VALUE.SELECT_WIDTH } {
 	# Procedure called to update SELECT_WIDTH when any of the dependent parameters in the arguments change
 }
@@ -223,6 +263,26 @@ proc update_MODELPARAM_VALUE.PARAM_H_OFFSET { MODELPARAM_VALUE.PARAM_H_OFFSET PA
 	set_property value [get_property value ${PARAM_VALUE.PARAM_H_OFFSET}] ${MODELPARAM_VALUE.PARAM_H_OFFSET}
 }
 
+proc update_MODELPARAM_VALUE.PRODUCT_1_WIDTH { MODELPARAM_VALUE.PRODUCT_1_WIDTH PARAM_VALUE.PRODUCT_1_WIDTH } {
+	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
+	set_property value [get_property value ${PARAM_VALUE.PRODUCT_1_WIDTH}] ${MODELPARAM_VALUE.PRODUCT_1_WIDTH}
+}
+
+proc update_MODELPARAM_VALUE.PRODUCT_2_WIDTH { MODELPARAM_VALUE.PRODUCT_2_WIDTH PARAM_VALUE.PRODUCT_2_WIDTH } {
+	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
+	set_property value [get_property value ${PARAM_VALUE.PRODUCT_2_WIDTH}] ${MODELPARAM_VALUE.PRODUCT_2_WIDTH}
+}
+
+proc update_MODELPARAM_VALUE.PRODUCT_3_WIDTH { MODELPARAM_VALUE.PRODUCT_3_WIDTH PARAM_VALUE.PRODUCT_3_WIDTH } {
+	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
+	set_property value [get_property value ${PARAM_VALUE.PRODUCT_3_WIDTH}] ${MODELPARAM_VALUE.PRODUCT_3_WIDTH}
+}
+
+proc update_MODELPARAM_VALUE.PRODUCT_4_WIDTH { MODELPARAM_VALUE.PRODUCT_4_WIDTH PARAM_VALUE.PRODUCT_4_WIDTH } {
+	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
+	set_property value [get_property value ${PARAM_VALUE.PRODUCT_4_WIDTH}] ${MODELPARAM_VALUE.PRODUCT_4_WIDTH}
+}
+
 proc update_MODELPARAM_VALUE.DAC_DATA_WIDTH { MODELPARAM_VALUE.DAC_DATA_WIDTH PARAM_VALUE.DAC_DATA_WIDTH } {
 	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
 	set_property value [get_property value ${PARAM_VALUE.DAC_DATA_WIDTH}] ${MODELPARAM_VALUE.DAC_DATA_WIDTH}
diff --git a/feedback.gen/sources_1/bd/system/hdl/system_wrapper.v b/feedback.gen/sources_1/bd/system/hdl/system_wrapper.v
index 9b106a2..d6f2bd2 100644
--- a/feedback.gen/sources_1/bd/system/hdl/system_wrapper.v
+++ b/feedback.gen/sources_1/bd/system/hdl/system_wrapper.v
@@ -1,8 +1,8 @@
 //Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
 //--------------------------------------------------------------------------------
-//Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-//Date        : Tue Dec  6 07:35:34 2022
-//Host        : DESKTOP-PEVG67J running 64-bit major release  (build 9200)
+//Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
+//Date        : Mon Jan 30 10:03:10 2023
+//Host        : acoustics-VirtualBox running 64-bit Ubuntu 20.04.5 LTS
 //Command     : generate_target system_wrapper.bd
 //Design      : system_wrapper
 //Purpose     : IP block netlist
diff --git a/feedback.gen/sources_1/bd/system/hw_handoff/system.hwh b/feedback.gen/sources_1/bd/system/hw_handoff/system.hwh
index a0afcbb..74b3077 100644
--- a/feedback.gen/sources_1/bd/system/hw_handoff/system.hwh
+++ b/feedback.gen/sources_1/bd/system/hw_handoff/system.hwh
@@ -1,5 +1,5 @@
 ï»¿<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
-<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Dec  6 07:35:35 2022" VIVADOVERSION="2020.2">
+<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Jan 30 10:03:11 2023" VIVADOVERSION="2020.2">
 
   <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="system" PACKAGE="clg400" SPEEDGRADE="-1"/>
 
@@ -68,6 +68,36 @@
         <CONNECTION INSTANCE="feedback_combined_0" PORT="trig_out"/>
       </CONNECTIONS>
     </PORT>
+    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_MIO">
+      <CONNECTIONS>
+        <CONNECTION INSTANCE="Core_ps_0" PORT="MIO"/>
+      </CONNECTIONS>
+    </PORT>
+    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef" SIGNAME="Core_ps_0_DDR_VRN">
+      <CONNECTIONS>
+        <CONNECTION INSTANCE="Core_ps_0" PORT="DDR_VRN"/>
+      </CONNECTIONS>
+    </PORT>
+    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef" SIGNAME="Core_ps_0_DDR_VRP">
+      <CONNECTIONS>
+        <CONNECTION INSTANCE="Core_ps_0" PORT="DDR_VRP"/>
+      </CONNECTIONS>
+    </PORT>
+    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef" SIGNAME="Core_ps_0_PS_SRSTB">
+      <CONNECTIONS>
+        <CONNECTION INSTANCE="Core_ps_0" PORT="PS_SRSTB"/>
+      </CONNECTIONS>
+    </PORT>
+    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef" SIGNAME="Core_ps_0_PS_CLK">
+      <CONNECTIONS>
+        <CONNECTION INSTANCE="Core_ps_0" PORT="PS_CLK"/>
+      </CONNECTIONS>
+    </PORT>
+    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef" SIGNAME="Core_ps_0_PS_PORB">
+      <CONNECTIONS>
+        <CONNECTION INSTANCE="Core_ps_0" PORT="PS_PORB"/>
+      </CONNECTIONS>
+    </PORT>
     <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef" SIGNAME="Core_ps_0_DDR_CAS_n">
       <CONNECTIONS>
         <CONNECTION INSTANCE="Core_ps_0" PORT="DDR_CAS_n"/>
@@ -143,36 +173,6 @@
         <CONNECTION INSTANCE="Core_ps_0" PORT="DDR_DQS"/>
       </CONNECTIONS>
     </PORT>
-    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_MIO">
-      <CONNECTIONS>
-        <CONNECTION INSTANCE="Core_ps_0" PORT="MIO"/>
-      </CONNECTIONS>
-    </PORT>
-    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef" SIGNAME="Core_ps_0_DDR_VRN">
-      <CONNECTIONS>
-        <CONNECTION INSTANCE="Core_ps_0" PORT="DDR_VRN"/>
-      </CONNECTIONS>
-    </PORT>
-    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef" SIGNAME="Core_ps_0_DDR_VRP">
-      <CONNECTIONS>
-        <CONNECTION INSTANCE="Core_ps_0" PORT="DDR_VRP"/>
-      </CONNECTIONS>
-    </PORT>
-    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef" SIGNAME="Core_ps_0_PS_SRSTB">
-      <CONNECTIONS>
-        <CONNECTION INSTANCE="Core_ps_0" PORT="PS_SRSTB"/>
-      </CONNECTIONS>
-    </PORT>
-    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef" SIGNAME="Core_ps_0_PS_CLK">
-      <CONNECTIONS>
-        <CONNECTION INSTANCE="Core_ps_0" PORT="PS_CLK"/>
-      </CONNECTIONS>
-    </PORT>
-    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef" SIGNAME="Core_ps_0_PS_PORB">
-      <CONNECTIONS>
-        <CONNECTION INSTANCE="Core_ps_0" PORT="PS_PORB"/>
-      </CONNECTIONS>
-    </PORT>
   </EXTERNALPORTS>
 
   <EXTERNALINTERFACES>
@@ -325,9 +325,9 @@
         <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="125.0"/>
         <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="250.0"/>
         <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="250.0"/>
-        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="125"/>
-        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="125"/>
-        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="125"/>
+        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
+        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
+        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
         <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
         <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
         <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="157.5"/>
@@ -346,9 +346,9 @@
         <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="125.00000"/>
         <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="250.00000"/>
         <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="250.00000"/>
-        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="125.00000"/>
-        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="125.00000"/>
-        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="125.00000"/>
+        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
+        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
+        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
         <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
         <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
         <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="157.500"/>
@@ -360,9 +360,9 @@
         <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
         <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
         <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.0"/>
-        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.0"/>
-        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.0"/>
-        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.0"/>
+        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
+        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
+        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
         <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
         <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
         <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
@@ -519,9 +519,9 @@
         <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
         <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.5"/>
         <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.5"/>
-        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="1.0"/>
-        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="1.0"/>
-        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="1.0"/>
+        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="1.25"/>
+        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="1.25"/>
+        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="1.25"/>
         <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="1.25"/>
         <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
         <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
@@ -546,9 +546,9 @@
         <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="125.00000"/>
         <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="250.00000"/>
         <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="250.00000"/>
-        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="125.00000"/>
-        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="125.00000"/>
-        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="125.00000"/>
+        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
+        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
+        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
         <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
         <PARAMETER NAME="C_M_MAX" VALUE="64.000"/>
         <PARAMETER NAME="C_M_MIN" VALUE="2.000"/>
@@ -643,13 +643,13 @@
         <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="250.0"/>
         <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="202.5"/>
         <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
-        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="125"/>
+        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
         <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
         <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
-        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="125"/>
+        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
         <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
         <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
-        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="125"/>
+        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
         <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
         <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
         <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
@@ -844,6 +844,12 @@
             <CONNECTION INSTANCE="Data_Conversion_memory_binary_conver_0" PORT="aclk"/>
             <CONNECTION INSTANCE="axis_red_pitaya_adc_0" PORT="aclk"/>
             <CONNECTION INSTANCE="axis_red_pitaya_dac_0" PORT="aclk"/>
+            <CONNECTION INSTANCE="Premultiplier_axis_broadcaster_0" PORT="aclk"/>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_1" PORT="CLK"/>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_0" PORT="CLK"/>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_2" PORT="CLK"/>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_3" PORT="CLK"/>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="aclk"/>
             <CONNECTION INSTANCE="feedback_combined_0" PORT="aclk"/>
             <CONNECTION INSTANCE="Core_ps_0_axi_periph" PORT="M01_ACLK"/>
             <CONNECTION INSTANCE="Core_ps_0_axi_periph" PORT="M00_ACLK"/>
@@ -2859,176 +2865,6 @@
             <CONNECTION INSTANCE="Core_rst_0" PORT="peripheral_aresetn"/>
           </CONNECTIONS>
         </PORT>
-        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_awaddr">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_awaddr"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
-        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_awvalid">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_awvalid"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_awready">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_awready"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_wdata">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_wdata"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_wstrb">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_wstrb"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_wvalid">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_wvalid"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_wready">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_wready"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_bresp">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_bresp"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_bvalid">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_bvalid"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_bready">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_bready"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_araddr">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_araddr"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
-        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_arvalid">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_arvalid"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_arready">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_arready"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_rdata">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_rdata"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_rresp">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_rresp"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_rvalid">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_rvalid"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_rready">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_rready"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_awaddr">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_awaddr"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
-        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_awvalid">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_awvalid"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_awready">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_awready"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_wdata">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_wdata"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" NAME="M00_AXI_wstrb" SIGIS="undef"/>
-        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_wvalid">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_wvalid"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_wready">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_wready"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_bresp">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_bresp"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_bvalid">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_bvalid"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_bready">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_bready"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_araddr">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_araddr"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
-        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_arvalid">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_arvalid"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_arready">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_arready"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_rdata">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_rdata"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_rresp">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_rresp"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_rvalid">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_rvalid"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_rready">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_rready"/>
-          </CONNECTIONS>
-        </PORT>
         <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_M_AXI_GP0_AWID">
           <CONNECTIONS>
             <CONNECTION INSTANCE="Core_ps_0" PORT="M_AXI_GP0_AWID"/>
@@ -3219,32 +3055,202 @@
             <CONNECTION INSTANCE="Core_ps_0" PORT="M_AXI_GP0_RREADY"/>
           </CONNECTIONS>
         </PORT>
-      </PORTS>
-      <BUSINTERFACES>
-        <BUSINTERFACE BUSNAME="Core_ps_0_M_AXI_GP0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
-          <PORTMAPS>
-            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
-            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
-            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
-            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
-            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
-            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
-            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
-            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
-            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
-            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
-            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
-            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
-            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
-            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
-            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
-            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
-            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
-            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
-            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
-            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
-            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
-            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
+        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_awaddr">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_awaddr"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
+        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_awvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_awvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_awready">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_awready"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_wdata">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_wdata"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_wstrb">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_wstrb"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_wvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_wvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_wready">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_wready"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_bresp">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_bresp"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_bvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_bvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_bready">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_bready"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_araddr">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_araddr"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
+        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_arvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_arvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_arready">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_arready"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_rdata">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_rdata"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_rresp">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_rresp"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_rvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_rvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M01_AXI_rready">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="s_axi_rready"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_awaddr">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_awaddr"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
+        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_awvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_awvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_awready">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_awready"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_wdata">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_wdata"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" NAME="M00_AXI_wstrb" SIGIS="undef"/>
+        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_wvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_wvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_wready">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_wready"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_bresp">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_bresp"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_bvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_bvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_bready">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_bready"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_araddr">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_araddr"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
+        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_arvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_arvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_arready">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_arready"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_rdata">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_rdata"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_rresp">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_rresp"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_rvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_rvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="Core_ps_0_axi_periph_M00_AXI_rready">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_sts_register_0" PORT="s_axi_rready"/>
+          </CONNECTIONS>
+        </PORT>
+      </PORTS>
+      <BUSINTERFACES>
+        <BUSINTERFACE BUSNAME="Core_ps_0_M_AXI_GP0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
+          <PORTMAPS>
+            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
+            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
+            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
+            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
+            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
+            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
+            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
+            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
+            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
+            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
+            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
+            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
+            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
+            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
+            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
+            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
+            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
+            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
+            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
+            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
+            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
+            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
             <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
             <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
             <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
@@ -3364,6 +3370,7 @@
             <CONNECTION INSTANCE="Data_Conversion_cic_1" PORT="aresetn"/>
             <CONNECTION INSTANCE="Data_Conversion_axis_combiner_0" PORT="aresetn"/>
             <CONNECTION INSTANCE="Data_Conversion_cic_0" PORT="aresetn"/>
+            <CONNECTION INSTANCE="Premultiplier_axis_broadcaster_0" PORT="aresetn"/>
             <CONNECTION INSTANCE="Core_ps_0_axi_periph" PORT="S00_ARESETN"/>
             <CONNECTION INSTANCE="Core_ps_0_axi_periph" PORT="M00_ARESETN"/>
             <CONNECTION INSTANCE="Core_ps_0_axi_periph" PORT="ARESETN"/>
@@ -3434,7 +3441,7 @@
         <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
         <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
         <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_ch1_output_dac_mem_split_0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_CIC_config_replicator_0"/>
         <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
       </PARAMETERS>
       <PORTS>
@@ -3746,7 +3753,7 @@
         <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
         <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
         <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_ch1_mem_fb_split_0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_ch1_output_dac_mem_split_0"/>
         <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
       </PARAMETERS>
       <PORTS>
@@ -4034,7 +4041,7 @@
         <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cic_compiler;v=v4_0;d=pg140-cic-compiler.pdf"/>
       </DOCUMENTS>
       <PARAMETERS>
-        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="system_cic_0_1"/>
+        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="system_cic_1_0"/>
         <PARAMETER NAME="C_FILTER_TYPE" VALUE="1"/>
         <PARAMETER NAME="C_NUM_STAGES" VALUE="6"/>
         <PARAMETER NAME="C_DIFF_DELAY" VALUE="1"/>
@@ -4071,7 +4078,7 @@
         <PARAMETER NAME="C_HAS_DOUT_TREADY" VALUE="0"/>
         <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
         <PARAMETER NAME="C_HAS_ARESETN" VALUE="1"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_cic_0_1"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_cic_1_0"/>
         <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
         <PARAMETER NAME="Filter_Type" VALUE="Decimation"/>
         <PARAMETER NAME="Number_Of_Stages" VALUE="6"/>
@@ -4328,7 +4335,7 @@
       <PARAMETERS>
         <PARAMETER NAME="TDATA_WIDTH" VALUE="16"/>
         <PARAMETER NAME="DAC_DATA_WIDTH" VALUE="14"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_output_binary_conver_0_0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_memory_binary_conver_0_0"/>
         <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
       </PARAMETERS>
       <PORTS>
@@ -4949,62 +4956,710 @@
         <PERIPHERAL INSTANCE="Core_ps_0"/>
       </PERIPHERALS>
     </MODULE>
-    <MODULE COREREVISION="2" FULLNAME="/Reg_Brakeout/Feedback_State" HWVERSION="1.0" INSTANCE="Reg_Brakeout_Feedback_State" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
-      <DOCUMENTS/>
-      <PARAMETERS>
-        <PARAMETER NAME="DIN_WIDTH" VALUE="320"/>
-        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
-        <PARAMETER NAME="DIN_TO" VALUE="6"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_sample_rate_divider_0"/>
-        <PARAMETER NAME="DOUT_WIDTH" VALUE="2"/>
-        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
-      </PARAMETERS>
-      <PORTS>
-        <PORT DIR="I" LEFT="319" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Memory_IO_axi_cfg_register_0_cfg_data">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="cfg_data"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" LEFT="1" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="Reg_Brakeout_Feedback_State_Dout">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="feedback_combined_0" PORT="sel"/>
-          </CONNECTIONS>
-        </PORT>
-      </PORTS>
-      <BUSINTERFACES/>
-    </MODULE>
-    <MODULE COREREVISION="2" FULLNAME="/Reg_Brakeout/Feedback_config_bus" HWVERSION="1.0" INSTANCE="Reg_Brakeout_Feedback_config_bus" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
-      <DOCUMENTS/>
-      <PARAMETERS>
-        <PARAMETER NAME="DIN_WIDTH" VALUE="320"/>
-        <PARAMETER NAME="DIN_FROM" VALUE="319"/>
-        <PARAMETER NAME="DIN_TO" VALUE="64"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_xlslice_0_0"/>
-        <PARAMETER NAME="DOUT_WIDTH" VALUE="256"/>
-        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
-      </PARAMETERS>
-      <PORTS>
-        <PORT DIR="I" LEFT="319" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Memory_IO_axi_cfg_register_0_cfg_data">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="cfg_data"/>
-          </CONNECTIONS>
-        </PORT>
-        <PORT DIR="O" LEFT="255" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="Reg_Brakeout_Feedback_config_bus_Dout">
-          <CONNECTIONS>
-            <CONNECTION INSTANCE="Reg_Brakeout_axis_constant_0" PORT="cfg_data"/>
-          </CONNECTIONS>
-        </PORT>
-      </PORTS>
-      <BUSINTERFACES/>
-    </MODULE>
-    <MODULE COREREVISION="2" FULLNAME="/Reg_Brakeout/RAM_addres" HWVERSION="1.0" INSTANCE="Reg_Brakeout_RAM_addres" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
-      <DOCUMENTS/>
+    <MODULE COREREVISION="21" FULLNAME="/Premultiplier/axis_broadcaster_0" HWVERSION="1.1" INSTANCE="Premultiplier_axis_broadcaster_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_broadcaster" VLNV="xilinx.com:ip:axis_broadcaster:1.1">
+      <DOCUMENTS>
+        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_broadcaster;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
+      </DOCUMENTS>
       <PARAMETERS>
-        <PARAMETER NAME="DIN_WIDTH" VALUE="320"/>
-        <PARAMETER NAME="DIN_FROM" VALUE="63"/>
-        <PARAMETER NAME="DIN_TO" VALUE="32"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_Feedback_State_0"/>
-        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
+        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
+        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="2"/>
+        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="256"/>
+        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="256"/>
+        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
+        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
+        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
+        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
+        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000010"/>
+        <PARAMETER NAME="NUM_MI" VALUE="2"/>
+        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="32"/>
+        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="32"/>
+        <PARAMETER NAME="HAS_SPLITTER" VALUE="0"/>
+        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
+        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
+        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
+        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
+        <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
+        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
+        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
+        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
+        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
+        <PARAMETER NAME="M00_TDATA_REMAP" VALUE="tdata[255:0]"/>
+        <PARAMETER NAME="M01_TDATA_REMAP" VALUE="tdata[255:0]"/>
+        <PARAMETER NAME="M02_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M03_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M04_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M05_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M06_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M07_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M08_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M09_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M10_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M11_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M12_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M13_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M14_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M15_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M16_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M00_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M01_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M02_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M03_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M04_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M05_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M06_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M07_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M08_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M09_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M10_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M11_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M12_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M13_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_axis_broadcaster_0_0"/>
+        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
+      </PARAMETERS>
+      <PORTS>
+        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="Core_pll_0_clk_out1">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Core_pll_0" PORT="clk_out1"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Core_rst_0_peripheral_aresetn">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Core_rst_0" PORT="peripheral_aresetn"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="Premultiplier_axis_broadcaster_0_s_axis_tvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Reg_Brakeout_axis_constant_0" PORT="m_axis_tvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="255" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_axis_broadcaster_0_s_axis_tdata">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Reg_Brakeout_axis_constant_0" PORT="m_axis_tdata"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="1" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_axis_broadcaster_0_m_axis_tvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="S_AXIS_CFG_tvalid"/>
+          </CONNECTIONS>
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="feedback_combined_0" PORT="S_AXIS_CFG_tvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="511" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_axis_broadcaster_0_m_axis_tdata">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="S_AXIS_CFG_tdata"/>
+          </CONNECTIONS>
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="feedback_combined_0" PORT="S_AXIS_CFG_tdata"/>
+          </CONNECTIONS>
+        </PORT>
+      </PORTS>
+      <BUSINTERFACES>
+        <BUSINTERFACE BUSNAME="Reg_Brakeout_axis_constant_0_M_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
+          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="32"/>
+          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
+          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
+          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
+          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
+          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
+          <PARAMETER NAME="PHASE" VALUE="0.0"/>
+          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_pll_0_0_clk_out1"/>
+          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
+          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
+          <PORTMAPS>
+            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
+            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
+          </PORTMAPS>
+        </BUSINTERFACE>
+        <BUSINTERFACE BUSNAME="Premultiplier_axis_broadcaster_0_M00_AXIS" NAME="M00_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
+          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="32"/>
+          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
+          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
+          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
+          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
+          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
+          <PARAMETER NAME="PHASE" VALUE="0.0"/>
+          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_pll_0_0_clk_out1"/>
+          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
+          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
+          <PORTMAPS>
+            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
+            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
+          </PORTMAPS>
+        </BUSINTERFACE>
+        <BUSINTERFACE BUSNAME="Premultiplier_axis_broadcaster_0_M01_AXIS" NAME="M01_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
+          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="32"/>
+          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
+          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
+          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
+          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
+          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
+          <PARAMETER NAME="PHASE" VALUE="0.0"/>
+          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_pll_0_0_clk_out1"/>
+          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
+          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
+          <PORTMAPS>
+            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
+            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
+          </PORTMAPS>
+        </BUSINTERFACE>
+      </BUSINTERFACES>
+    </MODULE>
+    <MODULE COREREVISION="16" FULLNAME="/Premultiplier/mult_gen_0" HWVERSION="12.0" INSTANCE="Premultiplier_mult_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
+      <DOCUMENTS>
+        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
+      </DOCUMENTS>
+      <PARAMETERS>
+        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
+        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
+        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
+        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
+        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
+        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
+        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
+        <PARAMETER NAME="C_A_WIDTH" VALUE="32"/>
+        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
+        <PARAMETER NAME="C_B_WIDTH" VALUE="32"/>
+        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
+        <PARAMETER NAME="C_OUT_HIGH" VALUE="63"/>
+        <PARAMETER NAME="C_OUT_LOW" VALUE="8"/>
+        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
+        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
+        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
+        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
+        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
+        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
+        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
+        <PARAMETER NAME="InternalUser" VALUE="0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_0_0"/>
+        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
+        <PARAMETER NAME="PortAType" VALUE="Signed"/>
+        <PARAMETER NAME="PortAWidth" VALUE="32"/>
+        <PARAMETER NAME="PortBType" VALUE="Signed"/>
+        <PARAMETER NAME="PortBWidth" VALUE="32"/>
+        <PARAMETER NAME="ConstValue" VALUE="129"/>
+        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
+        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
+        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
+        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
+        <PARAMETER NAME="OutputWidthHigh" VALUE="63"/>
+        <PARAMETER NAME="OutputWidthLow" VALUE="8"/>
+        <PARAMETER NAME="UseRounding" VALUE="false"/>
+        <PARAMETER NAME="RoundPoint" VALUE="0"/>
+        <PARAMETER NAME="PipeStages" VALUE="4"/>
+        <PARAMETER NAME="ClockEnable" VALUE="false"/>
+        <PARAMETER NAME="SyncClear" VALUE="false"/>
+        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
+        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
+        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
+      </PARAMETERS>
+      <PORTS>
+        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="Core_pll_0_clk_out1">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Core_pll_0" PORT="clk_out1"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="Premultiplier_multiplier_breakout_0_OP1">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="OP1"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="Premultiplier_multiplier_breakout_0_OP2">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="OP2"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="55" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="Premultiplier_mult_gen_0_P">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="feedback_combined_0" PORT="product_1"/>
+          </CONNECTIONS>
+        </PORT>
+      </PORTS>
+      <BUSINTERFACES/>
+    </MODULE>
+    <MODULE COREREVISION="16" FULLNAME="/Premultiplier/mult_gen_1" HWVERSION="12.0" INSTANCE="Premultiplier_mult_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
+      <DOCUMENTS>
+        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
+      </DOCUMENTS>
+      <PARAMETERS>
+        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
+        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
+        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
+        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
+        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
+        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
+        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
+        <PARAMETER NAME="C_A_WIDTH" VALUE="32"/>
+        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
+        <PARAMETER NAME="C_B_WIDTH" VALUE="32"/>
+        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
+        <PARAMETER NAME="C_OUT_HIGH" VALUE="63"/>
+        <PARAMETER NAME="C_OUT_LOW" VALUE="8"/>
+        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
+        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
+        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
+        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
+        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
+        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
+        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
+        <PARAMETER NAME="InternalUser" VALUE="0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_0_4"/>
+        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
+        <PARAMETER NAME="PortAType" VALUE="Signed"/>
+        <PARAMETER NAME="PortAWidth" VALUE="32"/>
+        <PARAMETER NAME="PortBType" VALUE="Signed"/>
+        <PARAMETER NAME="PortBWidth" VALUE="32"/>
+        <PARAMETER NAME="ConstValue" VALUE="129"/>
+        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
+        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
+        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
+        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
+        <PARAMETER NAME="OutputWidthHigh" VALUE="63"/>
+        <PARAMETER NAME="OutputWidthLow" VALUE="8"/>
+        <PARAMETER NAME="UseRounding" VALUE="false"/>
+        <PARAMETER NAME="RoundPoint" VALUE="0"/>
+        <PARAMETER NAME="PipeStages" VALUE="4"/>
+        <PARAMETER NAME="ClockEnable" VALUE="false"/>
+        <PARAMETER NAME="SyncClear" VALUE="false"/>
+        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
+        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
+        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
+      </PARAMETERS>
+      <PORTS>
+        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="Core_pll_0_clk_out1">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Core_pll_0" PORT="clk_out1"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="Premultiplier_multiplier_breakout_0_OP3">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="OP3"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="Premultiplier_multiplier_breakout_0_OP4">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="OP4"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="55" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="Premultiplier_mult_gen_1_P">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="feedback_combined_0" PORT="product_2"/>
+          </CONNECTIONS>
+        </PORT>
+      </PORTS>
+      <BUSINTERFACES/>
+    </MODULE>
+    <MODULE COREREVISION="16" FULLNAME="/Premultiplier/mult_gen_2" HWVERSION="12.0" INSTANCE="Premultiplier_mult_gen_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
+      <DOCUMENTS>
+        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
+      </DOCUMENTS>
+      <PARAMETERS>
+        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
+        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
+        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
+        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
+        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
+        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
+        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
+        <PARAMETER NAME="C_A_WIDTH" VALUE="32"/>
+        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
+        <PARAMETER NAME="C_B_WIDTH" VALUE="48"/>
+        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
+        <PARAMETER NAME="C_OUT_HIGH" VALUE="63"/>
+        <PARAMETER NAME="C_OUT_LOW" VALUE="21"/>
+        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
+        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
+        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
+        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
+        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
+        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
+        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
+        <PARAMETER NAME="InternalUser" VALUE="0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_0_5"/>
+        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
+        <PARAMETER NAME="PortAType" VALUE="Signed"/>
+        <PARAMETER NAME="PortAWidth" VALUE="32"/>
+        <PARAMETER NAME="PortBType" VALUE="Signed"/>
+        <PARAMETER NAME="PortBWidth" VALUE="48"/>
+        <PARAMETER NAME="ConstValue" VALUE="129"/>
+        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
+        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
+        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
+        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
+        <PARAMETER NAME="OutputWidthHigh" VALUE="63"/>
+        <PARAMETER NAME="OutputWidthLow" VALUE="21"/>
+        <PARAMETER NAME="UseRounding" VALUE="false"/>
+        <PARAMETER NAME="RoundPoint" VALUE="0"/>
+        <PARAMETER NAME="PipeStages" VALUE="4"/>
+        <PARAMETER NAME="ClockEnable" VALUE="false"/>
+        <PARAMETER NAME="SyncClear" VALUE="false"/>
+        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
+        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
+        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
+      </PARAMETERS>
+      <PORTS>
+        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="Core_pll_0_clk_out1">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Core_pll_0" PORT="clk_out1"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="Premultiplier_multiplier_breakout_0_OP5">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="OP5"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="47" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="Premultiplier_multiplier_breakout_0_OP6">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="OP6"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="42" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="Premultiplier_mult_gen_2_P">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="feedback_combined_0" PORT="product_3"/>
+          </CONNECTIONS>
+        </PORT>
+      </PORTS>
+      <BUSINTERFACES/>
+    </MODULE>
+    <MODULE COREREVISION="16" FULLNAME="/Premultiplier/mult_gen_3" HWVERSION="12.0" INSTANCE="Premultiplier_mult_gen_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
+      <DOCUMENTS>
+        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
+      </DOCUMENTS>
+      <PARAMETERS>
+        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
+        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
+        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
+        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
+        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
+        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
+        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
+        <PARAMETER NAME="C_A_WIDTH" VALUE="32"/>
+        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
+        <PARAMETER NAME="C_B_WIDTH" VALUE="64"/>
+        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
+        <PARAMETER NAME="C_OUT_HIGH" VALUE="63"/>
+        <PARAMETER NAME="C_OUT_LOW" VALUE="0"/>
+        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
+        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
+        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
+        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
+        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
+        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
+        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
+        <PARAMETER NAME="InternalUser" VALUE="0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_0_6"/>
+        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
+        <PARAMETER NAME="PortAType" VALUE="Signed"/>
+        <PARAMETER NAME="PortAWidth" VALUE="32"/>
+        <PARAMETER NAME="PortBType" VALUE="Signed"/>
+        <PARAMETER NAME="PortBWidth" VALUE="64"/>
+        <PARAMETER NAME="ConstValue" VALUE="129"/>
+        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
+        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
+        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
+        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
+        <PARAMETER NAME="OutputWidthHigh" VALUE="63"/>
+        <PARAMETER NAME="OutputWidthLow" VALUE="0"/>
+        <PARAMETER NAME="UseRounding" VALUE="false"/>
+        <PARAMETER NAME="RoundPoint" VALUE="0"/>
+        <PARAMETER NAME="PipeStages" VALUE="4"/>
+        <PARAMETER NAME="ClockEnable" VALUE="false"/>
+        <PARAMETER NAME="SyncClear" VALUE="false"/>
+        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
+        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
+        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
+      </PARAMETERS>
+      <PORTS>
+        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="Core_pll_0_clk_out1">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Core_pll_0" PORT="clk_out1"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="Premultiplier_multiplier_breakout_0_OP7">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="OP7"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="63" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="Premultiplier_multiplier_breakout_0_LONG_7F">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="LONG_7F"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="63" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="Premultiplier_mult_gen_3_P">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="feedback_combined_0" PORT="product_4"/>
+          </CONNECTIONS>
+        </PORT>
+      </PORTS>
+      <BUSINTERFACES/>
+    </MODULE>
+    <MODULE COREREVISION="1" FULLNAME="/Premultiplier/multiplier_breakout_0" HWVERSION="1.0" INSTANCE="Premultiplier_multiplier_breakout_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multiplier_breakout" VLNV="xilinx.com:module_ref:multiplier_breakout:1.0">
+      <DOCUMENTS/>
+      <PARAMETERS>
+        <PARAMETER NAME="CFG_WIDTH" VALUE="256"/>
+        <PARAMETER NAME="PARAM_WIDTH" VALUE="32"/>
+        <PARAMETER NAME="PARAM_A_OFFSET" VALUE="0"/>
+        <PARAMETER NAME="PARAM_B_OFFSET" VALUE="32"/>
+        <PARAMETER NAME="PARAM_C_OFFSET" VALUE="64"/>
+        <PARAMETER NAME="PARAM_D_OFFSET" VALUE="96"/>
+        <PARAMETER NAME="PARAM_E_OFFSET" VALUE="128"/>
+        <PARAMETER NAME="PARAM_F_OFFSET" VALUE="160"/>
+        <PARAMETER NAME="PARAM_G_OFFSET" VALUE="192"/>
+        <PARAMETER NAME="PARAM_H_OFFSET" VALUE="224"/>
+        <PARAMETER NAME="ADC_WIDTH" VALUE="16"/>
+        <PARAMETER NAME="DDS_WIDTH" VALUE="16"/>
+        <PARAMETER NAME="OPERAND_WIDTH" VALUE="32"/>
+        <PARAMETER NAME="NARROWMULT_WIDTH" VALUE="32"/>
+        <PARAMETER NAME="SEL_WIDTH" VALUE="3"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_multiplier_breakout_0_0"/>
+        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
+      </PARAMETERS>
+      <PORTS>
+        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="Core_pll_0_clk_out1">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Core_pll_0" PORT="clk_out1"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="2" NAME="select" RIGHT="0" SIGIS="undef" SIGNAME="Reg_Brakeout_Feedback_State_Dout">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Reg_Brakeout_Feedback_State" PORT="Dout"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="15" NAME="S_AXIS_ADC1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_S_AXIS_ADC1_tdata">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="ch1_mem_fb_split" PORT="m_axis_tdata"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="S_AXIS_ADC1_tvalid" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_S_AXIS_ADC1_tvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="ch1_mem_fb_split" PORT="m_axis_tvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="15" NAME="S_AXIS_ADC2_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_S_AXIS_ADC2_tdata">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="ch1_mem_fb_split" PORT="m_axis_tdata"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="S_AXIS_ADC2_tvalid" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_S_AXIS_ADC2_tvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="ch1_mem_fb_split" PORT="m_axis_tvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="15" NAME="S_AXIS_DDS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_S_AXIS_DDS_tdata">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="feedback_combined_0" PORT="M_AXIS_DDS_tdata"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="S_AXIS_DDS_tvalid" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_S_AXIS_DDS_tvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="feedback_combined_0" PORT="M_AXIS_DDS_tvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="255" NAME="S_AXIS_CFG_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_axis_broadcaster_0_m_axis_tdata">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_axis_broadcaster_0" PORT="m_axis_tdata"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" NAME="S_AXIS_CFG_tvalid" SIGIS="undef" SIGNAME="Premultiplier_axis_broadcaster_0_m_axis_tvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_axis_broadcaster_0" PORT="m_axis_tvalid"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="31" NAME="OP1" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_OP1">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_0" PORT="A"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="31" NAME="OP2" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_OP2">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_0" PORT="B"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="31" NAME="OP3" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_OP3">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_1" PORT="A"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="31" NAME="OP4" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_OP4">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_1" PORT="B"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="31" NAME="OP5" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_OP5">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_2" PORT="A"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="47" NAME="OP6" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_OP6">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_2" PORT="B"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="31" NAME="OP7" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_OP7">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_3" PORT="A"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="63" NAME="LONG_7F" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_LONG_7F">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_3" PORT="B"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="31" NAME="OFFSET" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_OFFSET">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="feedback_combined_0" PORT="offset"/>
+          </CONNECTIONS>
+        </PORT>
+      </PORTS>
+      <BUSINTERFACES>
+        <BUSINTERFACE BUSNAME="ch1_mem_fb_split_M03_AXIS" NAME="S_AXIS_ADC1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
+          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
+          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
+          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
+          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
+          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
+          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
+          <PARAMETER NAME="PHASE" VALUE="0.0"/>
+          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_pll_0_0_clk_out1"/>
+          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
+          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
+          <PORTMAPS>
+            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_ADC1_tdata"/>
+            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_ADC1_tvalid"/>
+          </PORTMAPS>
+        </BUSINTERFACE>
+        <BUSINTERFACE BUSNAME="ch1_mem_fb_split_M04_AXIS" NAME="S_AXIS_ADC2" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
+          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
+          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
+          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
+          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
+          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
+          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
+          <PARAMETER NAME="PHASE" VALUE="0.0"/>
+          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_pll_0_0_clk_out1"/>
+          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
+          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
+          <PORTMAPS>
+            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_ADC2_tdata"/>
+            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_ADC2_tvalid"/>
+          </PORTMAPS>
+        </BUSINTERFACE>
+        <BUSINTERFACE BUSNAME="Premultiplier_axis_broadcaster_0_M00_AXIS" NAME="S_AXIS_CFG" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
+          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
+          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="32"/>
+          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
+          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
+          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
+          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
+          <PARAMETER NAME="PHASE" VALUE="0.0"/>
+          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_pll_0_0_clk_out1"/>
+          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
+          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
+          <PORTMAPS>
+            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_CFG_tdata"/>
+            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_CFG_tvalid"/>
+          </PORTMAPS>
+        </BUSINTERFACE>
+        <BUSINTERFACE BUSNAME="feedback_combined_0_M_AXIS_DDS" NAME="S_AXIS_DDS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
+          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
+          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
+          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
+          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
+          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
+          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
+          <PARAMETER NAME="PHASE" VALUE="0.0"/>
+          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_pll_0_0_clk_out1"/>
+          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
+          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
+          <PORTMAPS>
+            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_DDS_tdata"/>
+            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_DDS_tvalid"/>
+          </PORTMAPS>
+        </BUSINTERFACE>
+      </BUSINTERFACES>
+    </MODULE>
+    <MODULE COREREVISION="2" FULLNAME="/Reg_Brakeout/Feedback_State" HWVERSION="1.0" INSTANCE="Reg_Brakeout_Feedback_State" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
+      <DOCUMENTS/>
+      <PARAMETERS>
+        <PARAMETER NAME="DIN_WIDTH" VALUE="320"/>
+        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
+        <PARAMETER NAME="DIN_TO" VALUE="6"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_Feedback_State_0"/>
+        <PARAMETER NAME="DOUT_WIDTH" VALUE="2"/>
+        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
+      </PARAMETERS>
+      <PORTS>
+        <PORT DIR="I" LEFT="319" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Memory_IO_axi_cfg_register_0_cfg_data">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="cfg_data"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="1" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="Reg_Brakeout_Feedback_State_Dout">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="select"/>
+            <CONNECTION INSTANCE="feedback_combined_0" PORT="sel"/>
+          </CONNECTIONS>
+        </PORT>
+      </PORTS>
+      <BUSINTERFACES/>
+    </MODULE>
+    <MODULE COREREVISION="2" FULLNAME="/Reg_Brakeout/Feedback_config_bus" HWVERSION="1.0" INSTANCE="Reg_Brakeout_Feedback_config_bus" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
+      <DOCUMENTS/>
+      <PARAMETERS>
+        <PARAMETER NAME="DIN_WIDTH" VALUE="320"/>
+        <PARAMETER NAME="DIN_FROM" VALUE="319"/>
+        <PARAMETER NAME="DIN_TO" VALUE="64"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_Feedback_config_bus_0"/>
+        <PARAMETER NAME="DOUT_WIDTH" VALUE="256"/>
+        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
+      </PARAMETERS>
+      <PORTS>
+        <PORT DIR="I" LEFT="319" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Memory_IO_axi_cfg_register_0_cfg_data">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Memory_IO_axi_cfg_register_0" PORT="cfg_data"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" LEFT="255" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="Reg_Brakeout_Feedback_config_bus_Dout">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Reg_Brakeout_axis_constant_0" PORT="cfg_data"/>
+          </CONNECTIONS>
+        </PORT>
+      </PORTS>
+      <BUSINTERFACES/>
+    </MODULE>
+    <MODULE COREREVISION="2" FULLNAME="/Reg_Brakeout/RAM_addres" HWVERSION="1.0" INSTANCE="Reg_Brakeout_RAM_addres" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
+      <DOCUMENTS/>
+      <PARAMETERS>
+        <PARAMETER NAME="DIN_WIDTH" VALUE="320"/>
+        <PARAMETER NAME="DIN_FROM" VALUE="63"/>
+        <PARAMETER NAME="DIN_TO" VALUE="32"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_RAM_addres_0"/>
+        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
         <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
       </PARAMETERS>
       <PORTS>
@@ -5039,19 +5694,19 @@
             <CONNECTION INSTANCE="Reg_Brakeout_Feedback_config_bus" PORT="Dout"/>
           </CONNECTIONS>
         </PORT>
-        <PORT DIR="O" LEFT="255" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Reg_Brakeout_axis_constant_0_m_axis_tdata">
+        <PORT DIR="O" LEFT="255" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_axis_broadcaster_0_s_axis_tdata">
           <CONNECTIONS>
-            <CONNECTION INSTANCE="feedback_combined_0" PORT="S_AXIS_CFG_tdata"/>
+            <CONNECTION INSTANCE="Premultiplier_axis_broadcaster_0" PORT="s_axis_tdata"/>
           </CONNECTIONS>
         </PORT>
-        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="Reg_Brakeout_axis_constant_0_m_axis_tvalid">
+        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="Premultiplier_axis_broadcaster_0_s_axis_tvalid">
           <CONNECTIONS>
-            <CONNECTION INSTANCE="feedback_combined_0" PORT="S_AXIS_CFG_tvalid"/>
+            <CONNECTION INSTANCE="Premultiplier_axis_broadcaster_0" PORT="s_axis_tvalid"/>
           </CONNECTIONS>
         </PORT>
       </PORTS>
       <BUSINTERFACES>
-        <BUSINTERFACE BUSNAME="Reg_Brakeout_axis_constant_0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
+        <BUSINTERFACE BUSNAME="Reg_Brakeout_axis_constant_0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
           <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="32"/>
           <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
           <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
@@ -5164,7 +5819,7 @@
       <PARAMETERS>
         <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
         <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_const_0_0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_external_reset_fake_0"/>
         <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
       </PARAMETERS>
       <PORTS>
@@ -5183,7 +5838,7 @@
         <PARAMETER NAME="DIN_WIDTH" VALUE="320"/>
         <PARAMETER NAME="DIN_FROM" VALUE="2"/>
         <PARAMETER NAME="DIN_TO" VALUE="2"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_RAM_addres_0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_feedback_trigger_0"/>
         <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
         <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
       </PARAMETERS>
@@ -5207,7 +5862,7 @@
         <PARAMETER NAME="DIN_WIDTH" VALUE="320"/>
         <PARAMETER NAME="DIN_FROM" VALUE="0"/>
         <PARAMETER NAME="DIN_TO" VALUE="0"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_feedback_trigger_0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_pre_memory_reset_0"/>
         <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
         <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
       </PARAMETERS>
@@ -5231,7 +5886,7 @@
         <PARAMETER NAME="DIN_WIDTH" VALUE="320"/>
         <PARAMETER NAME="DIN_FROM" VALUE="1"/>
         <PARAMETER NAME="DIN_TO" VALUE="1"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_pre_memory_reset_0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_ram_writer_reset_0"/>
         <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
         <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
       </PARAMETERS>
@@ -5255,7 +5910,7 @@
         <PARAMETER NAME="DIN_WIDTH" VALUE="320"/>
         <PARAMETER NAME="DIN_FROM" VALUE="31"/>
         <PARAMETER NAME="DIN_TO" VALUE="16"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_Feedback_config_bus_0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_sample_rate_divider_0"/>
         <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
         <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
       </PARAMETERS>
@@ -5406,7 +6061,7 @@
         <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
         <PARAMETER NAME="dout_width" VALUE="128"/>
         <PARAMETER NAME="NUM_PORTS" VALUE="3"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_concat_1_0"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_status_concat_1_0"/>
         <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
       </PARAMETERS>
       <PORTS>
@@ -5589,7 +6244,7 @@
       </DOCUMENTS>
       <PARAMETERS>
         <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
-        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="3"/>
+        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="5"/>
         <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
         <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="16"/>
         <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
@@ -5597,7 +6252,7 @@
         <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
         <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
         <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000010"/>
-        <PARAMETER NAME="NUM_MI" VALUE="3"/>
+        <PARAMETER NAME="NUM_MI" VALUE="5"/>
         <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="2"/>
         <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
         <PARAMETER NAME="HAS_SPLITTER" VALUE="0"/>
@@ -5613,8 +6268,8 @@
         <PARAMETER NAME="M00_TDATA_REMAP" VALUE="tdata[15:0]"/>
         <PARAMETER NAME="M01_TDATA_REMAP" VALUE="tdata[15:0]"/>
         <PARAMETER NAME="M02_TDATA_REMAP" VALUE="tdata[31:16]"/>
-        <PARAMETER NAME="M03_TDATA_REMAP" VALUE="TDATA[7:0]"/>
-        <PARAMETER NAME="M04_TDATA_REMAP" VALUE="TDATA[7:0]"/>
+        <PARAMETER NAME="M03_TDATA_REMAP" VALUE="tdata[15:0]"/>
+        <PARAMETER NAME="M04_TDATA_REMAP" VALUE="tdata[31:16]"/>
         <PARAMETER NAME="M05_TDATA_REMAP" VALUE="TDATA[7:0]"/>
         <PARAMETER NAME="M06_TDATA_REMAP" VALUE="TDATA[7:0]"/>
         <PARAMETER NAME="M07_TDATA_REMAP" VALUE="TDATA[7:0]"/>
@@ -5644,7 +6299,7 @@
         <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
         <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
         <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
-        <PARAMETER NAME="Component_Name" VALUE="system_axis_broadcaster_0_2"/>
+        <PARAMETER NAME="Component_Name" VALUE="system_ch1_mem_fb_split_0"/>
         <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
       </PARAMETERS>
       <PORTS>
@@ -5668,10 +6323,16 @@
             <CONNECTION INSTANCE="axis_red_pitaya_adc_0" PORT="m_axis_tdata"/>
           </CONNECTIONS>
         </PORT>
-        <PORT DIR="O" LEFT="2" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="ch1_mem_fb_split_m_axis_tvalid">
+        <PORT DIR="O" LEFT="4" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="ch1_mem_fb_split_m_axis_tvalid">
           <CONNECTIONS>
             <CONNECTION INSTANCE="Data_Conversion_cic_0" PORT="s_axis_data_tvalid"/>
           </CONNECTIONS>
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="S_AXIS_ADC1_tvalid"/>
+          </CONNECTIONS>
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="S_AXIS_ADC2_tvalid"/>
+          </CONNECTIONS>
           <CONNECTIONS>
             <CONNECTION INSTANCE="feedback_combined_0" PORT="S_AXIS_ADC1_tvalid"/>
           </CONNECTIONS>
@@ -5679,10 +6340,16 @@
             <CONNECTION INSTANCE="feedback_combined_0" PORT="S_AXIS_ADC2_tvalid"/>
           </CONNECTIONS>
         </PORT>
-        <PORT DIR="O" LEFT="47" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ch1_mem_fb_split_m_axis_tdata">
+        <PORT DIR="O" LEFT="79" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ch1_mem_fb_split_m_axis_tdata">
           <CONNECTIONS>
             <CONNECTION INSTANCE="Data_Conversion_cic_0" PORT="s_axis_data_tdata"/>
           </CONNECTIONS>
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="S_AXIS_ADC1_tdata"/>
+          </CONNECTIONS>
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="S_AXIS_ADC2_tdata"/>
+          </CONNECTIONS>
           <CONNECTIONS>
             <CONNECTION INSTANCE="feedback_combined_0" PORT="S_AXIS_ADC1_tdata"/>
           </CONNECTIONS>
@@ -5768,6 +6435,44 @@
             <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
           </PORTMAPS>
         </BUSINTERFACE>
+        <BUSINTERFACE BUSNAME="ch1_mem_fb_split_M03_AXIS" NAME="M03_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
+          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
+          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
+          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
+          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
+          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
+          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
+          <PARAMETER NAME="PHASE" VALUE="0.0"/>
+          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_pll_0_0_clk_out1"/>
+          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
+          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
+          <PORTMAPS>
+            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
+            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
+          </PORTMAPS>
+        </BUSINTERFACE>
+        <BUSINTERFACE BUSNAME="ch1_mem_fb_split_M04_AXIS" NAME="M04_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
+          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
+          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
+          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
+          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
+          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
+          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
+          <PARAMETER NAME="PHASE" VALUE="0.0"/>
+          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_pll_0_0_clk_out1"/>
+          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
+          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
+          <PORTMAPS>
+            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
+            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
+          </PORTMAPS>
+        </BUSINTERFACE>
       </BUSINTERFACES>
     </MODULE>
     <MODULE COREREVISION="1" FULLNAME="/feedback_combined_0" HWVERSION="1.0" INSTANCE="feedback_combined_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="feedback_combined" VLNV="xilinx.com:module_ref:feedback_combined:1.0">
@@ -5784,6 +6489,10 @@
         <PARAMETER NAME="PARAM_F_OFFSET" VALUE="160"/>
         <PARAMETER NAME="PARAM_G_OFFSET" VALUE="192"/>
         <PARAMETER NAME="PARAM_H_OFFSET" VALUE="224"/>
+        <PARAMETER NAME="PRODUCT_1_WIDTH" VALUE="56"/>
+        <PARAMETER NAME="PRODUCT_2_WIDTH" VALUE="43"/>
+        <PARAMETER NAME="PRODUCT_3_WIDTH" VALUE="56"/>
+        <PARAMETER NAME="PRODUCT_4_WIDTH" VALUE="64"/>
         <PARAMETER NAME="DAC_DATA_WIDTH" VALUE="14"/>
         <PARAMETER NAME="CFG_WIDTH" VALUE="288"/>
         <PARAMETER NAME="AXIS_TDATA_WIDTH" VALUE="16"/>
@@ -5808,14 +6517,14 @@
             <CONNECTION INSTANCE="Reg_Brakeout_Feedback_State" PORT="Dout"/>
           </CONNECTIONS>
         </PORT>
-        <PORT DIR="I" LEFT="287" NAME="S_AXIS_CFG_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Reg_Brakeout_axis_constant_0_m_axis_tdata">
+        <PORT DIR="I" LEFT="287" NAME="S_AXIS_CFG_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_axis_broadcaster_0_m_axis_tdata">
           <CONNECTIONS>
-            <CONNECTION INSTANCE="Reg_Brakeout_axis_constant_0" PORT="m_axis_tdata"/>
+            <CONNECTION INSTANCE="Premultiplier_axis_broadcaster_0" PORT="m_axis_tdata"/>
           </CONNECTIONS>
         </PORT>
-        <PORT DIR="I" NAME="S_AXIS_CFG_tvalid" SIGIS="undef" SIGNAME="Reg_Brakeout_axis_constant_0_m_axis_tvalid">
+        <PORT DIR="I" NAME="S_AXIS_CFG_tvalid" SIGIS="undef" SIGNAME="Premultiplier_axis_broadcaster_0_m_axis_tvalid">
           <CONNECTIONS>
-            <CONNECTION INSTANCE="Reg_Brakeout_axis_constant_0" PORT="m_axis_tvalid"/>
+            <CONNECTION INSTANCE="Premultiplier_axis_broadcaster_0" PORT="m_axis_tvalid"/>
           </CONNECTIONS>
         </PORT>
         <PORT DIR="I" LEFT="15" NAME="S_AXIS_ADC1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ch1_mem_fb_split_m_axis_tdata">
@@ -5848,12 +6557,47 @@
             <CONNECTION INSTANCE="Data_Conversion_ch1_output_dac_mem_split" PORT="s_axis_tvalid"/>
           </CONNECTIONS>
         </PORT>
+        <PORT DIR="O" LEFT="15" NAME="M_AXIS_DDS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_S_AXIS_DDS_tdata">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="S_AXIS_DDS_tdata"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="O" NAME="M_AXIS_DDS_tvalid" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_S_AXIS_DDS_tvalid">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="S_AXIS_DDS_tvalid"/>
+          </CONNECTIONS>
+        </PORT>
         <PORT DIR="O" NAME="trig_out" SIGIS="undef" SIGNAME="feedback_combined_0_trig_out">
           <CONNECTIONS>
             <CONNECTION INSTANCE="External_Ports" PORT="led_o"/>
             <CONNECTION INSTANCE="External_Ports" PORT="exp_p_tri_io"/>
           </CONNECTIONS>
         </PORT>
+        <PORT DIR="I" LEFT="55" NAME="product_1" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_mult_gen_0_P">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_0" PORT="P"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="42" NAME="product_2" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_mult_gen_1_P">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_1" PORT="P"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="55" NAME="product_3" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_mult_gen_2_P">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_2" PORT="P"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="63" NAME="product_4" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_mult_gen_3_P">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_mult_gen_3" PORT="P"/>
+          </CONNECTIONS>
+        </PORT>
+        <PORT DIR="I" LEFT="31" NAME="offset" RIGHT="0" SIGIS="undef" SIGNAME="Premultiplier_multiplier_breakout_0_OFFSET">
+          <CONNECTIONS>
+            <CONNECTION INSTANCE="Premultiplier_multiplier_breakout_0" PORT="OFFSET"/>
+          </CONNECTIONS>
+        </PORT>
       </PORTS>
       <BUSINTERFACES>
         <BUSINTERFACE BUSNAME="feedback_combined_0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
@@ -5875,6 +6619,25 @@
             <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_tvalid"/>
           </PORTMAPS>
         </BUSINTERFACE>
+        <BUSINTERFACE BUSNAME="feedback_combined_0_M_AXIS_DDS" NAME="M_AXIS_DDS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
+          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
+          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
+          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
+          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
+          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
+          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
+          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
+          <PARAMETER NAME="PHASE" VALUE="0.0"/>
+          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_pll_0_0_clk_out1"/>
+          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
+          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
+          <PORTMAPS>
+            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_DDS_tdata"/>
+            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_DDS_tvalid"/>
+          </PORTMAPS>
+        </BUSINTERFACE>
         <BUSINTERFACE BUSNAME="ch1_mem_fb_split_M01_AXIS" NAME="S_AXIS_ADC1" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
           <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
           <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
@@ -5913,7 +6676,7 @@
             <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_ADC2_tvalid"/>
           </PORTMAPS>
         </BUSINTERFACE>
-        <BUSINTERFACE BUSNAME="Reg_Brakeout_axis_constant_0_M_AXIS" NAME="S_AXIS_CFG" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
+        <BUSINTERFACE BUSNAME="Premultiplier_axis_broadcaster_0_M01_AXIS" NAME="S_AXIS_CFG" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
           <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
           <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="36"/>
           <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
diff --git a/feedback.gen/sources_1/bd/system/hw_handoff/system_bd.tcl b/feedback.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
index dc67af6..c79f594 100644
--- a/feedback.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
+++ b/feedback.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
@@ -40,7 +40,7 @@ if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
 
 # The design that will be created by this Tcl script contains the following 
 # module references:
-# feedback_combined, output_binary_converter
+# feedback_combined, output_binary_converter, multiplier_breakout
 
 # Please add the sources of those modules before sourcing this Tcl script.
 
@@ -295,6 +295,168 @@ proc create_hier_cell_Reg_Brakeout { parentCell nameHier } {
   current_bd_instance $oldCurInst
 }
 
+# Hierarchical cell: Premultiplier
+proc create_hier_cell_Premultiplier { parentCell nameHier } {
+
+  variable script_folder
+
+  if { $parentCell eq "" || $nameHier eq "" } {
+     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_Premultiplier() - Empty argument(s)!"}
+     return
+  }
+
+  # Get object for parentCell
+  set parentObj [get_bd_cells $parentCell]
+  if { $parentObj == "" } {
+     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
+     return
+  }
+
+  # Make sure parentObj is hier blk
+  set parentType [get_property TYPE $parentObj]
+  if { $parentType ne "hier" } {
+     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
+     return
+  }
+
+  # Save current instance; Restore later
+  set oldCurInst [current_bd_instance .]
+
+  # Set parent object as current
+  current_bd_instance $parentObj
+
+  # Create cell and set as current instance
+  set hier_obj [create_bd_cell -type hier $nameHier]
+  current_bd_instance $hier_obj
+
+  # Create interface pins
+  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M01_AXIS
+
+  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS
+
+  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_ADC1
+
+  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_ADC2
+
+  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_DDS
+
+
+  # Create pins
+  create_bd_pin -dir O -from 31 -to 0 OFFSET
+  create_bd_pin -dir O -from 55 -to 0 -type data P
+  create_bd_pin -dir O -from 42 -to 0 -type data P1
+  create_bd_pin -dir O -from 63 -to 0 -type data P2
+  create_bd_pin -dir O -from 55 -to 0 -type data P3
+  create_bd_pin -dir I -type clk aclk
+  create_bd_pin -dir I -type rst aresetn
+  create_bd_pin -dir I -from 1 -to 0 select
+
+  # Create instance: axis_broadcaster_0, and set properties
+  set axis_broadcaster_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0 ]
+  set_property -dict [ list \
+   CONFIG.M00_TDATA_REMAP {tdata[255:0]} \
+   CONFIG.M01_TDATA_REMAP {tdata[255:0]} \
+   CONFIG.M_TDATA_NUM_BYTES {32} \
+   CONFIG.S_TDATA_NUM_BYTES {32} \
+ ] $axis_broadcaster_0
+
+  # Create instance: mult_gen_0, and set properties
+  set mult_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_0 ]
+  set_property -dict [ list \
+   CONFIG.Multiplier_Construction {Use_Mults} \
+   CONFIG.OutputWidthHigh {63} \
+   CONFIG.OutputWidthLow {8} \
+   CONFIG.PipeStages {4} \
+   CONFIG.PortAType {Signed} \
+   CONFIG.PortAWidth {32} \
+   CONFIG.PortBType {Signed} \
+   CONFIG.PortBWidth {32} \
+   CONFIG.Use_Custom_Output_Width {true} \
+ ] $mult_gen_0
+
+  # Create instance: mult_gen_1, and set properties
+  set mult_gen_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_1 ]
+  set_property -dict [ list \
+   CONFIG.Multiplier_Construction {Use_Mults} \
+   CONFIG.OutputWidthHigh {63} \
+   CONFIG.OutputWidthLow {8} \
+   CONFIG.PipeStages {4} \
+   CONFIG.PortAType {Signed} \
+   CONFIG.PortAWidth {32} \
+   CONFIG.PortBType {Signed} \
+   CONFIG.PortBWidth {32} \
+   CONFIG.Use_Custom_Output_Width {true} \
+ ] $mult_gen_1
+
+  # Create instance: mult_gen_2, and set properties
+  set mult_gen_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_2 ]
+  set_property -dict [ list \
+   CONFIG.Multiplier_Construction {Use_Mults} \
+   CONFIG.OutputWidthHigh {63} \
+   CONFIG.OutputWidthLow {21} \
+   CONFIG.PipeStages {4} \
+   CONFIG.PortAType {Signed} \
+   CONFIG.PortAWidth {32} \
+   CONFIG.PortBType {Signed} \
+   CONFIG.PortBWidth {48} \
+   CONFIG.Use_Custom_Output_Width {true} \
+ ] $mult_gen_2
+
+  # Create instance: mult_gen_3, and set properties
+  set mult_gen_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_3 ]
+  set_property -dict [ list \
+   CONFIG.Multiplier_Construction {Use_Mults} \
+   CONFIG.OutputWidthHigh {63} \
+   CONFIG.OutputWidthLow {0} \
+   CONFIG.PipeStages {4} \
+   CONFIG.PortAType {Signed} \
+   CONFIG.PortAWidth {32} \
+   CONFIG.PortBType {Signed} \
+   CONFIG.PortBWidth {64} \
+   CONFIG.Use_Custom_Output_Width {true} \
+ ] $mult_gen_3
+
+  # Create instance: multiplier_breakout_0, and set properties
+  set block_name multiplier_breakout
+  set block_cell_name multiplier_breakout_0
+  if { [catch {set multiplier_breakout_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
+     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
+     return 1
+   } elseif { $multiplier_breakout_0 eq "" } {
+     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
+     return 1
+   }
+  
+  # Create interface connections
+  connect_bd_intf_net -intf_net Reg_Brakeout_M_AXIS1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
+  connect_bd_intf_net -intf_net axis_broadcaster_0_M00_AXIS [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins multiplier_breakout_0/S_AXIS_CFG]
+  connect_bd_intf_net -intf_net axis_broadcaster_0_M01_AXIS [get_bd_intf_pins M01_AXIS] [get_bd_intf_pins axis_broadcaster_0/M01_AXIS]
+  connect_bd_intf_net -intf_net ch1_mem_fb_split_M03_AXIS [get_bd_intf_pins S_AXIS_ADC1] [get_bd_intf_pins multiplier_breakout_0/S_AXIS_ADC1]
+  connect_bd_intf_net -intf_net ch1_mem_fb_split_M04_AXIS [get_bd_intf_pins S_AXIS_ADC2] [get_bd_intf_pins multiplier_breakout_0/S_AXIS_ADC2]
+  connect_bd_intf_net -intf_net feedback_combined_0_M_AXIS_DDS [get_bd_intf_pins S_AXIS_DDS] [get_bd_intf_pins multiplier_breakout_0/S_AXIS_DDS]
+
+  # Create port connections
+  connect_bd_net -net mult_gen_0_P [get_bd_pins P3] [get_bd_pins mult_gen_0/P]
+  connect_bd_net -net mult_gen_1_P [get_bd_pins P] [get_bd_pins mult_gen_1/P]
+  connect_bd_net -net mult_gen_2_P [get_bd_pins P1] [get_bd_pins mult_gen_2/P]
+  connect_bd_net -net mult_gen_3_P [get_bd_pins P2] [get_bd_pins mult_gen_3/P]
+  connect_bd_net -net multiplier_breakout_0_LONG_7F [get_bd_pins mult_gen_3/B] [get_bd_pins multiplier_breakout_0/LONG_7F]
+  connect_bd_net -net multiplier_breakout_0_OFFSET [get_bd_pins OFFSET] [get_bd_pins multiplier_breakout_0/OFFSET]
+  connect_bd_net -net multiplier_breakout_0_OP1 [get_bd_pins mult_gen_0/A] [get_bd_pins multiplier_breakout_0/OP1]
+  connect_bd_net -net multiplier_breakout_0_OP2 [get_bd_pins mult_gen_0/B] [get_bd_pins multiplier_breakout_0/OP2]
+  connect_bd_net -net multiplier_breakout_0_OP3 [get_bd_pins mult_gen_1/A] [get_bd_pins multiplier_breakout_0/OP3]
+  connect_bd_net -net multiplier_breakout_0_OP4 [get_bd_pins mult_gen_1/B] [get_bd_pins multiplier_breakout_0/OP4]
+  connect_bd_net -net multiplier_breakout_0_OP5 [get_bd_pins mult_gen_2/A] [get_bd_pins multiplier_breakout_0/OP5]
+  connect_bd_net -net multiplier_breakout_0_OP6 [get_bd_pins mult_gen_2/B] [get_bd_pins multiplier_breakout_0/OP6]
+  connect_bd_net -net multiplier_breakout_0_OP7 [get_bd_pins mult_gen_3/A] [get_bd_pins multiplier_breakout_0/OP7]
+  connect_bd_net -net pll_0_clk_out1 [get_bd_pins aclk] [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins mult_gen_0/CLK] [get_bd_pins mult_gen_1/CLK] [get_bd_pins mult_gen_2/CLK] [get_bd_pins mult_gen_3/CLK] [get_bd_pins multiplier_breakout_0/aclk]
+  connect_bd_net -net rst_0_peripheral_aresetn [get_bd_pins aresetn] [get_bd_pins axis_broadcaster_0/aresetn]
+  connect_bd_net -net slice_7_dout [get_bd_pins select] [get_bd_pins multiplier_breakout_0/select]
+
+  # Restore current instance
+  current_bd_instance $oldCurInst
+}
+
 # Hierarchical cell: Memory_IO
 proc create_hier_cell_Memory_IO { parentCell nameHier } {
 
@@ -609,15 +771,15 @@ proc create_hier_cell_Core { parentCell nameHier } {
    CONFIG.CLKOUT3_USED {true} \
    CONFIG.CLKOUT4_JITTER {119.348} \
    CONFIG.CLKOUT4_PHASE_ERROR {96.948} \
-   CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {125} \
+   CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} \
    CONFIG.CLKOUT4_USED {false} \
    CONFIG.CLKOUT5_JITTER {119.348} \
    CONFIG.CLKOUT5_PHASE_ERROR {96.948} \
-   CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {125} \
+   CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
    CONFIG.CLKOUT5_USED {false} \
    CONFIG.CLKOUT6_JITTER {119.348} \
    CONFIG.CLKOUT6_PHASE_ERROR {96.948} \
-   CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {125} \
+   CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
    CONFIG.CLKOUT6_USED {false} \
    CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
    CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
@@ -1413,6 +1575,9 @@ proc create_root_design { parentCell } {
   # Create instance: Memory_IO
   create_hier_cell_Memory_IO [current_bd_instance .] Memory_IO
 
+  # Create instance: Premultiplier
+  create_hier_cell_Premultiplier [current_bd_instance .] Premultiplier
+
   # Create instance: Reg_Brakeout
   create_hier_cell_Reg_Brakeout [current_bd_instance .] Reg_Brakeout
 
@@ -1428,8 +1593,10 @@ proc create_root_design { parentCell } {
    CONFIG.M00_TDATA_REMAP {tdata[15:0]} \
    CONFIG.M01_TDATA_REMAP {tdata[15:0]} \
    CONFIG.M02_TDATA_REMAP {tdata[31:16]} \
+   CONFIG.M03_TDATA_REMAP {tdata[15:0]} \
+   CONFIG.M04_TDATA_REMAP {tdata[31:16]} \
    CONFIG.M_TDATA_NUM_BYTES {2} \
-   CONFIG.NUM_MI {3} \
+   CONFIG.NUM_MI {5} \
    CONFIG.S_TDATA_NUM_BYTES {4} \
  ] $ch1_mem_fb_split
 
@@ -1445,17 +1612,23 @@ proc create_root_design { parentCell } {
    }
     set_property -dict [ list \
    CONFIG.CFG_WIDTH {288} \
+   CONFIG.PRODUCT_2_WIDTH {43} \
+   CONFIG.PRODUCT_4_WIDTH {64} \
  ] $feedback_combined_0
 
   # Create interface connections
   connect_bd_intf_net -intf_net Data_Conversion_M01_AXIS [get_bd_intf_pins Data_Conversion/M01_AXIS] [get_bd_intf_pins axis_red_pitaya_dac_0/S_AXIS]
+  connect_bd_intf_net -intf_net Reg_Brakeout_M_AXIS1 [get_bd_intf_pins Premultiplier/S_AXIS] [get_bd_intf_pins Reg_Brakeout/M_AXIS1]
+  connect_bd_intf_net -intf_net axis_broadcaster_0_M01_AXIS [get_bd_intf_pins Premultiplier/M01_AXIS] [get_bd_intf_pins feedback_combined_0/S_AXIS_CFG]
   connect_bd_intf_net -intf_net axis_red_pitaya_adc_0_M_AXIS [get_bd_intf_pins axis_red_pitaya_adc_0/M_AXIS] [get_bd_intf_pins ch1_mem_fb_split/S_AXIS]
   connect_bd_intf_net -intf_net ch1_mem_fb_split_M00_AXIS [get_bd_intf_pins Data_Conversion/S_AXIS_DATA] [get_bd_intf_pins ch1_mem_fb_split/M00_AXIS]
   connect_bd_intf_net -intf_net ch1_mem_fb_split_M01_AXIS [get_bd_intf_pins ch1_mem_fb_split/M01_AXIS] [get_bd_intf_pins feedback_combined_0/S_AXIS_ADC1]
   connect_bd_intf_net -intf_net ch1_mem_fb_split_M02_AXIS [get_bd_intf_pins ch1_mem_fb_split/M02_AXIS] [get_bd_intf_pins feedback_combined_0/S_AXIS_ADC2]
+  connect_bd_intf_net -intf_net ch1_mem_fb_split_M03_AXIS [get_bd_intf_pins Premultiplier/S_AXIS_ADC1] [get_bd_intf_pins ch1_mem_fb_split/M03_AXIS]
+  connect_bd_intf_net -intf_net ch1_mem_fb_split_M04_AXIS [get_bd_intf_pins Premultiplier/S_AXIS_ADC2] [get_bd_intf_pins ch1_mem_fb_split/M04_AXIS]
   connect_bd_intf_net -intf_net conv_0_M_AXIS [get_bd_intf_pins Data_Conversion/M_AXIS] [get_bd_intf_pins Memory_IO/S_AXIS]
-  connect_bd_intf_net -intf_net fb_cfg_M_AXIS [get_bd_intf_pins Reg_Brakeout/M_AXIS1] [get_bd_intf_pins feedback_combined_0/S_AXIS_CFG]
   connect_bd_intf_net -intf_net feedback_combined_0_M_AXIS [get_bd_intf_pins Data_Conversion/S_AXIS1] [get_bd_intf_pins feedback_combined_0/M_AXIS]
+  connect_bd_intf_net -intf_net feedback_combined_0_M_AXIS_DDS [get_bd_intf_pins Premultiplier/S_AXIS_DDS] [get_bd_intf_pins feedback_combined_0/M_AXIS_DDS]
   connect_bd_intf_net -intf_net ps_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins Core/DDR]
   connect_bd_intf_net -intf_net ps_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins Core/FIXED_IO]
   connect_bd_intf_net -intf_net ps_0_axi_periph_M00_AXI [get_bd_intf_pins Core/M00_AXI] [get_bd_intf_pins Memory_IO/S_AXI1]
@@ -1478,15 +1651,20 @@ proc create_root_design { parentCell } {
   connect_bd_net -net concat_1_dout [get_bd_pins Memory_IO/sts_data] [get_bd_pins Reg_Brakeout/dout3]
   connect_bd_net -net const_0_dout [get_bd_pins Core/ext_reset_in] [get_bd_pins Reg_Brakeout/dout2]
   connect_bd_net -net feedback_combined_0_trig_out [get_bd_ports exp_p_tri_io] [get_bd_ports led_o] [get_bd_pins feedback_combined_0/trig_out]
-  connect_bd_net -net pll_0_clk_out1 [get_bd_pins Core/clk_out1] [get_bd_pins Data_Conversion/aclk] [get_bd_pins Memory_IO/aclk] [get_bd_pins Reg_Brakeout/aclk] [get_bd_pins axis_red_pitaya_adc_0/aclk] [get_bd_pins axis_red_pitaya_dac_0/aclk] [get_bd_pins ch1_mem_fb_split/aclk] [get_bd_pins feedback_combined_0/aclk]
+  connect_bd_net -net mult_gen_0_P [get_bd_pins Premultiplier/P3] [get_bd_pins feedback_combined_0/product_1]
+  connect_bd_net -net mult_gen_1_P [get_bd_pins Premultiplier/P] [get_bd_pins feedback_combined_0/product_2]
+  connect_bd_net -net mult_gen_2_P [get_bd_pins Premultiplier/P1] [get_bd_pins feedback_combined_0/product_3]
+  connect_bd_net -net mult_gen_3_P [get_bd_pins Premultiplier/P2] [get_bd_pins feedback_combined_0/product_4]
+  connect_bd_net -net multiplier_breakout_0_OFFSET [get_bd_pins Premultiplier/OFFSET] [get_bd_pins feedback_combined_0/offset]
+  connect_bd_net -net pll_0_clk_out1 [get_bd_pins Core/clk_out1] [get_bd_pins Data_Conversion/aclk] [get_bd_pins Memory_IO/aclk] [get_bd_pins Premultiplier/aclk] [get_bd_pins Reg_Brakeout/aclk] [get_bd_pins axis_red_pitaya_adc_0/aclk] [get_bd_pins axis_red_pitaya_dac_0/aclk] [get_bd_pins ch1_mem_fb_split/aclk] [get_bd_pins feedback_combined_0/aclk]
   connect_bd_net -net pll_0_clk_out2 [get_bd_pins Core/clk_out2] [get_bd_pins axis_red_pitaya_dac_0/ddr_clk]
   connect_bd_net -net pll_0_clk_out3 [get_bd_pins Core/clk_out3] [get_bd_pins axis_red_pitaya_dac_0/wrt_clk]
   connect_bd_net -net pll_0_locked [get_bd_pins Core/locked] [get_bd_pins axis_red_pitaya_dac_0/locked]
-  connect_bd_net -net rst_0_peripheral_aresetn [get_bd_pins Core/S00_ARESETN] [get_bd_pins Data_Conversion/aresetn] [get_bd_pins Memory_IO/aresetn] [get_bd_pins Reg_Brakeout/aresetn] [get_bd_pins ch1_mem_fb_split/aresetn]
+  connect_bd_net -net rst_0_peripheral_aresetn [get_bd_pins Core/S00_ARESETN] [get_bd_pins Data_Conversion/aresetn] [get_bd_pins Memory_IO/aresetn] [get_bd_pins Premultiplier/aresetn] [get_bd_pins Reg_Brakeout/aresetn] [get_bd_pins ch1_mem_fb_split/aresetn]
   connect_bd_net -net slice_0_dout [get_bd_pins Data_Conversion/aresetn1] [get_bd_pins Reg_Brakeout/dout6]
   connect_bd_net -net slice_1_dout [get_bd_pins Memory_IO/aresetn1] [get_bd_pins Reg_Brakeout/dout5]
   connect_bd_net -net slice_3_dout [get_bd_pins Memory_IO/cfg_data1] [get_bd_pins Reg_Brakeout/dout1]
-  connect_bd_net -net slice_7_dout [get_bd_pins Reg_Brakeout/dout] [get_bd_pins feedback_combined_0/sel]
+  connect_bd_net -net slice_7_dout [get_bd_pins Premultiplier/select] [get_bd_pins Reg_Brakeout/dout] [get_bd_pins feedback_combined_0/sel]
   connect_bd_net -net slice_9_dout [get_bd_pins Reg_Brakeout/dout4] [get_bd_pins feedback_combined_0/trig_in]
   connect_bd_net -net writer_0_sts_data [get_bd_pins Memory_IO/sts_data1] [get_bd_pins Reg_Brakeout/In2]
 
diff --git a/feedback.gen/sources_1/bd/system/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v b/feedback.gen/sources_1/bd/system/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v
old mode 100644
new mode 100755
diff --git a/feedback.gen/sources_1/bd/system/sim/system.protoinst b/feedback.gen/sources_1/bd/system/sim/system.protoinst
index 10599d0..5b0226f 100644
--- a/feedback.gen/sources_1/bd/system/sim/system.protoinst
+++ b/feedback.gen/sources_1/bd/system/sim/system.protoinst
@@ -956,6 +956,107 @@
 						"TVALID": { "actual": "s_axis_tvalid"}
 					}
 				},
+				"/Premultiplier/M01_AXIS": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"ARESETN": { "actual": "aresetn"},
+						"TDATA": { "actual": "M01_AXIS_tdata[511:256]"},
+						"TVALID": { "actual": "M01_AXIS_tvalid[1:1]"}
+					}
+				},
+				"/Premultiplier/S_AXIS": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"ARESETN": { "actual": "aresetn"},
+						"TDATA": { "actual": "S_AXIS_tdata"},
+						"TVALID": { "actual": "S_AXIS_tvalid"}
+					}
+				},
+				"/Premultiplier/S_AXIS_ADC1": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"TDATA": { "actual": "S_AXIS_ADC1_tdata"},
+						"TVALID": { "actual": "S_AXIS_ADC1_tvalid"}
+					}
+				},
+				"/Premultiplier/S_AXIS_ADC2": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"TDATA": { "actual": "S_AXIS_ADC2_tdata"},
+						"TVALID": { "actual": "S_AXIS_ADC2_tvalid"}
+					}
+				},
+				"/Premultiplier/S_AXIS_DDS": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"TDATA": { "actual": "S_AXIS_DDS_tdata"},
+						"TVALID": { "actual": "S_AXIS_DDS_tvalid"}
+					}
+				},
+				"/Premultiplier/axis_broadcaster_0/M00_AXIS": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"ARESETN": { "actual": "aresetn"},
+						"TDATA": { "actual": "m_axis_tdata[255:0]"},
+						"TVALID": { "actual": "m_axis_tvalid[0:0]"}
+					}
+				},
+				"/Premultiplier/axis_broadcaster_0/M01_AXIS": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"ARESETN": { "actual": "aresetn"},
+						"TDATA": { "actual": "m_axis_tdata[511:256]"},
+						"TVALID": { "actual": "m_axis_tvalid[1:1]"}
+					}
+				},
+				"/Premultiplier/axis_broadcaster_0/S_AXIS": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"ARESETN": { "actual": "aresetn"},
+						"TDATA": { "actual": "s_axis_tdata"},
+						"TVALID": { "actual": "s_axis_tvalid"}
+					}
+				},
+				"/Premultiplier/multiplier_breakout_0/S_AXIS_ADC1": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"TDATA": { "actual": "S_AXIS_ADC1_tdata"},
+						"TVALID": { "actual": "S_AXIS_ADC1_tvalid"}
+					}
+				},
+				"/Premultiplier/multiplier_breakout_0/S_AXIS_ADC2": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"TDATA": { "actual": "S_AXIS_ADC2_tdata"},
+						"TVALID": { "actual": "S_AXIS_ADC2_tvalid"}
+					}
+				},
+				"/Premultiplier/multiplier_breakout_0/S_AXIS_CFG": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"TDATA": { "actual": "S_AXIS_CFG_tdata"},
+						"TVALID": { "actual": "S_AXIS_CFG_tvalid"}
+					}
+				},
+				"/Premultiplier/multiplier_breakout_0/S_AXIS_DDS": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"TDATA": { "actual": "S_AXIS_DDS_tdata"},
+						"TVALID": { "actual": "S_AXIS_DDS_tvalid"}
+					}
+				},
 				"/Reg_Brakeout/M_AXIS": {
 					"interface": "xilinx.com:interface:axis:1.0",
 					"ports": {
@@ -1036,6 +1137,24 @@
 						"TVALID": { "actual": "m_axis_tvalid[2:2]"}
 					}
 				},
+				"/ch1_mem_fb_split/M03_AXIS": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"ARESETN": { "actual": "aresetn"},
+						"TDATA": { "actual": "m_axis_tdata[63:48]"},
+						"TVALID": { "actual": "m_axis_tvalid[3:3]"}
+					}
+				},
+				"/ch1_mem_fb_split/M04_AXIS": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"ARESETN": { "actual": "aresetn"},
+						"TDATA": { "actual": "m_axis_tdata[79:64]"},
+						"TVALID": { "actual": "m_axis_tvalid[4:4]"}
+					}
+				},
 				"/ch1_mem_fb_split/S_AXIS": {
 					"interface": "xilinx.com:interface:axis:1.0",
 					"ports": {
@@ -1053,6 +1172,14 @@
 						"TVALID": { "actual": "M_AXIS_tvalid"}
 					}
 				},
+				"/feedback_combined_0/M_AXIS_DDS": {
+					"interface": "xilinx.com:interface:axis:1.0",
+					"ports": {
+						"ACLK": { "actual": "aclk"},
+						"TDATA": { "actual": "M_AXIS_DDS_tdata"},
+						"TVALID": { "actual": "M_AXIS_DDS_tvalid"}
+					}
+				},
 				"/feedback_combined_0/S_AXIS_ADC1": {
 					"interface": "xilinx.com:interface:axis:1.0",
 					"ports": {
diff --git a/feedback.gen/sources_1/bd/system/sim/system.v b/feedback.gen/sources_1/bd/system/sim/system.v
index 18051d0..beb12a3 100644
--- a/feedback.gen/sources_1/bd/system/sim/system.v
+++ b/feedback.gen/sources_1/bd/system/sim/system.v
@@ -1,8 +1,8 @@
 //Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
 //--------------------------------------------------------------------------------
-//Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-//Date        : Tue Dec  6 07:35:34 2022
-//Host        : DESKTOP-PEVG67J running 64-bit major release  (build 9200)
+//Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
+//Date        : Mon Jan 30 10:03:09 2023
+//Host        : acoustics-VirtualBox running 64-bit Ubuntu 20.04.5 LTS
 //Command     : generate_target system.bd
 //Design      : system
 //Purpose     : IP block netlist
@@ -617,7 +617,7 @@ module Data_Conversion_imp_OJ0POK
   assign rate_0_M_AXIS_TVALID = S_AXIS_tvalid;
   assign rst_0_peripheral_aresetn = aresetn;
   assign slice_0_dout = aresetn1;
-  system_ch1_output_dac_mem_split_0 CIC_config_replicator
+  system_CIC_config_replicator_0 CIC_config_replicator
        (.aclk(pll_0_clk_out1),
         .aresetn(rst_0_peripheral_aresetn),
         .m_axis_tdata({ch1_output_dac_mem_split1_M01_AXIS_TDATA,ch1_output_dac_mem_split1_M00_AXIS_TDATA}),
@@ -634,7 +634,7 @@ module Data_Conversion_imp_OJ0POK
         .m_axis_tvalid(axis_combiner_0_M_AXIS_TVALID),
         .s_axis_tdata({cic_1_M_AXIS_DATA_TDATA,cic_0_M_AXIS_DATA_TDATA}),
         .s_axis_tvalid({cic_1_M_AXIS_DATA_TVALID,cic_0_M_AXIS_DATA_TVALID}));
-  system_ch1_mem_fb_split_0 ch1_output_dac_mem_split
+  system_ch1_output_dac_mem_split_0 ch1_output_dac_mem_split
        (.aclk(pll_0_clk_out1),
         .aresetn(rst_0_peripheral_aresetn),
         .m_axis_tdata({ch1_output_dac_mem_split_M01_AXIS_TDATA,ch1_output_dac_mem_split_M00_AXIS_TDATA}),
@@ -651,7 +651,7 @@ module Data_Conversion_imp_OJ0POK
         .s_axis_config_tvalid(ch1_output_dac_mem_split1_M00_AXIS_TVALID),
         .s_axis_data_tdata(ch1_mem_fb_split_M00_AXIS_TDATA),
         .s_axis_data_tvalid(ch1_mem_fb_split_M00_AXIS_TVALID));
-  system_cic_0_1 cic_1
+  system_cic_1_0 cic_1
        (.aclk(pll_0_clk_out1),
         .aresetn(rst_0_peripheral_aresetn),
         .m_axis_data_tdata(cic_1_M_AXIS_DATA_TDATA),
@@ -670,7 +670,7 @@ module Data_Conversion_imp_OJ0POK
         .s_axis_tdata(axis_combiner_0_M_AXIS_TDATA),
         .s_axis_tready(axis_combiner_0_M_AXIS_TREADY),
         .s_axis_tvalid(axis_combiner_0_M_AXIS_TVALID));
-  system_output_binary_conver_0_0 memory_binary_conver_0
+  system_memory_binary_conver_0_0 memory_binary_conver_0
        (.M_AXIS_tdata(output_binary_conver_0_M_AXIS_TDATA),
         .M_AXIS_tvalid(output_binary_conver_0_M_AXIS_TVALID),
         .S_AXIS_tdata(ch1_output_dac_mem_split_M00_AXIS_TDATA),
@@ -984,6 +984,140 @@ module Memory_IO_imp_19T7DMV
         .sts_data(axis_ram_writer_0_sts_data));
 endmodule
 
+module Premultiplier_imp_LNQ4E5
+   (M01_AXIS_tdata,
+    M01_AXIS_tvalid,
+    OFFSET,
+    P,
+    P1,
+    P2,
+    P3,
+    S_AXIS_ADC1_tdata,
+    S_AXIS_ADC1_tvalid,
+    S_AXIS_ADC2_tdata,
+    S_AXIS_ADC2_tvalid,
+    S_AXIS_DDS_tdata,
+    S_AXIS_DDS_tvalid,
+    S_AXIS_tdata,
+    S_AXIS_tvalid,
+    aclk,
+    aresetn,
+    select);
+  output [255:0]M01_AXIS_tdata;
+  output [0:0]M01_AXIS_tvalid;
+  output [31:0]OFFSET;
+  output [55:0]P;
+  output [42:0]P1;
+  output [63:0]P2;
+  output [55:0]P3;
+  input [15:0]S_AXIS_ADC1_tdata;
+  input S_AXIS_ADC1_tvalid;
+  input [15:0]S_AXIS_ADC2_tdata;
+  input S_AXIS_ADC2_tvalid;
+  input [15:0]S_AXIS_DDS_tdata;
+  input S_AXIS_DDS_tvalid;
+  input [255:0]S_AXIS_tdata;
+  input S_AXIS_tvalid;
+  input aclk;
+  input aresetn;
+  input [1:0]select;
+
+  wire [255:0]Reg_Brakeout_M_AXIS1_TDATA;
+  wire Reg_Brakeout_M_AXIS1_TVALID;
+  wire [255:0]axis_broadcaster_0_M00_AXIS_TDATA;
+  wire [0:0]axis_broadcaster_0_M00_AXIS_TVALID;
+  wire [511:256]axis_broadcaster_0_M01_AXIS_TDATA;
+  wire [1:1]axis_broadcaster_0_M01_AXIS_TVALID;
+  wire [15:0]ch1_mem_fb_split_M03_AXIS_TDATA;
+  wire ch1_mem_fb_split_M03_AXIS_TVALID;
+  wire [15:0]ch1_mem_fb_split_M04_AXIS_TDATA;
+  wire ch1_mem_fb_split_M04_AXIS_TVALID;
+  wire [15:0]feedback_combined_0_M_AXIS_DDS_TDATA;
+  wire feedback_combined_0_M_AXIS_DDS_TVALID;
+  wire [55:0]mult_gen_0_P;
+  wire [55:0]mult_gen_1_P;
+  wire [42:0]mult_gen_2_P;
+  wire [63:0]mult_gen_3_P;
+  wire [63:0]multiplier_breakout_0_LONG_7F;
+  wire [31:0]multiplier_breakout_0_OFFSET;
+  wire [31:0]multiplier_breakout_0_OP1;
+  wire [31:0]multiplier_breakout_0_OP2;
+  wire [31:0]multiplier_breakout_0_OP3;
+  wire [31:0]multiplier_breakout_0_OP4;
+  wire [31:0]multiplier_breakout_0_OP5;
+  wire [47:0]multiplier_breakout_0_OP6;
+  wire [31:0]multiplier_breakout_0_OP7;
+  wire pll_0_clk_out1;
+  wire rst_0_peripheral_aresetn;
+  wire [1:0]slice_7_dout;
+
+  assign M01_AXIS_tdata[255:0] = axis_broadcaster_0_M01_AXIS_TDATA;
+  assign M01_AXIS_tvalid[0] = axis_broadcaster_0_M01_AXIS_TVALID;
+  assign OFFSET[31:0] = multiplier_breakout_0_OFFSET;
+  assign P[55:0] = mult_gen_1_P;
+  assign P1[42:0] = mult_gen_2_P;
+  assign P2[63:0] = mult_gen_3_P;
+  assign P3[55:0] = mult_gen_0_P;
+  assign Reg_Brakeout_M_AXIS1_TDATA = S_AXIS_tdata[255:0];
+  assign Reg_Brakeout_M_AXIS1_TVALID = S_AXIS_tvalid;
+  assign ch1_mem_fb_split_M03_AXIS_TDATA = S_AXIS_ADC1_tdata[15:0];
+  assign ch1_mem_fb_split_M03_AXIS_TVALID = S_AXIS_ADC1_tvalid;
+  assign ch1_mem_fb_split_M04_AXIS_TDATA = S_AXIS_ADC2_tdata[15:0];
+  assign ch1_mem_fb_split_M04_AXIS_TVALID = S_AXIS_ADC2_tvalid;
+  assign feedback_combined_0_M_AXIS_DDS_TDATA = S_AXIS_DDS_tdata[15:0];
+  assign feedback_combined_0_M_AXIS_DDS_TVALID = S_AXIS_DDS_tvalid;
+  assign pll_0_clk_out1 = aclk;
+  assign rst_0_peripheral_aresetn = aresetn;
+  assign slice_7_dout = select[1:0];
+  system_axis_broadcaster_0_0 axis_broadcaster_0
+       (.aclk(pll_0_clk_out1),
+        .aresetn(rst_0_peripheral_aresetn),
+        .m_axis_tdata({axis_broadcaster_0_M01_AXIS_TDATA,axis_broadcaster_0_M00_AXIS_TDATA}),
+        .m_axis_tvalid({axis_broadcaster_0_M01_AXIS_TVALID,axis_broadcaster_0_M00_AXIS_TVALID}),
+        .s_axis_tdata(Reg_Brakeout_M_AXIS1_TDATA),
+        .s_axis_tvalid(Reg_Brakeout_M_AXIS1_TVALID));
+  system_mult_gen_0_0 mult_gen_0
+       (.A(multiplier_breakout_0_OP1),
+        .B(multiplier_breakout_0_OP2),
+        .CLK(pll_0_clk_out1),
+        .P(mult_gen_0_P));
+  system_mult_gen_0_4 mult_gen_1
+       (.A(multiplier_breakout_0_OP3),
+        .B(multiplier_breakout_0_OP4),
+        .CLK(pll_0_clk_out1),
+        .P(mult_gen_1_P));
+  system_mult_gen_0_5 mult_gen_2
+       (.A(multiplier_breakout_0_OP5),
+        .B(multiplier_breakout_0_OP6),
+        .CLK(pll_0_clk_out1),
+        .P(mult_gen_2_P));
+  system_mult_gen_0_6 mult_gen_3
+       (.A(multiplier_breakout_0_OP7),
+        .B(multiplier_breakout_0_LONG_7F),
+        .CLK(pll_0_clk_out1),
+        .P(mult_gen_3_P));
+  system_multiplier_breakout_0_0 multiplier_breakout_0
+       (.LONG_7F(multiplier_breakout_0_LONG_7F),
+        .OFFSET(multiplier_breakout_0_OFFSET),
+        .OP1(multiplier_breakout_0_OP1),
+        .OP2(multiplier_breakout_0_OP2),
+        .OP3(multiplier_breakout_0_OP3),
+        .OP4(multiplier_breakout_0_OP4),
+        .OP5(multiplier_breakout_0_OP5),
+        .OP6(multiplier_breakout_0_OP6),
+        .OP7(multiplier_breakout_0_OP7),
+        .S_AXIS_ADC1_tdata(ch1_mem_fb_split_M03_AXIS_TDATA),
+        .S_AXIS_ADC1_tvalid(ch1_mem_fb_split_M03_AXIS_TVALID),
+        .S_AXIS_ADC2_tdata(ch1_mem_fb_split_M04_AXIS_TDATA),
+        .S_AXIS_ADC2_tvalid(ch1_mem_fb_split_M04_AXIS_TVALID),
+        .S_AXIS_CFG_tdata(axis_broadcaster_0_M00_AXIS_TDATA),
+        .S_AXIS_CFG_tvalid(axis_broadcaster_0_M00_AXIS_TVALID),
+        .S_AXIS_DDS_tdata(feedback_combined_0_M_AXIS_DDS_TDATA),
+        .S_AXIS_DDS_tvalid(feedback_combined_0_M_AXIS_DDS_TVALID),
+        .aclk(pll_0_clk_out1),
+        .select({1'b0,slice_7_dout}));
+endmodule
+
 module Reg_Brakeout_imp_H22Q4C
    (Din1,
     In2,
@@ -1054,13 +1188,13 @@ module Reg_Brakeout_imp_H22Q4C
   assign pll_0_clk_out1 = aclk;
   assign rst_0_peripheral_aresetn = aresetn;
   assign writer_0_sts_data = In2[15:0];
-  system_sample_rate_divider_0 Feedback_State
+  system_Feedback_State_0 Feedback_State
        (.Din(Din1_1),
         .Dout(Feedback_State_Dout));
-  system_xlslice_0_0 Feedback_config_bus
+  system_Feedback_config_bus_0 Feedback_config_bus
        (.Din(Din1_1),
         .Dout(Feedback_config_bus_Dout));
-  system_Feedback_State_0 RAM_addres
+  system_RAM_addres_0 RAM_addres
        (.Din(Din1_1),
         .Dout(RAM_addres_Dout));
   system_axis_constant_0_0 axis_constant_0
@@ -1079,21 +1213,21 @@ module Reg_Brakeout_imp_H22Q4C
        (.aclk(pll_0_clk_out1),
         .aresetn(rst_0_peripheral_aresetn),
         .dna_data(dna_reader_0_dna_data));
-  system_const_0_0 external_reset_fake
+  system_external_reset_fake_0 external_reset_fake
        (.dout(const_0_dout));
-  system_RAM_addres_0 feedback_trigger
+  system_feedback_trigger_0 feedback_trigger
        (.Din(Din1_1),
         .Dout(feedback_trigger_Dout));
-  system_feedback_trigger_0 pre_memory_reset
+  system_pre_memory_reset_0 pre_memory_reset
        (.Din(Din1_1),
         .Dout(pre_memory_reset_Dout));
-  system_pre_memory_reset_0 ram_writer_reset
+  system_ram_writer_reset_0 ram_writer_reset
        (.Din(Din1_1),
         .Dout(ram_writer_reset_Dout));
-  system_Feedback_config_bus_0 sample_rate_divider
+  system_sample_rate_divider_0 sample_rate_divider
        (.Din(Din1_1),
         .Dout(sample_rate_divider_Dout));
-  system_concat_1_0 status_concat_1
+  system_status_concat_1_0 status_concat_1
        (.In0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,const_0_dout}),
         .In1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dna_reader_0_dna_data}),
         .In2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,writer_0_sts_data}),
@@ -1662,7 +1796,7 @@ module s00_couplers_imp_15TT0JU
         .s_axi_wvalid(s00_couplers_to_auto_pc_WVALID));
 endmodule
 
-(* CORE_GENERATION_INFO = "system,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=system,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=39,numReposBlks=31,numNonXlnxBlks=0,numHierBlks=8,maxHierDepth=1,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=2,numPkgbdBlks=0,bdsource=USER,\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"da_clkrst_cnt\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"=13,\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"da_clkrst_cnt\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"=10,synth_mode=Global}" *) (* HW_HANDOFF = "system.hwdef" *) 
+(* CORE_GENERATION_INFO = "system,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=system,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=46,numReposBlks=37,numNonXlnxBlks=0,numHierBlks=9,maxHierDepth=1,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=3,numPkgbdBlks=0,bdsource=USER,\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"da_clkrst_cnt\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"=13,\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"da_clkrst_cnt\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"=10,synth_mode=Global}" *) (* HW_HANDOFF = "system.hwdef" *) 
 module system
    (DDR_addr,
     DDR_ba,
@@ -1742,10 +1876,14 @@ module system
   wire [15:0]Data_Conversion_M01_AXIS_TDATA;
   wire Data_Conversion_M01_AXIS_TVALID;
   wire [319:0]Memory_IO_cfg_data;
+  wire [255:0]Reg_Brakeout_M_AXIS1_TDATA;
+  wire Reg_Brakeout_M_AXIS1_TVALID;
   wire adc_clk_n_i_1;
   wire adc_clk_p_i_1;
   wire [15:0]adc_dat_a_i_1;
   wire [15:0]adc_dat_b_i_1;
+  wire [255:0]axis_broadcaster_0_M01_AXIS_TDATA;
+  wire [0:0]axis_broadcaster_0_M01_AXIS_TVALID;
   wire [31:0]axis_red_pitaya_adc_0_M_AXIS_TDATA;
   wire axis_red_pitaya_adc_0_M_AXIS_TVALID;
   wire axis_red_pitaya_adc_0_adc_csn;
@@ -1760,16 +1898,25 @@ module system
   wire [1:1]ch1_mem_fb_split_M01_AXIS_TVALID;
   wire [47:32]ch1_mem_fb_split_M02_AXIS_TDATA;
   wire [2:2]ch1_mem_fb_split_M02_AXIS_TVALID;
+  wire [63:48]ch1_mem_fb_split_M03_AXIS_TDATA;
+  wire [3:3]ch1_mem_fb_split_M03_AXIS_TVALID;
+  wire [79:64]ch1_mem_fb_split_M04_AXIS_TDATA;
+  wire [4:4]ch1_mem_fb_split_M04_AXIS_TVALID;
   wire [127:0]concat_1_dout;
   wire [0:0]const_0_dout;
   wire [63:0]conv_0_M_AXIS_TDATA;
   wire conv_0_M_AXIS_TREADY;
   wire conv_0_M_AXIS_TVALID;
-  wire [255:0]fb_cfg_M_AXIS_TDATA;
-  wire fb_cfg_M_AXIS_TVALID;
+  wire [15:0]feedback_combined_0_M_AXIS_DDS_TDATA;
+  wire feedback_combined_0_M_AXIS_DDS_TVALID;
   wire [15:0]feedback_combined_0_M_AXIS_TDATA;
   wire feedback_combined_0_M_AXIS_TVALID;
   wire feedback_combined_0_trig_out;
+  wire [55:0]mult_gen_0_P;
+  wire [55:0]mult_gen_1_P;
+  wire [42:0]mult_gen_2_P;
+  wire [63:0]mult_gen_3_P;
+  wire [31:0]multiplier_breakout_0_OFFSET;
   wire pll_0_clk_out1;
   wire pll_0_clk_out2;
   wire pll_0_clk_out3;
@@ -2021,11 +2168,30 @@ module system
         .cfg_data1(slice_3_dout),
         .sts_data(concat_1_dout),
         .sts_data1(writer_0_sts_data));
+  Premultiplier_imp_LNQ4E5 Premultiplier
+       (.M01_AXIS_tdata(axis_broadcaster_0_M01_AXIS_TDATA),
+        .M01_AXIS_tvalid(axis_broadcaster_0_M01_AXIS_TVALID),
+        .OFFSET(multiplier_breakout_0_OFFSET),
+        .P(mult_gen_1_P),
+        .P1(mult_gen_2_P),
+        .P2(mult_gen_3_P),
+        .P3(mult_gen_0_P),
+        .S_AXIS_ADC1_tdata(ch1_mem_fb_split_M03_AXIS_TDATA),
+        .S_AXIS_ADC1_tvalid(ch1_mem_fb_split_M03_AXIS_TVALID),
+        .S_AXIS_ADC2_tdata(ch1_mem_fb_split_M04_AXIS_TDATA),
+        .S_AXIS_ADC2_tvalid(ch1_mem_fb_split_M04_AXIS_TVALID),
+        .S_AXIS_DDS_tdata(feedback_combined_0_M_AXIS_DDS_TDATA),
+        .S_AXIS_DDS_tvalid(feedback_combined_0_M_AXIS_DDS_TVALID),
+        .S_AXIS_tdata(Reg_Brakeout_M_AXIS1_TDATA),
+        .S_AXIS_tvalid(Reg_Brakeout_M_AXIS1_TVALID),
+        .aclk(pll_0_clk_out1),
+        .aresetn(rst_0_peripheral_aresetn),
+        .select(slice_7_dout));
   Reg_Brakeout_imp_H22Q4C Reg_Brakeout
        (.Din1(Memory_IO_cfg_data),
         .In2(writer_0_sts_data),
-        .M_AXIS1_tdata(fb_cfg_M_AXIS_TDATA),
-        .M_AXIS1_tvalid(fb_cfg_M_AXIS_TVALID),
+        .M_AXIS1_tdata(Reg_Brakeout_M_AXIS1_TDATA),
+        .M_AXIS1_tvalid(Reg_Brakeout_M_AXIS1_TVALID),
         .M_AXIS_tdata(rate_0_M_AXIS_TDATA),
         .M_AXIS_tready(rate_0_M_AXIS_TREADY),
         .M_AXIS_tvalid(rate_0_M_AXIS_TVALID),
@@ -2057,23 +2223,30 @@ module system
         .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Data_Conversion_M01_AXIS_TDATA}),
         .s_axis_tvalid(Data_Conversion_M01_AXIS_TVALID),
         .wrt_clk(pll_0_clk_out3));
-  system_axis_broadcaster_0_2 ch1_mem_fb_split
+  system_ch1_mem_fb_split_0 ch1_mem_fb_split
        (.aclk(pll_0_clk_out1),
         .aresetn(rst_0_peripheral_aresetn),
-        .m_axis_tdata({ch1_mem_fb_split_M02_AXIS_TDATA,ch1_mem_fb_split_M01_AXIS_TDATA,ch1_mem_fb_split_M00_AXIS_TDATA}),
-        .m_axis_tvalid({ch1_mem_fb_split_M02_AXIS_TVALID,ch1_mem_fb_split_M01_AXIS_TVALID,ch1_mem_fb_split_M00_AXIS_TVALID}),
+        .m_axis_tdata({ch1_mem_fb_split_M04_AXIS_TDATA,ch1_mem_fb_split_M03_AXIS_TDATA,ch1_mem_fb_split_M02_AXIS_TDATA,ch1_mem_fb_split_M01_AXIS_TDATA,ch1_mem_fb_split_M00_AXIS_TDATA}),
+        .m_axis_tvalid({ch1_mem_fb_split_M04_AXIS_TVALID,ch1_mem_fb_split_M03_AXIS_TVALID,ch1_mem_fb_split_M02_AXIS_TVALID,ch1_mem_fb_split_M01_AXIS_TVALID,ch1_mem_fb_split_M00_AXIS_TVALID}),
         .s_axis_tdata(axis_red_pitaya_adc_0_M_AXIS_TDATA),
         .s_axis_tvalid(axis_red_pitaya_adc_0_M_AXIS_TVALID));
   system_feedback_combined_0_0 feedback_combined_0
-       (.M_AXIS_tdata(feedback_combined_0_M_AXIS_TDATA),
+       (.M_AXIS_DDS_tdata(feedback_combined_0_M_AXIS_DDS_TDATA),
+        .M_AXIS_DDS_tvalid(feedback_combined_0_M_AXIS_DDS_TVALID),
+        .M_AXIS_tdata(feedback_combined_0_M_AXIS_TDATA),
         .M_AXIS_tvalid(feedback_combined_0_M_AXIS_TVALID),
         .S_AXIS_ADC1_tdata(ch1_mem_fb_split_M01_AXIS_TDATA),
         .S_AXIS_ADC1_tvalid(ch1_mem_fb_split_M01_AXIS_TVALID),
         .S_AXIS_ADC2_tdata(ch1_mem_fb_split_M02_AXIS_TDATA),
         .S_AXIS_ADC2_tvalid(ch1_mem_fb_split_M02_AXIS_TVALID),
-        .S_AXIS_CFG_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fb_cfg_M_AXIS_TDATA}),
-        .S_AXIS_CFG_tvalid(fb_cfg_M_AXIS_TVALID),
+        .S_AXIS_CFG_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axis_broadcaster_0_M01_AXIS_TDATA}),
+        .S_AXIS_CFG_tvalid(axis_broadcaster_0_M01_AXIS_TVALID),
         .aclk(pll_0_clk_out1),
+        .offset(multiplier_breakout_0_OFFSET),
+        .product_1(mult_gen_0_P),
+        .product_2(mult_gen_1_P[42:0]),
+        .product_3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mult_gen_2_P}),
+        .product_4(mult_gen_3_P),
         .sel(slice_7_dout),
         .trig_in(slice_9_dout),
         .trig_out(exp_p_tri_io[0]));
diff --git a/feedback.gen/sources_1/bd/system/synth/system.hwdef b/feedback.gen/sources_1/bd/system/synth/system.hwdef
index b64ca76..aa1ad16 100644
Binary files a/feedback.gen/sources_1/bd/system/synth/system.hwdef and b/feedback.gen/sources_1/bd/system/synth/system.hwdef differ
diff --git a/feedback.gen/sources_1/bd/system/synth/system.v b/feedback.gen/sources_1/bd/system/synth/system.v
index 18051d0..beb12a3 100644
--- a/feedback.gen/sources_1/bd/system/synth/system.v
+++ b/feedback.gen/sources_1/bd/system/synth/system.v
@@ -1,8 +1,8 @@
 //Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
 //--------------------------------------------------------------------------------
-//Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-//Date        : Tue Dec  6 07:35:34 2022
-//Host        : DESKTOP-PEVG67J running 64-bit major release  (build 9200)
+//Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
+//Date        : Mon Jan 30 10:03:09 2023
+//Host        : acoustics-VirtualBox running 64-bit Ubuntu 20.04.5 LTS
 //Command     : generate_target system.bd
 //Design      : system
 //Purpose     : IP block netlist
@@ -617,7 +617,7 @@ module Data_Conversion_imp_OJ0POK
   assign rate_0_M_AXIS_TVALID = S_AXIS_tvalid;
   assign rst_0_peripheral_aresetn = aresetn;
   assign slice_0_dout = aresetn1;
-  system_ch1_output_dac_mem_split_0 CIC_config_replicator
+  system_CIC_config_replicator_0 CIC_config_replicator
        (.aclk(pll_0_clk_out1),
         .aresetn(rst_0_peripheral_aresetn),
         .m_axis_tdata({ch1_output_dac_mem_split1_M01_AXIS_TDATA,ch1_output_dac_mem_split1_M00_AXIS_TDATA}),
@@ -634,7 +634,7 @@ module Data_Conversion_imp_OJ0POK
         .m_axis_tvalid(axis_combiner_0_M_AXIS_TVALID),
         .s_axis_tdata({cic_1_M_AXIS_DATA_TDATA,cic_0_M_AXIS_DATA_TDATA}),
         .s_axis_tvalid({cic_1_M_AXIS_DATA_TVALID,cic_0_M_AXIS_DATA_TVALID}));
-  system_ch1_mem_fb_split_0 ch1_output_dac_mem_split
+  system_ch1_output_dac_mem_split_0 ch1_output_dac_mem_split
        (.aclk(pll_0_clk_out1),
         .aresetn(rst_0_peripheral_aresetn),
         .m_axis_tdata({ch1_output_dac_mem_split_M01_AXIS_TDATA,ch1_output_dac_mem_split_M00_AXIS_TDATA}),
@@ -651,7 +651,7 @@ module Data_Conversion_imp_OJ0POK
         .s_axis_config_tvalid(ch1_output_dac_mem_split1_M00_AXIS_TVALID),
         .s_axis_data_tdata(ch1_mem_fb_split_M00_AXIS_TDATA),
         .s_axis_data_tvalid(ch1_mem_fb_split_M00_AXIS_TVALID));
-  system_cic_0_1 cic_1
+  system_cic_1_0 cic_1
        (.aclk(pll_0_clk_out1),
         .aresetn(rst_0_peripheral_aresetn),
         .m_axis_data_tdata(cic_1_M_AXIS_DATA_TDATA),
@@ -670,7 +670,7 @@ module Data_Conversion_imp_OJ0POK
         .s_axis_tdata(axis_combiner_0_M_AXIS_TDATA),
         .s_axis_tready(axis_combiner_0_M_AXIS_TREADY),
         .s_axis_tvalid(axis_combiner_0_M_AXIS_TVALID));
-  system_output_binary_conver_0_0 memory_binary_conver_0
+  system_memory_binary_conver_0_0 memory_binary_conver_0
        (.M_AXIS_tdata(output_binary_conver_0_M_AXIS_TDATA),
         .M_AXIS_tvalid(output_binary_conver_0_M_AXIS_TVALID),
         .S_AXIS_tdata(ch1_output_dac_mem_split_M00_AXIS_TDATA),
@@ -984,6 +984,140 @@ module Memory_IO_imp_19T7DMV
         .sts_data(axis_ram_writer_0_sts_data));
 endmodule
 
+module Premultiplier_imp_LNQ4E5
+   (M01_AXIS_tdata,
+    M01_AXIS_tvalid,
+    OFFSET,
+    P,
+    P1,
+    P2,
+    P3,
+    S_AXIS_ADC1_tdata,
+    S_AXIS_ADC1_tvalid,
+    S_AXIS_ADC2_tdata,
+    S_AXIS_ADC2_tvalid,
+    S_AXIS_DDS_tdata,
+    S_AXIS_DDS_tvalid,
+    S_AXIS_tdata,
+    S_AXIS_tvalid,
+    aclk,
+    aresetn,
+    select);
+  output [255:0]M01_AXIS_tdata;
+  output [0:0]M01_AXIS_tvalid;
+  output [31:0]OFFSET;
+  output [55:0]P;
+  output [42:0]P1;
+  output [63:0]P2;
+  output [55:0]P3;
+  input [15:0]S_AXIS_ADC1_tdata;
+  input S_AXIS_ADC1_tvalid;
+  input [15:0]S_AXIS_ADC2_tdata;
+  input S_AXIS_ADC2_tvalid;
+  input [15:0]S_AXIS_DDS_tdata;
+  input S_AXIS_DDS_tvalid;
+  input [255:0]S_AXIS_tdata;
+  input S_AXIS_tvalid;
+  input aclk;
+  input aresetn;
+  input [1:0]select;
+
+  wire [255:0]Reg_Brakeout_M_AXIS1_TDATA;
+  wire Reg_Brakeout_M_AXIS1_TVALID;
+  wire [255:0]axis_broadcaster_0_M00_AXIS_TDATA;
+  wire [0:0]axis_broadcaster_0_M00_AXIS_TVALID;
+  wire [511:256]axis_broadcaster_0_M01_AXIS_TDATA;
+  wire [1:1]axis_broadcaster_0_M01_AXIS_TVALID;
+  wire [15:0]ch1_mem_fb_split_M03_AXIS_TDATA;
+  wire ch1_mem_fb_split_M03_AXIS_TVALID;
+  wire [15:0]ch1_mem_fb_split_M04_AXIS_TDATA;
+  wire ch1_mem_fb_split_M04_AXIS_TVALID;
+  wire [15:0]feedback_combined_0_M_AXIS_DDS_TDATA;
+  wire feedback_combined_0_M_AXIS_DDS_TVALID;
+  wire [55:0]mult_gen_0_P;
+  wire [55:0]mult_gen_1_P;
+  wire [42:0]mult_gen_2_P;
+  wire [63:0]mult_gen_3_P;
+  wire [63:0]multiplier_breakout_0_LONG_7F;
+  wire [31:0]multiplier_breakout_0_OFFSET;
+  wire [31:0]multiplier_breakout_0_OP1;
+  wire [31:0]multiplier_breakout_0_OP2;
+  wire [31:0]multiplier_breakout_0_OP3;
+  wire [31:0]multiplier_breakout_0_OP4;
+  wire [31:0]multiplier_breakout_0_OP5;
+  wire [47:0]multiplier_breakout_0_OP6;
+  wire [31:0]multiplier_breakout_0_OP7;
+  wire pll_0_clk_out1;
+  wire rst_0_peripheral_aresetn;
+  wire [1:0]slice_7_dout;
+
+  assign M01_AXIS_tdata[255:0] = axis_broadcaster_0_M01_AXIS_TDATA;
+  assign M01_AXIS_tvalid[0] = axis_broadcaster_0_M01_AXIS_TVALID;
+  assign OFFSET[31:0] = multiplier_breakout_0_OFFSET;
+  assign P[55:0] = mult_gen_1_P;
+  assign P1[42:0] = mult_gen_2_P;
+  assign P2[63:0] = mult_gen_3_P;
+  assign P3[55:0] = mult_gen_0_P;
+  assign Reg_Brakeout_M_AXIS1_TDATA = S_AXIS_tdata[255:0];
+  assign Reg_Brakeout_M_AXIS1_TVALID = S_AXIS_tvalid;
+  assign ch1_mem_fb_split_M03_AXIS_TDATA = S_AXIS_ADC1_tdata[15:0];
+  assign ch1_mem_fb_split_M03_AXIS_TVALID = S_AXIS_ADC1_tvalid;
+  assign ch1_mem_fb_split_M04_AXIS_TDATA = S_AXIS_ADC2_tdata[15:0];
+  assign ch1_mem_fb_split_M04_AXIS_TVALID = S_AXIS_ADC2_tvalid;
+  assign feedback_combined_0_M_AXIS_DDS_TDATA = S_AXIS_DDS_tdata[15:0];
+  assign feedback_combined_0_M_AXIS_DDS_TVALID = S_AXIS_DDS_tvalid;
+  assign pll_0_clk_out1 = aclk;
+  assign rst_0_peripheral_aresetn = aresetn;
+  assign slice_7_dout = select[1:0];
+  system_axis_broadcaster_0_0 axis_broadcaster_0
+       (.aclk(pll_0_clk_out1),
+        .aresetn(rst_0_peripheral_aresetn),
+        .m_axis_tdata({axis_broadcaster_0_M01_AXIS_TDATA,axis_broadcaster_0_M00_AXIS_TDATA}),
+        .m_axis_tvalid({axis_broadcaster_0_M01_AXIS_TVALID,axis_broadcaster_0_M00_AXIS_TVALID}),
+        .s_axis_tdata(Reg_Brakeout_M_AXIS1_TDATA),
+        .s_axis_tvalid(Reg_Brakeout_M_AXIS1_TVALID));
+  system_mult_gen_0_0 mult_gen_0
+       (.A(multiplier_breakout_0_OP1),
+        .B(multiplier_breakout_0_OP2),
+        .CLK(pll_0_clk_out1),
+        .P(mult_gen_0_P));
+  system_mult_gen_0_4 mult_gen_1
+       (.A(multiplier_breakout_0_OP3),
+        .B(multiplier_breakout_0_OP4),
+        .CLK(pll_0_clk_out1),
+        .P(mult_gen_1_P));
+  system_mult_gen_0_5 mult_gen_2
+       (.A(multiplier_breakout_0_OP5),
+        .B(multiplier_breakout_0_OP6),
+        .CLK(pll_0_clk_out1),
+        .P(mult_gen_2_P));
+  system_mult_gen_0_6 mult_gen_3
+       (.A(multiplier_breakout_0_OP7),
+        .B(multiplier_breakout_0_LONG_7F),
+        .CLK(pll_0_clk_out1),
+        .P(mult_gen_3_P));
+  system_multiplier_breakout_0_0 multiplier_breakout_0
+       (.LONG_7F(multiplier_breakout_0_LONG_7F),
+        .OFFSET(multiplier_breakout_0_OFFSET),
+        .OP1(multiplier_breakout_0_OP1),
+        .OP2(multiplier_breakout_0_OP2),
+        .OP3(multiplier_breakout_0_OP3),
+        .OP4(multiplier_breakout_0_OP4),
+        .OP5(multiplier_breakout_0_OP5),
+        .OP6(multiplier_breakout_0_OP6),
+        .OP7(multiplier_breakout_0_OP7),
+        .S_AXIS_ADC1_tdata(ch1_mem_fb_split_M03_AXIS_TDATA),
+        .S_AXIS_ADC1_tvalid(ch1_mem_fb_split_M03_AXIS_TVALID),
+        .S_AXIS_ADC2_tdata(ch1_mem_fb_split_M04_AXIS_TDATA),
+        .S_AXIS_ADC2_tvalid(ch1_mem_fb_split_M04_AXIS_TVALID),
+        .S_AXIS_CFG_tdata(axis_broadcaster_0_M00_AXIS_TDATA),
+        .S_AXIS_CFG_tvalid(axis_broadcaster_0_M00_AXIS_TVALID),
+        .S_AXIS_DDS_tdata(feedback_combined_0_M_AXIS_DDS_TDATA),
+        .S_AXIS_DDS_tvalid(feedback_combined_0_M_AXIS_DDS_TVALID),
+        .aclk(pll_0_clk_out1),
+        .select({1'b0,slice_7_dout}));
+endmodule
+
 module Reg_Brakeout_imp_H22Q4C
    (Din1,
     In2,
@@ -1054,13 +1188,13 @@ module Reg_Brakeout_imp_H22Q4C
   assign pll_0_clk_out1 = aclk;
   assign rst_0_peripheral_aresetn = aresetn;
   assign writer_0_sts_data = In2[15:0];
-  system_sample_rate_divider_0 Feedback_State
+  system_Feedback_State_0 Feedback_State
        (.Din(Din1_1),
         .Dout(Feedback_State_Dout));
-  system_xlslice_0_0 Feedback_config_bus
+  system_Feedback_config_bus_0 Feedback_config_bus
        (.Din(Din1_1),
         .Dout(Feedback_config_bus_Dout));
-  system_Feedback_State_0 RAM_addres
+  system_RAM_addres_0 RAM_addres
        (.Din(Din1_1),
         .Dout(RAM_addres_Dout));
   system_axis_constant_0_0 axis_constant_0
@@ -1079,21 +1213,21 @@ module Reg_Brakeout_imp_H22Q4C
        (.aclk(pll_0_clk_out1),
         .aresetn(rst_0_peripheral_aresetn),
         .dna_data(dna_reader_0_dna_data));
-  system_const_0_0 external_reset_fake
+  system_external_reset_fake_0 external_reset_fake
        (.dout(const_0_dout));
-  system_RAM_addres_0 feedback_trigger
+  system_feedback_trigger_0 feedback_trigger
        (.Din(Din1_1),
         .Dout(feedback_trigger_Dout));
-  system_feedback_trigger_0 pre_memory_reset
+  system_pre_memory_reset_0 pre_memory_reset
        (.Din(Din1_1),
         .Dout(pre_memory_reset_Dout));
-  system_pre_memory_reset_0 ram_writer_reset
+  system_ram_writer_reset_0 ram_writer_reset
        (.Din(Din1_1),
         .Dout(ram_writer_reset_Dout));
-  system_Feedback_config_bus_0 sample_rate_divider
+  system_sample_rate_divider_0 sample_rate_divider
        (.Din(Din1_1),
         .Dout(sample_rate_divider_Dout));
-  system_concat_1_0 status_concat_1
+  system_status_concat_1_0 status_concat_1
        (.In0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,const_0_dout}),
         .In1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dna_reader_0_dna_data}),
         .In2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,writer_0_sts_data}),
@@ -1662,7 +1796,7 @@ module s00_couplers_imp_15TT0JU
         .s_axi_wvalid(s00_couplers_to_auto_pc_WVALID));
 endmodule
 
-(* CORE_GENERATION_INFO = "system,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=system,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=39,numReposBlks=31,numNonXlnxBlks=0,numHierBlks=8,maxHierDepth=1,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=2,numPkgbdBlks=0,bdsource=USER,\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"da_clkrst_cnt\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"=13,\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"da_clkrst_cnt\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"=10,synth_mode=Global}" *) (* HW_HANDOFF = "system.hwdef" *) 
+(* CORE_GENERATION_INFO = "system,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=system,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=46,numReposBlks=37,numNonXlnxBlks=0,numHierBlks=9,maxHierDepth=1,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=3,numPkgbdBlks=0,bdsource=USER,\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"da_clkrst_cnt\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"=13,\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"da_clkrst_cnt\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"=10,synth_mode=Global}" *) (* HW_HANDOFF = "system.hwdef" *) 
 module system
    (DDR_addr,
     DDR_ba,
@@ -1742,10 +1876,14 @@ module system
   wire [15:0]Data_Conversion_M01_AXIS_TDATA;
   wire Data_Conversion_M01_AXIS_TVALID;
   wire [319:0]Memory_IO_cfg_data;
+  wire [255:0]Reg_Brakeout_M_AXIS1_TDATA;
+  wire Reg_Brakeout_M_AXIS1_TVALID;
   wire adc_clk_n_i_1;
   wire adc_clk_p_i_1;
   wire [15:0]adc_dat_a_i_1;
   wire [15:0]adc_dat_b_i_1;
+  wire [255:0]axis_broadcaster_0_M01_AXIS_TDATA;
+  wire [0:0]axis_broadcaster_0_M01_AXIS_TVALID;
   wire [31:0]axis_red_pitaya_adc_0_M_AXIS_TDATA;
   wire axis_red_pitaya_adc_0_M_AXIS_TVALID;
   wire axis_red_pitaya_adc_0_adc_csn;
@@ -1760,16 +1898,25 @@ module system
   wire [1:1]ch1_mem_fb_split_M01_AXIS_TVALID;
   wire [47:32]ch1_mem_fb_split_M02_AXIS_TDATA;
   wire [2:2]ch1_mem_fb_split_M02_AXIS_TVALID;
+  wire [63:48]ch1_mem_fb_split_M03_AXIS_TDATA;
+  wire [3:3]ch1_mem_fb_split_M03_AXIS_TVALID;
+  wire [79:64]ch1_mem_fb_split_M04_AXIS_TDATA;
+  wire [4:4]ch1_mem_fb_split_M04_AXIS_TVALID;
   wire [127:0]concat_1_dout;
   wire [0:0]const_0_dout;
   wire [63:0]conv_0_M_AXIS_TDATA;
   wire conv_0_M_AXIS_TREADY;
   wire conv_0_M_AXIS_TVALID;
-  wire [255:0]fb_cfg_M_AXIS_TDATA;
-  wire fb_cfg_M_AXIS_TVALID;
+  wire [15:0]feedback_combined_0_M_AXIS_DDS_TDATA;
+  wire feedback_combined_0_M_AXIS_DDS_TVALID;
   wire [15:0]feedback_combined_0_M_AXIS_TDATA;
   wire feedback_combined_0_M_AXIS_TVALID;
   wire feedback_combined_0_trig_out;
+  wire [55:0]mult_gen_0_P;
+  wire [55:0]mult_gen_1_P;
+  wire [42:0]mult_gen_2_P;
+  wire [63:0]mult_gen_3_P;
+  wire [31:0]multiplier_breakout_0_OFFSET;
   wire pll_0_clk_out1;
   wire pll_0_clk_out2;
   wire pll_0_clk_out3;
@@ -2021,11 +2168,30 @@ module system
         .cfg_data1(slice_3_dout),
         .sts_data(concat_1_dout),
         .sts_data1(writer_0_sts_data));
+  Premultiplier_imp_LNQ4E5 Premultiplier
+       (.M01_AXIS_tdata(axis_broadcaster_0_M01_AXIS_TDATA),
+        .M01_AXIS_tvalid(axis_broadcaster_0_M01_AXIS_TVALID),
+        .OFFSET(multiplier_breakout_0_OFFSET),
+        .P(mult_gen_1_P),
+        .P1(mult_gen_2_P),
+        .P2(mult_gen_3_P),
+        .P3(mult_gen_0_P),
+        .S_AXIS_ADC1_tdata(ch1_mem_fb_split_M03_AXIS_TDATA),
+        .S_AXIS_ADC1_tvalid(ch1_mem_fb_split_M03_AXIS_TVALID),
+        .S_AXIS_ADC2_tdata(ch1_mem_fb_split_M04_AXIS_TDATA),
+        .S_AXIS_ADC2_tvalid(ch1_mem_fb_split_M04_AXIS_TVALID),
+        .S_AXIS_DDS_tdata(feedback_combined_0_M_AXIS_DDS_TDATA),
+        .S_AXIS_DDS_tvalid(feedback_combined_0_M_AXIS_DDS_TVALID),
+        .S_AXIS_tdata(Reg_Brakeout_M_AXIS1_TDATA),
+        .S_AXIS_tvalid(Reg_Brakeout_M_AXIS1_TVALID),
+        .aclk(pll_0_clk_out1),
+        .aresetn(rst_0_peripheral_aresetn),
+        .select(slice_7_dout));
   Reg_Brakeout_imp_H22Q4C Reg_Brakeout
        (.Din1(Memory_IO_cfg_data),
         .In2(writer_0_sts_data),
-        .M_AXIS1_tdata(fb_cfg_M_AXIS_TDATA),
-        .M_AXIS1_tvalid(fb_cfg_M_AXIS_TVALID),
+        .M_AXIS1_tdata(Reg_Brakeout_M_AXIS1_TDATA),
+        .M_AXIS1_tvalid(Reg_Brakeout_M_AXIS1_TVALID),
         .M_AXIS_tdata(rate_0_M_AXIS_TDATA),
         .M_AXIS_tready(rate_0_M_AXIS_TREADY),
         .M_AXIS_tvalid(rate_0_M_AXIS_TVALID),
@@ -2057,23 +2223,30 @@ module system
         .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Data_Conversion_M01_AXIS_TDATA}),
         .s_axis_tvalid(Data_Conversion_M01_AXIS_TVALID),
         .wrt_clk(pll_0_clk_out3));
-  system_axis_broadcaster_0_2 ch1_mem_fb_split
+  system_ch1_mem_fb_split_0 ch1_mem_fb_split
        (.aclk(pll_0_clk_out1),
         .aresetn(rst_0_peripheral_aresetn),
-        .m_axis_tdata({ch1_mem_fb_split_M02_AXIS_TDATA,ch1_mem_fb_split_M01_AXIS_TDATA,ch1_mem_fb_split_M00_AXIS_TDATA}),
-        .m_axis_tvalid({ch1_mem_fb_split_M02_AXIS_TVALID,ch1_mem_fb_split_M01_AXIS_TVALID,ch1_mem_fb_split_M00_AXIS_TVALID}),
+        .m_axis_tdata({ch1_mem_fb_split_M04_AXIS_TDATA,ch1_mem_fb_split_M03_AXIS_TDATA,ch1_mem_fb_split_M02_AXIS_TDATA,ch1_mem_fb_split_M01_AXIS_TDATA,ch1_mem_fb_split_M00_AXIS_TDATA}),
+        .m_axis_tvalid({ch1_mem_fb_split_M04_AXIS_TVALID,ch1_mem_fb_split_M03_AXIS_TVALID,ch1_mem_fb_split_M02_AXIS_TVALID,ch1_mem_fb_split_M01_AXIS_TVALID,ch1_mem_fb_split_M00_AXIS_TVALID}),
         .s_axis_tdata(axis_red_pitaya_adc_0_M_AXIS_TDATA),
         .s_axis_tvalid(axis_red_pitaya_adc_0_M_AXIS_TVALID));
   system_feedback_combined_0_0 feedback_combined_0
-       (.M_AXIS_tdata(feedback_combined_0_M_AXIS_TDATA),
+       (.M_AXIS_DDS_tdata(feedback_combined_0_M_AXIS_DDS_TDATA),
+        .M_AXIS_DDS_tvalid(feedback_combined_0_M_AXIS_DDS_TVALID),
+        .M_AXIS_tdata(feedback_combined_0_M_AXIS_TDATA),
         .M_AXIS_tvalid(feedback_combined_0_M_AXIS_TVALID),
         .S_AXIS_ADC1_tdata(ch1_mem_fb_split_M01_AXIS_TDATA),
         .S_AXIS_ADC1_tvalid(ch1_mem_fb_split_M01_AXIS_TVALID),
         .S_AXIS_ADC2_tdata(ch1_mem_fb_split_M02_AXIS_TDATA),
         .S_AXIS_ADC2_tvalid(ch1_mem_fb_split_M02_AXIS_TVALID),
-        .S_AXIS_CFG_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fb_cfg_M_AXIS_TDATA}),
-        .S_AXIS_CFG_tvalid(fb_cfg_M_AXIS_TVALID),
+        .S_AXIS_CFG_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axis_broadcaster_0_M01_AXIS_TDATA}),
+        .S_AXIS_CFG_tvalid(axis_broadcaster_0_M01_AXIS_TVALID),
         .aclk(pll_0_clk_out1),
+        .offset(multiplier_breakout_0_OFFSET),
+        .product_1(mult_gen_0_P),
+        .product_2(mult_gen_1_P[42:0]),
+        .product_3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mult_gen_2_P}),
+        .product_4(mult_gen_3_P),
         .sel(slice_7_dout),
         .trig_in(slice_9_dout),
         .trig_out(exp_p_tri_io[0]));
diff --git a/feedback.gen/sources_1/bd/system/system.bda b/feedback.gen/sources_1/bd/system/system.bda
index 298d7e0..f275b97 100644
--- a/feedback.gen/sources_1/bd/system/system.bda
+++ b/feedback.gen/sources_1/bd/system/system.bda
@@ -44,10 +44,6 @@
       <data key="VT">AC</data>
     </node>
     <node id="n2">
-      <data key="VM">system</data>
-      <data key="VT">BC</data>
-    </node>
-    <node id="n3">
       <data key="BA">0x00000000</data>
       <data key="BP">C_BASEADDR</data>
       <data key="HA">0x1FFFFFFF</data>
@@ -65,12 +61,11 @@
       <data key="TU">memory</data>
       <data key="VT">AC</data>
     </node>
-    <node id="n4">
-      <data key="TU">active</data>
-      <data key="VH">2</data>
-      <data key="VT">PM</data>
+    <node id="n3">
+      <data key="VM">system</data>
+      <data key="VT">BC</data>
     </node>
-    <node id="n5">
+    <node id="n4">
       <data key="BA">0x40000000</data>
       <data key="BP">C_BASEADDR</data>
       <data key="HA">0x40000FFF</data>
@@ -88,17 +83,22 @@
       <data key="TU">register</data>
       <data key="VT">AC</data>
     </node>
-    <edge id="e0" source="n2" target="n0">
+    <node id="n5">
+      <data key="TU">active</data>
+      <data key="VH">2</data>
+      <data key="VT">PM</data>
+    </node>
+    <edge id="e0" source="n3" target="n0">
     </edge>
-    <edge id="e1" source="n0" target="n4">
+    <edge id="e1" source="n0" target="n5">
     </edge>
-    <edge id="e2" source="n1" target="n4">
+    <edge id="e2" source="n1" target="n5">
       <data key="EH">2</data>
     </edge>
-    <edge id="e3" source="n5" target="n4">
+    <edge id="e3" source="n4" target="n5">
       <data key="EH">2</data>
     </edge>
-    <edge id="e4" source="n3" target="n4">
+    <edge id="e4" source="n2" target="n5">
       <data key="EH">2</data>
     </edge>
   </graph>
diff --git a/feedback.gen/sources_1/bd/system/system.bxml b/feedback.gen/sources_1/bd/system/system.bxml
index aa590df..d5fb8f2 100644
--- a/feedback.gen/sources_1/bd/system/system.bxml
+++ b/feedback.gen/sources_1/bd/system/system.bxml
@@ -2,18 +2,18 @@
 <Root MajorVersion="0" MinorVersion="39">
   <CompositeFile CompositeFileTopName="system" CanBeSetAsTop="true" CanDisplayChildGraph="true">
     <Description>Composite Fileset</Description>
-    <Generation Name="SYNTHESIS" State="GENERATED" Timestamp="1670308536"/>
-    <Generation Name="IMPLEMENTATION" State="GENERATED" Timestamp="1670308536"/>
-    <Generation Name="SIMULATION" State="GENERATED" Timestamp="1670308536"/>
-    <Generation Name="HW_HANDOFF" State="GENERATED" Timestamp="1670308536"/>
+    <Generation Name="SYNTHESIS" State="GENERATED" Timestamp="1675026191"/>
+    <Generation Name="IMPLEMENTATION" State="GENERATED" Timestamp="1675026191"/>
+    <Generation Name="SIMULATION" State="GENERATED" Timestamp="1675026191"/>
+    <Generation Name="HW_HANDOFF" State="GENERATED" Timestamp="1675026191"/>
     <FileCollection Name="SOURCES" Type="SOURCES">
-      <File Name="synth\system.v" Type="Verilog">
+      <File Name="synth/system.v" Type="Verilog">
         <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
         <Library Name="xil_defaultlib"/>
         <UsedIn Val="SYNTHESIS"/>
         <UsedIn Val="IMPLEMENTATION"/>
       </File>
-      <File Name="sim\system.v" Type="Verilog">
+      <File Name="sim/system.v" Type="Verilog">
         <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
         <Library Name="xil_defaultlib"/>
         <UsedIn Val="SIMULATION"/>
@@ -25,7 +25,7 @@
         <UsedIn Val="IMPLEMENTATION"/>
         <UsedIn Val="OUT_OF_CONTEXT"/>
       </File>
-      <File Name="hw_handoff\system.hwh" Type="HwHandoff">
+      <File Name="hw_handoff/system.hwh" Type="HwHandoff">
         <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
         <Library Name="xil_defaultlib"/>
         <UsedIn Val="HW_HANDOFF"/>
@@ -35,17 +35,17 @@
         <Library Name="xil_defaultlib"/>
         <UsedIn Val="HW_HANDOFF"/>
       </File>
-      <File Name="hw_handoff\system_bd.tcl">
+      <File Name="hw_handoff/system_bd.tcl">
         <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
         <Library Name="xil_defaultlib"/>
         <UsedIn Val="HW_HANDOFF"/>
       </File>
-      <File Name="synth\system.hwdef">
+      <File Name="synth/system.hwdef">
         <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
         <Library Name="xil_defaultlib"/>
         <UsedIn Val="HW_HANDOFF"/>
       </File>
-      <File Name="sim\system.protoinst">
+      <File Name="sim/system.protoinst">
         <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
         <Library Name="xil_defaultlib"/>
         <UsedIn Val="SIMULATION"/>
diff --git a/feedback.srcs/sources_1/bd/system/system.bd b/feedback.srcs/sources_1/bd/system/system.bd
index e6a59b1..bbd399c 100644
--- a/feedback.srcs/sources_1/bd/system/system.bd
+++ b/feedback.srcs/sources_1/bd/system/system.bd
@@ -55,6 +55,14 @@
       },
       "axis_red_pitaya_adc_0": "",
       "axis_red_pitaya_dac_0": "",
+      "Premultiplier": {
+        "axis_broadcaster_0": "",
+        "mult_gen_1": "",
+        "mult_gen_2": "",
+        "mult_gen_3": "",
+        "mult_gen_0": "",
+        "multiplier_breakout_0": ""
+      },
       "feedback_combined_0": ""
     },
     "interface_ports": {
@@ -230,8 +238,8 @@
     "components": {
       "ch1_mem_fb_split": {
         "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
-        "xci_name": "system_axis_broadcaster_0_2",
-        "xci_path": "ip\\system_axis_broadcaster_0_2\\system_axis_broadcaster_0_2.xci",
+        "xci_name": "system_ch1_mem_fb_split_0",
+        "xci_path": "ip/system_ch1_mem_fb_split_0_3/system_ch1_mem_fb_split_0.xci",
         "inst_hier_path": "ch1_mem_fb_split",
         "parameters": {
           "M00_TDATA_REMAP": {
@@ -243,11 +251,17 @@
           "M02_TDATA_REMAP": {
             "value": "tdata[31:16]"
           },
+          "M03_TDATA_REMAP": {
+            "value": "tdata[15:0]"
+          },
+          "M04_TDATA_REMAP": {
+            "value": "tdata[31:16]"
+          },
           "M_TDATA_NUM_BYTES": {
             "value": "2"
           },
           "NUM_MI": {
-            "value": "3"
+            "value": "5"
           },
           "S_TDATA_NUM_BYTES": {
             "value": "4"
@@ -314,13 +328,13 @@
           "rst_0": {
             "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
             "xci_name": "system_rst_0_0",
-            "xci_path": "ip\\system_rst_0_0\\system_rst_0_0.xci",
+            "xci_path": "ip/system_rst_0_0_3/system_rst_0_0.xci",
             "inst_hier_path": "Core/rst_0"
           },
           "pll_0": {
             "vlnv": "xilinx.com:ip:clk_wiz:6.0",
             "xci_name": "system_pll_0_0",
-            "xci_path": "ip\\system_pll_0_0\\system_pll_0_0.xci",
+            "xci_path": "ip/system_pll_0_0_3/system_pll_0_0.xci",
             "inst_hier_path": "Core/pll_0",
             "parameters": {
               "CLKOUT1_REQUESTED_OUT_FREQ": {
@@ -354,7 +368,7 @@
                 "value": "96.948"
               },
               "CLKOUT4_REQUESTED_OUT_FREQ": {
-                "value": "125"
+                "value": "100.000"
               },
               "CLKOUT4_USED": {
                 "value": "false"
@@ -366,7 +380,7 @@
                 "value": "96.948"
               },
               "CLKOUT5_REQUESTED_OUT_FREQ": {
-                "value": "125"
+                "value": "100.000"
               },
               "CLKOUT5_USED": {
                 "value": "false"
@@ -378,7 +392,7 @@
                 "value": "96.948"
               },
               "CLKOUT6_REQUESTED_OUT_FREQ": {
-                "value": "125"
+                "value": "100.000"
               },
               "CLKOUT6_USED": {
                 "value": "false"
@@ -412,7 +426,7 @@
           "ps_0": {
             "vlnv": "xilinx.com:ip:processing_system7:5.5",
             "xci_name": "system_ps_0_0",
-            "xci_path": "ip\\system_ps_0_0\\system_ps_0_0.xci",
+            "xci_path": "ip/system_ps_0_0_3/system_ps_0_0.xci",
             "inst_hier_path": "Core/ps_0",
             "parameters": {
               "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
@@ -1992,7 +2006,7 @@
           },
           "ps_0_axi_periph": {
             "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
-            "xci_path": "ip\\system_ps_0_axi_periph_0\\system_ps_0_axi_periph_0.xci",
+            "xci_path": "ip/system_ps_0_axi_periph_0_3/system_ps_0_axi_periph_0.xci",
             "inst_hier_path": "Core/ps_0_axi_periph",
             "xci_name": "system_ps_0_axi_periph_0",
             "parameters": {
@@ -2081,7 +2095,7 @@
               "xbar": {
                 "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                 "xci_name": "system_xbar_0",
-                "xci_path": "ip\\system_xbar_0\\system_xbar_0.xci",
+                "xci_path": "ip/system_xbar_0_3/system_xbar_0.xci",
                 "inst_hier_path": "Core/ps_0_axi_periph/xbar",
                 "parameters": {
                   "NUM_MI": {
@@ -2153,7 +2167,7 @@
                   "auto_pc": {
                     "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                     "xci_name": "system_auto_pc_0",
-                    "xci_path": "ip\\system_auto_pc_0\\system_auto_pc_0.xci",
+                    "xci_path": "ip/system_auto_pc_0_3/system_auto_pc_0.xci",
                     "inst_hier_path": "Core/ps_0_axi_periph/s00_couplers/auto_pc",
                     "parameters": {
                       "MI_PROTOCOL": {
@@ -2174,17 +2188,17 @@
                   }
                 },
                 "interface_nets": {
-                  "s00_couplers_to_auto_pc": {
-                    "interface_ports": [
-                      "S_AXI",
-                      "auto_pc/S_AXI"
-                    ]
-                  },
                   "auto_pc_to_s00_couplers": {
                     "interface_ports": [
                       "M_AXI",
                       "auto_pc/M_AXI"
                     ]
+                  },
+                  "s00_couplers_to_auto_pc": {
+                    "interface_ports": [
+                      "S_AXI",
+                      "auto_pc/S_AXI"
+                    ]
                   }
                 },
                 "nets": {
@@ -2312,12 +2326,6 @@
               }
             },
             "interface_nets": {
-              "xbar_to_m01_couplers": {
-                "interface_ports": [
-                  "xbar/M01_AXI",
-                  "m01_couplers/S_AXI"
-                ]
-              },
               "m01_couplers_to_ps_0_axi_periph": {
                 "interface_ports": [
                   "M01_AXI",
@@ -2330,16 +2338,16 @@
                   "s00_couplers/S_AXI"
                 ]
               },
-              "m00_couplers_to_ps_0_axi_periph": {
+              "xbar_to_m01_couplers": {
                 "interface_ports": [
-                  "M00_AXI",
-                  "m00_couplers/M_AXI"
+                  "xbar/M01_AXI",
+                  "m01_couplers/S_AXI"
                 ]
               },
-              "s00_couplers_to_xbar": {
+              "m00_couplers_to_ps_0_axi_periph": {
                 "interface_ports": [
-                  "s00_couplers/M_AXI",
-                  "xbar/S00_AXI"
+                  "M00_AXI",
+                  "m00_couplers/M_AXI"
                 ]
               },
               "xbar_to_m00_couplers": {
@@ -2347,6 +2355,12 @@
                   "xbar/M00_AXI",
                   "m00_couplers/S_AXI"
                 ]
+              },
+              "s00_couplers_to_xbar": {
+                "interface_ports": [
+                  "s00_couplers/M_AXI",
+                  "xbar/S00_AXI"
+                ]
               }
             },
             "nets": {
@@ -2378,12 +2392,6 @@
           }
         },
         "interface_nets": {
-          "ps_0_axi_periph_M01_AXI": {
-            "interface_ports": [
-              "M01_AXI",
-              "ps_0_axi_periph/M01_AXI"
-            ]
-          },
           "ps_0_FIXED_IO": {
             "interface_ports": [
               "FIXED_IO",
@@ -2413,6 +2421,12 @@
               "S_AXI_ACP",
               "ps_0/S_AXI_ACP"
             ]
+          },
+          "ps_0_axi_periph_M01_AXI": {
+            "interface_ports": [
+              "M01_AXI",
+              "ps_0_axi_periph/M01_AXI"
+            ]
           }
         },
         "nets": {
@@ -2535,7 +2549,7 @@
           "axis_ram_writer_0": {
             "vlnv": "xilinx.com:user:axis_ram_writer:2.0",
             "xci_name": "system_axis_ram_writer_0_0",
-            "xci_path": "ip\\system_axis_ram_writer_0_0\\system_axis_ram_writer_0_0.xci",
+            "xci_path": "ip/system_axis_ram_writer_0_0_3/system_axis_ram_writer_0_0.xci",
             "inst_hier_path": "Memory_IO/axis_ram_writer_0",
             "parameters": {
               "ADDR_WIDTH": {
@@ -2568,7 +2582,7 @@
           "axi_sts_register_0": {
             "vlnv": "xilinx.com:user:axi_sts_register:1.0",
             "xci_name": "system_axi_sts_register_0_0",
-            "xci_path": "ip\\system_axi_sts_register_0_0\\system_axi_sts_register_0_0.xci",
+            "xci_path": "ip/system_axi_sts_register_0_0_3/system_axi_sts_register_0_0.xci",
             "inst_hier_path": "Memory_IO/axi_sts_register_0",
             "parameters": {
               "AXI_ADDR_WIDTH": {
@@ -2582,7 +2596,7 @@
           "axi_cfg_register_0": {
             "vlnv": "xilinx.com:user:axi_cfg_register:1.0",
             "xci_name": "system_axi_cfg_register_0_0",
-            "xci_path": "ip\\system_axi_cfg_register_0_0\\system_axi_cfg_register_0_0.xci",
+            "xci_path": "ip/system_axi_cfg_register_0_0_3/system_axi_cfg_register_0_0.xci",
             "inst_hier_path": "Memory_IO/axi_cfg_register_0",
             "parameters": {
               "AXI_ADDR_WIDTH": {
@@ -2595,12 +2609,6 @@
           }
         },
         "interface_nets": {
-          "S_AXI_1": {
-            "interface_ports": [
-              "S_AXI",
-              "axi_cfg_register_0/S_AXI"
-            ]
-          },
           "axis_ram_writer_0_M_AXI": {
             "interface_ports": [
               "M_AXI",
@@ -2618,6 +2626,12 @@
               "S_AXI1",
               "axi_sts_register_0/S_AXI"
             ]
+          },
+          "S_AXI_1": {
+            "interface_ports": [
+              "S_AXI",
+              "axi_cfg_register_0/S_AXI"
+            ]
           }
         },
         "nets": {
@@ -2737,8 +2751,8 @@
         "components": {
           "status_concat_1": {
             "vlnv": "xilinx.com:ip:xlconcat:2.1",
-            "xci_name": "system_concat_1_0",
-            "xci_path": "ip\\system_concat_1_0\\system_concat_1_0.xci",
+            "xci_name": "system_status_concat_1_0",
+            "xci_path": "ip/system_status_concat_1_0_1/system_status_concat_1_0.xci",
             "inst_hier_path": "Reg_Brakeout/status_concat_1",
             "parameters": {
               "IN0_WIDTH": {
@@ -2757,14 +2771,14 @@
           },
           "external_reset_fake": {
             "vlnv": "xilinx.com:ip:xlconstant:1.1",
-            "xci_name": "system_const_0_0",
-            "xci_path": "ip\\system_const_0_0\\system_const_0_0.xci",
+            "xci_name": "system_external_reset_fake_0",
+            "xci_path": "ip/system_external_reset_fake_0_1/system_external_reset_fake_0.xci",
             "inst_hier_path": "Reg_Brakeout/external_reset_fake"
           },
           "Feedback_config_bus": {
             "vlnv": "xilinx.com:ip:xlslice:1.0",
-            "xci_name": "system_xlslice_0_0",
-            "xci_path": "ip\\system_xlslice_0_0\\system_xlslice_0_0.xci",
+            "xci_name": "system_Feedback_config_bus_0",
+            "xci_path": "ip/system_Feedback_config_bus_0_3/system_Feedback_config_bus_0.xci",
             "inst_hier_path": "Reg_Brakeout/Feedback_config_bus",
             "parameters": {
               "DIN_FROM": {
@@ -2783,8 +2797,8 @@
           },
           "sample_rate_divider": {
             "vlnv": "xilinx.com:ip:xlslice:1.0",
-            "xci_name": "system_Feedback_config_bus_0",
-            "xci_path": "ip\\system_Feedback_config_bus_0\\system_Feedback_config_bus_0.xci",
+            "xci_name": "system_sample_rate_divider_0",
+            "xci_path": "ip/system_sample_rate_divider_0_3/system_sample_rate_divider_0.xci",
             "inst_hier_path": "Reg_Brakeout/sample_rate_divider",
             "parameters": {
               "DIN_FROM": {
@@ -2803,8 +2817,8 @@
           },
           "Feedback_State": {
             "vlnv": "xilinx.com:ip:xlslice:1.0",
-            "xci_name": "system_sample_rate_divider_0",
-            "xci_path": "ip\\system_sample_rate_divider_0\\system_sample_rate_divider_0.xci",
+            "xci_name": "system_Feedback_State_0",
+            "xci_path": "ip/system_Feedback_State_0_3/system_Feedback_State_0.xci",
             "inst_hier_path": "Reg_Brakeout/Feedback_State",
             "parameters": {
               "DIN_FROM": {
@@ -2823,8 +2837,8 @@
           },
           "RAM_addres": {
             "vlnv": "xilinx.com:ip:xlslice:1.0",
-            "xci_name": "system_Feedback_State_0",
-            "xci_path": "ip\\system_Feedback_State_0\\system_Feedback_State_0.xci",
+            "xci_name": "system_RAM_addres_0",
+            "xci_path": "ip/system_RAM_addres_0_3/system_RAM_addres_0.xci",
             "inst_hier_path": "Reg_Brakeout/RAM_addres",
             "parameters": {
               "DIN_FROM": {
@@ -2843,8 +2857,8 @@
           },
           "feedback_trigger": {
             "vlnv": "xilinx.com:ip:xlslice:1.0",
-            "xci_name": "system_RAM_addres_0",
-            "xci_path": "ip\\system_RAM_addres_0\\system_RAM_addres_0.xci",
+            "xci_name": "system_feedback_trigger_0",
+            "xci_path": "ip/system_feedback_trigger_0_3/system_feedback_trigger_0.xci",
             "inst_hier_path": "Reg_Brakeout/feedback_trigger",
             "parameters": {
               "DIN_FROM": {
@@ -2863,8 +2877,8 @@
           },
           "pre_memory_reset": {
             "vlnv": "xilinx.com:ip:xlslice:1.0",
-            "xci_name": "system_feedback_trigger_0",
-            "xci_path": "ip\\system_feedback_trigger_0\\system_feedback_trigger_0.xci",
+            "xci_name": "system_pre_memory_reset_0",
+            "xci_path": "ip/system_pre_memory_reset_0_3/system_pre_memory_reset_0.xci",
             "inst_hier_path": "Reg_Brakeout/pre_memory_reset",
             "parameters": {
               "DIN_FROM": {
@@ -2883,8 +2897,8 @@
           },
           "ram_writer_reset": {
             "vlnv": "xilinx.com:ip:xlslice:1.0",
-            "xci_name": "system_pre_memory_reset_0",
-            "xci_path": "ip\\system_pre_memory_reset_0\\system_pre_memory_reset_0.xci",
+            "xci_name": "system_ram_writer_reset_0",
+            "xci_path": "ip/system_ram_writer_reset_0_1/system_ram_writer_reset_0.xci",
             "inst_hier_path": "Reg_Brakeout/ram_writer_reset",
             "parameters": {
               "DIN_FROM": {
@@ -2904,13 +2918,13 @@
           "dna_reader_0": {
             "vlnv": "xilinx.com:user:dna_reader:1.0",
             "xci_name": "system_dna_reader_0_0",
-            "xci_path": "ip\\system_dna_reader_0_0\\system_dna_reader_0_0.xci",
+            "xci_path": "ip/system_dna_reader_0_0_3/system_dna_reader_0_0.xci",
             "inst_hier_path": "Reg_Brakeout/dna_reader_0"
           },
           "axis_variable_0": {
             "vlnv": "xilinx.com:user:axis_variable:1.0",
             "xci_name": "system_axis_variable_0_0",
-            "xci_path": "ip\\system_axis_variable_0_0\\system_axis_variable_0_0.xci",
+            "xci_path": "ip/system_axis_variable_0_0_3/system_axis_variable_0_0.xci",
             "inst_hier_path": "Reg_Brakeout/axis_variable_0",
             "parameters": {
               "AXIS_TDATA_WIDTH": {
@@ -2921,7 +2935,7 @@
           "axis_constant_0": {
             "vlnv": "xilinx.com:user:axis_constant:1.0",
             "xci_name": "system_axis_constant_0_0",
-            "xci_path": "ip\\system_axis_constant_0_0\\system_axis_constant_0_0.xci",
+            "xci_path": "ip/system_axis_constant_0_0_3/system_axis_constant_0_0.xci",
             "inst_hier_path": "Reg_Brakeout/axis_constant_0",
             "parameters": {
               "AXIS_TDATA_WIDTH": {
@@ -3081,8 +3095,8 @@
         "components": {
           "memory_binary_conver_0": {
             "vlnv": "xilinx.com:module_ref:output_binary_converter:1.0",
-            "xci_name": "system_output_binary_conver_0_0",
-            "xci_path": "ip\\system_output_binary_conver_0_0\\system_output_binary_conver_0_0.xci",
+            "xci_name": "system_memory_binary_conver_0_0",
+            "xci_path": "ip/system_memory_binary_conver_0_0_1/system_memory_binary_conver_0_0.xci",
             "inst_hier_path": "Data_Conversion/memory_binary_conver_0",
             "reference_info": {
               "ref_type": "hdl",
@@ -3243,7 +3257,7 @@
           "cic_0": {
             "vlnv": "xilinx.com:ip:cic_compiler:4.0",
             "xci_name": "system_cic_0_0",
-            "xci_path": "ip\\system_cic_0_0\\system_cic_0_0.xci",
+            "xci_path": "ip/system_cic_0_0_3/system_cic_0_0.xci",
             "inst_hier_path": "Data_Conversion/cic_0",
             "parameters": {
               "Clock_Frequency": {
@@ -3289,8 +3303,8 @@
           },
           "CIC_config_replicator": {
             "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
-            "xci_name": "system_ch1_output_dac_mem_split_0",
-            "xci_path": "ip\\system_ch1_output_dac_mem_split_0\\system_ch1_output_dac_mem_split_0.xci",
+            "xci_name": "system_CIC_config_replicator_0",
+            "xci_path": "ip/system_CIC_config_replicator_0_1/system_CIC_config_replicator_0.xci",
             "inst_hier_path": "Data_Conversion/CIC_config_replicator",
             "parameters": {
               "M00_TDATA_REMAP": {
@@ -3309,8 +3323,8 @@
           },
           "cic_1": {
             "vlnv": "xilinx.com:ip:cic_compiler:4.0",
-            "xci_name": "system_cic_0_1",
-            "xci_path": "ip\\system_cic_0_1\\system_cic_0_1.xci",
+            "xci_name": "system_cic_1_0",
+            "xci_path": "ip/system_cic_1_0_1/system_cic_1_0.xci",
             "inst_hier_path": "Data_Conversion/cic_1",
             "parameters": {
               "Clock_Frequency": {
@@ -3357,7 +3371,7 @@
           "axis_combiner_0": {
             "vlnv": "xilinx.com:ip:axis_combiner:1.1",
             "xci_name": "system_axis_combiner_0_0",
-            "xci_path": "ip\\system_axis_combiner_0_0\\system_axis_combiner_0_0.xci",
+            "xci_path": "ip/system_axis_combiner_0_0_3/system_axis_combiner_0_0.xci",
             "inst_hier_path": "Data_Conversion/axis_combiner_0",
             "parameters": {
               "TDATA_NUM_BYTES": {
@@ -3367,8 +3381,8 @@
           },
           "ch1_output_dac_mem_split": {
             "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
-            "xci_name": "system_ch1_mem_fb_split_0",
-            "xci_path": "ip\\system_ch1_mem_fb_split_0\\system_ch1_mem_fb_split_0.xci",
+            "xci_name": "system_ch1_output_dac_mem_split_0",
+            "xci_path": "ip/system_ch1_output_dac_mem_split_0_3/system_ch1_output_dac_mem_split_0.xci",
             "inst_hier_path": "Data_Conversion/ch1_output_dac_mem_split",
             "parameters": {
               "M00_TDATA_REMAP": {
@@ -3388,7 +3402,7 @@
           "conv_0": {
             "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
             "xci_name": "system_conv_0_0",
-            "xci_path": "ip\\system_conv_0_0\\system_conv_0_0.xci",
+            "xci_path": "ip/system_conv_0_0_3/system_conv_0_0.xci",
             "inst_hier_path": "Data_Conversion/conv_0",
             "parameters": {
               "M_TDATA_NUM_BYTES": {
@@ -3508,144 +3522,918 @@
       "axis_red_pitaya_adc_0": {
         "vlnv": "xilinx.com:user:axis_red_pitaya_adc:3.0",
         "xci_name": "system_axis_red_pitaya_adc_0_0",
-        "xci_path": "ip\\system_axis_red_pitaya_adc_0_0\\system_axis_red_pitaya_adc_0_0.xci",
+        "xci_path": "ip/system_axis_red_pitaya_adc_0_0_3/system_axis_red_pitaya_adc_0_0.xci",
         "inst_hier_path": "axis_red_pitaya_adc_0"
       },
       "axis_red_pitaya_dac_0": {
         "vlnv": "xilinx.com:user:axis_red_pitaya_dac:2.0",
         "xci_name": "system_axis_red_pitaya_dac_0_0",
-        "xci_path": "ip\\system_axis_red_pitaya_dac_0_0\\system_axis_red_pitaya_dac_0_0.xci",
+        "xci_path": "ip/system_axis_red_pitaya_dac_0_0_3/system_axis_red_pitaya_dac_0_0.xci",
         "inst_hier_path": "axis_red_pitaya_dac_0"
       },
-      "feedback_combined_0": {
-        "vlnv": "xilinx.com:module_ref:feedback_combined:1.0",
-        "xci_name": "system_feedback_combined_0_0",
-        "xci_path": "ip\\system_feedback_combined_0_0\\system_feedback_combined_0_0.xci",
-        "inst_hier_path": "feedback_combined_0",
-        "parameters": {
-          "CFG_WIDTH": {
-            "value": "288"
+      "Premultiplier": {
+        "interface_ports": {
+          "S_AXIS_ADC1": {
+            "mode": "Slave",
+            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
+          },
+          "S_AXIS_ADC2": {
+            "mode": "Slave",
+            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
+          },
+          "S_AXIS_DDS": {
+            "mode": "Slave",
+            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
+          },
+          "S_AXIS": {
+            "mode": "Slave",
+            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
+          },
+          "M01_AXIS": {
+            "mode": "Master",
+            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
           }
         },
-        "reference_info": {
-          "ref_type": "hdl",
-          "ref_name": "feedback_combined",
-          "boundary_crc": "0x0"
+        "ports": {
+          "aclk": {
+            "type": "clk",
+            "direction": "I"
+          },
+          "select": {
+            "direction": "I",
+            "left": "1",
+            "right": "0"
+          },
+          "OFFSET": {
+            "direction": "O",
+            "left": "31",
+            "right": "0"
+          },
+          "aresetn": {
+            "type": "rst",
+            "direction": "I"
+          },
+          "P": {
+            "type": "data",
+            "direction": "O",
+            "left": "55",
+            "right": "0"
+          },
+          "P1": {
+            "type": "data",
+            "direction": "O",
+            "left": "42",
+            "right": "0"
+          },
+          "P2": {
+            "type": "data",
+            "direction": "O",
+            "left": "63",
+            "right": "0"
+          },
+          "P3": {
+            "type": "data",
+            "direction": "O",
+            "left": "55",
+            "right": "0"
+          }
         },
-        "interface_ports": {
-          "M_AXIS": {
-            "mode": "Master",
-            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
+        "components": {
+          "axis_broadcaster_0": {
+            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
+            "xci_name": "system_axis_broadcaster_0_0",
+            "xci_path": "ip/system_axis_broadcaster_0_0/system_axis_broadcaster_0_0.xci",
+            "inst_hier_path": "Premultiplier/axis_broadcaster_0",
             "parameters": {
-              "FREQ_HZ": {
-                "value": "125000000",
-                "value_src": "ip_prop"
+              "M00_TDATA_REMAP": {
+                "value": "tdata[255:0]"
               },
-              "TDATA_NUM_BYTES": {
-                "value": "2",
-                "value_src": "auto"
+              "M01_TDATA_REMAP": {
+                "value": "tdata[255:0]"
               },
-              "TDEST_WIDTH": {
-                "value": "0",
-                "value_src": "constant"
+              "M_TDATA_NUM_BYTES": {
+                "value": "32"
               },
-              "TID_WIDTH": {
-                "value": "0",
-                "value_src": "constant"
+              "S_TDATA_NUM_BYTES": {
+                "value": "32"
+              }
+            }
+          },
+          "mult_gen_1": {
+            "vlnv": "xilinx.com:ip:mult_gen:12.0",
+            "xci_name": "system_mult_gen_0_4",
+            "xci_path": "ip/system_mult_gen_0_4/system_mult_gen_0_4.xci",
+            "inst_hier_path": "Premultiplier/mult_gen_1",
+            "parameters": {
+              "Multiplier_Construction": {
+                "value": "Use_Mults"
               },
-              "TUSER_WIDTH": {
-                "value": "0",
-                "value_src": "constant"
+              "OutputWidthHigh": {
+                "value": "63"
               },
-              "HAS_TREADY": {
-                "value": "0",
-                "value_src": "constant"
+              "OutputWidthLow": {
+                "value": "8"
               },
-              "HAS_TSTRB": {
-                "value": "0",
-                "value_src": "constant"
+              "PipeStages": {
+                "value": "4"
               },
-              "HAS_TKEEP": {
-                "value": "0",
-                "value_src": "constant"
+              "PortAType": {
+                "value": "Signed"
               },
-              "HAS_TLAST": {
-                "value": "0",
-                "value_src": "constant"
+              "PortAWidth": {
+                "value": "32"
               },
-              "PHASE": {
-                "value": "0.0",
-                "value_src": "ip_prop"
+              "PortBType": {
+                "value": "Signed"
               },
-              "CLK_DOMAIN": {
-                "value": "system_pll_0_0_clk_out1",
-                "value_src": "default_prop"
-              }
-            },
-            "port_maps": {
-              "TDATA": {
-                "physical_name": "M_AXIS_tdata",
-                "direction": "O",
-                "left": "15",
-                "right": "0"
+              "PortBWidth": {
+                "value": "32"
               },
-              "TVALID": {
-                "physical_name": "M_AXIS_tvalid",
-                "direction": "O"
+              "Use_Custom_Output_Width": {
+                "value": "true"
               }
             }
           },
-          "S_AXIS_ADC1": {
-            "mode": "Slave",
-            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
+          "mult_gen_2": {
+            "vlnv": "xilinx.com:ip:mult_gen:12.0",
+            "xci_name": "system_mult_gen_0_5",
+            "xci_path": "ip/system_mult_gen_0_5/system_mult_gen_0_5.xci",
+            "inst_hier_path": "Premultiplier/mult_gen_2",
             "parameters": {
-              "FREQ_HZ": {
-                "value": "125000000",
-                "value_src": "ip_prop"
+              "Multiplier_Construction": {
+                "value": "Use_Mults"
               },
-              "TDATA_NUM_BYTES": {
-                "value": "2",
-                "value_src": "auto"
+              "OutputWidthHigh": {
+                "value": "63"
               },
-              "TDEST_WIDTH": {
-                "value": "0",
-                "value_src": "constant"
+              "OutputWidthLow": {
+                "value": "21"
               },
-              "TID_WIDTH": {
-                "value": "0",
-                "value_src": "constant"
+              "PipeStages": {
+                "value": "4"
               },
-              "TUSER_WIDTH": {
-                "value": "0",
-                "value_src": "constant"
+              "PortAType": {
+                "value": "Signed"
               },
-              "HAS_TREADY": {
-                "value": "0",
-                "value_src": "constant"
+              "PortAWidth": {
+                "value": "32"
               },
-              "HAS_TSTRB": {
-                "value": "0",
-                "value_src": "constant"
+              "PortBType": {
+                "value": "Signed"
               },
-              "HAS_TKEEP": {
-                "value": "0",
-                "value_src": "constant"
+              "PortBWidth": {
+                "value": "48"
               },
-              "HAS_TLAST": {
-                "value": "0",
-                "value_src": "constant"
+              "Use_Custom_Output_Width": {
+                "value": "true"
+              }
+            }
+          },
+          "mult_gen_3": {
+            "vlnv": "xilinx.com:ip:mult_gen:12.0",
+            "xci_name": "system_mult_gen_0_6",
+            "xci_path": "ip/system_mult_gen_0_6/system_mult_gen_0_6.xci",
+            "inst_hier_path": "Premultiplier/mult_gen_3",
+            "parameters": {
+              "Multiplier_Construction": {
+                "value": "Use_Mults"
               },
-              "PHASE": {
-                "value": "0.0",
-                "value_src": "ip_prop"
+              "OutputWidthHigh": {
+                "value": "63"
               },
-              "CLK_DOMAIN": {
-                "value": "system_pll_0_0_clk_out1",
-                "value_src": "default_prop"
-              }
-            },
-            "port_maps": {
-              "TDATA": {
+              "OutputWidthLow": {
+                "value": "0"
+              },
+              "PipeStages": {
+                "value": "4"
+              },
+              "PortAType": {
+                "value": "Signed"
+              },
+              "PortAWidth": {
+                "value": "32"
+              },
+              "PortBType": {
+                "value": "Signed"
+              },
+              "PortBWidth": {
+                "value": "64"
+              },
+              "Use_Custom_Output_Width": {
+                "value": "true"
+              }
+            }
+          },
+          "mult_gen_0": {
+            "vlnv": "xilinx.com:ip:mult_gen:12.0",
+            "xci_name": "system_mult_gen_0_0",
+            "xci_path": "ip/system_mult_gen_0_0/system_mult_gen_0_0.xci",
+            "inst_hier_path": "Premultiplier/mult_gen_0",
+            "parameters": {
+              "Multiplier_Construction": {
+                "value": "Use_Mults"
+              },
+              "OutputWidthHigh": {
+                "value": "63"
+              },
+              "OutputWidthLow": {
+                "value": "8"
+              },
+              "PipeStages": {
+                "value": "4"
+              },
+              "PortAType": {
+                "value": "Signed"
+              },
+              "PortAWidth": {
+                "value": "32"
+              },
+              "PortBType": {
+                "value": "Signed"
+              },
+              "PortBWidth": {
+                "value": "32"
+              },
+              "Use_Custom_Output_Width": {
+                "value": "true"
+              }
+            }
+          },
+          "multiplier_breakout_0": {
+            "vlnv": "xilinx.com:module_ref:multiplier_breakout:1.0",
+            "xci_name": "system_multiplier_breakout_0_0",
+            "xci_path": "ip/system_multiplier_breakout_0_0/system_multiplier_breakout_0_0.xci",
+            "inst_hier_path": "Premultiplier/multiplier_breakout_0",
+            "reference_info": {
+              "ref_type": "hdl",
+              "ref_name": "multiplier_breakout",
+              "boundary_crc": "0x0"
+            },
+            "interface_ports": {
+              "S_AXIS_ADC1": {
+                "mode": "Slave",
+                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
+                "parameters": {
+                  "FREQ_HZ": {
+                    "value": "125000000",
+                    "value_src": "ip_prop"
+                  },
+                  "TDATA_NUM_BYTES": {
+                    "value": "2",
+                    "value_src": "auto"
+                  },
+                  "TDEST_WIDTH": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "TID_WIDTH": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "TUSER_WIDTH": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TREADY": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TSTRB": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TKEEP": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TLAST": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "PHASE": {
+                    "value": "0.0",
+                    "value_src": "ip_prop"
+                  },
+                  "CLK_DOMAIN": {
+                    "value": "system_pll_0_0_clk_out1",
+                    "value_src": "default_prop"
+                  }
+                },
+                "port_maps": {
+                  "TDATA": {
+                    "physical_name": "S_AXIS_ADC1_tdata",
+                    "direction": "I",
+                    "left": "15",
+                    "right": "0"
+                  },
+                  "TVALID": {
+                    "physical_name": "S_AXIS_ADC1_tvalid",
+                    "direction": "I"
+                  }
+                }
+              },
+              "S_AXIS_ADC2": {
+                "mode": "Slave",
+                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
+                "parameters": {
+                  "FREQ_HZ": {
+                    "value": "125000000",
+                    "value_src": "ip_prop"
+                  },
+                  "TDATA_NUM_BYTES": {
+                    "value": "2",
+                    "value_src": "auto"
+                  },
+                  "TDEST_WIDTH": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "TID_WIDTH": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "TUSER_WIDTH": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TREADY": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TSTRB": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TKEEP": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TLAST": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "PHASE": {
+                    "value": "0.0",
+                    "value_src": "ip_prop"
+                  },
+                  "CLK_DOMAIN": {
+                    "value": "system_pll_0_0_clk_out1",
+                    "value_src": "default_prop"
+                  }
+                },
+                "port_maps": {
+                  "TDATA": {
+                    "physical_name": "S_AXIS_ADC2_tdata",
+                    "direction": "I",
+                    "left": "15",
+                    "right": "0"
+                  },
+                  "TVALID": {
+                    "physical_name": "S_AXIS_ADC2_tvalid",
+                    "direction": "I"
+                  }
+                }
+              },
+              "S_AXIS_CFG": {
+                "mode": "Slave",
+                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
+                "parameters": {
+                  "FREQ_HZ": {
+                    "value": "125000000",
+                    "value_src": "ip_prop"
+                  },
+                  "TDATA_NUM_BYTES": {
+                    "value": "32",
+                    "value_src": "auto"
+                  },
+                  "TDEST_WIDTH": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "TID_WIDTH": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "TUSER_WIDTH": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TREADY": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TSTRB": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TKEEP": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TLAST": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "PHASE": {
+                    "value": "0.0",
+                    "value_src": "ip_prop"
+                  },
+                  "CLK_DOMAIN": {
+                    "value": "system_pll_0_0_clk_out1",
+                    "value_src": "default_prop"
+                  }
+                },
+                "port_maps": {
+                  "TDATA": {
+                    "physical_name": "S_AXIS_CFG_tdata",
+                    "direction": "I",
+                    "left": "255",
+                    "right": "0"
+                  },
+                  "TVALID": {
+                    "physical_name": "S_AXIS_CFG_tvalid",
+                    "direction": "I"
+                  }
+                }
+              },
+              "S_AXIS_DDS": {
+                "mode": "Slave",
+                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
+                "parameters": {
+                  "FREQ_HZ": {
+                    "value": "125000000",
+                    "value_src": "ip_prop"
+                  },
+                  "TDATA_NUM_BYTES": {
+                    "value": "2",
+                    "value_src": "auto"
+                  },
+                  "TDEST_WIDTH": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "TID_WIDTH": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "TUSER_WIDTH": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TREADY": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TSTRB": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TKEEP": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "HAS_TLAST": {
+                    "value": "0",
+                    "value_src": "constant"
+                  },
+                  "PHASE": {
+                    "value": "0.0",
+                    "value_src": "ip_prop"
+                  },
+                  "CLK_DOMAIN": {
+                    "value": "system_pll_0_0_clk_out1",
+                    "value_src": "default_prop"
+                  }
+                },
+                "port_maps": {
+                  "TDATA": {
+                    "physical_name": "S_AXIS_DDS_tdata",
+                    "direction": "I",
+                    "left": "15",
+                    "right": "0"
+                  },
+                  "TVALID": {
+                    "physical_name": "S_AXIS_DDS_tvalid",
+                    "direction": "I"
+                  }
+                }
+              }
+            },
+            "ports": {
+              "aclk": {
+                "type": "clk",
+                "direction": "I",
+                "parameters": {
+                  "ASSOCIATED_BUSIF": {
+                    "value": "S_AXIS_ADC1:S_AXIS_ADC2:S_AXIS_CFG:S_AXIS_DDS",
+                    "value_src": "constant"
+                  },
+                  "FREQ_HZ": {
+                    "value": "125000000",
+                    "value_src": "ip_prop"
+                  },
+                  "PHASE": {
+                    "value": "0.0",
+                    "value_src": "ip_prop"
+                  },
+                  "CLK_DOMAIN": {
+                    "value": "system_pll_0_0_clk_out1",
+                    "value_src": "default_prop"
+                  }
+                }
+              },
+              "select": {
+                "direction": "I",
+                "left": "2",
+                "right": "0"
+              },
+              "OP1": {
+                "direction": "O",
+                "left": "31",
+                "right": "0"
+              },
+              "OP2": {
+                "direction": "O",
+                "left": "31",
+                "right": "0"
+              },
+              "OP3": {
+                "direction": "O",
+                "left": "31",
+                "right": "0"
+              },
+              "OP4": {
+                "direction": "O",
+                "left": "31",
+                "right": "0"
+              },
+              "OP5": {
+                "direction": "O",
+                "left": "31",
+                "right": "0"
+              },
+              "OP6": {
+                "direction": "O",
+                "left": "47",
+                "right": "0"
+              },
+              "OP7": {
+                "direction": "O",
+                "left": "31",
+                "right": "0"
+              },
+              "LONG_7F": {
+                "direction": "O",
+                "left": "63",
+                "right": "0"
+              },
+              "OFFSET": {
+                "direction": "O",
+                "left": "31",
+                "right": "0"
+              }
+            }
+          }
+        },
+        "interface_nets": {
+          "feedback_combined_0_M_AXIS_DDS": {
+            "interface_ports": [
+              "S_AXIS_DDS",
+              "multiplier_breakout_0/S_AXIS_DDS"
+            ]
+          },
+          "Reg_Brakeout_M_AXIS1": {
+            "interface_ports": [
+              "S_AXIS",
+              "axis_broadcaster_0/S_AXIS"
+            ]
+          },
+          "axis_broadcaster_0_M01_AXIS": {
+            "interface_ports": [
+              "M01_AXIS",
+              "axis_broadcaster_0/M01_AXIS"
+            ]
+          },
+          "axis_broadcaster_0_M00_AXIS": {
+            "interface_ports": [
+              "axis_broadcaster_0/M00_AXIS",
+              "multiplier_breakout_0/S_AXIS_CFG"
+            ]
+          },
+          "ch1_mem_fb_split_M03_AXIS": {
+            "interface_ports": [
+              "S_AXIS_ADC1",
+              "multiplier_breakout_0/S_AXIS_ADC1"
+            ]
+          },
+          "ch1_mem_fb_split_M04_AXIS": {
+            "interface_ports": [
+              "S_AXIS_ADC2",
+              "multiplier_breakout_0/S_AXIS_ADC2"
+            ]
+          }
+        },
+        "nets": {
+          "multiplier_breakout_0_OP1": {
+            "ports": [
+              "multiplier_breakout_0/OP1",
+              "mult_gen_0/A"
+            ]
+          },
+          "multiplier_breakout_0_OP2": {
+            "ports": [
+              "multiplier_breakout_0/OP2",
+              "mult_gen_0/B"
+            ]
+          },
+          "multiplier_breakout_0_OP3": {
+            "ports": [
+              "multiplier_breakout_0/OP3",
+              "mult_gen_1/A"
+            ]
+          },
+          "multiplier_breakout_0_OP4": {
+            "ports": [
+              "multiplier_breakout_0/OP4",
+              "mult_gen_1/B"
+            ]
+          },
+          "multiplier_breakout_0_OP5": {
+            "ports": [
+              "multiplier_breakout_0/OP5",
+              "mult_gen_2/A"
+            ]
+          },
+          "multiplier_breakout_0_OP6": {
+            "ports": [
+              "multiplier_breakout_0/OP6",
+              "mult_gen_2/B"
+            ]
+          },
+          "multiplier_breakout_0_OP7": {
+            "ports": [
+              "multiplier_breakout_0/OP7",
+              "mult_gen_3/A"
+            ]
+          },
+          "multiplier_breakout_0_LONG_7F": {
+            "ports": [
+              "multiplier_breakout_0/LONG_7F",
+              "mult_gen_3/B"
+            ]
+          },
+          "pll_0_clk_out1": {
+            "ports": [
+              "aclk",
+              "axis_broadcaster_0/aclk",
+              "mult_gen_1/CLK",
+              "mult_gen_0/CLK",
+              "mult_gen_2/CLK",
+              "mult_gen_3/CLK",
+              "multiplier_breakout_0/aclk"
+            ]
+          },
+          "slice_7_dout": {
+            "ports": [
+              "select",
+              "multiplier_breakout_0/select"
+            ]
+          },
+          "multiplier_breakout_0_OFFSET": {
+            "ports": [
+              "multiplier_breakout_0/OFFSET",
+              "OFFSET"
+            ]
+          },
+          "rst_0_peripheral_aresetn": {
+            "ports": [
+              "aresetn",
+              "axis_broadcaster_0/aresetn"
+            ]
+          },
+          "mult_gen_1_P": {
+            "ports": [
+              "mult_gen_1/P",
+              "P"
+            ]
+          },
+          "mult_gen_2_P": {
+            "ports": [
+              "mult_gen_2/P",
+              "P1"
+            ]
+          },
+          "mult_gen_3_P": {
+            "ports": [
+              "mult_gen_3/P",
+              "P2"
+            ]
+          },
+          "mult_gen_0_P": {
+            "ports": [
+              "mult_gen_0/P",
+              "P3"
+            ]
+          }
+        }
+      },
+      "feedback_combined_0": {
+        "vlnv": "xilinx.com:module_ref:feedback_combined:1.0",
+        "xci_name": "system_feedback_combined_0_0",
+        "xci_path": "ip/system_feedback_combined_0_0_3/system_feedback_combined_0_0.xci",
+        "inst_hier_path": "feedback_combined_0",
+        "parameters": {
+          "CFG_WIDTH": {
+            "value": "288"
+          },
+          "PRODUCT_2_WIDTH": {
+            "value": "43"
+          },
+          "PRODUCT_4_WIDTH": {
+            "value": "64"
+          }
+        },
+        "reference_info": {
+          "ref_type": "hdl",
+          "ref_name": "feedback_combined",
+          "boundary_crc": "0x0"
+        },
+        "interface_ports": {
+          "M_AXIS": {
+            "mode": "Master",
+            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
+            "parameters": {
+              "FREQ_HZ": {
+                "value": "125000000",
+                "value_src": "ip_prop"
+              },
+              "TDATA_NUM_BYTES": {
+                "value": "2",
+                "value_src": "auto"
+              },
+              "TDEST_WIDTH": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "TID_WIDTH": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "TUSER_WIDTH": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "HAS_TREADY": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "HAS_TSTRB": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "HAS_TKEEP": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "HAS_TLAST": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "PHASE": {
+                "value": "0.0",
+                "value_src": "ip_prop"
+              },
+              "CLK_DOMAIN": {
+                "value": "system_pll_0_0_clk_out1",
+                "value_src": "default_prop"
+              }
+            },
+            "port_maps": {
+              "TDATA": {
+                "physical_name": "M_AXIS_tdata",
+                "direction": "O",
+                "left": "15",
+                "right": "0"
+              },
+              "TVALID": {
+                "physical_name": "M_AXIS_tvalid",
+                "direction": "O"
+              }
+            }
+          },
+          "M_AXIS_DDS": {
+            "mode": "Master",
+            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
+            "parameters": {
+              "FREQ_HZ": {
+                "value": "125000000",
+                "value_src": "ip_prop"
+              },
+              "TDATA_NUM_BYTES": {
+                "value": "2",
+                "value_src": "auto"
+              },
+              "TDEST_WIDTH": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "TID_WIDTH": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "TUSER_WIDTH": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "HAS_TREADY": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "HAS_TSTRB": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "HAS_TKEEP": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "HAS_TLAST": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "PHASE": {
+                "value": "0.0",
+                "value_src": "ip_prop"
+              },
+              "CLK_DOMAIN": {
+                "value": "system_pll_0_0_clk_out1",
+                "value_src": "default_prop"
+              }
+            },
+            "port_maps": {
+              "TDATA": {
+                "physical_name": "M_AXIS_DDS_tdata",
+                "direction": "O",
+                "left": "15",
+                "right": "0"
+              },
+              "TVALID": {
+                "physical_name": "M_AXIS_DDS_tvalid",
+                "direction": "O"
+              }
+            }
+          },
+          "S_AXIS_ADC1": {
+            "mode": "Slave",
+            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
+            "parameters": {
+              "FREQ_HZ": {
+                "value": "125000000",
+                "value_src": "ip_prop"
+              },
+              "TDATA_NUM_BYTES": {
+                "value": "2",
+                "value_src": "auto"
+              },
+              "TDEST_WIDTH": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "TID_WIDTH": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "TUSER_WIDTH": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "HAS_TREADY": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "HAS_TSTRB": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "HAS_TKEEP": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "HAS_TLAST": {
+                "value": "0",
+                "value_src": "constant"
+              },
+              "PHASE": {
+                "value": "0.0",
+                "value_src": "ip_prop"
+              },
+              "CLK_DOMAIN": {
+                "value": "system_pll_0_0_clk_out1",
+                "value_src": "default_prop"
+              }
+            },
+            "port_maps": {
+              "TDATA": {
                 "physical_name": "S_AXIS_ADC1_tdata",
                 "direction": "I",
                 "left": "15",
@@ -3788,7 +4576,7 @@
             "direction": "I",
             "parameters": {
               "ASSOCIATED_BUSIF": {
-                "value": "M_AXIS:S_AXIS_ADC1:S_AXIS_ADC2:S_AXIS_CFG",
+                "value": "M_AXIS:M_AXIS_DDS:S_AXIS_ADC1:S_AXIS_ADC2:S_AXIS_CFG",
                 "value_src": "constant"
               },
               "FREQ_HZ": {
@@ -3815,21 +4603,70 @@
           },
           "trig_out": {
             "direction": "O"
+          },
+          "product_1": {
+            "direction": "I",
+            "left": "55",
+            "right": "0",
+            "parameters": {
+              "LAYERED_METADATA": {
+                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 56} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 56}",
+                "value_src": "ip_prop"
+              }
+            }
+          },
+          "product_2": {
+            "direction": "I",
+            "left": "42",
+            "right": "0",
+            "parameters": {
+              "LAYERED_METADATA": {
+                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 56} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 56}",
+                "value_src": "ip_prop"
+              }
+            }
+          },
+          "product_3": {
+            "direction": "I",
+            "left": "55",
+            "right": "0",
+            "parameters": {
+              "LAYERED_METADATA": {
+                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 43} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 43}",
+                "value_src": "ip_prop"
+              }
+            }
+          },
+          "product_4": {
+            "direction": "I",
+            "left": "63",
+            "right": "0",
+            "parameters": {
+              "LAYERED_METADATA": {
+                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
+                "value_src": "ip_prop"
+              }
+            }
+          },
+          "offset": {
+            "direction": "I",
+            "left": "31",
+            "right": "0"
           }
         }
       }
     },
     "interface_nets": {
-      "ps_0_axi_periph_M01_AXI": {
+      "Reg_Brakeout_M_AXIS1": {
         "interface_ports": [
-          "Core/M01_AXI",
-          "Memory_IO/S_AXI"
+          "Reg_Brakeout/M_AXIS1",
+          "Premultiplier/S_AXIS"
         ]
       },
-      "axis_red_pitaya_adc_0_M_AXIS": {
+      "axis_broadcaster_0_M01_AXIS": {
         "interface_ports": [
-          "ch1_mem_fb_split/S_AXIS",
-          "axis_red_pitaya_adc_0/M_AXIS"
+          "Premultiplier/M01_AXIS",
+          "feedback_combined_0/S_AXIS_CFG"
         ]
       },
       "ps_0_axi_periph_M00_AXI": {
@@ -3844,6 +4681,18 @@
           "ch1_mem_fb_split/M02_AXIS"
         ]
       },
+      "axis_red_pitaya_adc_0_M_AXIS": {
+        "interface_ports": [
+          "ch1_mem_fb_split/S_AXIS",
+          "axis_red_pitaya_adc_0/M_AXIS"
+        ]
+      },
+      "ps_0_axi_periph_M01_AXI": {
+        "interface_ports": [
+          "Core/M01_AXI",
+          "Memory_IO/S_AXI"
+        ]
+      },
       "ch1_mem_fb_split_M01_AXIS": {
         "interface_ports": [
           "ch1_mem_fb_split/M01_AXIS",
@@ -3880,12 +4729,6 @@
           "Data_Conversion/S_AXIS1"
         ]
       },
-      "fb_cfg_M_AXIS": {
-        "interface_ports": [
-          "Reg_Brakeout/M_AXIS1",
-          "feedback_combined_0/S_AXIS_CFG"
-        ]
-      },
       "ch1_mem_fb_split_M00_AXIS": {
         "interface_ports": [
           "Data_Conversion/S_AXIS_DATA",
@@ -3903,6 +4746,24 @@
           "DDR",
           "Core/DDR"
         ]
+      },
+      "feedback_combined_0_M_AXIS_DDS": {
+        "interface_ports": [
+          "Premultiplier/S_AXIS_DDS",
+          "feedback_combined_0/M_AXIS_DDS"
+        ]
+      },
+      "ch1_mem_fb_split_M04_AXIS": {
+        "interface_ports": [
+          "ch1_mem_fb_split/M04_AXIS",
+          "Premultiplier/S_AXIS_ADC2"
+        ]
+      },
+      "ch1_mem_fb_split_M03_AXIS": {
+        "interface_ports": [
+          "ch1_mem_fb_split/M03_AXIS",
+          "Premultiplier/S_AXIS_ADC1"
+        ]
       }
     },
     "nets": {
@@ -3942,7 +4803,8 @@
           "ch1_mem_fb_split/aresetn",
           "Memory_IO/aresetn",
           "Reg_Brakeout/aresetn",
-          "Data_Conversion/aresetn"
+          "Data_Conversion/aresetn",
+          "Premultiplier/aresetn"
         ]
       },
       "slice_0_dout": {
@@ -3978,6 +4840,7 @@
           "Data_Conversion/aclk",
           "axis_red_pitaya_adc_0/aclk",
           "axis_red_pitaya_dac_0/aclk",
+          "Premultiplier/aclk",
           "feedback_combined_0/aclk"
         ]
       },
@@ -3996,6 +4859,7 @@
       "slice_7_dout": {
         "ports": [
           "Reg_Brakeout/dout",
+          "Premultiplier/select",
           "feedback_combined_0/sel"
         ]
       },
@@ -4065,6 +4929,36 @@
           "Memory_IO/cfg_data",
           "Reg_Brakeout/Din1"
         ]
+      },
+      "multiplier_breakout_0_OFFSET": {
+        "ports": [
+          "Premultiplier/OFFSET",
+          "feedback_combined_0/offset"
+        ]
+      },
+      "mult_gen_0_P": {
+        "ports": [
+          "Premultiplier/P3",
+          "feedback_combined_0/product_1"
+        ]
+      },
+      "mult_gen_1_P": {
+        "ports": [
+          "Premultiplier/P",
+          "feedback_combined_0/product_2"
+        ]
+      },
+      "mult_gen_2_P": {
+        "ports": [
+          "Premultiplier/P1",
+          "feedback_combined_0/product_3"
+        ]
+      },
+      "mult_gen_3_P": {
+        "ports": [
+          "Premultiplier/P2",
+          "feedback_combined_0/product_4"
+        ]
       }
     },
     "addressing": {
diff --git a/feedback.srcs/sources_1/bd/system/system.bda b/feedback.srcs/sources_1/bd/system/system.bda
index 298d7e0..f275b97 100644
--- a/feedback.srcs/sources_1/bd/system/system.bda
+++ b/feedback.srcs/sources_1/bd/system/system.bda
@@ -44,10 +44,6 @@
       <data key="VT">AC</data>
     </node>
     <node id="n2">
-      <data key="VM">system</data>
-      <data key="VT">BC</data>
-    </node>
-    <node id="n3">
       <data key="BA">0x00000000</data>
       <data key="BP">C_BASEADDR</data>
       <data key="HA">0x1FFFFFFF</data>
@@ -65,12 +61,11 @@
       <data key="TU">memory</data>
       <data key="VT">AC</data>
     </node>
-    <node id="n4">
-      <data key="TU">active</data>
-      <data key="VH">2</data>
-      <data key="VT">PM</data>
+    <node id="n3">
+      <data key="VM">system</data>
+      <data key="VT">BC</data>
     </node>
-    <node id="n5">
+    <node id="n4">
       <data key="BA">0x40000000</data>
       <data key="BP">C_BASEADDR</data>
       <data key="HA">0x40000FFF</data>
@@ -88,17 +83,22 @@
       <data key="TU">register</data>
       <data key="VT">AC</data>
     </node>
-    <edge id="e0" source="n2" target="n0">
+    <node id="n5">
+      <data key="TU">active</data>
+      <data key="VH">2</data>
+      <data key="VT">PM</data>
+    </node>
+    <edge id="e0" source="n3" target="n0">
     </edge>
-    <edge id="e1" source="n0" target="n4">
+    <edge id="e1" source="n0" target="n5">
     </edge>
-    <edge id="e2" source="n1" target="n4">
+    <edge id="e2" source="n1" target="n5">
       <data key="EH">2</data>
     </edge>
-    <edge id="e3" source="n5" target="n4">
+    <edge id="e3" source="n4" target="n5">
       <data key="EH">2</data>
     </edge>
-    <edge id="e4" source="n3" target="n4">
+    <edge id="e4" source="n2" target="n5">
       <data key="EH">2</data>
     </edge>
   </graph>
diff --git a/feedback.srcs/sources_1/bd/system/ui/bd_c954508f.ui b/feedback.srcs/sources_1/bd/system/ui/bd_c954508f.ui
index 13ec86a..7d321fb 100644
--- a/feedback.srcs/sources_1/bd/system/ui/bd_c954508f.ui
+++ b/feedback.srcs/sources_1/bd/system/ui/bd_c954508f.ui
@@ -6,8 +6,8 @@
    "Color Coded_ScaleFactor":"0.143021",
    "Color Coded_TopLeft":"-2643,-706",
    "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
-   "Default View_ScaleFactor":"1.33247",
-   "Default View_TopLeft":"471,271",
+   "Default View_ScaleFactor":"0.526556",
+   "Default View_TopLeft":"1755,40",
    "Display-PortTypeClock":"true",
    "Display-PortTypeData":"true",
    "Display-PortTypeOthers":"true",
@@ -24,83 +24,123 @@
    "Reduced Jogs_ScaleFactor":"0.13946",
    "Reduced Jogs_TopLeft":"-2639,-660",
    "commentid":"",
-   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
+   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
 #  -string -flagsOSRD
-preplace port Vp_Vn -pg 1 -lvl 0 -x -240 -y 100 -defaultsOSRD
-preplace port Vaux0 -pg 1 -lvl 0 -x -240 -y 20 -defaultsOSRD
-preplace port Vaux1 -pg 1 -lvl 0 -x -240 -y 40 -defaultsOSRD
-preplace port Vaux9 -pg 1 -lvl 0 -x -240 -y 80 -defaultsOSRD
-preplace port Vaux8 -pg 1 -lvl 0 -x -240 -y 60 -defaultsOSRD
-preplace port DDR -pg 1 -lvl 6 -x 3360 -y 480 -defaultsOSRD
-preplace port FIXED_IO -pg 1 -lvl 6 -x 3360 -y 500 -defaultsOSRD
-preplace port adc_clk_p_i -pg 1 -lvl 0 -x -240 -y 630 -defaultsOSRD
-preplace port adc_clk_n_i -pg 1 -lvl 0 -x -240 -y 650 -defaultsOSRD
-preplace port adc_enc_p_o -pg 1 -lvl 6 -x 3360 -y 40 -defaultsOSRD
-preplace port adc_enc_n_o -pg 1 -lvl 6 -x 3360 -y 20 -defaultsOSRD
-preplace port adc_csn_o -pg 1 -lvl 6 -x 3360 -y 990 -defaultsOSRD
-preplace port dac_clk_o -pg 1 -lvl 6 -x 3360 -y 780 -defaultsOSRD
-preplace port dac_rst_o -pg 1 -lvl 6 -x 3360 -y 800 -defaultsOSRD
-preplace port dac_sel_o -pg 1 -lvl 6 -x 3360 -y 820 -defaultsOSRD
-preplace port dac_wrt_o -pg 1 -lvl 6 -x 3360 -y 840 -defaultsOSRD
-preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -240 -y 910 -defaultsOSRD
-preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -240 -y 930 -defaultsOSRD
-preplace portBus dac_dat_o -pg 1 -lvl 6 -x 3360 -y 860 -defaultsOSRD
-preplace portBus dac_pwm_o -pg 1 -lvl 6 -x 3360 -y 60 -defaultsOSRD
-preplace portBus exp_p_tri_io -pg 1 -lvl 6 -x 3360 -y 90 -defaultsOSRD
-preplace portBus exp_n_tri_io -pg 1 -lvl 6 -x 3360 -y 130 -defaultsOSRD
-preplace portBus led_o -pg 1 -lvl 6 -x 3360 -y 110 -defaultsOSRD
-preplace inst ch1_mem_fb_split -pg 1 -lvl 2 -x 450 -y 920 -defaultsOSRD
-preplace inst Core -pg 1 -lvl 1 -x -40 -y 460 -defaultsOSRD
-preplace inst Memory_IO -pg 1 -lvl 2 -x 450 -y 508 -defaultsOSRD
-preplace inst Reg_Brakeout -pg 1 -lvl 3 -x 1094 -y 488 -defaultsOSRD
-preplace inst Data_Conversion -pg 1 -lvl 4 -x 1690 -y 808 -defaultsOSRD
-preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x -40 -y 910 -defaultsOSRD
-preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 5 -x 3220 -y 820 -defaultsOSRD
-preplace inst feedback_combined_0 -pg 1 -lvl 3 -x 1094 -y 910 -defaultsOSRD
-preplace netloc adc_clk_p_i_1 1 0 1 -220J 470n
-preplace netloc adc_clk_n_i_1 1 0 1 -210J 490n
-preplace netloc pll_0_clk_out2 1 1 4 110 658 N 658 N 658 1880
-preplace netloc pll_0_clk_out3 1 1 4 140 668 N 668 N 668 1850
-preplace netloc pll_0_locked 1 1 4 150 698 N 698 N 698 1840
-preplace netloc rst_0_peripheral_aresetn 1 1 3 120 718 620 718 1310
-preplace netloc slice_0_dout 1 3 1 1320 568n
-preplace netloc slice_3_dout 1 1 3 220 738 N 738 1290
-preplace netloc writer_0_sts_data 1 2 1 600 498n
-preplace netloc concat_1_dout 1 1 3 230 628 N 628 1250J
-preplace netloc pll_0_clk_out1 1 0 5 -190 990 130 688 630 688 1370 688 1870
-preplace netloc slice_1_dout 1 1 3 210 728 N 728 1240
-preplace netloc const_0_dout 1 0 4 -190 638 NJ 638 N 638 1260
-preplace netloc slice_7_dout 1 2 2 650 768 1300
-preplace netloc slice_9_dout 1 2 2 670 778 1280
-preplace netloc feedback_combined_0_trig_out 1 3 3 1350 470 N 470 3340
-preplace netloc adc_dat_a_i_1 1 0 1 N 910
-preplace netloc adc_dat_b_i_1 1 0 1 N 930
-preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 5 110J 840 600J 1020 NJ 1020 NJ 1020 3340
-preplace netloc axis_red_pitaya_dac_0_dac_clk 1 5 1 N 780
-preplace netloc axis_red_pitaya_dac_0_dac_rst 1 5 1 N 800
-preplace netloc axis_red_pitaya_dac_0_dac_sel 1 5 1 N 820
-preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 5 1 N 840
-preplace netloc axis_red_pitaya_dac_0_dac_dat 1 5 1 N 860
-preplace netloc Memory_IO_cfg_data 1 2 1 600 518n
-preplace netloc ps_0_DDR 1 1 5 160 708 N 708 1330 480 N 480 NJ
-preplace netloc conv_0_M_AXIS 1 1 4 200 648 N 648 N 648 1830
-preplace netloc feedback_combined_0_M_AXIS 1 3 1 1380J 798n
-preplace netloc writer_0_M_AXI 1 0 3 -200 590 170 378 600
-preplace netloc fb_cfg_M_AXIS 1 2 2 660 618 1270
-preplace netloc ch1_mem_fb_split_M00_AXIS 1 2 2 620 758 N
-preplace netloc Data_Conversion_M01_AXIS 1 4 1 1860 780n
-preplace netloc ps_0_FIXED_IO 1 1 5 190 678 N 678 1340 500 N 500 NJ
-preplace netloc ch1_mem_fb_split_M02_AXIS 1 2 1 640 880n
-preplace netloc rate_0_M_AXIS 1 3 1 1360 408n
-preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 1 N 900
-preplace netloc ch1_mem_fb_split_M01_AXIS 1 2 1 610 860n
-preplace netloc ps_0_axi_periph_M01_AXI 1 1 1 180 438n
-preplace netloc ps_0_axi_periph_M00_AXI 1 1 1 230 420n
-levelinfo -pg 1 -240 -40 450 1094 1690 3220 3360
-pagesize -pg 1 -db -bbox -sgen -410 -80 3520 1760
+preplace port Vp_Vn -pg 1 -lvl 0 -x -340 -y 100 -defaultsOSRD
+preplace port Vaux0 -pg 1 -lvl 0 -x -340 -y 20 -defaultsOSRD
+preplace port Vaux1 -pg 1 -lvl 0 -x -340 -y 40 -defaultsOSRD
+preplace port Vaux9 -pg 1 -lvl 0 -x -340 -y 80 -defaultsOSRD
+preplace port Vaux8 -pg 1 -lvl 0 -x -340 -y 60 -defaultsOSRD
+preplace port DDR -pg 1 -lvl 8 -x 3740 -y 440 -defaultsOSRD
+preplace port FIXED_IO -pg 1 -lvl 8 -x 3740 -y 460 -defaultsOSRD
+preplace port adc_clk_p_i -pg 1 -lvl 0 -x -340 -y 370 -defaultsOSRD
+preplace port adc_clk_n_i -pg 1 -lvl 0 -x -340 -y 350 -defaultsOSRD
+preplace port adc_enc_p_o -pg 1 -lvl 8 -x 3740 -y 40 -defaultsOSRD
+preplace port adc_enc_n_o -pg 1 -lvl 8 -x 3740 -y 20 -defaultsOSRD
+preplace port adc_csn_o -pg 1 -lvl 8 -x 3740 -y 400 -defaultsOSRD
+preplace port dac_clk_o -pg 1 -lvl 8 -x 3740 -y 170 -defaultsOSRD
+preplace port dac_rst_o -pg 1 -lvl 8 -x 3740 -y 230 -defaultsOSRD
+preplace port dac_sel_o -pg 1 -lvl 8 -x 3740 -y 250 -defaultsOSRD
+preplace port dac_wrt_o -pg 1 -lvl 8 -x 3740 -y 270 -defaultsOSRD
+preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -340 -y 480 -defaultsOSRD
+preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -340 -y 460 -defaultsOSRD
+preplace portBus dac_dat_o -pg 1 -lvl 8 -x 3740 -y 290 -defaultsOSRD
+preplace portBus dac_pwm_o -pg 1 -lvl 8 -x 3740 -y 60 -defaultsOSRD
+preplace portBus exp_p_tri_io -pg 1 -lvl 8 -x 3740 -y 190 -defaultsOSRD
+preplace portBus exp_n_tri_io -pg 1 -lvl 8 -x 3740 -y 80 -defaultsOSRD
+preplace portBus led_o -pg 1 -lvl 8 -x 3740 -y 210 -defaultsOSRD
+preplace inst ch1_mem_fb_split -pg 1 -lvl 3 -x 810 -y 120 -defaultsOSRD
+preplace inst Core -pg 1 -lvl 1 -x -140 -y 260 -defaultsOSRD
+preplace inst Memory_IO -pg 1 -lvl 2 -x 330 -y 440 -defaultsOSRD
+preplace inst Reg_Brakeout -pg 1 -lvl 2 -x 330 -y 170 -defaultsOSRD
+preplace inst Data_Conversion -pg 1 -lvl 6 -x 3210 -y 190 -defaultsOSRD
+preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 7 -x 3535 -y 390 -defaultsOSRD
+preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 7 -x 3535 -y 220 -defaultsOSRD
+preplace inst Premultiplier -pg 1 -lvl 4 -x 1430 -y 172 -defaultsOSRD
+preplace inst feedback_combined_0 -pg 1 -lvl 5 -x 2810 -y 180 -defaultsOSRD
+preplace inst Premultiplier|axis_broadcaster_0 -pg 1 -lvl 1 -x 1480 -y 632 -defaultsOSRD
+preplace inst Premultiplier|mult_gen_1 -pg 1 -lvl 3 -x 2160 -y 142 -defaultsOSRD
+preplace inst Premultiplier|mult_gen_2 -pg 1 -lvl 3 -x 2160 -y 302 -defaultsOSRD
+preplace inst Premultiplier|mult_gen_3 -pg 1 -lvl 3 -x 2160 -y 622 -defaultsOSRD
+preplace inst Premultiplier|mult_gen_0 -pg 1 -lvl 3 -x 2160 -y 482 -defaultsOSRD
+preplace inst Premultiplier|multiplier_breakout_0 -pg 1 -lvl 2 -x 1830 -y 522 -defaultsOSRD
+preplace netloc adc_clk_p_i_1 1 0 1 -320J 270n
+preplace netloc adc_clk_n_i_1 1 0 1 -310J 290n
+preplace netloc pll_0_clk_out2 1 1 6 50 842 N 842 N 842 2530 350 3010 80 3380
+preplace netloc pll_0_clk_out3 1 1 6 40 852 N 852 N 852 2580 712 3030 60 3390
+preplace netloc pll_0_locked 1 1 6 30 882 N 882 N 882 2560 360 3050 290 3360
+preplace netloc rst_0_peripheral_aresetn 1 1 5 110 590 570 672 1050J 802 2520 370 3040
+preplace netloc slice_0_dout 1 2 4 NJ 250 980J 812 2540 380 3060
+preplace netloc slice_3_dout 1 1 2 140 560 520
+preplace netloc writer_0_sts_data 1 1 2 140 10 530J
+preplace netloc concat_1_dout 1 1 2 120 20 480
+preplace netloc pll_0_clk_out1 1 1 6 100 580 560 580 990 792 2450 340 2990 70 3370
+preplace netloc slice_1_dout 1 1 2 140 310 480J
+preplace netloc const_0_dout 1 0 3 -300 570 N 570 510
+preplace netloc slice_7_dout 1 2 3 550 220 1000J 822 2510
+preplace netloc slice_9_dout 1 2 3 540J 230 970 832 2500
+preplace netloc feedback_combined_0_trig_out 1 5 3 2980 50 3400 120 3710J
+preplace netloc adc_dat_a_i_1 1 0 7 NJ 480 10 862 NJ 862 NJ 862 2570J 702 N 702 3360
+preplace netloc adc_dat_b_i_1 1 0 7 NJ 460 20 872 NJ 872 NJ 872 2590J 722 N 722 3370
+preplace netloc axis_red_pitaya_adc_0_adc_csn 1 7 1 NJ 400
+preplace netloc axis_red_pitaya_dac_0_dac_clk 1 7 1 3700J 170n
+preplace netloc axis_red_pitaya_dac_0_dac_rst 1 7 1 3700J 200n
+preplace netloc axis_red_pitaya_dac_0_dac_sel 1 7 1 3690J 220n
+preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 7 1 3680J 240n
+preplace netloc axis_red_pitaya_dac_0_dac_dat 1 7 1 3670J 260n
+preplace netloc Memory_IO_cfg_data 1 1 2 140 300 490J
+preplace netloc multiplier_breakout_0_OFFSET 1 4 1 2480 280n
+preplace netloc mult_gen_0_P 1 4 1 2460 200n
+preplace netloc mult_gen_1_P 1 4 1 2440 220n
+preplace netloc mult_gen_2_P 1 4 1 2470 240n
+preplace netloc mult_gen_3_P 1 4 1 2490 260n
+preplace netloc Reg_Brakeout_M_AXIS1 1 2 2 560 10 1040
+preplace netloc axis_broadcaster_0_M01_AXIS 1 4 1 2420 120n
+preplace netloc ps_0_axi_periph_M00_AXI 1 1 1 90 220n
+preplace netloc ch1_mem_fb_split_M02_AXIS 1 3 2 1070 32 2440
+preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 2 6 580J 752 NJ 752 NJ 752 N 752 N 752 3680
+preplace netloc ps_0_axi_periph_M01_AXI 1 1 1 80 240n
+preplace netloc ch1_mem_fb_split_M01_AXIS 1 3 2 1060 22 2420
+preplace netloc rate_0_M_AXIS 1 2 4 580 20 1020J 742 2430 20 3020
+preplace netloc Data_Conversion_M01_AXIS 1 6 1 N 180
+preplace netloc ps_0_FIXED_IO 1 1 7 60 732 N 732 N 732 N 732 N 732 3390 470 3710J
+preplace netloc writer_0_M_AXI 1 0 3 -300 30 N 30 500
+preplace netloc feedback_combined_0_M_AXIS 1 5 1 3000 160n
+preplace netloc ch1_mem_fb_split_M00_AXIS 1 3 3 1050J 12 2420 10 3060
+preplace netloc conv_0_M_AXIS 1 1 6 130 772 N 772 N 772 N 772 N 772 3350
+preplace netloc ps_0_DDR 1 1 7 70 762 N 762 N 762 2550 742 N 742 3400 480 3700J
+preplace netloc feedback_combined_0_M_AXIS_DDS 1 3 3 1070J 782 N 782 2970
+preplace netloc ch1_mem_fb_split_M04_AXIS 1 3 1 1010 160n
+preplace netloc ch1_mem_fb_split_M03_AXIS 1 3 1 1030 140n
+preplace netloc Premultiplier|multiplier_breakout_0_OP1 1 2 1 2060 442n
+preplace netloc Premultiplier|multiplier_breakout_0_OP2 1 2 1 2020 462n
+preplace netloc Premultiplier|multiplier_breakout_0_OP3 1 2 1 1990 142n
+preplace netloc Premultiplier|multiplier_breakout_0_OP4 1 2 1 2010 162n
+preplace netloc Premultiplier|multiplier_breakout_0_OP5 1 2 1 2040 302n
+preplace netloc Premultiplier|multiplier_breakout_0_OP6 1 2 1 2050 322n
+preplace netloc Premultiplier|multiplier_breakout_0_OP7 1 2 1 2010 562n
+preplace netloc Premultiplier|multiplier_breakout_0_LONG_7F 1 2 1 1990 582n
+preplace netloc Premultiplier|pll_0_clk_out1 1 0 3 1320 552 1650 662 2030
+preplace netloc Premultiplier|slice_7_dout 1 0 2 1310J 522 1640
+preplace netloc Premultiplier|multiplier_breakout_0_OFFSET 1 2 2 2000 402 NJ
+preplace netloc Premultiplier|rst_0_peripheral_aresetn 1 0 1 1320 652n
+preplace netloc Premultiplier|mult_gen_1_P 1 3 1 2270 142n
+preplace netloc Premultiplier|mult_gen_2_P 1 3 1 2260 302n
+preplace netloc Premultiplier|mult_gen_3_P 1 3 1 2270 462n
+preplace netloc Premultiplier|mult_gen_0_P 1 3 1 N 482
+preplace netloc Premultiplier|axis_broadcaster_0_M00_AXIS 1 1 1 1670 512n
+preplace netloc Premultiplier|ch1_mem_fb_split_M03_AXIS 1 0 2 NJ 432 1670
+preplace netloc Premultiplier|ch1_mem_fb_split_M04_AXIS 1 0 2 NJ 492 N
+preplace netloc Premultiplier|feedback_combined_0_M_AXIS_DDS 1 0 2 NJ 532 N
+preplace netloc Premultiplier|Reg_Brakeout_M_AXIS1 1 0 1 N 612
+preplace netloc Premultiplier|axis_broadcaster_0_M01_AXIS 1 1 3 1660 382 NJ 382 NJ
+levelinfo -pg 1 -340 -140 330 810 1430 2810 3210 3535 3740
+levelinfo -hier Premultiplier * 1480 1830 2160 *
+pagesize -pg 1 -db -bbox -sgen -520 0 3910 1040
+pagesize -hier Premultiplier -db -bbox -sgen 1280 62 2300 712
 "
 }
 {
-   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
-   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10"
+   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
+   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10"
 }
diff --git a/feedback.srcs/sources_1/new/feedback_combined.v b/feedback.srcs/sources_1/new/feedback_combined.v
index 8ac1390..8e3a96f 100644
--- a/feedback.srcs/sources_1/new/feedback_combined.v
+++ b/feedback.srcs/sources_1/new/feedback_combined.v
@@ -34,6 +34,11 @@ module feedback_combined #
     parameter PARAM_F_OFFSET = 160,
     parameter PARAM_G_OFFSET = 192,
     parameter PARAM_H_OFFSET = 224,
+    parameter PRODUCT_1_WIDTH = 56,
+    parameter PRODUCT_2_WIDTH = 43,
+    parameter PRODUCT_3_WIDTH = 56,
+    parameter PRODUCT_4_WIDTH = 64,
+    
     parameter integer DAC_DATA_WIDTH = 14,
     parameter CFG_WIDTH = 256,
     parameter AXIS_TDATA_WIDTH = 16,
@@ -56,7 +61,16 @@ module feedback_combined #
     (* X_INTERFACE_PARAMETER = "FREQ_HZ 125000000" *)
     output reg [AXIS_TDATA_WIDTH-1:0]           M_AXIS_tdata,
     output wire                                 M_AXIS_tvalid,
-    output reg                                  trig_out
+    (* X_INTERFACE_PARAMETER = "FREQ_HZ 125000000" *)
+    output reg [DDS_OUT_WIDTH-1:0]              M_AXIS_DDS_tdata,
+    output wire                                 M_AXIS_DDS_tvalid,
+    output reg                                  trig_out,
+    
+    input [PRODUCT_1_WIDTH-1:0]             product_1,
+    input [PRODUCT_2_WIDTH-1:0]             product_2,
+    input [PRODUCT_3_WIDTH-1:0]             product_3,
+    input [PRODUCT_4_WIDTH-1:0]             product_4,
+    input [PARAM_WIDTH-1:0]                 offset
 );
 
 ////////////////////////
@@ -91,6 +105,7 @@ module feedback_combined #
     //Signals for I/O from DDS
     reg [PHASE_WIDTH - 1:0] dds_phase_in; 
     wire signed [AXIS_TDATA_WIDTH - 1:0] dds_out;
+    reg signed [AXIS_TDATA_WIDTH - 1:0] dds_out_last;
     wire dds_M_AXIS_tvalid;
     
     // Math variables
@@ -99,6 +114,12 @@ module feedback_combined #
     result_E, result_E_last, result_E_total, result_E_total_last;
     reg signed [31:0] phase_next, phase = 32'b0;
     
+    reg [PRODUCT_1_WIDTH-1:0] PRODUCT_1_in;
+    reg [PRODUCT_2_WIDTH-1:0] PRODUCT_2_in;
+    reg [PRODUCT_3_WIDTH-1:0] PRODUCT_3_in;
+    reg [PRODUCT_4_WIDTH-1:0] PRODUCT_4_in;
+    reg [PARAM_WIDTH-1:0] OFFSET_in;
+    
     
 ////////////////////////////////////
 ////Instantiate further IP Cores////
@@ -142,6 +163,13 @@ module feedback_combined #
         Param_F_in <= S_AXIS_CFG_tdata[PARAM_F_OFFSET + PARAM_WIDTH - 1: PARAM_F_OFFSET]; 
         Param_G_in <= S_AXIS_CFG_tdata[PARAM_G_OFFSET + PARAM_WIDTH - 1: PARAM_G_OFFSET]; 
         Param_H_in <= S_AXIS_CFG_tdata[PARAM_H_OFFSET + PARAM_WIDTH - 1: PARAM_H_OFFSET];
+        
+        PRODUCT_1_in <= product_1;
+        PRODUCT_2_in <= product_2;
+        PRODUCT_3_in <= product_3;
+        PRODUCT_4_in <= product_4;
+        OFFSET_in <= offset;
+
         if (sel == 1)
             counter_interval <=  Param_B_in[31:31] ? (~Param_B_in+1'b1) : Param_B_in; //use absolut value of Param_B_in
         else
@@ -157,30 +185,30 @@ module feedback_combined #
     always @(posedge aclk) 
     begin
         case (state)  
-            fixed : begin
-                    result_A <= Param_C_in + result_B_last;
-                    result_B <= (dds_out * Param_B_in);
-                    end
-            sweep : result_A <= dds_out * Param_C_in;
-            lin : begin
-                //summand C to E generates an amplitude of approx. 1 V at maximum sensor voltage (2^13) and parameter value 1000
-                result_A <= result_B_last + result_C_last[63:8] + result_D_last[63:8] + result_E_last[63:21]; 
-                result_B <= Param_A_in * 64'h7FFF; // 1V @ Param_A_in 8192
-                result_C <= Param_C_in * ADC1 * ADC2; 
-                result_D <= Param_D_in * ADC1 * ADC1;
-                result_E <= Param_E_in * ADC1 * ADC1 * ADC1;         
-                //A = S*P + F +- x*S^n (n = 2,3)
-                 end
-            parametric: begin
-                //summand C to E generates an amplitude of approx. 1 V at maximum sensor voltage (2^13) and parameter value 1000
-                result_A <= result_B_last + result_C_last[63:10] + result_D_last[63:8] + result_E_last[63:21]; 
-                result_B <= Param_A_in * 64'h7FFF; // 1V @ Param_A_in 8192
-                result_C <= Param_C_in * ADC1 * dds_out; 
-                result_D <= Param_D_in * ADC1 * ADC1;
-                result_E <= Param_E_in * ADC1 * ADC1 * ADC1;         
-                //A = S*P + F +- x*S^n (n = 2,3)
-                 end
-            default: result_A <= Param_B_in;
+//            fixed : begin
+//                    result_A <= Param_C_in + result_B_last;
+//                    result_B <= (dds_out * Param_B_in);
+//                    end
+//            sweep : result_A <= dds_out * Param_C_in;
+//            lin : begin
+//                //summand C to E generates an amplitude of approx. 1 V at maximum sensor voltage (2^13) and parameter value 1000
+//                result_A <= result_B_last + result_C_last[63:8] + result_D_last[63:8] + result_E_last[63:21]; 
+//                result_B <= Param_A_in * 64'h7FFF; // 1V @ Param_A_in 8192
+//                result_C <= Param_C_in * ADC1 * ADC2; 
+//                result_D <= Param_D_in * ADC1 * ADC1;
+//                result_E <= Param_E_in * ADC1 * ADC1 * ADC1;         
+//                //A = S*P + F +- x*S^n (n = 2,3)
+//                 end
+//            parametric: begin
+//                //summand C to E generates an amplitude of approx. 1 V at maximum sensor voltage (2^13) and parameter value 1000
+//                result_A <= result_B_last + result_C_last[63:10] + result_D_last[63:8] + result_E_last[63:21]; 
+//                result_B <= Param_A_in * 64'h7FFF; // 1V @ Param_A_in 8192
+//                result_C <= Param_C_in * ADC1 * dds_out; 
+//                result_D <= Param_D_in * ADC1 * ADC1;
+//                result_E <= Param_E_in * ADC1 * ADC1 * ADC1;         
+//                //A = S*P + F +- x*S^n (n = 2,3)
+//                 end
+            default: result_A <= PRODUCT_1_in + PRODUCT_2_in + PRODUCT_3_in + PRODUCT_4_in + OFFSET_in;
         endcase
     end 
     
@@ -236,7 +264,10 @@ module feedback_combined #
         
     always @(negedge aclk)
     begin
+        //Increment DDS phase
         phase <= phase_next;
+        //Pipeline DDS output
+        dds_out_last <= dds_out;
     end
     
     always @(*) 
@@ -257,9 +288,12 @@ module feedback_combined #
 //            endcase
             //M_AXIS_tdata <= result_A[32] ? (result_A[13+15] ? result_A[AXIS_TDATA_WIDTH-1+15:15] : -16'd8191) : (result_A[13+15] ? 16'd8191 : result_A[AXIS_TDATA_WIDTH-1+15:15]); //Take result devided by 32768 (2^15) for 14bit output
             M_AXIS_tdata <= result_A[32] ? (result_A[31:28]==4'b1111 ? result_A[AXIS_TDATA_WIDTH-1+15:15] : -16'd8191) : (result_A[31:28]==4'b0000 ? result_A[AXIS_TDATA_WIDTH-1+15:15] : 16'd8191); //Take result devided by 32768 (2^15) for 14bit output
+            M_AXIS_DDS_tdata <= dds_out_last;
          end    
     end                    
     
+    assign M_AXIS_DDS_tvalid = dds_M_AXIS_tvalid;
+    
     //Valid output if input is valid
     assign M_AXIS_tvalid = S_AXIS_ADC1_tvalid & S_AXIS_ADC1_tvalid & S_AXIS_CFG_tvalid;// & dds_M_AXIS_tvalid;
     
diff --git a/feedback.xpr b/feedback.xpr
index 5c638b8..ad84bd7 100644
--- a/feedback.xpr
+++ b/feedback.xpr
@@ -3,7 +3,7 @@
 <!--                                                         -->
 <!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->
 
-<Project Version="7" Minor="54" Path="K:/work/5_Dokumente-Datenbanken/03_Abschlussarbeiten/2022_MA_Chen_FPGA_aktive_Cantilever/5_Systementwurf/Vivado_Robert/feedback.xpr">
+<Project Version="7" Minor="54" Path="/home/acoustics/Documents/RP/RP_feedback/feedback.xpr">
   <DefaultLaunch Dir="$PRUNDIR"/>
   <Configuration>
     <Option Name="Id" Val="66492b5a94ba48f7aad0ea586c10bdd0"/>
@@ -83,6 +83,13 @@
           <Attr Name="UsedIn" Val="simulation"/>
         </FileInfo>
       </File>
+      <File Path="$PSRCDIR/sources_1/new/multiplier_breakout.v">
+        <FileInfo>
+          <Attr Name="UsedIn" Val="synthesis"/>
+          <Attr Name="UsedIn" Val="implementation"/>
+          <Attr Name="UsedIn" Val="simulation"/>
+        </FileInfo>
+      </File>
       <File Path="$PSRCDIR/sources_1/ip/dds_compiler_1/dds_compiler_1.xci">
         <FileInfo>
           <Attr Name="UsedIn" Val="synthesis"/>
@@ -259,12 +266,18 @@
     <Simulator Name="Questa">
       <Option Name="Description" Val="Questa Advanced Simulator"/>
     </Simulator>
+    <Simulator Name="IES">
+      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
+    </Simulator>
+    <Simulator Name="Xcelium">
+      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
+    </Simulator>
+    <Simulator Name="VCS">
+      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
+    </Simulator>
     <Simulator Name="Riviera">
       <Option Name="Description" Val="Riviera-PRO Simulator"/>
     </Simulator>
-    <Simulator Name="ActiveHDL">
-      <Option Name="Description" Val="Active-HDL Simulator"/>
-    </Simulator>
   </Simulators>
   <Runs Version="1" Minor="15">
     <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" AutoIncrementalDir="C:/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.srcs/utils_1/imports/synth_1">
@@ -272,11 +285,11 @@
         <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2020"/>
         <Step Id="synth_design">
           <Option Id="ShregMinSize">5</Option>
+          <Option Id="KeepEquivalentRegisters">1</Option>
           <Option Id="Directive">7</Option>
           <Option Id="NoCombineLuts">1</Option>
-          <Option Id="KeepEquivalentRegisters">1</Option>
-          <Option Id="ResourceSharing">2</Option>
           <Option Id="FsmExtraction">1</Option>
+          <Option Id="ResourceSharing">2</Option>
         </Step>
       </Strategy>
       <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
