<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="pllclk::work"/><component name="NMR_TOP::work"/><component name="PLUSE::work"/><component name="DUMP::work"/><component name="DUMP_OFF::work"/><component name="DUMP_ON::work"/><component name="CAL::work"/><component name="DDS::work"/><component name="pd_pluse_top::work"/><component name="sd_acq_top::work"/><component name="sd_sacq_inc::work"/><component name="pd_pluse_inc::work"/><component name="necount_inc::work"/><component name="GPMI::work"/><component name="ClockManagement::work"/><component name="necount_cmp::work"/><component name="Timer_Cmp::work"/><component name="timer_top::work"/><component name="Signal_Noise_Acq::work"/><component name="signal_acq::work"/><component name="noise_acq::work"/><component name="RAM::work"/><component name="cmp_constant_4b::work"/><component name="DSTimer::work"/><component name="syn_md_module::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><device die="IS8X8M2" family="ProASIC3" package="pq208"/><SmartGen version="8.0"/></workspace>