Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'psr_ddc_150M_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt on -ol
high -xe n -t 1 -xt 0 -r 4 -global_opt speed -equivalent_register_removal on -mt
off -ir off -pr b -lc area -power off -o psr_ddc_150M_top_map.ncd
psr_ddc_150M_top.ngd psr_ddc_150M_top.pcf 
Target Device  : xc6vlx240t
Target Package : ff1156
Target Speed   : -1
Mapper Version : virtex6 -- $Revision: 1.55 $
Mapped Date    : Sat Dec  7 13:45:37 2019

Running global optimization...
Mapping design into LUTs...
WARNING:MapLib:1073 - This design has 349 KEEP_HIERARCHY constraints specified
   and therefore, may take a very long time to process. If your design has
   unexpectedly long run times, please consider minimizing the number of
   KEEP_HIERARCHY constraints in your design or use the -ignore_keep_hierarchy
   command line switch to have them ignored by MAP.
Running directed packing...
WARNING:Pack:2549 - The register "U14_BTC/lad_out_0" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_0 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_1" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_1 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_2" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_2 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_3" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_3 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_4" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_4 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_5" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_5 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_6" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_6 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_7" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_7 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_8" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_8 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_9" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_9 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_10" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_10 requires general routing to fabric, but the
   register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_11" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_11 requires general routing to fabric, but the
   register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_12" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_12 requires general routing to fabric, but the
   register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_13" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_13 requires general routing to fabric, but the
   register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_14" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_14 requires general routing to fabric, but the
   register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_15" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_15 requires general routing to fabric, but the
   register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_10" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_10 requires general routing to fabric, but the
   register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_11" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_11 requires general routing to fabric, but the
   register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_12" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_12 requires general routing to fabric, but the
   register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_13" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_13 requires general routing to fabric, but the
   register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_14" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_14 requires general routing to fabric, but the
   register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_15" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_15 requires general routing to fabric, but the
   register can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_0" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_0 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_1" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_1 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_2" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_2 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_3" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_3 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_4" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_4 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_5" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_5 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_6" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_6 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_7" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_7 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_8" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_8 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register "U14_BTC/lad_out_9" has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol U14_BTC/lad_out_9 requires general routing to fabric, but the register
   can only be routed to ILOGIC, IODELAY, and IOB.
WARNING:Pack:2515 - The LUT-1 inverter "U15_LED/][366_56541_INV_0" failed to
   join the OLOGIC comp matched to output buffer "led1_OBUF".  This may result
   in suboptimal timing.  The LUT-1 inverter U15_LED/][366_56541_INV_0 drives
   multiple loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP "v6_emac_v2_3_clk_phy_tx"
   8 ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_CLK_30M_path" TIG ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_30M_CLK_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 mins 31 secs 
Total CPU  time at the beginning of Placer: 5 mins 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ce8ee4a3) REAL time: 5 mins 44 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 229 IOs, 208 are locked
   and 21 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:ce8ee4a3) REAL time: 5 mins 58 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:3d454033) REAL time: 5 mins 58 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:3d454033) REAL time: 5 mins 58 secs 

Phase 5.2  Initial Placement for Architecture Specific Features
....
........


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 2 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 2 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 3 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 3 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 2 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 2 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y0>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 2/4; regional-clock-spines - 2/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/      |   0  |  0  |  0 |   16   |    0   |     6 |     0 |     0 |   0  |   0  |  0  |   0  | "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/      |   0  |  0  |  0 |   16   |    0   |     6 |     0 |     0 |   0  |   0  |  0  |   0  | "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    5   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y2>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 0/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   2  |  0  |  0 |    0   |    0   |   223 |    14 |     0 |   0  |   1  |  0  |   0  | "U12/rx_mac_aclk"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y4>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 2/4; regional-clock-spines - 2/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR |       Lower |   0  |  0  |  0 |   16   |    0   |     6 |     0 |     0 |   0  |   0  |  0  |   0  | "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR |       Lower |   0  |  0  |  0 |   16   |    0   |     6 |     0 |     0 |   0  |   0  |  0  |   0  | "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 6 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# Regional-Clock "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" driven by
"BUFR_X0Y9"
INST "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV" LOC = "BUFR_X0Y9"
;
NET "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" TNM_NET =
"TN_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" ;
TIMEGRP "TN_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" AREA_GROUP =
"CLKAG_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" ;
AREA_GROUP "CLKAG_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" RANGE =
CLOCKREGION_X0Y4, CLOCKREGION_X0Y3;


# Regional-Clock "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" driven by
"BUFR_X1Y9"
INST "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV" LOC = "BUFR_X1Y9"
;
NET "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" TNM_NET =
"TN_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" ;
TIMEGRP "TN_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" AREA_GROUP =
"CLKAG_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" ;
AREA_GROUP "CLKAG_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" RANGE =
CLOCKREGION_X0Y4, CLOCKREGION_X0Y3;


# Regional-Clock "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" driven by
"BUFR_X1Y0"
INST "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV" LOC = "BUFR_X1Y0"
;
NET "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" TNM_NET =
"TN_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" ;
TIMEGRP "TN_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" AREA_GROUP =
"CLKAG_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" ;
AREA_GROUP "CLKAG_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" RANGE =
CLOCKREGION_X0Y0, CLOCKREGION_X0Y1;


# Regional-Clock "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" driven by
"BUFR_X0Y1"
INST "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV" LOC = "BUFR_X0Y1"
;
NET "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" TNM_NET =
"TN_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" ;
TIMEGRP "TN_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" AREA_GROUP =
"CLKAG_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" ;
AREA_GROUP "CLKAG_U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" RANGE =
CLOCKREGION_X0Y0, CLOCKREGION_X0Y1;


# Regional-Clock "U12/rx_mac_aclk" driven by "BUFR_X2Y5"
INST "U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X2Y5" ;
NET "U12/rx_mac_aclk" TNM_NET = "TN_U12/rx_mac_aclk" ;
TIMEGRP "TN_U12/rx_mac_aclk" AREA_GROUP = "CLKAG_U12/rx_mac_aclk" ;
AREA_GROUP "CLKAG_U12/rx_mac_aclk" RANGE = CLOCKREGION_X1Y2, CLOCKREGION_X1Y3, CLOCKREGION_X1Y1;


# Regional-Clock "U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" driven by "BUFR_X0Y5"
INST "U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk" LOC = "BUFR_X0Y5" ;
NET "U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" TNM_NET =
"TN_U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" ;
TIMEGRP "TN_U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" AREA_GROUP =
"CLKAG_U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" ;
AREA_GROUP "CLKAG_U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" RANGE = CLOCKREGION_X0Y2,
CLOCKREGION_X0Y3, CLOCKREGION_X0Y1;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:d7394cdb) REAL time: 6 mins 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:d7394cdb) REAL time: 6 mins 13 secs 

....
...............................................................
Phase 7.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 14
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "U14_BTC/ARM_ACK_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "U1_adc_if_check_snap/U_refclk_gen/clkf_buf" LOC = "BUFGCTRL_X0Y4" ;
INST "U1_adc_if_check_snap/U_refclk_gen/clkin1_buf" LOC = "BUFGCTRL_X0Y15" ;
INST "U1_adc_if_check_snap/U_refclk_gen/clkout1_buf" LOC = "BUFGCTRL_X0Y5" ;
INST "U12/v6emac_fifo_block/v6emac_block/bufg_tx_axi_clk" LOC = "BUFGCTRL_X0Y26" ;
INST "U12/clock_generator/clkout1_buf" LOC = "BUFGCTRL_X0Y31" ;
INST "U12/clock_generator/clkout2_buf" LOC = "BUFGCTRL_X0Y30" ;
INST "U12/clock_generator/clkout3_buf" LOC = "BUFGCTRL_X0Y29" ;
INST "U0_CLK_RESET_INTERFACE/U0/clkout2_buf" LOC = "BUFGCTRL_X0Y1" ;
INST "U0_CLK_RESET_INTERFACE/U0/clkout3_buf" LOC = "BUFGCTRL_X0Y0" ;
INST "U0_CLK_RESET_INTERFACE/U0/clkout4_buf" LOC = "BUFGCTRL_X0Y2" ;
INST "U0_CLK_RESET_INTERFACE/U0/clkf_buf" LOC = "BUFGCTRL_X0Y3" ;
INST "U8_de_disp_fifo/fifo_clk_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "BUS_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y28" ;
INST "BUS_CLK" LOC = "H28" ;
INST "clk_p" LOC = "K13" ;
INST "clk_in" LOC = "A10" ;
INST "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV" LOC = "BUFR_X0Y9" ;
INST "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV" LOC = "BUFR_X1Y9" ;
INST "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV" LOC = "BUFR_X1Y0" ;
INST "U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV" LOC = "BUFR_X0Y1" ;
INST "U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk" LOC = "BUFR_X0Y5" ;
INST "U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X2Y5" ;
INST "U1_adc_if_check_snap/U_refclk_gen/mmcm_adv_inst" LOC = "MMCM_ADV_X0Y1" ;
INST "U12/clock_generator/mmcm_adv_inst" LOC = "MMCM_ADV_X0Y11" ;
INST "U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst" LOC = "MMCM_ADV_X0Y0" ;

# fifo_rd_clk driven by BUFGCTRL_X0Y6
NET "fifo_rd_clk" TNM_NET = "TN_fifo_rd_clk" ;
TIMEGRP "TN_fifo_rd_clk" AREA_GROUP = "CLKAG_fifo_rd_clk" ;
AREA_GROUP "CLKAG_fifo_rd_clk" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# U1_adc_if_check_snap/U_refclk_gen/clkfbout_buf driven by BUFGCTRL_X0Y4
NET "U1_adc_if_check_snap/U_refclk_gen/clkfbout_buf" TNM_NET = "TN_U1_adc_if_check_snap/U_refclk_gen/clkfbout_buf" ;
TIMEGRP "TN_U1_adc_if_check_snap/U_refclk_gen/clkfbout_buf" AREA_GROUP = "CLKAG_U1_adc_if_check_snap/U_refclk_gen/clkfbout_buf" ;
AREA_GROUP "CLKAG_U1_adc_if_check_snap/U_refclk_gen/clkfbout_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# U1_adc_if_check_snap/U_refclk_gen/clkin1 driven by BUFGCTRL_X0Y15
NET "U1_adc_if_check_snap/U_refclk_gen/clkin1" TNM_NET = "TN_U1_adc_if_check_snap/U_refclk_gen/clkin1" ;
TIMEGRP "TN_U1_adc_if_check_snap/U_refclk_gen/clkin1" AREA_GROUP = "CLKAG_U1_adc_if_check_snap/U_refclk_gen/clkin1" ;
AREA_GROUP "CLKAG_U1_adc_if_check_snap/U_refclk_gen/clkin1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# U1_adc_if_check_snap/refclk driven by BUFGCTRL_X0Y5
NET "U1_adc_if_check_snap/refclk" TNM_NET = "TN_U1_adc_if_check_snap/refclk" ;
TIMEGRP "TN_U1_adc_if_check_snap/refclk" AREA_GROUP = "CLKAG_U1_adc_if_check_snap/refclk" ;
AREA_GROUP "CLKAG_U1_adc_if_check_snap/refclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# U12/tx_mac_aclk driven by BUFGCTRL_X0Y26
NET "U12/tx_mac_aclk" TNM_NET = "TN_U12/tx_mac_aclk" ;
TIMEGRP "TN_U12/tx_mac_aclk" AREA_GROUP = "CLKAG_U12/tx_mac_aclk" ;
AREA_GROUP "CLKAG_U12/tx_mac_aclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# U12/gtx_clk_bufg driven by BUFGCTRL_X0Y31
NET "U12/gtx_clk_bufg" TNM_NET = "TN_U12/gtx_clk_bufg" ;
TIMEGRP "TN_U12/gtx_clk_bufg" AREA_GROUP = "CLKAG_U12/gtx_clk_bufg" ;
AREA_GROUP "CLKAG_U12/gtx_clk_bufg" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# U12/s_axi_aclk driven by BUFGCTRL_X0Y30
NET "U12/s_axi_aclk" TNM_NET = "TN_U12/s_axi_aclk" ;
TIMEGRP "TN_U12/s_axi_aclk" AREA_GROUP = "CLKAG_U12/s_axi_aclk" ;
AREA_GROUP "CLKAG_U12/s_axi_aclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# U12/refclk_bufg driven by BUFGCTRL_X0Y29
NET "U12/refclk_bufg" TNM_NET = "TN_U12/refclk_bufg" ;
TIMEGRP "TN_U12/refclk_bufg" AREA_GROUP = "CLKAG_U12/refclk_bufg" ;
AREA_GROUP "CLKAG_U12/refclk_bufg" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_30M driven by BUFGCTRL_X0Y1
NET "clk_30M" TNM_NET = "TN_clk_30M" ;
TIMEGRP "TN_clk_30M" AREA_GROUP = "CLKAG_clk_30M" ;
AREA_GROUP "CLKAG_clk_30M" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_300M driven by BUFGCTRL_X0Y0
NET "clk_300M" TNM_NET = "TN_clk_300M" ;
TIMEGRP "TN_clk_300M" AREA_GROUP = "CLKAG_clk_300M" ;
AREA_GROUP "CLKAG_clk_300M" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clk_150M driven by BUFGCTRL_X0Y2
NET "clk_150M" TNM_NET = "TN_clk_150M" ;
TIMEGRP "TN_clk_150M" AREA_GROUP = "CLKAG_clk_150M" ;
AREA_GROUP "CLKAG_clk_150M" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# U0_CLK_RESET_INTERFACE/U0/clkfbout_buf driven by BUFGCTRL_X0Y3
NET "U0_CLK_RESET_INTERFACE/U0/clkfbout_buf" TNM_NET = "TN_U0_CLK_RESET_INTERFACE/U0/clkfbout_buf" ;
TIMEGRP "TN_U0_CLK_RESET_INTERFACE/U0/clkfbout_buf" AREA_GROUP = "CLKAG_U0_CLK_RESET_INTERFACE/U0/clkfbout_buf" ;
AREA_GROUP "CLKAG_U0_CLK_RESET_INTERFACE/U0/clkfbout_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# U8_de_disp_fifo/fifo_clk_BUFG driven by BUFGCTRL_X0Y27
NET "U8_de_disp_fifo/fifo_clk_BUFG" TNM_NET = "TN_U8_de_disp_fifo/fifo_clk_BUFG" ;
TIMEGRP "TN_U8_de_disp_fifo/fifo_clk_BUFG" AREA_GROUP = "CLKAG_U8_de_disp_fifo/fifo_clk_BUFG" ;
AREA_GROUP "CLKAG_U8_de_disp_fifo/fifo_clk_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# BUS_CLK_BUFGP driven by BUFGCTRL_X0Y28
NET "BUS_CLK_BUFGP" TNM_NET = "TN_BUS_CLK_BUFGP" ;
TIMEGRP "TN_BUS_CLK_BUFGP" AREA_GROUP = "CLKAG_BUS_CLK_BUFGP" ;
AREA_GROUP "CLKAG_BUS_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 21

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |U1_adc_if_check_snap/refclk
      3 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |   1248 |   2159 |clk_150M
      8 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    128 |    557 |clk_300M
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      2 |   1376 |   2716 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 1/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |     37 |      0 |      0 |      0 |      0 |    240 |    586 |clk_300M
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |     37 |      0 |      0 |      0 |      0 |    240 |    586 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |BUS_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |U1_adc_if_check_snap/refclk
      4 |      0 |      0 |      0 |      1 |      0 |     16 |      0 |      0 |      0 |      0 |   1692 |   2839 |clk_150M
      4 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    118 |    602 |clk_300M
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      7 |      0 |     18 |      0 |      0 |      0 |      0 |   1810 |   3458 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |BUS_CLK_BUFGP
     13 |      0 |      0 |      0 |      0 |      0 |     46 |      0 |      0 |      0 |      0 |    252 |   1170 |clk_300M
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     13 |      0 |      0 |      0 |      0 |      0 |     46 |      0 |      0 |      0 |      0 |    252 |   1171 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 9/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    572 |BUS_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |     83 |U12/gtx_clk_bufg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      5 |U12/refclk_bufg
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |U12/s_axi_aclk
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |U12/tx_mac_aclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |U1_adc_if_check_snap/refclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |U8_de_disp_fifo/fifo_clk_BUFG
      7 |      0 |      0 |      0 |      0 |      0 |     37 |      0 |      0 |      0 |      0 |   1417 |   4915 |clk_150M
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     50 |     77 |clk_300M
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |      0 |     10 |     37 |      0 |      0 |      0 |      1 |   1471 |   5668 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |BUS_CLK_BUFGP
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |     98 |    438 |U12/gtx_clk_bufg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |U12/refclk_bufg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    322 |    208 |U12/s_axi_aclk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |    315 |U12/tx_mac_aclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |      0 |U8_de_disp_fifo/fifo_clk_BUFG
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    303 |clk_150M
      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |     12 |     14 |clk_300M
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      3 |      0 |      0 |    544 |   1298 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |     16 |      0 |      0 |      2 |   9600 |  23040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     60 |BUS_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |U1_adc_if_check_snap/refclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    204 |      0 |U8_de_disp_fifo/fifo_clk_BUFG
      9 |      0 |      0 |      0 |      0 |      0 |     13 |      0 |      0 |      0 |      0 |   1561 |   3428 |clk_150M
      7 |      0 |      0 |      0 |      0 |      0 |     21 |      0 |      0 |      0 |      0 |    314 |   1043 |clk_300M
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     10 |      0 |     34 |      0 |      0 |      0 |      0 |   2079 |   4535 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      1 |      1 |   9760 |  24000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     39 |BUS_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |U12/gtx_clk_bufg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |U12/s_axi_aclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   2496 |     91 |U8_de_disp_fifo/fifo_clk_BUFG
     23 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    656 |clk_150M
      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      5 |clk_300M
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |fifo_rd_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     23 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |   2512 |    893 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |U1_adc_if_check_snap/refclk
     19 |      0 |      0 |      0 |      0 |      0 |     49 |      0 |      0 |      0 |      0 |    374 |   1665 |clk_300M
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     19 |      0 |      0 |      0 |      0 |      0 |     49 |      0 |      0 |      0 |      2 |    374 |   1665 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    108 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      2 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |clk_150M
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |      5 |clk_300M
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |      6 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 1/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      2 |      0 |     80 |     80 |     80 |     64 |      0 |      0 |      0 |      2 |   9600 |  26880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |     17 |      0 |      0 |      0 |      0 |    108 |    274 |clk_300M
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |     17 |      0 |      0 |      0 |      0 |    108 |    274 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      4 |     40 |     40 |     40 |     64 |      0 |      0 |      0 |      1 |   9920 |  24960 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30  Global Clock Region Assignment (Checksum:d7394cdb) REAL time: 6 mins 32 secs 

Phase 8.3  Local Placement Optimization
....
Phase 8.3  Local Placement Optimization (Checksum:aca863bd) REAL time: 6 mins 32 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:aca863bd) REAL time: 6 mins 33 secs 

Phase 10.8  Global Placement
...........................................................
.............................................................................................................................................................................................................
..............................
.....................................
Phase 10.8  Global Placement (Checksum:9625e364) REAL time: 7 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:9625e364) REAL time: 7 mins 40 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:1f44d6ce) REAL time: 8 mins 17 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:1f44d6ce) REAL time: 8 mins 18 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:e523f422) REAL time: 8 mins 18 secs 

Total REAL time to Placer completion: 8 mins 20 secs 
Total CPU  time to Placer completion: 8 mins 18 secs 
Running physical synthesis...

Physical synthesis completed.
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[7].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[3].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[4].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[0].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[5].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[1].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[6].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[2].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[7].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[3].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[4].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[0].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[5].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[1].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[6].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[2].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV>:<BUFR_BUFR>. 
   Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE BYPASS.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK>:<IODELAYE
   1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT active input pins INC, RST and CE are not used and will
   be ignored.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV>:<BUFR_BUFR>. 
   Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE BYPASS.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK>:<IODELAYE
   1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT active input pins INC, RST and CE are not used and will
   be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[7].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[3].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[4].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[0].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[5].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[1].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[6].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[2].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[7].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[3].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[4].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[0].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[5].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[1].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[6].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[2].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK>:<IODELAYE
   1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT active input pins INC, RST and CE are not used and will
   be ignored.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV>:<BUFR_BUFR>. 
   Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE BYPASS.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[7].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[3].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[4].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[0].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[5].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[1].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[6].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[2].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[7].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[3].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[4].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[0].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[5].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[1].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[6].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[2].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK>:<IODELAYE
   1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT active input pins INC, RST and CE are not used and will
   be ignored.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV>:<BUFR_BUFR>. 
   Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE BYPASS.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[7].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[3].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[4].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[0].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[5].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[1].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[6].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_io
   delay/adc_data_iodelay[2].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[7].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[3].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[4].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[0].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[5].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[1].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[6].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration on
   block:<U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_io
   delay/adc_data_iodelay[2].IODELAY1_adc_data>:<IODELAYE1_IODELAYE1>.  With IDELAY_TYPE programming FIXED or DEFAULT
   active input pins INC, RST and CE are not used and will be ignored.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core/U_delay_line_detect_in/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core/assign_adc_path_buf_in[3].U_delay_line_adc_path/GLO
   BAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core/assign_adc_path_buf_in[2].U_delay_line_adc_path/GLO
   BAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core/assign_adc_path_buf_in[1].U_delay_line_adc_path/GLO
   BAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core/assign_adc_path_buf_in[0].U_delay_line_adc_path/GLO
   BAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/U_delay_line_detect_in/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/assign_adc_path_buf_in[3].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/assign_adc_path_buf_in[2].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/assign_adc_path_buf_in[1].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/assign_adc_path_buf_in[0].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/U_delay_line_detect_in/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/assign_adc_path_buf_in[3].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/assign_adc_path_buf_in[2].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/assign_adc_path_buf_in[1].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/assign_adc_path_buf_in[0].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/U_delay_line_detect_in/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/assign_adc_path_buf_in[3].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/assign_adc_path_buf_in[2].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/assign_adc_path_buf_in[1].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/assign_adc_path_buf_in[0].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_D/U_delay_line_detect_in/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_D/assign_adc_path_buf_in[3].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_D/assign_adc_path_buf_in[2].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_D/assign_adc_path_buf_in[1].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_D/assign_adc_path_buf_in[0].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_C/U_delay_line_detect_in/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_C/assign_adc_path_buf_in[3].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_C/assign_adc_path_buf_in[2].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_C/assign_adc_path_buf_in[1].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_C/assign_adc_path_buf_in[0].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_B/U_delay_line_detect_in/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_B/assign_adc_path_buf_in[3].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_B/assign_adc_path_buf_in[2].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_B/assign_adc_path_buf_in[1].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_B/assign_adc_path_buf_in[0].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_A/U_delay_line_detect_in/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_A/assign_adc_path_buf_in[3].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_A/assign_adc_path_buf_in[2].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_A/assign_adc_path_buf_in[1].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_max_detect_4_cores/U_adc_max_one_core_A/assign_adc_path_buf_in[0].U_delay_line_adc_path/G
   LOBAL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_D/assign_adc_path_o[3].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_D/assign_adc_path_o[2].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_D/assign_adc_path_o[1].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_D/assign_adc_path_o[0].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_D/assign_adc_path_buf_in[3].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_D/assign_adc_path_buf_in[2].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_D/assign_adc_path_buf_in[1].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_D/assign_adc_path_buf_in[0].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_C/assign_adc_path_o[3].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_C/assign_adc_path_o[2].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_C/assign_adc_path_o[1].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_C/assign_adc_path_o[0].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_C/assign_adc_path_buf_in[3].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_C/assign_adc_path_buf_in[2].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_C/assign_adc_path_buf_in[1].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_C/assign_adc_path_buf_in[0].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_B/assign_adc_path_o[3].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_B/assign_adc_path_o[2].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_B/assign_adc_path_o[1].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_B/assign_adc_path_o[0].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_B/assign_adc_path_buf_in[3].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_B/assign_adc_path_buf_in[2].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_B/assign_adc_path_buf_in[1].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_B/assign_adc_path_buf_in[0].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_A/assign_adc_path_o[3].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_A/assign_adc_path_o[2].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_A/assign_adc_path_o[1].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_A/assign_adc_path_o[0].U_delay_line_adc_path/GLOBAL_LO
   GIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_A/assign_adc_path_buf_in[3].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_A/assign_adc_path_buf_in[2].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_A/assign_adc_path_buf_in[1].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U1_adc_if_check_snap/U_adc_data_conv/U_adc_data_conv_one_core_A/assign_adc_path_buf_in[0].U_delay_line_adc_path/GLOB
   AL_LOGIC1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_delay_line_pps_out_pps_delay_1/GLOBAL_LOGIC1> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_delay_line_pps_out_pps_delay_2/GLOBAL_LOGIC1> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_delay_line_pps_out_pps_delay_3/GLOBAL_LOGIC1> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_delay_line_pps_out_pps_delay_4/GLOBAL_LOGIC1> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_delay_line_pps_out_pps_delay_5/GLOBAL_LOGIC1> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_delay_line_pps_out_pps_delay_6/GLOBAL_LOGIC1> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_delay_line_pps_out_pps_delay_7/GLOBAL_LOGIC1> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_delay_line_pps_out_pps_delay_8/GLOBAL_LOGIC1> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_delay_line_pps_out_pps_delay_9/GLOBAL_LOGIC1> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_delay_line_pps_out_pps_delay_10/GLOBAL_LOGIC1> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_delay_line_pps_out_pps_delay_11/GLOBAL_LOGIC1> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U12/v6emac_fifo_block/v6emac_block/bus2ip_data<16>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/CS_CE_ld_enable> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U4_Pre_Digital_Gain/Digital_Gain_V/adjust0/para_in<46>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U4_Pre_Digital_Gain/Digital_Gain_U/adjust0/para_in<46>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM147
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM145
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM146
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM148
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM152
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM209
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM83_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM84_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM273
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM275
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM276
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM151
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM150
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM211
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM212
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM241
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM244
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM250
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM249
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM251
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM82_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM81_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM274
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM149
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM210
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM213
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM215
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM154
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM307
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM306
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM242
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM243
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM252
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM309
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM245
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM248
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM293
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM88_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM85_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM87_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM279
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM280
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM216
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM214
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM156
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM155
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM305
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM308
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM315
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM313
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM314
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM118
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM310
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM311
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM247
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM246
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM86_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM277
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM278
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM91_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM92_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM153
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM122
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM121
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM123
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM124
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM185
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM187
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM188
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM186
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM316
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM117
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM119
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM181
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM312
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM183
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM98_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM99_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM289
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM296
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM294
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM295
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM229
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM282
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM284
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM281
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM283
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM217
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM218
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM120
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM184
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM182
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM97_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM100
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM290
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM291
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM292
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM226
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM167
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM166
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM230
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM165
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM90_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM89_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM220
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM177
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM178
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM116
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM180
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM317
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM161
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM163
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM164
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM173
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM176
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM227
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM168
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM225
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM228
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM103
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM104
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM237
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM231
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM232
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM102
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM101
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM96_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM95_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM94_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM224
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM223
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM160
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM219
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM114
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM179
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM115
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM125
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM128
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM126
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM256
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM254
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM318
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM253
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM255
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM319
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM162
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM299
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM175
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM301
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM239
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM240
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM238
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM93_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM286
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM222
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM221
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM157
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM159
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM158
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM127
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM192
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM189
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM320
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM172
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM170
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM169
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM297
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM302
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM303
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM285
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM288
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM287
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM191
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM190
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM171
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM108
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM106
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM105
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM107
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM298
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM300
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM174
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM112
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM235
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM236
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM234
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM304
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM111
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM110
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM233
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_R
   AMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_R
   AMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM69_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM75_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM76_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_R
   AMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM70_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM72_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM109
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM73_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_R
   AMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM270
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM264
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM262
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM261
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM74_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM78_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM269
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM263
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM198
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_R
   AMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM80_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM79_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM272
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM271
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM200
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM199
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM135
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM136
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM197
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM134
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM138
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM202
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM201
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_R
   AMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_R
   AMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM67_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM133
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM140
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM137
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM204
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_R
   AMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM68_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM77_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM66_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM260
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM139
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM203
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM144
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM208
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM205
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM143
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM142
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM268
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM207
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM196
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM206
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_R
   AMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM266
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM265
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM267
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM258
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM194
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM129
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM65_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM259
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM257
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM195
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM130
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM141
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM193
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_DDC_Digital_gain_R/U_getMax_signed_Q/U_delay_line_detect_in/GLOBAL_LOGIC1>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_DDC_Digital_gain_R/U_getMax_signed_I/U_delay_line_detect_in/GLOBAL_LOGIC1>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_DDC_Digital_gain_L/U_getMax_signed_Q/U_delay_line_detect_in/GLOBAL_LOGIC1>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <U_DDC_Digital_gain_L/U_getMax_signed_I/U_delay_line_detect_in/GLOBAL_LOGIC1>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  536
Slice Logic Utilization:
  Number of Slice Registers:                22,810 out of 301,440    7%
    Number used as Flip Flops:              22,802
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                5
  Number of Slice LUTs:                     17,870 out of 150,720   11%
    Number used as logic:                   11,837 out of 150,720    7%
      Number using O6 output only:           5,696
      Number using O5 output only:           1,254
      Number using O5 and O6:                4,887
      Number used as ROM:                        0
    Number used as Memory:                   4,006 out of  58,400    6%
      Number used as Dual Port RAM:          1,684
        Number using O6 output only:         1,620
        Number using O5 output only:             4
        Number using O5 and O6:                 60
      Number used as Single Port RAM:            0
      Number used as Shift Register:         2,322
        Number using O6 output only:           622
        Number using O5 output only:            43
        Number using O5 and O6:              1,657
    Number used exclusively as route-thrus:  2,027
      Number with same-slice register load:  1,358
      Number with same-slice carry load:       669
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 7,481 out of  37,680   19%
  Number of LUT Flip Flop pairs used:       23,125
    Number with an unused Flip Flop:         5,790 out of  23,125   25%
    Number with an unused LUT:               5,255 out of  23,125   22%
    Number of fully used LUT-FF pairs:      12,080 out of  23,125   52%
    Number of unique control sets:             493
    Number of slice register sites lost
      to control set restrictions:           1,608 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       229 out of     600   38%
    Number of LOCed IOBs:                      208 out of     229   90%
    IOB Flip Flops:                             96
    IOB Master Pads:                             1
    IOB Slave Pads:                              1

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 73 out of     416   17%
    Number using RAMB36E1 only:                 73
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 61 out of     832    7%
    Number using RAMB18E1 only:                 61
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     14 out of      32   43%
    Number used as BUFGs:                       14
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                86 out of     720   11%
    Number used as ILOGICE1s:                   86
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                11 out of     720    1%
    Number used as OLOGICE1s:                   11
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               6 out of      36   16%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          266 out of     768   34%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         5 out of      18   27%
    Number of LOCed IDELAYCTRLs:                 4 out of       5   80%
  Number of IODELAYE1s:                         79 out of     720   10%
  Number of MMCM_ADVs:                           3 out of      12   25%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             1 out of       1  100%
  Number of TEMAC_SINGLEs:                       1 out of       4   25%
    Number of LOCed TEMAC_SINGLEs:               1 out of       1  100%

  Number of RPM macros:           13
Average Fanout of Non-Clock Nets:                2.50

Peak Memory Usage:  2250 MB
Total REAL time to MAP completion:  8 mins 39 secs 
Total CPU time to MAP completion:   8 mins 36 secs 

Mapping completed.
See MAP report file "psr_ddc_150M_top_map.mrp" for details.
