0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.sim/sim_1/synth/func/xsim/TestCHIConverter_func_synth.v,1666111713,verilog,,,,CHIConverter;Completer;FIFOInit;FIFOInit__parameterized0;FIFO_1;FIFO_2;FIFO_3;FIFO__parameterized0;FIFO__parameterized0_4;FIFO__parameterized1;FIFO__parameterized2;FIFO__parameterized2_0;FIFO__parameterized2_5;FIFO__parameterized2_6;FIFO__parameterized3;FIFO__parameterized4;FIFO__parameterized5;glbl,,,../../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestCHIConverter.sv,1666111698,systemVerilog,,,,TestCHIConverter,,,../../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv,1664642802,systemVerilog,,C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestCHIConverter.sv,,FIFO,,,../../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv,1665387059,systemVerilog,C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestCHIConverter.sv;C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv,C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv,,$unit_my_package_sv;CHIFlitsPkg;DataPkg,,,../../../../../CHI-DMA.srcs/sources_1/new,,,,,
