# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../cpu" \
"../../../../../../cpu/add.v" \
"../../../../../../cpu/cpu.v" \
"../../../../../../cpu/pc.v" \
"../../../../../../cpu/tb/cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
