**COE608**

This Repo showcases my lab exercises for the course COE608. It's important to avoid plagiarism as it would be a breach of policy 60; please use these materials strictly for reference.

All of the labs works properly.
The link below will direct to a list of lab manuals.
https://www.ecb.torontomu.ca/~courses/coe608/lab-index.html

Lab 1: Introduction to Quartus-II by a VHDL Based Design

Lab 2: Program Counter and Register Set Design

Lab 3: 32-bit ALU Design

Lab 4a: Data Memory Module

Lab 4b: Data-Path Design

Lab 5: CPU Control Unit Design

Lab 6: The Complete CPU (Overall Project)
