// Seed: 1507292716
module module_0 ();
  assign module_2.id_1   = 0;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wire id_3
);
  wire id_5;
  wire id_6;
  nor primCall (id_0, id_1, id_3, id_5, id_6);
  module_0 modCall_1 ();
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    output wor id_0,
    output wire id_1,
    output supply0 id_2,
    input wire id_3
);
  supply1 id_5;
  wire id_6;
  module_0 modCall_1 ();
  wand id_7 = id_5;
  assign id_7 = ~id_5;
  wire id_8;
endmodule
