http://scholar.google.com/scholar?q=Proceedings+of+the+27th+Annual+International+Symposium+on+Microarchitecture%2C+San+Jose%2C+California%2C+USA%2C+November+30+-+December+2%2C+1994
http://scholar.google.com/scholar?q=Static+branch+frequency+and+program+profile+analysis.
http://scholar.google.com/scholar?q=Using+branch+handling+hardware+to+support+profile-driven+optimization.
http://scholar.google.com/scholar?q=Branch+classification%3A+a+new+mechanism+for+improving+branch+predictor+performance.
http://scholar.google.com/scholar?q=Techniques+for+compressing+program+address+traces.
http://scholar.google.com/scholar?q=Height+reduction+of+control+recurrences+for+ILP+processors.
http://scholar.google.com/scholar?q=Theoretical+modeling+of+superscalar+processor+performance.
http://scholar.google.com/scholar?q=Iterative+modulo+scheduling%3A+an+algorithm+for+software+pipelining+loops.
http://scholar.google.com/scholar?q=Minimum+register+requirements+for+a+modulo+schedule.
http://scholar.google.com/scholar?q=Minimizing+register+requirements+under+resource-constrained+rate-optimal+software+pipelining.
http://scholar.google.com/scholar?q=Software+pipelining+with+register+allocation+and+spilling.
http://scholar.google.com/scholar?q=Reducing+memory+traffic+with+CRegs.
http://scholar.google.com/scholar?q=Dynamic+memory+disambiguation+for+array+references.
http://scholar.google.com/scholar?q=A+study+of+pointer+aliasing+for+software+pipelining+using+run-time+disambiguation.
http://scholar.google.com/scholar?q=Data+relocation+and+prefetching+for+programs+with+large+data+sets.
http://scholar.google.com/scholar?q=Cache+designs+with+partial+address+matching.
http://scholar.google.com/scholar?q=Minimizing+branch+misprediction+penalties+for+superpipelined+processors.
http://scholar.google.com/scholar?q=Facilitating+superscalar+processing+via+a+combined+static%2Fdynamic+register+renaming+scheme.
http://scholar.google.com/scholar?q=Improving+resource+utilization+of+the+MIPS+R8000+via+post-scheduling+global+instruction+distribution.
http://scholar.google.com/scholar?q=A+comparison+of+two+pipeline+organizations.
http://scholar.google.com/scholar?q=A+fill-unit+approach+to+multiple+instruction+issue.
http://scholar.google.com/scholar?q=A+high-performance+microarchitecture+with+hardware-programmable+functional+units.
http://scholar.google.com/scholar?q=The+anatomy+of+the+register+file+in+a+multiscalar+processor.
http://scholar.google.com/scholar?q=Register+file+port+requirements+of+transport+triggered+architectures.
http://scholar.google.com/scholar?q=The+effects+of+predicated+execution+on+branch+prediction.
http://scholar.google.com/scholar?q=Analysis+of+the+conditional+skip+instructions+of+the+HP+precision+architecture.
http://scholar.google.com/scholar?q=Characterizing+the+impact+of+predicated+execution+on+branch+prediction.
http://scholar.google.com/scholar?q=The+effect+of+speculatively+updating+branch+history+on+branch+prediction+accuracy%2C+revisited.
