// Seed: 2190300412
module module_0;
  wire id_1;
  assign id_1 = id_1;
  tri  id_2 = -1'd0;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input uwire id_2,
    output wor id_3,
    input tri0 id_4,
    output tri1 id_5,
    output wor id_6
);
  logic id_8, id_9;
  logic [7:0] id_10;
  wire id_11;
  module_0 modCall_1 ();
  wire [1  &&  -1  *  -1 : -1] id_12;
  parameter id_13 = 1'b0, id_14 = -1, id_15 = id_10[1], id_16 = -1;
endmodule
